
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Parsing `top.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Parsing `sine.sv' using frontend ` -sv' --

2. Executing Verilog-2005 frontend: sine.sv
Parsing SystemVerilog input from `sine.sv' to AST representation.
Storing AST representation for module `$abstract\sine'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/axis_i2s2.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: ../../provided_modules/axis_i2s2.v
Parsing Verilog input from `../../provided_modules/axis_i2s2.v' to AST representation.
Storing AST representation for module `$abstract\axis_i2s2'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/inv.sv' using frontend ` -sv' --

4. Executing Verilog-2005 frontend: ../../provided_modules/inv.sv
Parsing SystemVerilog input from `../../provided_modules/inv.sv' to AST representation.
Storing AST representation for module `$abstract\inv'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/dff.sv' using frontend ` -sv' --

5. Executing Verilog-2005 frontend: ../../provided_modules/dff.sv
Parsing SystemVerilog input from `../../provided_modules/dff.sv' to AST representation.
Storing AST representation for module `$abstract\dff'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/shift.sv' using frontend ` -sv' --

6. Executing Verilog-2005 frontend: ../../provided_modules/shift.sv
Parsing SystemVerilog input from `../../provided_modules/shift.sv' to AST representation.
Storing AST representation for module `$abstract\shift'.
Successfully finished Verilog frontend.

-- Parsing `ram_1r1w_sync.sv' using frontend ` -sv' --

7. Executing Verilog-2005 frontend: ram_1r1w_sync.sv
Parsing SystemVerilog input from `ram_1r1w_sync.sv' to AST representation.
Storing AST representation for module `$abstract\ram_1r1w_sync'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json top.json' --

8. Executing SYNTH_ICE40 pass.

8.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

8.2. Executing HIERARCHY pass (managing design hierarchy).

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: wire '\axis_tx_data' is assigned in a block at top.sv:175.24-175.44.
Warning: wire '\axis_tx_last' is assigned in a block at top.sv:176.24-176.45.
Warning: wire '\axis_tx_valid' is assigned in a block at top.sv:177.24-177.47.
Warning: wire '\axis_tx_data' is assigned in a block at top.sv:180.24-180.41.
Warning: wire '\axis_tx_last' is assigned in a block at top.sv:181.24-181.45.
Warning: wire '\axis_tx_valid' is assigned in a block at top.sv:182.24-182.47.
Warning: wire '\axis_tx_data' is assigned in a block at top.sv:185.24-185.45.
Warning: wire '\axis_tx_last' is assigned in a block at top.sv:186.24-186.49.
Warning: wire '\axis_tx_valid' is assigned in a block at top.sv:187.24-187.51.
Warning: wire '\axis_tx_data' is assigned in a block at top.sv:190.24-190.41.
Warning: wire '\axis_tx_last' is assigned in a block at top.sv:191.24-191.45.
Warning: wire '\axis_tx_valid' is assigned in a block at top.sv:192.24-192.47.
Warning: wire '\axis_tx_data' is assigned in a block at top.sv:195.24-195.45.
Warning: wire '\axis_tx_last' is assigned in a block at top.sv:196.24-196.42.
Warning: wire '\axis_tx_valid' is assigned in a block at top.sv:197.24-197.43.

8.3.1. Analyzing design hierarchy..
Top module:  \top
Parameter \frequency_step = 947595

8.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\sine'.
Parameter \frequency_step = 947595
Generating RTLIL representation for module `$paramod\sine\frequency_step=32'00000000000011100111010110001011'.
Parameter \frequency_step = 1895248

8.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\sine'.
Parameter \frequency_step = 1895248
Generating RTLIL representation for module `$paramod\sine\frequency_step=32'00000000000111001110101101010000'.
Parameter \frequency_step = 844217

8.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\sine'.
Parameter \frequency_step = 844217
Generating RTLIL representation for module `$paramod\sine\frequency_step=32'00000000000011001110000110111001'.
Parameter \frequency_step = 709906

8.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\sine'.
Parameter \frequency_step = 709906
Generating RTLIL representation for module `$paramod\sine\frequency_step=32'00000000000010101101010100010010'.
Parameter \depth_p = 4
Parameter \reset_val_p = 4'1110

8.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\shift'.
Parameter \depth_p = 4
Parameter \reset_val_p = 4'1110
Generating RTLIL representation for module `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift'.

8.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_i2s2'.
Generating RTLIL representation for module `\axis_i2s2'.
Note: Assuming pure combinatorial block at ../../provided_modules/axis_i2s2.v:102.5-109.29 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

8.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\dff'.
Generating RTLIL representation for module `\dff'.

8.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\inv'.
Generating RTLIL representation for module `\inv'.

8.3.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\sine\frequency_step=32'00000000000011100111010110001011
Used module:     $paramod\sine\frequency_step=32'00000000000111001110101101010000
Used module:     $paramod\sine\frequency_step=32'00000000000011001110000110111001
Used module:     $paramod\sine\frequency_step=32'00000000000010101101010100010010
Used module:     $paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift
Used module:     \axis_i2s2
Used module:     \dff
Used module:     \inv

8.3.11. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\sine\frequency_step=32'00000000000011100111010110001011
Used module:     $paramod\sine\frequency_step=32'00000000000111001110101101010000
Used module:     $paramod\sine\frequency_step=32'00000000000011001110000110111001
Used module:     $paramod\sine\frequency_step=32'00000000000010101101010100010010
Used module:     $paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift
Used module:     \axis_i2s2
Used module:     \dff
Used module:     \inv
Removing unused module `$abstract\ram_1r1w_sync'.
Removing unused module `$abstract\shift'.
Removing unused module `$abstract\dff'.
Removing unused module `$abstract\inv'.
Removing unused module `$abstract\axis_i2s2'.
Removing unused module `$abstract\sine'.
Removing unused module `$abstract\top'.
Removed 7 unused modules.
Warning: Resizing cell port top.i2s2_inst.rx_axis_p_data from 24 bits to 32 bits.
Warning: Resizing cell port top.i2s2_inst.tx_axis_c_data from 24 bits to 32 bits.

8.4. Executing PROC pass (convert processes to netlists).

8.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:0$394'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:0$424'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:0$414'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:0$404'.
Cleaned up 0 empty switches.

8.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$sine.sv:30$385 in module $paramod\sine\frequency_step=32'00000000000011100111010110001011.
Marked 1 switch rules as full_case in process $proc$top.sv:170$383 in module top.
Marked 1 switch rules as full_case in process $proc$top.sv:0$382 in module top.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../provided_modules/dff.sv:21$504 in module dff.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:149$482 in module axis_i2s2.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:141$472 in module axis_i2s2.
Marked 1 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:130$465 in module axis_i2s2.
Marked 1 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:120$458 in module axis_i2s2.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:102$452 in module axis_i2s2.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:91$444 in module axis_i2s2.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:77$438 in module axis_i2s2.
Marked 3 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:67$429 in module axis_i2s2.
Marked 1 switch rules as full_case in process $proc$../../provided_modules/shift.sv:35$425 in module $paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.
Marked 3 switch rules as full_case in process $proc$sine.sv:30$415 in module $paramod\sine\frequency_step=32'00000000000010101101010100010010.
Marked 3 switch rules as full_case in process $proc$sine.sv:30$405 in module $paramod\sine\frequency_step=32'00000000000011001110000110111001.
Marked 3 switch rules as full_case in process $proc$sine.sv:30$395 in module $paramod\sine\frequency_step=32'00000000000111001110101101010000.
Removed a total of 0 dead cases.

8.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 17 redundant assignments.
Promoted 47 assignments to connections.

8.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:18$393'.
  Set init value: \phase_l = 0
Found init rule in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:129$503'.
  Set init value: \rx_data_r = 0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:128$502'.
  Set init value: \rx_data_l = 0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:119$501'.
  Set init value: \rx_data_r_shift = 24'000000000000000000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:118$500'.
  Set init value: \rx_data_l_shift = 24'000000000000000000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:112$499'.
  Set init value: \din_sync_shift = 3'000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:89$498'.
  Set init value: \tx_data_r_shift = 24'000000000000000000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:88$497'.
  Set init value: \tx_data_l_shift = 24'000000000000000000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:65$496'.
  Set init value: \tx_data_r = 0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:64$495'.
  Set init value: \tx_data_l = 0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:47$494'.
  Set init value: \count = 9'000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$493'.
  Set init value: \rx_axis_p_last = 1'0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$492'.
  Set init value: \rx_axis_p_valid = 1'0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$491'.
  Set init value: \tx_axis_c_ready = 1'0
Found init rule in `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:18$423'.
  Set init value: \phase_l = 0
Found init rule in `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:18$413'.
  Set init value: \phase_l = 0
Found init rule in `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:18$403'.
  Set init value: \phase_l = 0

8.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.

8.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~56 debug messages>

8.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:18$393'.
Creating decoders for process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
     1/8: $0\pipeline[1:0] [1]
     2/8: $0\pipeline[1:0] [0]
     3/8: $0\tblval[23:0]
     4/8: $0\index[5:0]
     5/8: $0\valid_o_l[0:0]
     6/8: $0\axis_last_l[0:0]
     7/8: $0\sine_val[23:0]
     8/8: $0\phase_l[31:0]
Creating decoders for process `\top.$proc$top.sv:170$383'.
     1/3: $0\axis_tx_valid[0:0]
     2/3: $0\axis_tx_last[0:0]
     3/3: $0\axis_tx_data[23:0]
Creating decoders for process `\top.$proc$top.sv:0$382'.
     1/1: $1\kpyd2ssd_row_w[3:0]
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `\dff.$proc$../../provided_modules/dff.sv:21$504'.
     1/1: $0\q_r[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:129$503'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:128$502'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:119$501'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:118$500'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:112$499'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:89$498'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:88$497'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:65$496'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:64$495'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:47$494'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$493'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$492'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$491'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:149$482'.
     1/1: $0\rx_axis_p_last[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:141$472'.
     1/1: $0\rx_axis_p_valid[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$465'.
     1/2: $0\rx_data_r[31:0]
     2/2: $0\rx_data_l[31:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$458'.
     1/2: $0\rx_data_r_shift[23:0]
     2/2: $0\rx_data_l_shift[23:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:114$457'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:102$452'.
     1/2: $2\tx_sdout[0:0]
     2/2: $1\tx_sdout[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$444'.
     1/2: $0\tx_data_r_shift[23:0]
     2/2: $0\tx_data_l_shift[23:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$438'.
     1/2: $0\tx_data_r[31:0]
     2/2: $0\tx_data_l[31:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:67$429'.
     1/1: $0\tx_axis_c_ready[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:50$427'.
Creating decoders for process `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.$proc$../../provided_modules/shift.sv:0$426'.
Creating decoders for process `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.$proc$../../provided_modules/shift.sv:35$425'.
     1/1: $0\data_c[3:0]
Creating decoders for process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:18$423'.
Creating decoders for process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
     1/8: $0\pipeline[1:0] [1]
     2/8: $0\pipeline[1:0] [0]
     3/8: $0\tblval[23:0]
     4/8: $0\index[5:0]
     5/8: $0\valid_o_l[0:0]
     6/8: $0\axis_last_l[0:0]
     7/8: $0\sine_val[23:0]
     8/8: $0\phase_l[31:0]
Creating decoders for process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:18$413'.
Creating decoders for process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
     1/8: $0\pipeline[1:0] [1]
     2/8: $0\pipeline[1:0] [0]
     3/8: $0\tblval[23:0]
     4/8: $0\index[5:0]
     5/8: $0\valid_o_l[0:0]
     6/8: $0\axis_last_l[0:0]
     7/8: $0\sine_val[23:0]
     8/8: $0\phase_l[31:0]
Creating decoders for process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:18$403'.
Creating decoders for process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
     1/8: $0\pipeline[1:0] [1]
     2/8: $0\pipeline[1:0] [0]
     3/8: $0\tblval[23:0]
     4/8: $0\index[5:0]
     5/8: $0\valid_o_l[0:0]
     6/8: $0\axis_last_l[0:0]
     7/8: $0\sine_val[23:0]
     8/8: $0\phase_l[31:0]

8.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\kpyd2ssd_row_w' from process `\top.$proc$top.sv:0$382'.
No latch inferred for signal `\top.\kpyd2ssd_col_w' from process `\top.$proc$top.sv:0$382'.
No latch inferred for signal `\axis_i2s2.\tx_sdout' from process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:102$452'.
No latch inferred for signal `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.\data_n' from process `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.$proc$../../provided_modules/shift.sv:0$426'.

8.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011100111010110001011.\phase_l' using process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011100111010110001011.\sine_val' using process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011100111010110001011.\valid_o_l' using process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011100111010110001011.\axis_last_l' using process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011100111010110001011.\pipeline' using process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
  created $dff cell `$procdff$793' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011100111010110001011.\index' using process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
  created $dff cell `$procdff$794' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011100111010110001011.\tblval' using process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
  created $dff cell `$procdff$795' with positive edge clock.
Creating register for signal `\top.\axis_tx_data' using process `\top.$proc$top.sv:170$383'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\top.\axis_tx_valid' using process `\top.$proc$top.sv:170$383'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `\top.\axis_tx_last' using process `\top.$proc$top.sv:170$383'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\top.\row_sync' using process `\top.$proc$top.sv:170$383'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `\top.\col_sync' using process `\top.$proc$top.sv:170$383'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$801' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$802' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$803' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$804' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$805' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$806' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$807' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$808' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$809' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$810' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$811' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$813' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$815' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$817' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$818' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$819' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$820' with positive edge clock.
Creating register for signal `\dff.\q_r' using process `\dff.$proc$../../provided_modules/dff.sv:21$504'.
  created $dff cell `$procdff$821' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_axis_p_last' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:149$482'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_axis_p_valid' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:141$472'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_data_l' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$465'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_data_r' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$465'.
  created $dff cell `$procdff$825' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_data_l_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$458'.
  created $dff cell `$procdff$826' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_data_r_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$458'.
  created $dff cell `$procdff$827' with positive edge clock.
Creating register for signal `\axis_i2s2.\din_sync_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:114$457'.
  created $dff cell `$procdff$828' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_data_l_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$444'.
  created $dff cell `$procdff$829' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_data_r_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$444'.
  created $dff cell `$procdff$830' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_data_l' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$438'.
  created $dff cell `$procdff$831' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_data_r' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$438'.
  created $dff cell `$procdff$832' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_axis_c_ready' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:67$429'.
  created $dff cell `$procdff$833' with positive edge clock.
Creating register for signal `\axis_i2s2.\count' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:50$427'.
  created $dff cell `$procdff$834' with positive edge clock.
Creating register for signal `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.\data_c' using process `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.$proc$../../provided_modules/shift.sv:35$425'.
  created $dff cell `$procdff$835' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000010101101010100010010.\phase_l' using process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
  created $dff cell `$procdff$836' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000010101101010100010010.\sine_val' using process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000010101101010100010010.\valid_o_l' using process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000010101101010100010010.\axis_last_l' using process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000010101101010100010010.\pipeline' using process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000010101101010100010010.\index' using process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000010101101010100010010.\tblval' using process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011001110000110111001.\phase_l' using process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011001110000110111001.\sine_val' using process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011001110000110111001.\valid_o_l' using process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011001110000110111001.\axis_last_l' using process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011001110000110111001.\pipeline' using process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011001110000110111001.\index' using process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000011001110000110111001.\tblval' using process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000111001110101101010000.\phase_l' using process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000111001110101101010000.\sine_val' using process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000111001110101101010000.\valid_o_l' using process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000111001110101101010000.\axis_last_l' using process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000111001110101101010000.\pipeline' using process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000111001110101101010000.\index' using process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000000111001110101101010000.\tblval' using process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
  created $dff cell `$procdff$856' with positive edge clock.

8.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:18$393'.
Found and cleaned up 3 empty switches in `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000011100111010110001011.$proc$sine.sv:30$385'.
Found and cleaned up 1 empty switch in `\top.$proc$top.sv:170$383'.
Removing empty process `top.$proc$top.sv:170$383'.
Found and cleaned up 1 empty switch in `\top.$proc$top.sv:0$382'.
Removing empty process `top.$proc$top.sv:0$382'.
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
Found and cleaned up 1 empty switch in `\dff.$proc$../../provided_modules/dff.sv:21$504'.
Removing empty process `dff.$proc$../../provided_modules/dff.sv:21$504'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:129$503'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:128$502'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:119$501'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:118$500'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:112$499'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:89$498'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:88$497'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:65$496'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:64$495'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:47$494'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$493'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$492'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$491'.
Found and cleaned up 3 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:149$482'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:149$482'.
Found and cleaned up 3 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:141$472'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:141$472'.
Found and cleaned up 2 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$465'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$465'.
Found and cleaned up 2 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$458'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$458'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:114$457'.
Found and cleaned up 2 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:102$452'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:102$452'.
Found and cleaned up 3 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$444'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$444'.
Found and cleaned up 3 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$438'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$438'.
Found and cleaned up 4 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:67$429'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:67$429'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:50$427'.
Removing empty process `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.$proc$../../provided_modules/shift.sv:0$426'.
Found and cleaned up 1 empty switch in `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.$proc$../../provided_modules/shift.sv:35$425'.
Removing empty process `$paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.$proc$../../provided_modules/shift.sv:35$425'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:18$423'.
Found and cleaned up 3 empty switches in `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000010101101010100010010.$proc$sine.sv:30$415'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:18$413'.
Found and cleaned up 3 empty switches in `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000011001110000110111001.$proc$sine.sv:30$405'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:18$403'.
Found and cleaned up 3 empty switches in `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
Removing empty process `$paramod\sine\frequency_step=32'00000000000111001110101101010000.$proc$sine.sv:30$395'.
Cleaned up 56 empty switches.

8.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\sine\frequency_step=32'00000000000011100111010110001011.
Optimizing module top.
Optimizing module inv.
Optimizing module dff.
Optimizing module axis_i2s2.
<suppressed ~31 debug messages>
Optimizing module $paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.
Optimizing module $paramod\sine\frequency_step=32'00000000000010101101010100010010.
Optimizing module $paramod\sine\frequency_step=32'00000000000011001110000110111001.
Optimizing module $paramod\sine\frequency_step=32'00000000000111001110101101010000.

8.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\sine\frequency_step=32'00000000000011100111010110001011.
Deleting now unused module inv.
Deleting now unused module dff.
Deleting now unused module axis_i2s2.
Deleting now unused module $paramod$2c1b6f3241116614ce26931f8e8ee4b828e672dd\shift.
Deleting now unused module $paramod\sine\frequency_step=32'00000000000010101101010100010010.
Deleting now unused module $paramod\sine\frequency_step=32'00000000000011001110000110111001.
Deleting now unused module $paramod\sine\frequency_step=32'00000000000111001110101101010000.
<suppressed ~9 debug messages>

8.6. Executing TRIBUF pass.

8.7. Executing DEMINOUT pass (demote inout ports to input or output).

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~14 debug messages>

8.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 41 unused cells and 227 unused wires.
<suppressed ~57 debug messages>

8.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\led_o [4] is used but has no driver.
Warning: Wire top.\led_o [3] is used but has no driver.
Warning: Wire top.\led_o [2] is used but has no driver.
Warning: Wire top.\led_o [1] is used but has no driver.
Warning: Wire top.\led_o [0] is used but has no driver.
Found and reported 5 problems.

8.11. Executing OPT pass (performing simple optimizations).

8.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

8.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\i2s2_inst.$procmux$648.
Removed 1 multiplexer ports.
<suppressed ~43 debug messages>

8.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.11.6. Executing OPT_DFF pass (perform DFF optimizations).

8.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

8.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.11.9. Rerunning OPT passes. (Maybe there is more to do..)

8.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

8.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.11.13. Executing OPT_DFF pass (perform DFF optimizations).

8.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.11.16. Finished OPT passes. (There is nothing left to do.)

8.12. Executing FSM pass (extract and optimize FSM).

8.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.row_sync as FSM state register:
    Users of register don't seem to benefit from recoding.

8.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.13. Executing OPT pass (performing simple optimizations).

8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\shifter.$procdff$835 ($dff) from module top (D = { \shifter.data_c [2:0] \shifter.data_c [3] }, Q = \shifter.data_c, rval = 4'1110).
Adding SRST signal on $flatten\i2s2_inst.$procdff$833 ($dff) from module top (D = $flatten\i2s2_inst.$procmux$685_Y, Q = \i2s2_inst.tx_axis_c_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$858 ($sdff) from module top (D = 1'1, Q = \i2s2_inst.tx_axis_c_ready).
Adding SRST signal on $flatten\i2s2_inst.$procdff$832 ($dff) from module top (D = $flatten\i2s2_inst.$procmux$672_Y, Q = \i2s2_inst.tx_data_r, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$862 ($sdff) from module top (D = { 8'00000000 \axis_tx_data }, Q = \i2s2_inst.tx_data_r).
Adding SRST signal on $flatten\i2s2_inst.$procdff$831 ($dff) from module top (D = $flatten\i2s2_inst.$procmux$680_Y, Q = \i2s2_inst.tx_data_l, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$866 ($sdff) from module top (D = { 8'00000000 \axis_tx_data }, Q = \i2s2_inst.tx_data_l).
Adding EN signal on $flatten\i2s2_inst.$procdff$830 ($dff) from module top (D = $flatten\i2s2_inst.$0\tx_data_r_shift[23:0], Q = \i2s2_inst.tx_data_r_shift).
Adding EN signal on $flatten\i2s2_inst.$procdff$829 ($dff) from module top (D = $flatten\i2s2_inst.$0\tx_data_l_shift[23:0], Q = \i2s2_inst.tx_data_l_shift).
Adding EN signal on $flatten\eHigh.$procdff$856 ($dff) from module top (D = $flatten\eHigh.$memrd$\quarterwave$sine.sv:46$399_DATA, Q = \eHigh.tblval).
Adding EN signal on $flatten\eHigh.$procdff$855 ($dff) from module top (D = $flatten\eHigh.$procmux$770_Y, Q = \eHigh.index).
Adding EN signal on $flatten\eHigh.$procdff$854 ($dff) from module top (D = { \eHigh.pipeline [0] \eHigh.phase_l [31] }, Q = \eHigh.pipeline).
Adding EN signal on $flatten\eHigh.$procdff$853 ($dff) from module top (D = $flatten\eHigh.$not$sine.sv:54$401_Y, Q = \eHigh.axis_last_l).
Adding EN signal on $flatten\eHigh.$procdff$851 ($dff) from module top (D = $flatten\eHigh.$procmux$782_Y, Q = \eHigh.sine_val).
Adding EN signal on $flatten\eHigh.$procdff$850 ($dff) from module top (D = $flatten\eHigh.$add$sine.sv:35$397_Y, Q = \eHigh.phase_l).
Adding EN signal on $flatten\LowB.$procdff$842 ($dff) from module top (D = $flatten\LowB.$memrd$\quarterwave$sine.sv:46$419_DATA, Q = \LowB.tblval).
Adding EN signal on $flatten\LowB.$procdff$841 ($dff) from module top (D = $flatten\LowB.$procmux$710_Y, Q = \LowB.index).
Adding EN signal on $flatten\LowB.$procdff$840 ($dff) from module top (D = { \LowB.pipeline [0] \LowB.phase_l [31] }, Q = \LowB.pipeline).
Adding EN signal on $flatten\LowB.$procdff$839 ($dff) from module top (D = $flatten\LowB.$not$sine.sv:54$421_Y, Q = \LowB.axis_last_l).
Adding EN signal on $flatten\LowB.$procdff$837 ($dff) from module top (D = $flatten\LowB.$procmux$722_Y, Q = \LowB.sine_val).
Adding EN signal on $flatten\LowB.$procdff$836 ($dff) from module top (D = $flatten\LowB.$add$sine.sv:35$417_Y, Q = \LowB.phase_l).
Adding EN signal on $flatten\Enote.$procdff$795 ($dff) from module top (D = $flatten\Enote.$memrd$\quarterwave$sine.sv:46$389_DATA, Q = \Enote.tblval).
Adding EN signal on $flatten\Enote.$procdff$794 ($dff) from module top (D = $flatten\Enote.$procmux$518_Y, Q = \Enote.index).
Adding EN signal on $flatten\Enote.$procdff$793 ($dff) from module top (D = { \Enote.pipeline [0] \Enote.phase_l [31] }, Q = \Enote.pipeline).
Adding EN signal on $flatten\Enote.$procdff$792 ($dff) from module top (D = $flatten\Enote.$not$sine.sv:54$391_Y, Q = \Enote.axis_last_l).
Adding EN signal on $flatten\Enote.$procdff$790 ($dff) from module top (D = $flatten\Enote.$procmux$530_Y, Q = \Enote.sine_val).
Adding EN signal on $flatten\Enote.$procdff$789 ($dff) from module top (D = $flatten\Enote.$add$sine.sv:35$387_Y, Q = \Enote.phase_l).
Adding EN signal on $flatten\Dnote.$procdff$849 ($dff) from module top (D = $flatten\Dnote.$memrd$\quarterwave$sine.sv:46$409_DATA, Q = \Dnote.tblval).
Adding EN signal on $flatten\Dnote.$procdff$848 ($dff) from module top (D = $flatten\Dnote.$procmux$740_Y, Q = \Dnote.index).
Adding EN signal on $flatten\Dnote.$procdff$847 ($dff) from module top (D = { \Dnote.pipeline [0] \Dnote.phase_l [31] }, Q = \Dnote.pipeline).
Adding EN signal on $flatten\Dnote.$procdff$846 ($dff) from module top (D = $flatten\Dnote.$not$sine.sv:54$411_Y, Q = \Dnote.axis_last_l).
Adding EN signal on $flatten\Dnote.$procdff$844 ($dff) from module top (D = $flatten\Dnote.$procmux$752_Y, Q = \Dnote.sine_val).
Adding EN signal on $flatten\Dnote.$procdff$843 ($dff) from module top (D = $flatten\Dnote.$add$sine.sv:35$407_Y, Q = \Dnote.phase_l).
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$867 ($sdffe) from module top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$867 ($sdffe) from module top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$867 ($sdffe) from module top.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$867 ($sdffe) from module top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$867 ($sdffe) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$867 ($sdffe) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$867 ($sdffe) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$867 ($sdffe) from module top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$863 ($sdffe) from module top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$863 ($sdffe) from module top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$863 ($sdffe) from module top.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$863 ($sdffe) from module top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$863 ($sdffe) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$863 ($sdffe) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$863 ($sdffe) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$863 ($sdffe) from module top.

8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 39 unused cells and 35 unused wires.
<suppressed ~40 debug messages>

8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

8.13.9. Rerunning OPT passes. (Maybe there is more to do..)

8.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

8.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

8.13.13. Executing OPT_DFF pass (perform DFF optimizations).

8.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.13.16. Rerunning OPT passes. (Maybe there is more to do..)

8.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

8.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13.20. Executing OPT_DFF pass (perform DFF optimizations).

8.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.13.23. Finished OPT passes. (There is nothing left to do.)

8.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port top.$flatten\Dnote.$meminit$\quarterwave$sine.sv:0$412 (Dnote.quarterwave).
Removed top 26 address bits (of 32) from memory init port top.$flatten\Enote.$meminit$\quarterwave$sine.sv:0$392 (Enote.quarterwave).
Removed top 26 address bits (of 32) from memory init port top.$flatten\LowB.$meminit$\quarterwave$sine.sv:0$422 (LowB.quarterwave).
Removed top 26 address bits (of 32) from memory init port top.$flatten\eHigh.$meminit$\quarterwave$sine.sv:0$402 (eHigh.quarterwave).
Removed top 3 bits (of 8) from port B of cell top.$procmux$540_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$procmux$541_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$procmux$542_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$876 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$procmux$560_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:103$454 ($ge).
Removed top 4 bits (of 5) from port B of cell top.$flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:95$447 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$428 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$428 ($add).
Removed top 12 bits (of 32) from port B of cell top.$flatten\LowB.$add$sine.sv:35$417 ($add).
Removed top 12 bits (of 32) from port B of cell top.$flatten\Dnote.$add$sine.sv:35$407 ($add).
Removed top 11 bits (of 32) from port B of cell top.$flatten\eHigh.$add$sine.sv:35$397 ($add).
Removed top 12 bits (of 32) from port B of cell top.$flatten\Enote.$add$sine.sv:35$387 ($add).

8.15. Executing PEEPOPT pass (run peephole optimizers).

8.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.17. Executing SHARE pass (SAT-based resource sharing).

8.18. Executing TECHMAP pass (map to technology primitives).

8.18.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

8.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

8.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\Dnote.$add$sine.sv:35$407 ($add).
  creating $macc model for $flatten\Dnote.$neg$sine.sv:50$410 ($neg).
  creating $macc model for $flatten\Enote.$add$sine.sv:35$387 ($add).
  creating $macc model for $flatten\Enote.$neg$sine.sv:50$390 ($neg).
  creating $macc model for $flatten\LowB.$add$sine.sv:35$417 ($add).
  creating $macc model for $flatten\LowB.$neg$sine.sv:50$420 ($neg).
  creating $macc model for $flatten\eHigh.$add$sine.sv:35$397 ($add).
  creating $macc model for $flatten\eHigh.$neg$sine.sv:50$400 ($neg).
  creating $macc model for $flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$428 ($add).
  creating $alu model for $macc $flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$428.
  creating $alu model for $macc $flatten\eHigh.$neg$sine.sv:50$400.
  creating $alu model for $macc $flatten\eHigh.$add$sine.sv:35$397.
  creating $alu model for $macc $flatten\LowB.$neg$sine.sv:50$420.
  creating $alu model for $macc $flatten\LowB.$add$sine.sv:35$417.
  creating $alu model for $macc $flatten\Enote.$neg$sine.sv:50$390.
  creating $alu model for $macc $flatten\Enote.$add$sine.sv:35$387.
  creating $alu model for $macc $flatten\Dnote.$neg$sine.sv:50$410.
  creating $alu model for $macc $flatten\Dnote.$add$sine.sv:35$407.
  creating $alu model for $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:103$454 ($ge): new $alu
  creating $alu model for $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:95$447 ($ge): merged with $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:103$454.
  creating $alu model for $flatten\i2s2_inst.$le$../../provided_modules/axis_i2s2.v:103$453 ($le): new $alu
  creating $alu cell for $flatten\i2s2_inst.$le$../../provided_modules/axis_i2s2.v:103$453: $auto$alumacc.cc:485:replace_alu$915
  creating $alu cell for $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:103$454, $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:95$447: $auto$alumacc.cc:485:replace_alu$928
  creating $alu cell for $flatten\Dnote.$add$sine.sv:35$407: $auto$alumacc.cc:485:replace_alu$939
  creating $alu cell for $flatten\Dnote.$neg$sine.sv:50$410: $auto$alumacc.cc:485:replace_alu$942
  creating $alu cell for $flatten\Enote.$add$sine.sv:35$387: $auto$alumacc.cc:485:replace_alu$945
  creating $alu cell for $flatten\Enote.$neg$sine.sv:50$390: $auto$alumacc.cc:485:replace_alu$948
  creating $alu cell for $flatten\LowB.$add$sine.sv:35$417: $auto$alumacc.cc:485:replace_alu$951
  creating $alu cell for $flatten\LowB.$neg$sine.sv:50$420: $auto$alumacc.cc:485:replace_alu$954
  creating $alu cell for $flatten\eHigh.$add$sine.sv:35$397: $auto$alumacc.cc:485:replace_alu$957
  creating $alu cell for $flatten\eHigh.$neg$sine.sv:50$400: $auto$alumacc.cc:485:replace_alu$960
  creating $alu cell for $flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$428: $auto$alumacc.cc:485:replace_alu$963
  created 11 $alu and 0 $macc cells.

8.22. Executing OPT pass (performing simple optimizations).

8.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

8.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

8.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.22.6. Executing OPT_DFF pass (perform DFF optimizations).

8.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

8.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.22.9. Rerunning OPT passes. (Maybe there is more to do..)

8.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

8.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.22.13. Executing OPT_DFF pass (perform DFF optimizations).

8.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.22.16. Finished OPT passes. (There is nothing left to do.)

8.23. Executing MEMORY pass.

8.23.1. Executing OPT_MEM pass (optimize memories).
top.Dnote.quarterwave: removing const-0 lane 22
top.Dnote.quarterwave: removing const-0 lane 23
top.Enote.quarterwave: removing const-0 lane 22
top.Enote.quarterwave: removing const-0 lane 23
top.LowB.quarterwave: removing const-0 lane 22
top.LowB.quarterwave: removing const-0 lane 23
top.eHigh.quarterwave: removing const-0 lane 22
top.eHigh.quarterwave: removing const-0 lane 23
Performed a total of 4 transformations.

8.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\Dnote.quarterwave'[0] in module `\top': merging output FF to cell.
Checking read port `\Enote.quarterwave'[0] in module `\top': merging output FF to cell.
Checking read port `\LowB.quarterwave'[0] in module `\top': merging output FF to cell.
Checking read port `\eHigh.quarterwave'[0] in module `\top': merging output FF to cell.

8.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.Dnote.quarterwave
using FF mapping for memory top.Enote.quarterwave
using FF mapping for memory top.LowB.quarterwave
using FF mapping for memory top.eHigh.quarterwave
<suppressed ~184 debug messages>

8.26. Executing TECHMAP pass (map to technology primitives).

8.26.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

8.26.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

8.26.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.27. Executing ICE40_BRAMINIT pass.

8.28. Executing OPT pass (performing simple optimizations).

8.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~65 debug messages>

8.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 9 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 10 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 11 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 12 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 13 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 14 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 15 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 16 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 17 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 18 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 19 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 20 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 21 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$886 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 9 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 10 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 11 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 12 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 13 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 14 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 15 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 16 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 17 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 18 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 19 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 20 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 21 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$892 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 9 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 10 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 11 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 12 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 13 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 14 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 15 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 16 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 17 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 18 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 19 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 20 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 21 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$898 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 9 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 10 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 11 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 12 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 13 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 14 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 15 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 16 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 17 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 18 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 19 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 20 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 1-bit at position 21 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$904 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$904 ($dffe) from module top.

8.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 97 unused wires.
<suppressed ~2 debug messages>

8.28.5. Rerunning OPT passes. (Removed registers in this run.)

8.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$908 ($dffe) from module top (D = $flatten\Dnote.$neg$sine.sv:50$410_Y [23:22], Q = \Dnote.sine_val [23:22], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$902 ($dffe) from module top (D = $flatten\Enote.$neg$sine.sv:50$390_Y [23:22], Q = \Enote.sine_val [23:22], rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$897 ($dffe) from module top (D = \LowB.phase_l [0], Q = \LowB.phase_l [0]).
Handling D = Q on $auto$ff.cc:266:slice$1084 ($dffe) from module top (removing D path).
Adding SRST signal on $auto$ff.cc:266:slice$896 ($dffe) from module top (D = $flatten\LowB.$neg$sine.sv:50$420_Y [23:22], Q = \LowB.sine_val [23:22], rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$891 ($dffe) from module top (D = \eHigh.phase_l [3:0], Q = \eHigh.phase_l [3:0]).
Handling D = Q on $auto$ff.cc:266:slice$1092 ($dffe) from module top (removing D path).
Adding SRST signal on $auto$ff.cc:266:slice$890 ($dffe) from module top (D = $flatten\eHigh.$neg$sine.sv:50$400_Y [23:22], Q = \eHigh.sine_val [23:22], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$879 ($dffe) from module top (D = \i2s2_inst.tx_data_l [0], Q = \i2s2_inst.tx_data_l_shift [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$872 ($dffe) from module top (D = \i2s2_inst.tx_data_r [0], Q = \i2s2_inst.tx_data_r_shift [0], rval = 1'0).

8.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

8.28.10. Rerunning OPT passes. (Removed registers in this run.)

8.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.28.13. Executing OPT_DFF pass (perform DFF optimizations).

8.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.28.15. Finished fast OPT passes.

8.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \Dnote.quarterwave in module \top:
  created 64 $dff cells and 0 static cells of width 22.
Extracted data FF from read port 0 of top.Dnote.quarterwave: $\Dnote.quarterwave$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \Enote.quarterwave in module \top:
  created 64 $dff cells and 0 static cells of width 22.
Extracted data FF from read port 0 of top.Enote.quarterwave: $\Enote.quarterwave$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \LowB.quarterwave in module \top:
  created 64 $dff cells and 0 static cells of width 22.
Extracted data FF from read port 0 of top.LowB.quarterwave: $\LowB.quarterwave$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \eHigh.quarterwave in module \top:
  created 64 $dff cells and 0 static cells of width 22.
Extracted data FF from read port 0 of top.eHigh.quarterwave: $\eHigh.quarterwave$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

8.30. Executing OPT pass (performing simple optimizations).

8.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

8.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][30]$1854:
      Old ports: A=22'1111111011000100011011, B=22'1111111101001110011011, Y=$memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [13] $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [7] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [21:14] $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [12:8] $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [6:0] } = { 7'1111111 $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [7] 3'100 $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [7] 8'10011011 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][29]$1851:
      Old ports: A=22'1111110100111010101010, B=22'1111111000010011001000, Y=$memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [21:7] $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [5:2] $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [0] } = { 6'111111 $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [1] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [1] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [1] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][28]$1848:
      Old ports: A=22'1111101100010100101111, B=22'1111110000111011001001, Y=$memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [21:7] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [5:2] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [0] } = { 5'11111 $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [6] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][27]$1845:
      Old ports: A=22'1111100001010011111101, B=22'1111100111000111100111, Y=$memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [3] $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [21:4] $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [2] $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [0] } = { 7'1111100 $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [1] $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [1] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [1] 3'111 $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][26]$1842:
      Old ports: A=22'1111010011111010000010, B=22'1111011010111010000001, Y=$memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756
      New ports: A=2'10, B=2'01, Y=$memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756 [1:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756 [21:2] = { 6'111101 $memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756 [0] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756 [1] 10'1110100000 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][25]$1839:
      Old ports: A=22'1111000100001001000010, B=22'1111001100010100010001, Y=$memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754
      New ports: A=2'10, B=2'01, Y=$memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [1:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [21:2] = { 6'111100 $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [0] 4'1000 $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [0] $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [1:0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][24]$1836:
      Old ports: A=22'1110110010000011010111, B=22'1110111011011000100111, Y=$memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753
      New ports: A=2'01, B=2'10, Y=$memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [5:4]
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [21:6] $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [3:0] } = { 6'111011 $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [5] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [5] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [5] $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [5] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [4] $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [4] 4'0111 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][23]$1833:
      Old ports: A=22'1110011101101011110101, B=22'1110101000001001101001, Y=$memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751
      New ports: A=2'01, B=2'10, Y=$memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [3:2]
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [21:4] $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [1:0] } = { 4'1110 $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [3:2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [2] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [2] $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [2] 3'010 $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [2] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][22]$1830:
      Old ports: A=22'1110000111000101100101, B=22'1110010010101010010110, Y=$memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750
      New ports: A=2'01, B=2'10, Y=$memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [21:2] = { 5'11100 $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [0] $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1:0] $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1:0] $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [0] $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][21]$1827:
      Old ports: A=22'1101101110010100000110, B=22'1101111010111110000001, Y=$memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748
      New ports: A=2'10, B=2'01, Y=$memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [1:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [21:2] = { 5'11011 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [1] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [0] 4'0000 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [1] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][20]$1824:
      Old ports: A=22'1101010011011011001100, B=22'1101100001001000010100, Y=$memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747
      New ports: A=2'01, B=2'10, Y=$memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [4:3]
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [21:5] $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [2:0] } = { 4'1101 $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [4:3] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [3] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [3] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [3] $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][19]$1821:
      Old ports: A=22'1100110110011111000000, B=22'1101000101001101001111, Y=$memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [21:8] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [6:1] } = { 3'110 $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] 5'11100 $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][18]$1818:
      Old ports: A=22'1100010111100100000000, B=22'1100100111010001000100, Y=$memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [8] $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [2] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [21:9] $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [7:3] $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [1:0] } = { 4'1100 $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [2] $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [8] 4'0111 $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [8] $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [2] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [2] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][17]$1815:
      Old ports: A=22'1011110110101110111110, B=22'1100000111011000011100, Y=$memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [10] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [21:11] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [9:2] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [0] } = { 1'1 $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [10] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] 3'011 $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [10] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] 4'1110 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][16]$1812:
      Old ports: A=22'1011010100000100111100, B=22'1011100101101000010000, Y=$memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [9] $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [2] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [21:10] $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [8:3] $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [1:0] } = { 4'1011 $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [9] $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [2] 3'010 $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [9] $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [9] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [2] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][15]$1809:
      Old ports: A=22'1010101111101011010010, B=22'1011000010000101101110, Y=$memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [2] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [21:5] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [3] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [1:0] } = { 3'101 $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [2] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [2] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [2] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][14]$1806:
      Old ports: A=22'1010001001100111100110, B=22'1010011100110110010101, Y=$memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738
      New ports: A=2'10, B=2'01, Y=$memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [1:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [21:2] = { 5'10100 $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [0] 3'011 $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [1] $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [1:0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][13]$1803:
      Old ports: A=22'1001100001111111101111, B=22'1001110101111111110100, Y=$memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [4] $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [21:5] $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [3:1] } = { 5'10011 $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [4] 9'011111111 $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [0] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][12]$1800:
      Old ports: A=22'1000111000111001110110, B=22'1001001101101000001010, Y=$memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735
      New ports: A=2'01, B=2'10, Y=$memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [3:2]
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [21:4] $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [1:0] } = { 3'100 $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [3:2] $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [3] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [2] 3'100 $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [2] $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [2] $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][11]$1797:
      Old ports: A=22'1000001110011100001111, B=22'1000100011110101100110, Y=$memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [21:6] $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [4:1] } = { 4'1000 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][10]$1794:
      Old ports: A=22'0111100010101101011101, B=22'0111111000101110100100, Y=$memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [21:6] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [4:1] } = { 5'01111 $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [5] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] 5'01011 $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][9]$1791:
      Old ports: A=22'0110110101110100010000, B=22'0111001100011001101110, Y=$memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [21:5] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [3:2] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [0] } = { 3'011 $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][8]$1788:
      Old ports: A=22'0110000111110111100010, B=22'0110011110111101111001, Y=$memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729
      New ports: A=2'10, B=2'01, Y=$memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [1:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [21:2] = { 5'01100 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [0] $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [0] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [1] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [1] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [0] $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][7]$1785:
      Old ports: A=22'0101011000111110011010, B=22'0101110000100010000101, Y=$memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727
      New ports: A=2'10, B=2'01, Y=$memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [21:2] = { 4'0101 $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1] 4'0001 $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1] $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1] $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1] 3'100 $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1] $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1:0] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][6]$1782:
      Old ports: A=22'0100101001010000000110, B=22'0101000001001101011100, Y=$memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [21:4] $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [2] $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [0] } = { 3'010 $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [1] 4'0010 $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [1] $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][5]$1779:
      Old ports: A=22'0011111000110011111100, B=22'0100010001000111010010, Y=$memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724
      New ports: A=2'10, B=2'01, Y=$memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2:1]
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [21:3] $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [0] } = { 1'0 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [1] $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [1] $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [1] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][4]$1776:
      Old ports: A=22'0011000111110001011100, B=22'0011100000010111000001, Y=$memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [21:3] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [1] } = { 4'0011 $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [0] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [0] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [0] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][3]$1773:
      Old ports: A=22'0010010110010000001000, B=22'0010101111000100001010, Y=$memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [10] $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [21:11] $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [9:2] $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [0] } = { 4'0010 $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [1] $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [10] $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [1] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [1] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [1] 7'0000100 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][2]$1770:
      Old ports: A=22'0001100100010111101001, B=22'0001111101010110010011, Y=$memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720
      New ports: A=2'10, B=2'01, Y={ $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [3] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [21:4] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [2] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [0] } = { 5'00011 $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [1] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [1] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [1] 5'01011 $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [3] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [3] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][1]$1767:
      Old ports: A=22'0000110010001111101100, B=22'0001001011010101001000, Y=$memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [10] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [2] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [21:11] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [9:3] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [1:0] } = { 3'000 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [10] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [2] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [2] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [10] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [10] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [2] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][0]$1764:
      Old ports: A=22'0000000000000000000000, B=22'0000011001001000010101, Y=$memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717
      New ports: A=1'0, B=1'1, Y=$memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [21:1] = { 5'00000 $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] 4'0000 $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][30]$1665:
      Old ports: A=22'1111111011000100011011, B=22'1111111101001110011011, Y=$memory\LowB.quarterwave$rdmux[0][4][15]$a$1573
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [13] $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [7] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [21:14] $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [12:8] $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [6:0] } = { 7'1111111 $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [7] 3'100 $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [7] 8'10011011 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][29]$1662:
      Old ports: A=22'1111110100111010101010, B=22'1111111000010011001000, Y=$memory\LowB.quarterwave$rdmux[0][4][14]$b$1571
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [21:7] $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [5:2] $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [0] } = { 6'111111 $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [1] 2'00 $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [1] 2'01 $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [1] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][28]$1659:
      Old ports: A=22'1111101100010100101111, B=22'1111110000111011001001, Y=$memory\LowB.quarterwave$rdmux[0][4][14]$a$1570
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [21:7] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [5:2] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [0] } = { 5'11111 $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] 2'00 $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [6] 1'1 $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] 2'01 $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][27]$1656:
      Old ports: A=22'1111100001010011111101, B=22'1111100111000111100111, Y=$memory\LowB.quarterwave$rdmux[0][4][13]$b$1568
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [3] $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [21:4] $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [2] $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [0] } = { 7'1111100 $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [1] $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [1] 2'10 $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [1] 3'111 $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][26]$1653:
      Old ports: A=22'1111010011111010000010, B=22'1111011010111010000001, Y=$memory\LowB.quarterwave$rdmux[0][4][13]$a$1567
      New ports: A=2'10, B=2'01, Y=$memory\LowB.quarterwave$rdmux[0][4][13]$a$1567 [1:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][4][13]$a$1567 [21:2] = { 6'111101 $memory\LowB.quarterwave$rdmux[0][4][13]$a$1567 [0] 2'01 $memory\LowB.quarterwave$rdmux[0][4][13]$a$1567 [1] 10'1110100000 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][25]$1650:
      Old ports: A=22'1111000100001001000010, B=22'1111001100010100010001, Y=$memory\LowB.quarterwave$rdmux[0][4][12]$b$1565
      New ports: A=2'10, B=2'01, Y=$memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [1:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [21:2] = { 6'111100 $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [0] 4'1000 $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [0] $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [1:0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][24]$1647:
      Old ports: A=22'1110110010000011010111, B=22'1110111011011000100111, Y=$memory\LowB.quarterwave$rdmux[0][4][12]$a$1564
      New ports: A=2'01, B=2'10, Y=$memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [5:4]
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [21:6] $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [3:0] } = { 6'111011 $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [5] 2'01 $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [5] 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [5] $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [5] 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [4] $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [4] 4'0111 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][23]$1644:
      Old ports: A=22'1110011101101011110101, B=22'1110101000001001101001, Y=$memory\LowB.quarterwave$rdmux[0][4][11]$b$1562
      New ports: A=2'01, B=2'10, Y=$memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [3:2]
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [21:4] $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [1:0] } = { 4'1110 $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [3:2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [2] 1'0 $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [2] $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [2] 3'010 $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [2] 2'11 $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][22]$1641:
      Old ports: A=22'1110000111000101100101, B=22'1110010010101010010110, Y=$memory\LowB.quarterwave$rdmux[0][4][11]$a$1561
      New ports: A=2'01, B=2'10, Y=$memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [21:2] = { 5'11100 $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [0] $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1:0] $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1:0] $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [0] $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][21]$1638:
      Old ports: A=22'1101101110010100000110, B=22'1101111010111110000001, Y=$memory\LowB.quarterwave$rdmux[0][4][10]$b$1559
      New ports: A=2'10, B=2'01, Y=$memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [1:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [21:2] = { 5'11011 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [1] 2'10 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [0] 4'0000 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [1] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][20]$1635:
      Old ports: A=22'1101010011011011001100, B=22'1101100001001000010100, Y=$memory\LowB.quarterwave$rdmux[0][4][10]$a$1558
      New ports: A=2'01, B=2'10, Y=$memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [4:3]
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [21:5] $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [2:0] } = { 4'1101 $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [4:3] 2'00 $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [3] 2'10 $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [3] 2'10 $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [3] $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][19]$1632:
      Old ports: A=22'1100110110011111000000, B=22'1101000101001101001111, Y=$memory\LowB.quarterwave$rdmux[0][4][9]$b$1556
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [21:8] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [6:1] } = { 3'110 $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] 2'01 $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] 5'11100 $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][18]$1629:
      Old ports: A=22'1100010111100100000000, B=22'1100100111010001000100, Y=$memory\LowB.quarterwave$rdmux[0][4][9]$a$1555
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [8] $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [2] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [21:9] $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [7:3] $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [1:0] } = { 4'1100 $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [2] $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [8] 4'0111 $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [8] $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [2] 2'00 $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [2] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][17]$1626:
      Old ports: A=22'1011110110101110111110, B=22'1100000111011000011100, Y=$memory\LowB.quarterwave$rdmux[0][4][8]$b$1553
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [10] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [21:11] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [9:2] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [0] } = { 1'1 $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [10] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] 3'011 $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [10] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] 4'1110 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][16]$1623:
      Old ports: A=22'1011010100000100111100, B=22'1011100101101000010000, Y=$memory\LowB.quarterwave$rdmux[0][4][8]$a$1552
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [9] $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [2] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [21:10] $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [8:3] $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [1:0] } = { 4'1011 $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [9] $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [2] 3'010 $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [9] $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [9] 1'0 $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [2] 2'00 $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][15]$1620:
      Old ports: A=22'1010101111101011010010, B=22'1011000010000101101110, Y=$memory\LowB.quarterwave$rdmux[0][4][7]$b$1550
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [2] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [21:5] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [3] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [1:0] } = { 3'101 $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [2] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] 1'1 $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [2] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] 1'1 $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [2] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][14]$1617:
      Old ports: A=22'1010001001100111100110, B=22'1010011100110110010101, Y=$memory\LowB.quarterwave$rdmux[0][4][7]$a$1549
      New ports: A=2'10, B=2'01, Y=$memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [1:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [21:2] = { 5'10100 $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [0] 3'011 $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [1] $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [1:0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][13]$1614:
      Old ports: A=22'1001100001111111101111, B=22'1001110101111111110100, Y=$memory\LowB.quarterwave$rdmux[0][4][6]$b$1547
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [4] $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [21:5] $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [3:1] } = { 5'10011 $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [4] 9'011111111 $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [0] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][12]$1611:
      Old ports: A=22'1000111000111001110110, B=22'1001001101101000001010, Y=$memory\LowB.quarterwave$rdmux[0][4][6]$a$1546
      New ports: A=2'01, B=2'10, Y=$memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [3:2]
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [21:4] $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [1:0] } = { 3'100 $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [3:2] $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [3] 1'1 $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [2] 3'100 $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [2] $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [2] $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][11]$1608:
      Old ports: A=22'1000001110011100001111, B=22'1000100011110101100110, Y=$memory\LowB.quarterwave$rdmux[0][4][5]$b$1544
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [21:6] $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [4:1] } = { 4'1000 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] 1'0 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] 1'1 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] 2'10 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] 1'0 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][10]$1605:
      Old ports: A=22'0111100010101101011101, B=22'0111111000101110100100, Y=$memory\LowB.quarterwave$rdmux[0][4][5]$a$1543
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [21:6] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [4:1] } = { 5'01111 $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [5] 1'0 $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] 5'01011 $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][9]$1602:
      Old ports: A=22'0110110101110100010000, B=22'0111001100011001101110, Y=$memory\LowB.quarterwave$rdmux[0][4][4]$b$1541
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [21:5] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [3:2] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [0] } = { 3'011 $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] 2'10 $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] 1'1 $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][8]$1599:
      Old ports: A=22'0110000111110111100010, B=22'0110011110111101111001, Y=$memory\LowB.quarterwave$rdmux[0][4][4]$a$1540
      New ports: A=2'10, B=2'01, Y=$memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [1:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [21:2] = { 5'01100 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [0] $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [0] 2'11 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [1] 2'11 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [1] 2'11 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [0] $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][7]$1596:
      Old ports: A=22'0101011000111110011010, B=22'0101110000100010000101, Y=$memory\LowB.quarterwave$rdmux[0][4][3]$b$1538
      New ports: A=2'10, B=2'01, Y=$memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [21:2] = { 4'0101 $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1] 4'0001 $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1] $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1] $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1] 3'100 $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1] $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1:0] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][6]$1593:
      Old ports: A=22'0100101001010000000110, B=22'0101000001001101011100, Y=$memory\LowB.quarterwave$rdmux[0][4][3]$a$1537
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [21:4] $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [2] $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [0] } = { 3'010 $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [1] 4'0010 $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [1] $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][5]$1590:
      Old ports: A=22'0011111000110011111100, B=22'0100010001000111010010, Y=$memory\LowB.quarterwave$rdmux[0][4][2]$b$1535
      New ports: A=2'10, B=2'01, Y=$memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2:1]
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [21:3] $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [0] } = { 1'0 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [1] $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] 2'00 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [1] $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] 1'0 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [1] 2'11 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][4]$1587:
      Old ports: A=22'0011000111110001011100, B=22'0011100000010111000001, Y=$memory\LowB.quarterwave$rdmux[0][4][2]$a$1534
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [21:3] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [1] } = { 4'0011 $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [0] 2'00 $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] 2'10 $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [0] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [0] 2'10 $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][3]$1584:
      Old ports: A=22'0010010110010000001000, B=22'0010101111000100001010, Y=$memory\LowB.quarterwave$rdmux[0][4][1]$b$1532
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [10] $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [21:11] $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [9:2] $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [0] } = { 4'0010 $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [1] $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [10] $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [1] 2'11 $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [1] 2'00 $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [1] 7'0000100 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][2]$1581:
      Old ports: A=22'0001100100010111101001, B=22'0001111101010110010011, Y=$memory\LowB.quarterwave$rdmux[0][4][1]$a$1531
      New ports: A=2'10, B=2'01, Y={ $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [3] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [21:4] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [2] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [0] } = { 5'00011 $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [1] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [1] 2'10 $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [1] 5'01011 $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [3] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [3] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][1]$1578:
      Old ports: A=22'0000110010001111101100, B=22'0001001011010101001000, Y=$memory\LowB.quarterwave$rdmux[0][4][0]$b$1529
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [10] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [2] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [21:11] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [9:3] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [1:0] } = { 3'000 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [10] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [2] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [2] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [10] 2'01 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [10] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [2] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][0]$1575:
      Old ports: A=22'0000000000000000000000, B=22'0000011001001000010101, Y=$memory\LowB.quarterwave$rdmux[0][4][0]$a$1528
      New ports: A=1'0, B=1'1, Y=$memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0]
      New connections: $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [21:1] = { 5'00000 $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] 2'00 $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] 2'00 $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] 4'0000 $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][30]$1476:
      Old ports: A=22'1111111011000100011011, B=22'1111111101001110011011, Y=$memory\Enote.quarterwave$rdmux[0][4][15]$a$1384
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [13] $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [7] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [21:14] $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [12:8] $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [6:0] } = { 7'1111111 $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [7] 3'100 $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [7] 8'10011011 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][29]$1473:
      Old ports: A=22'1111110100111010101010, B=22'1111111000010011001000, Y=$memory\Enote.quarterwave$rdmux[0][4][14]$b$1382
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [21:7] $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [5:2] $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [0] } = { 6'111111 $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [1] 2'00 $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [1] 2'01 $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [1] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][28]$1470:
      Old ports: A=22'1111101100010100101111, B=22'1111110000111011001001, Y=$memory\Enote.quarterwave$rdmux[0][4][14]$a$1381
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [21:7] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [5:2] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [0] } = { 5'11111 $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] 2'00 $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [6] 1'1 $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] 2'01 $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][27]$1467:
      Old ports: A=22'1111100001010011111101, B=22'1111100111000111100111, Y=$memory\Enote.quarterwave$rdmux[0][4][13]$b$1379
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [3] $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [21:4] $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [2] $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [0] } = { 7'1111100 $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [1] $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [1] 2'10 $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [1] 3'111 $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][26]$1464:
      Old ports: A=22'1111010011111010000010, B=22'1111011010111010000001, Y=$memory\Enote.quarterwave$rdmux[0][4][13]$a$1378
      New ports: A=2'10, B=2'01, Y=$memory\Enote.quarterwave$rdmux[0][4][13]$a$1378 [1:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][4][13]$a$1378 [21:2] = { 6'111101 $memory\Enote.quarterwave$rdmux[0][4][13]$a$1378 [0] 2'01 $memory\Enote.quarterwave$rdmux[0][4][13]$a$1378 [1] 10'1110100000 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][25]$1461:
      Old ports: A=22'1111000100001001000010, B=22'1111001100010100010001, Y=$memory\Enote.quarterwave$rdmux[0][4][12]$b$1376
      New ports: A=2'10, B=2'01, Y=$memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [1:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [21:2] = { 6'111100 $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [0] 4'1000 $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [0] $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [1:0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][24]$1458:
      Old ports: A=22'1110110010000011010111, B=22'1110111011011000100111, Y=$memory\Enote.quarterwave$rdmux[0][4][12]$a$1375
      New ports: A=2'01, B=2'10, Y=$memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [5:4]
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [21:6] $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [3:0] } = { 6'111011 $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [5] 2'01 $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [5] 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [5] $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [5] 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [4] $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [4] 4'0111 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][23]$1455:
      Old ports: A=22'1110011101101011110101, B=22'1110101000001001101001, Y=$memory\Enote.quarterwave$rdmux[0][4][11]$b$1373
      New ports: A=2'01, B=2'10, Y=$memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [3:2]
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [21:4] $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [1:0] } = { 4'1110 $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [3:2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [2] 1'0 $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [2] $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [2] 3'010 $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [2] 2'11 $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][22]$1452:
      Old ports: A=22'1110000111000101100101, B=22'1110010010101010010110, Y=$memory\Enote.quarterwave$rdmux[0][4][11]$a$1372
      New ports: A=2'01, B=2'10, Y=$memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [21:2] = { 5'11100 $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [0] $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1:0] $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1:0] $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [0] $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][21]$1449:
      Old ports: A=22'1101101110010100000110, B=22'1101111010111110000001, Y=$memory\Enote.quarterwave$rdmux[0][4][10]$b$1370
      New ports: A=2'10, B=2'01, Y=$memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [1:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [21:2] = { 5'11011 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [1] 2'10 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [0] 4'0000 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [1] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][20]$1446:
      Old ports: A=22'1101010011011011001100, B=22'1101100001001000010100, Y=$memory\Enote.quarterwave$rdmux[0][4][10]$a$1369
      New ports: A=2'01, B=2'10, Y=$memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [4:3]
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [21:5] $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [2:0] } = { 4'1101 $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [4:3] 2'00 $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [3] 2'10 $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [3] 2'10 $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [3] $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][19]$1443:
      Old ports: A=22'1100110110011111000000, B=22'1101000101001101001111, Y=$memory\Enote.quarterwave$rdmux[0][4][9]$b$1367
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [21:8] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [6:1] } = { 3'110 $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] 2'01 $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] 5'11100 $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][18]$1440:
      Old ports: A=22'1100010111100100000000, B=22'1100100111010001000100, Y=$memory\Enote.quarterwave$rdmux[0][4][9]$a$1366
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [8] $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [2] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [21:9] $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [7:3] $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [1:0] } = { 4'1100 $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [2] $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [8] 4'0111 $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [8] $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [2] 2'00 $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [2] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][17]$1437:
      Old ports: A=22'1011110110101110111110, B=22'1100000111011000011100, Y=$memory\Enote.quarterwave$rdmux[0][4][8]$b$1364
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [10] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [21:11] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [9:2] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [0] } = { 1'1 $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [10] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] 3'011 $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [10] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] 4'1110 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][16]$1434:
      Old ports: A=22'1011010100000100111100, B=22'1011100101101000010000, Y=$memory\Enote.quarterwave$rdmux[0][4][8]$a$1363
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [9] $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [2] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [21:10] $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [8:3] $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [1:0] } = { 4'1011 $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [9] $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [2] 3'010 $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [9] $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [9] 1'0 $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [2] 2'00 $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][15]$1431:
      Old ports: A=22'1010101111101011010010, B=22'1011000010000101101110, Y=$memory\Enote.quarterwave$rdmux[0][4][7]$b$1361
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [2] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [21:5] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [3] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [1:0] } = { 3'101 $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [2] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] 1'1 $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [2] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] 1'1 $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [2] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][14]$1428:
      Old ports: A=22'1010001001100111100110, B=22'1010011100110110010101, Y=$memory\Enote.quarterwave$rdmux[0][4][7]$a$1360
      New ports: A=2'10, B=2'01, Y=$memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [1:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [21:2] = { 5'10100 $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [0] 3'011 $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [1] $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [1:0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][13]$1425:
      Old ports: A=22'1001100001111111101111, B=22'1001110101111111110100, Y=$memory\Enote.quarterwave$rdmux[0][4][6]$b$1358
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [4] $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [21:5] $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [3:1] } = { 5'10011 $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [4] 9'011111111 $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [0] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][12]$1422:
      Old ports: A=22'1000111000111001110110, B=22'1001001101101000001010, Y=$memory\Enote.quarterwave$rdmux[0][4][6]$a$1357
      New ports: A=2'01, B=2'10, Y=$memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [3:2]
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [21:4] $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [1:0] } = { 3'100 $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [3:2] $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [3] 1'1 $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [2] 3'100 $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [2] $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [2] $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][11]$1419:
      Old ports: A=22'1000001110011100001111, B=22'1000100011110101100110, Y=$memory\Enote.quarterwave$rdmux[0][4][5]$b$1355
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [21:6] $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [4:1] } = { 4'1000 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] 1'0 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] 1'1 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] 2'10 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] 1'0 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][10]$1416:
      Old ports: A=22'0111100010101101011101, B=22'0111111000101110100100, Y=$memory\Enote.quarterwave$rdmux[0][4][5]$a$1354
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [21:6] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [4:1] } = { 5'01111 $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [5] 1'0 $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] 5'01011 $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][9]$1413:
      Old ports: A=22'0110110101110100010000, B=22'0111001100011001101110, Y=$memory\Enote.quarterwave$rdmux[0][4][4]$b$1352
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [21:5] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [3:2] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [0] } = { 3'011 $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] 2'10 $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] 1'1 $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][8]$1410:
      Old ports: A=22'0110000111110111100010, B=22'0110011110111101111001, Y=$memory\Enote.quarterwave$rdmux[0][4][4]$a$1351
      New ports: A=2'10, B=2'01, Y=$memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [1:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [21:2] = { 5'01100 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [0] $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [0] 2'11 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [1] 2'11 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [1] 2'11 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [0] $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][7]$1407:
      Old ports: A=22'0101011000111110011010, B=22'0101110000100010000101, Y=$memory\Enote.quarterwave$rdmux[0][4][3]$b$1349
      New ports: A=2'10, B=2'01, Y=$memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [21:2] = { 4'0101 $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1] 4'0001 $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1] $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1] $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1] 3'100 $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1] $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1:0] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][6]$1404:
      Old ports: A=22'0100101001010000000110, B=22'0101000001001101011100, Y=$memory\Enote.quarterwave$rdmux[0][4][3]$a$1348
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [21:4] $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [2] $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [0] } = { 3'010 $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [1] 4'0010 $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [1] $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][5]$1401:
      Old ports: A=22'0011111000110011111100, B=22'0100010001000111010010, Y=$memory\Enote.quarterwave$rdmux[0][4][2]$b$1346
      New ports: A=2'10, B=2'01, Y=$memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2:1]
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [21:3] $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [0] } = { 1'0 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [1] $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] 2'00 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [1] $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] 1'0 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [1] 2'11 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][4]$1398:
      Old ports: A=22'0011000111110001011100, B=22'0011100000010111000001, Y=$memory\Enote.quarterwave$rdmux[0][4][2]$a$1345
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [21:3] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [1] } = { 4'0011 $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [0] 2'00 $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] 2'10 $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [0] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [0] 2'10 $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][3]$1395:
      Old ports: A=22'0010010110010000001000, B=22'0010101111000100001010, Y=$memory\Enote.quarterwave$rdmux[0][4][1]$b$1343
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [10] $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [21:11] $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [9:2] $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [0] } = { 4'0010 $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [1] $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [10] $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [1] 2'11 $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [1] 2'00 $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [1] 7'0000100 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][2]$1392:
      Old ports: A=22'0001100100010111101001, B=22'0001111101010110010011, Y=$memory\Enote.quarterwave$rdmux[0][4][1]$a$1342
      New ports: A=2'10, B=2'01, Y={ $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [3] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [21:4] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [2] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [0] } = { 5'00011 $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [1] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [1] 2'10 $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [1] 5'01011 $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [3] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [3] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][1]$1389:
      Old ports: A=22'0000110010001111101100, B=22'0001001011010101001000, Y=$memory\Enote.quarterwave$rdmux[0][4][0]$b$1340
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [10] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [2] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [21:11] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [9:3] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [1:0] } = { 3'000 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [10] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [2] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [2] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [10] 2'01 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [10] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [2] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][0]$1386:
      Old ports: A=22'0000000000000000000000, B=22'0000011001001000010101, Y=$memory\Enote.quarterwave$rdmux[0][4][0]$a$1339
      New ports: A=1'0, B=1'1, Y=$memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0]
      New connections: $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [21:1] = { 5'00000 $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] 2'00 $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] 2'00 $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] 4'0000 $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][30]$1287:
      Old ports: A=22'1111111011000100011011, B=22'1111111101001110011011, Y=$memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [13] $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [7] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [21:14] $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [12:8] $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [6:0] } = { 7'1111111 $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [7] 3'100 $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [7] 8'10011011 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][29]$1284:
      Old ports: A=22'1111110100111010101010, B=22'1111111000010011001000, Y=$memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [21:7] $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [5:2] $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [0] } = { 6'111111 $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [1] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [1] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [1] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][28]$1281:
      Old ports: A=22'1111101100010100101111, B=22'1111110000111011001001, Y=$memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [21:7] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [5:2] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [0] } = { 5'11111 $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [6] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][27]$1278:
      Old ports: A=22'1111100001010011111101, B=22'1111100111000111100111, Y=$memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [3] $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [21:4] $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [2] $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [0] } = { 7'1111100 $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [1] $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [1] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [1] 3'111 $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][26]$1275:
      Old ports: A=22'1111010011111010000010, B=22'1111011010111010000001, Y=$memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189
      New ports: A=2'10, B=2'01, Y=$memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189 [1:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189 [21:2] = { 6'111101 $memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189 [0] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189 [1] 10'1110100000 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][25]$1272:
      Old ports: A=22'1111000100001001000010, B=22'1111001100010100010001, Y=$memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187
      New ports: A=2'10, B=2'01, Y=$memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [1:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [21:2] = { 6'111100 $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [0] 4'1000 $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [0] $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [1:0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][24]$1269:
      Old ports: A=22'1110110010000011010111, B=22'1110111011011000100111, Y=$memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186
      New ports: A=2'01, B=2'10, Y=$memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [5:4]
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [21:6] $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [3:0] } = { 6'111011 $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [5] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [5] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [5] $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [5] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [4] $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [4] 4'0111 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][23]$1266:
      Old ports: A=22'1110011101101011110101, B=22'1110101000001001101001, Y=$memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184
      New ports: A=2'01, B=2'10, Y=$memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [3:2]
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [21:4] $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [1:0] } = { 4'1110 $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [3:2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [2] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [2] $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [2] 3'010 $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [2] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][22]$1263:
      Old ports: A=22'1110000111000101100101, B=22'1110010010101010010110, Y=$memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183
      New ports: A=2'01, B=2'10, Y=$memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [21:2] = { 5'11100 $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [0] $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1:0] $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1:0] $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [0] $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][21]$1260:
      Old ports: A=22'1101101110010100000110, B=22'1101111010111110000001, Y=$memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181
      New ports: A=2'10, B=2'01, Y=$memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [1:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [21:2] = { 5'11011 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [1] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [0] 4'0000 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [1] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][20]$1257:
      Old ports: A=22'1101010011011011001100, B=22'1101100001001000010100, Y=$memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180
      New ports: A=2'01, B=2'10, Y=$memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [4:3]
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [21:5] $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [2:0] } = { 4'1101 $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [4:3] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [3] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [3] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [3] $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][19]$1254:
      Old ports: A=22'1100110110011111000000, B=22'1101000101001101001111, Y=$memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [21:8] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [6:1] } = { 3'110 $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] 5'11100 $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][18]$1251:
      Old ports: A=22'1100010111100100000000, B=22'1100100111010001000100, Y=$memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [8] $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [2] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [21:9] $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [7:3] $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [1:0] } = { 4'1100 $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [2] $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [8] 4'0111 $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [8] $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [2] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [2] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][17]$1248:
      Old ports: A=22'1011110110101110111110, B=22'1100000111011000011100, Y=$memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [10] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [21:11] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [9:2] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [0] } = { 1'1 $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [10] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] 3'011 $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [10] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] 4'1110 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][16]$1245:
      Old ports: A=22'1011010100000100111100, B=22'1011100101101000010000, Y=$memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [9] $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [2] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [21:10] $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [8:3] $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [1:0] } = { 4'1011 $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [9] $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [2] 3'010 $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [9] $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [9] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [2] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][15]$1242:
      Old ports: A=22'1010101111101011010010, B=22'1011000010000101101110, Y=$memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [2] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [21:5] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [3] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [1:0] } = { 3'101 $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [2] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [2] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [2] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][14]$1239:
      Old ports: A=22'1010001001100111100110, B=22'1010011100110110010101, Y=$memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171
      New ports: A=2'10, B=2'01, Y=$memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [1:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [21:2] = { 5'10100 $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [0] 3'011 $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [1] $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [1:0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][13]$1236:
      Old ports: A=22'1001100001111111101111, B=22'1001110101111111110100, Y=$memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [4] $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [21:5] $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [3:1] } = { 5'10011 $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [4] 9'011111111 $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [0] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][12]$1233:
      Old ports: A=22'1000111000111001110110, B=22'1001001101101000001010, Y=$memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168
      New ports: A=2'01, B=2'10, Y=$memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [3:2]
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [21:4] $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [1:0] } = { 3'100 $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [3:2] $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [3] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [2] 3'100 $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [2] $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [2] $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][11]$1230:
      Old ports: A=22'1000001110011100001111, B=22'1000100011110101100110, Y=$memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [21:6] $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [4:1] } = { 4'1000 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][10]$1227:
      Old ports: A=22'0111100010101101011101, B=22'0111111000101110100100, Y=$memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [21:6] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [4:1] } = { 5'01111 $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [5] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] 5'01011 $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][9]$1224:
      Old ports: A=22'0110110101110100010000, B=22'0111001100011001101110, Y=$memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [21:5] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [3:2] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [0] } = { 3'011 $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][8]$1221:
      Old ports: A=22'0110000111110111100010, B=22'0110011110111101111001, Y=$memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162
      New ports: A=2'10, B=2'01, Y=$memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [1:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [21:2] = { 5'01100 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [0] $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [0] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [1] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [1] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [0] $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][7]$1218:
      Old ports: A=22'0101011000111110011010, B=22'0101110000100010000101, Y=$memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160
      New ports: A=2'10, B=2'01, Y=$memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [21:2] = { 4'0101 $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1] 4'0001 $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1] $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1] $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1] 3'100 $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1] $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1:0] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][6]$1215:
      Old ports: A=22'0100101001010000000110, B=22'0101000001001101011100, Y=$memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [21:4] $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [2] $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [0] } = { 3'010 $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [1] 4'0010 $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [1] $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][5]$1212:
      Old ports: A=22'0011111000110011111100, B=22'0100010001000111010010, Y=$memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157
      New ports: A=2'10, B=2'01, Y=$memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2:1]
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [21:3] $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [0] } = { 1'0 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [1] $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [1] $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [1] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][4]$1209:
      Old ports: A=22'0011000111110001011100, B=22'0011100000010111000001, Y=$memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [21:3] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [1] } = { 4'0011 $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [0] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [0] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [0] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][3]$1206:
      Old ports: A=22'0010010110010000001000, B=22'0010101111000100001010, Y=$memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [10] $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [21:11] $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [9:2] $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [0] } = { 4'0010 $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [1] $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [10] $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [1] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [1] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [1] 7'0000100 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][2]$1203:
      Old ports: A=22'0001100100010111101001, B=22'0001111101010110010011, Y=$memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153
      New ports: A=2'10, B=2'01, Y={ $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [3] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [21:4] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [2] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [0] } = { 5'00011 $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [1] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [1] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [1] 5'01011 $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [3] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [3] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][1]$1200:
      Old ports: A=22'0000110010001111101100, B=22'0001001011010101001000, Y=$memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [10] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [2] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [21:11] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [9:3] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [1:0] } = { 3'000 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [10] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [2] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [2] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [10] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [10] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [2] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][0]$1197:
      Old ports: A=22'0000000000000000000000, B=22'0000011001001000010101, Y=$memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150
      New ports: A=1'0, B=1'1, Y=$memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [21:1] = { 5'00000 $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] 4'0000 $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][5][31]$1290:
      Old ports: A=22'1111111110110001000011, B=22'1111111111101100010000, Y=$memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196
      New ports: A=2'01, B=2'10, Y={ $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [4] $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [21:5] $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [3:1] } = { 9'111111111 $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [4] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [0] $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [4] $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [0] 3'000 $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [0] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][5][31]$1479:
      Old ports: A=22'1111111110110001000011, B=22'1111111111101100010000, Y=$memory\Enote.quarterwave$rdmux[0][4][15]$b$1385
      New ports: A=2'01, B=2'10, Y={ $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [4] $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [21:5] $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [3:1] } = { 9'111111111 $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [4] 1'1 $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [0] $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [4] $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [0] 3'000 $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [0] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][5][31]$1668:
      Old ports: A=22'1111111110110001000011, B=22'1111111111101100010000, Y=$memory\LowB.quarterwave$rdmux[0][4][15]$b$1574
      New ports: A=2'01, B=2'10, Y={ $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [4] $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [21:5] $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [3:1] } = { 9'111111111 $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [4] 1'1 $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [0] $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [4] $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [0] 3'000 $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [0] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][5][31]$1857:
      Old ports: A=22'1111111110110001000011, B=22'1111111111101100010000, Y=$memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763
      New ports: A=2'01, B=2'10, Y={ $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [4] $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [21:5] $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [3:1] } = { 9'111111111 $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [4] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [0] $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [4] $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [0] 3'000 $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][15]$1761:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762, B=$memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763, Y=$memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [7] $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [13] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [7] $memory\eHigh.quarterwave$rdmux[0][4][15]$a$1762 [7] 4'0111 }, B={ 3'111 $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [0] $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][15]$b$1763 [0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [14:13] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [11] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [9] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [7:6] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [4:3] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [21:15] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [12] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [10] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [8] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [5] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [2:1] } = { 7'1111111 $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [4] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [6] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [4] 2'00 $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [0] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][14]$1758:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759, B=$memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760, Y=$memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] $memory\eHigh.quarterwave$rdmux[0][4][14]$a$1759 [1] 1'1 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [6] $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [6] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][14]$b$1760 [1] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [15] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [9] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [7:6] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [2:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [21:16] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [14:10] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [8] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [5:3] } = { 5'11111 $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [7] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [1] 2'00 $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [9] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [2:1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][13]$1755:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756, B=$memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757, Y=$memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756 [1] 5'11000 $memory\eHigh.quarterwave$rdmux[0][4][13]$a$1756 [1:0] }, B={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [1] $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [3] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][13]$b$1757 [1] 1'1 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [15] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [10:8] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [3:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [21:16] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [14] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [11] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [7:4] } = { 4'1111 $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [9:8] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [9] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [3] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][12]$1752:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753, B=$memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754, Y=$memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711
      New ports: A={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [5] $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [5] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [4] $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [4] $memory\eHigh.quarterwave$rdmux[0][4][12]$a$1753 [5:4] 3'111 }, B={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [0] $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [1:0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][12]$b$1754 [1:0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [14] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [10:4] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [2:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [21:15] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [13:11] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [3] } = { 3'111 $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [14] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [10] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [5] 2'00 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][11]$1749:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750, B=$memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751, Y=$memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709
      New ports: A={ 2'01 $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [0] $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1:0] $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][11]$a$1750 [1:0] }, B={ 2'10 $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [2] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [2] $memory\eHigh.quarterwave$rdmux[0][4][11]$b$1751 [3:2] 2'01 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [15] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [9:8] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [4:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [21:16] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [14] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [11:10] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [7:5] } = { 4'1110 $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [3] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [4] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [12] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [4] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [0] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [0] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][10]$1746:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747, B=$memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748, Y=$memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [4] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [3] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [3] $memory\eHigh.quarterwave$rdmux[0][4][10]$a$1747 [4:3] 3'100 }, B={ 3'101 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [0] 2'00 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [1] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [1:0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [17] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [12] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [10:7] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [4:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [21:18] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [16:13] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [11] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [6:5] } = { 4'1101 $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [7] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [8] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [1] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [10] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [0] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][9]$1743:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744, B=$memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745, Y=$memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [8] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [8] $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [2] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [8] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [2] $memory\eHigh.quarterwave$rdmux[0][4][9]$a$1744 [2] 1'0 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [7] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] $memory\eHigh.quarterwave$rdmux[0][4][9]$b$1745 [0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [16] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [13:6] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [2] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [21:17] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [15:14] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [5:3] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [1] } = { 3'110 $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [0] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [10] 4'0100 $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [0] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [0] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][8]$1740:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741, B=$memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742, Y=$memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705
      New ports: A={ 2'10 $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [9] $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [9] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [9] $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [2] $memory\eHigh.quarterwave$rdmux[0][4][8]$a$1741 [2] 1'0 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [10] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [10] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][8]$b$1742 [1] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [18] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [13:9] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [5] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [2:1] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [21:19] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [17:14] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [8:6] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [4:3] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [0] } = { 1'1 $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [10] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [18] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [11] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [5] 2'01 $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [5] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [1] 2'01 $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][7]$1737:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738, B=$memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739, Y=$memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703
      New ports: A={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [1] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [1:0] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][7]$a$1738 [1:0] }, B={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [2] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [4] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [2] $memory\eHigh.quarterwave$rdmux[0][4][7]$b$1739 [2] 2'10 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [9] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [5:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [21:14] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [11:10] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [8] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [6] } = { 3'101 $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [3] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [9] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [0] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [4] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [0] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [2:1] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][6]$1734:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735, B=$memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736, Y=$memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702
      New ports: A={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [3] $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [2] $memory\eHigh.quarterwave$rdmux[0][4][6]$a$1735 [3:2] 2'10 }, B={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [4] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [4] $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [0] $memory\eHigh.quarterwave$rdmux[0][4][6]$b$1736 [0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [15:14] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [12] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [4:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [21:16] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [13] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [11:8] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [6:5] } = { 3'100 $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [12] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [2] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [4] 2'01 $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [2] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [2] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][5]$1731:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732, B=$memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733, Y=$memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700
      New ports: A={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [5] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] 3'011 $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][5]$a$1732 [0] }, B={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [5] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][5]$b$1733 [0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [18] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [15:11] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [9] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [7:4] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [1:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [21:19] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [17:16] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [10] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [8] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [3:2] } = { $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [1] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [18] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [18] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [11] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [7] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][4]$1728:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729, B=$memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730, Y=$memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699
      New ports: A={ 2'01 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [0] $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][4]$a$1729 [1:0] }, B={ $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [4] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] $memory\eHigh.quarterwave$rdmux[0][4][4]$b$1730 [1] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [17] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [8:7] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [5:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [21:18] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [16:14] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [11:9] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [6] } = { 3'011 $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [2] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [4:3] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [8] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [3] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [5] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][3]$1725:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726, B=$memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727, Y=$memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [1] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [3] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][3]$a$1726 [1] 1'0 }, B={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [0] 3'010 $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1:0] $memory\eHigh.quarterwave$rdmux[0][4][3]$b$1727 [1:0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [18:17] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [12] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [7:6] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [3:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [21:19] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [16:13] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [11:8] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [5:4] } = { 3'010 $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [7] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [1] 2'00 $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [7] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [1] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [3] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [3] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][2]$1722:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723, B=$memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724, Y=$memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [0] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [0] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [2] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][2]$a$1723 [0] }, B={ $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [1] $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2:1] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][2]$b$1724 [2:1] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [17:16] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [10] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [8:7] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [5:4] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [2:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [21:18] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [15:14] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [11] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [9] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [6] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [3] } = { 1'0 $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [1] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [10] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [10] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [5] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [13] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [2] 2'01 $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [2] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][1]$1719:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720, B=$memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721, Y=$memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [1] 3'011 $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [3] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [1] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [3] $memory\eHigh.quarterwave$rdmux[0][4][1]$a$1720 [1] 1'1 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [10] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [10] $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [1] 3'001 $memory\eHigh.quarterwave$rdmux[0][4][1]$b$1721 [1] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [16] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [13] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [10] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [8] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [5:3] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [1:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [21:17] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [15:14] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [12:11] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [9] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [7:6] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [2] } = { 2'00 $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [13] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [0] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [8] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [1] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [1] 2'00 $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [0] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][0]$1716:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717, B=$memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718, Y=$memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] 3'000 $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] $memory\eHigh.quarterwave$rdmux[0][4][0]$a$1717 [0] }, B={ $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [10] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [10] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [2] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [12] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [10] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [5] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [3:2] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [21:13] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [11] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [9:6] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [4] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [1] } = { 3'000 $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [10] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [5] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [2] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [12] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [2] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [3] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [5] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [3] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][15]$1572:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][15]$a$1573, B=$memory\LowB.quarterwave$rdmux[0][4][15]$b$1574, Y=$memory\LowB.quarterwave$rdmux[0][3][7]$b$1526
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [7] $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [13] 1'0 $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [7] $memory\LowB.quarterwave$rdmux[0][4][15]$a$1573 [7] 4'0111 }, B={ 3'111 $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [0] $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][15]$b$1574 [0] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [14:13] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [11] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [9] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [7:6] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [4:3] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [21:15] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [12] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [10] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [8] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [5] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [2:1] } = { 7'1111111 $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [4] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [6] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [4] 2'00 $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [0] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][14]$1569:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][14]$a$1570, B=$memory\LowB.quarterwave$rdmux[0][4][14]$b$1571, Y=$memory\LowB.quarterwave$rdmux[0][3][7]$a$1525
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] $memory\LowB.quarterwave$rdmux[0][4][14]$a$1570 [1] 1'1 }, B={ $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [6] $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [6] 1'0 $memory\LowB.quarterwave$rdmux[0][4][14]$b$1571 [1] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [15] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [9] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [7:6] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [2:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [21:16] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [14:10] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [8] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [5:3] } = { 5'11111 $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [7] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [1] 2'00 $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [9] 1'1 $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [2:1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][13]$1566:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][13]$a$1567, B=$memory\LowB.quarterwave$rdmux[0][4][13]$b$1568, Y=$memory\LowB.quarterwave$rdmux[0][3][6]$b$1523
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][13]$a$1567 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][13]$a$1567 [1] 5'11000 $memory\LowB.quarterwave$rdmux[0][4][13]$a$1567 [1:0] }, B={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [1] $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [3] 1'1 $memory\LowB.quarterwave$rdmux[0][4][13]$b$1568 [1] 1'1 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [15] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [13:12] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [10:8] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [3:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [21:16] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [14] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [11] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [7:4] } = { 4'1111 $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [9:8] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [9] 1'1 $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [3] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][12]$1563:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][12]$a$1564, B=$memory\LowB.quarterwave$rdmux[0][4][12]$b$1565, Y=$memory\LowB.quarterwave$rdmux[0][3][6]$a$1522
      New ports: A={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [5] $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [5] 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [4] $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [4] $memory\LowB.quarterwave$rdmux[0][4][12]$a$1564 [5:4] 3'111 }, B={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [0] $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [1:0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][12]$b$1565 [1:0] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [14] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [10:4] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [2:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [21:15] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [13:11] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [3] } = { 3'111 $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [14] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [10] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [5] 2'00 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][11]$1560:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][11]$a$1561, B=$memory\LowB.quarterwave$rdmux[0][4][11]$b$1562, Y=$memory\LowB.quarterwave$rdmux[0][3][5]$b$1520
      New ports: A={ 2'01 $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [0] $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1:0] $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1] 2'01 $memory\LowB.quarterwave$rdmux[0][4][11]$a$1561 [1:0] }, B={ 2'10 $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [2] 2'10 $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [2] $memory\LowB.quarterwave$rdmux[0][4][11]$b$1562 [3:2] 2'01 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [15] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [13:12] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [9:8] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [4:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [21:16] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [14] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [11:10] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [7:5] } = { 4'1110 $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [3] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [4] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [12] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [4] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [0] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [0] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][10]$1557:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][10]$a$1558, B=$memory\LowB.quarterwave$rdmux[0][4][10]$b$1559, Y=$memory\LowB.quarterwave$rdmux[0][3][5]$a$1519
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [4] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [3] 2'10 $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [3] $memory\LowB.quarterwave$rdmux[0][4][10]$a$1558 [4:3] 3'100 }, B={ 3'101 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [0] 2'00 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [1] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [1:0] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [17] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [12] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [10:7] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [4:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [21:18] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [16:13] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [11] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [6:5] } = { 4'1101 $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [7] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [8] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [1] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [10] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [0] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][9]$1554:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][9]$a$1555, B=$memory\LowB.quarterwave$rdmux[0][4][9]$b$1556, Y=$memory\LowB.quarterwave$rdmux[0][3][4]$b$1517
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [8] 2'11 $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [8] $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [2] 1'0 $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [8] 1'0 $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [2] $memory\LowB.quarterwave$rdmux[0][4][9]$a$1555 [2] 1'0 }, B={ $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] 2'11 $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [7] 1'1 $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] $memory\LowB.quarterwave$rdmux[0][4][9]$b$1556 [0] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [16] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [13:6] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [2] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [21:17] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [15:14] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [5:3] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [1] } = { 3'110 $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [0] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [10] 4'0100 $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [0] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [0] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][8]$1551:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][8]$a$1552, B=$memory\LowB.quarterwave$rdmux[0][4][8]$b$1553, Y=$memory\LowB.quarterwave$rdmux[0][3][4]$a$1516
      New ports: A={ 2'10 $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [9] $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [9] 1'0 $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [9] $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [2] $memory\LowB.quarterwave$rdmux[0][4][8]$a$1552 [2] 1'0 }, B={ $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [10] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [10] 1'1 $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][8]$b$1553 [1] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [18] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [13:9] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [5] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [2:1] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [21:19] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [17:14] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [8:6] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [4:3] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [0] } = { 1'1 $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [10] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [18] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [11] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [5] 2'01 $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [5] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [1] 2'01 $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][7]$1548:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][7]$a$1549, B=$memory\LowB.quarterwave$rdmux[0][4][7]$b$1550, Y=$memory\LowB.quarterwave$rdmux[0][3][3]$b$1514
      New ports: A={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [1] 2'01 $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [1:0] 2'01 $memory\LowB.quarterwave$rdmux[0][4][7]$a$1549 [1:0] }, B={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [2] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [4] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [2] $memory\LowB.quarterwave$rdmux[0][4][7]$b$1550 [2] 2'10 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [13:12] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [9] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [5:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [21:14] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [11:10] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [8] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [6] } = { 3'101 $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [3] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [9] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [0] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [4] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [0] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [2:1] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][6]$1545:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][6]$a$1546, B=$memory\LowB.quarterwave$rdmux[0][4][6]$b$1547, Y=$memory\LowB.quarterwave$rdmux[0][3][3]$a$1513
      New ports: A={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [3] $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [2] $memory\LowB.quarterwave$rdmux[0][4][6]$a$1546 [3:2] 2'10 }, B={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [4] 2'11 $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [4] $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [0] $memory\LowB.quarterwave$rdmux[0][4][6]$b$1547 [0] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [15:14] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [12] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [4:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [21:16] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [13] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [11:8] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [6:5] } = { 3'100 $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [12] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [2] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [4] 2'01 $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [2] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [2] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][5]$1542:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][5]$a$1543, B=$memory\LowB.quarterwave$rdmux[0][4][5]$b$1544, Y=$memory\LowB.quarterwave$rdmux[0][3][2]$b$1511
      New ports: A={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [5] 1'0 $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] 3'011 $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][5]$a$1543 [0] }, B={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [5] 2'01 $memory\LowB.quarterwave$rdmux[0][4][5]$b$1544 [0] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [18] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [15:11] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [9] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [7:4] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [1:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [21:19] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [17:16] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [10] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [8] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [3:2] } = { $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [1] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [18] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [18] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [11] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [7] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][4]$1539:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][4]$a$1540, B=$memory\LowB.quarterwave$rdmux[0][4][4]$b$1541, Y=$memory\LowB.quarterwave$rdmux[0][3][2]$a$1510
      New ports: A={ 2'01 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [0] $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][4]$a$1540 [1:0] }, B={ $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [4] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] $memory\LowB.quarterwave$rdmux[0][4][4]$b$1541 [1] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [17] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [13:12] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [8:7] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [5:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [21:18] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [16:14] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [11:9] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [6] } = { 3'011 $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [2] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [4:3] 1'1 $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [8] 1'1 $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [3] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [5] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][3]$1536:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][3]$a$1537, B=$memory\LowB.quarterwave$rdmux[0][4][3]$b$1538, Y=$memory\LowB.quarterwave$rdmux[0][3][1]$b$1508
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [1] 2'10 $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [3] 1'1 $memory\LowB.quarterwave$rdmux[0][4][3]$a$1537 [1] 1'0 }, B={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [0] 3'010 $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1:0] $memory\LowB.quarterwave$rdmux[0][4][3]$b$1538 [1:0] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [18:17] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [12] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [7:6] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [3:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [21:19] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [16:13] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [11:8] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [5:4] } = { 3'010 $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [7] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [1] 2'00 $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [7] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [1] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [3] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [3] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][2]$1533:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][2]$a$1534, B=$memory\LowB.quarterwave$rdmux[0][4][2]$b$1535, Y=$memory\LowB.quarterwave$rdmux[0][3][1]$a$1507
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [0] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [0] 1'0 $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [2] 1'0 $memory\LowB.quarterwave$rdmux[0][4][2]$a$1534 [0] }, B={ $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] 2'10 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [1] $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2:1] 1'1 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][2]$b$1535 [2:1] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [17:16] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [13:12] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [10] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [8:7] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [5:4] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [2:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [21:18] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [15:14] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [11] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [9] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [6] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [3] } = { 1'0 $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [1] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [10] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [10] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [5] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [13] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [2] 2'01 $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [2] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][1]$1530:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][1]$a$1531, B=$memory\LowB.quarterwave$rdmux[0][4][1]$b$1532, Y=$memory\LowB.quarterwave$rdmux[0][3][0]$b$1505
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [1] 3'011 $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [3] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [1] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [3] $memory\LowB.quarterwave$rdmux[0][4][1]$a$1531 [1] 1'1 }, B={ $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [10] 1'1 $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [10] $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [1] 3'001 $memory\LowB.quarterwave$rdmux[0][4][1]$b$1532 [1] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [16] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [13] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [10] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [8] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [5:3] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [1:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [21:17] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [15:14] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [12:11] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [9] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [7:6] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [2] } = { 2'00 $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [13] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [0] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [8] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [1] 1'1 $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [1] 2'00 $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [0] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][0]$1527:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][4][0]$a$1528, B=$memory\LowB.quarterwave$rdmux[0][4][0]$b$1529, Y=$memory\LowB.quarterwave$rdmux[0][3][0]$a$1504
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] 3'000 $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] $memory\LowB.quarterwave$rdmux[0][4][0]$a$1528 [0] }, B={ $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [10] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [10] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [2] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [12] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [10] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [5] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [3:2] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [21:13] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [11] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [9:6] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [4] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [1] } = { 3'000 $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [10] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [5] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [2] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [12] 1'0 $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [2] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [3] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [5] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [3] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][15]$1383:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][15]$a$1384, B=$memory\Enote.quarterwave$rdmux[0][4][15]$b$1385, Y=$memory\Enote.quarterwave$rdmux[0][3][7]$b$1337
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [7] $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [13] 1'0 $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [7] $memory\Enote.quarterwave$rdmux[0][4][15]$a$1384 [7] 4'0111 }, B={ 3'111 $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [0] $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][15]$b$1385 [0] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [14:13] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [11] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [9] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [7:6] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [4:3] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [21:15] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [12] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [10] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [8] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [5] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [2:1] } = { 7'1111111 $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [4] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [6] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [4] 2'00 $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [0] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][14]$1380:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][14]$a$1381, B=$memory\Enote.quarterwave$rdmux[0][4][14]$b$1382, Y=$memory\Enote.quarterwave$rdmux[0][3][7]$a$1336
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] $memory\Enote.quarterwave$rdmux[0][4][14]$a$1381 [1] 1'1 }, B={ $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [6] $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [6] 1'0 $memory\Enote.quarterwave$rdmux[0][4][14]$b$1382 [1] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [15] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [9] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [7:6] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [2:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [21:16] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [14:10] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [8] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [5:3] } = { 5'11111 $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [7] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [1] 2'00 $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [9] 1'1 $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [2:1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][13]$1377:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][13]$a$1378, B=$memory\Enote.quarterwave$rdmux[0][4][13]$b$1379, Y=$memory\Enote.quarterwave$rdmux[0][3][6]$b$1334
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][13]$a$1378 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][13]$a$1378 [1] 5'11000 $memory\Enote.quarterwave$rdmux[0][4][13]$a$1378 [1:0] }, B={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [1] $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [3] 1'1 $memory\Enote.quarterwave$rdmux[0][4][13]$b$1379 [1] 1'1 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [15] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [13:12] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [10:8] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [3:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [21:16] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [14] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [11] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [7:4] } = { 4'1111 $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [9:8] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [9] 1'1 $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [3] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][12]$1374:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][12]$a$1375, B=$memory\Enote.quarterwave$rdmux[0][4][12]$b$1376, Y=$memory\Enote.quarterwave$rdmux[0][3][6]$a$1333
      New ports: A={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [5] $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [5] 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [4] $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [4] $memory\Enote.quarterwave$rdmux[0][4][12]$a$1375 [5:4] 3'111 }, B={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [0] $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [1:0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][12]$b$1376 [1:0] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [14] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [10:4] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [2:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [21:15] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [13:11] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [3] } = { 3'111 $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [14] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [10] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [5] 2'00 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][11]$1371:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][11]$a$1372, B=$memory\Enote.quarterwave$rdmux[0][4][11]$b$1373, Y=$memory\Enote.quarterwave$rdmux[0][3][5]$b$1331
      New ports: A={ 2'01 $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [0] $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1:0] $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1] 2'01 $memory\Enote.quarterwave$rdmux[0][4][11]$a$1372 [1:0] }, B={ 2'10 $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [2] 2'10 $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [2] $memory\Enote.quarterwave$rdmux[0][4][11]$b$1373 [3:2] 2'01 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [15] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [13:12] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [9:8] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [4:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [21:16] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [14] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [11:10] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [7:5] } = { 4'1110 $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [3] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [4] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [12] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [4] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [0] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [0] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][10]$1368:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][10]$a$1369, B=$memory\Enote.quarterwave$rdmux[0][4][10]$b$1370, Y=$memory\Enote.quarterwave$rdmux[0][3][5]$a$1330
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [4] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [3] 2'10 $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [3] $memory\Enote.quarterwave$rdmux[0][4][10]$a$1369 [4:3] 3'100 }, B={ 3'101 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [0] 2'00 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [1] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [1:0] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [17] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [12] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [10:7] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [4:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [21:18] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [16:13] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [11] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [6:5] } = { 4'1101 $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [7] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [8] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [1] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [10] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [0] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][9]$1365:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][9]$a$1366, B=$memory\Enote.quarterwave$rdmux[0][4][9]$b$1367, Y=$memory\Enote.quarterwave$rdmux[0][3][4]$b$1328
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [8] 2'11 $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [8] $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [2] 1'0 $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [8] 1'0 $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [2] $memory\Enote.quarterwave$rdmux[0][4][9]$a$1366 [2] 1'0 }, B={ $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] 2'11 $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [7] 1'1 $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] $memory\Enote.quarterwave$rdmux[0][4][9]$b$1367 [0] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [16] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [13:6] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [2] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [21:17] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [15:14] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [5:3] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [1] } = { 3'110 $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [0] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [10] 4'0100 $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [0] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [0] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][8]$1362:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][8]$a$1363, B=$memory\Enote.quarterwave$rdmux[0][4][8]$b$1364, Y=$memory\Enote.quarterwave$rdmux[0][3][4]$a$1327
      New ports: A={ 2'10 $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [9] $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [9] 1'0 $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [9] $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [2] $memory\Enote.quarterwave$rdmux[0][4][8]$a$1363 [2] 1'0 }, B={ $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [10] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [10] 1'1 $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][8]$b$1364 [1] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [18] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [13:9] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [5] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [2:1] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [21:19] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [17:14] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [8:6] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [4:3] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [0] } = { 1'1 $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [10] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [18] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [11] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [5] 2'01 $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [5] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [1] 2'01 $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][7]$1359:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][7]$a$1360, B=$memory\Enote.quarterwave$rdmux[0][4][7]$b$1361, Y=$memory\Enote.quarterwave$rdmux[0][3][3]$b$1325
      New ports: A={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [1] 2'01 $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [1:0] 2'01 $memory\Enote.quarterwave$rdmux[0][4][7]$a$1360 [1:0] }, B={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [2] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [4] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [2] $memory\Enote.quarterwave$rdmux[0][4][7]$b$1361 [2] 2'10 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [13:12] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [9] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [5:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [21:14] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [11:10] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [8] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [6] } = { 3'101 $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [3] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [9] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [0] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [4] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [0] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [2:1] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][6]$1356:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][6]$a$1357, B=$memory\Enote.quarterwave$rdmux[0][4][6]$b$1358, Y=$memory\Enote.quarterwave$rdmux[0][3][3]$a$1324
      New ports: A={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [3] $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [2] $memory\Enote.quarterwave$rdmux[0][4][6]$a$1357 [3:2] 2'10 }, B={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [4] 2'11 $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [4] $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [0] $memory\Enote.quarterwave$rdmux[0][4][6]$b$1358 [0] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [15:14] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [12] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [4:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [21:16] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [13] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [11:8] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [6:5] } = { 3'100 $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [12] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [2] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [4] 2'01 $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [2] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [2] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][5]$1353:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][5]$a$1354, B=$memory\Enote.quarterwave$rdmux[0][4][5]$b$1355, Y=$memory\Enote.quarterwave$rdmux[0][3][2]$b$1322
      New ports: A={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [5] 1'0 $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] 3'011 $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][5]$a$1354 [0] }, B={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [5] 2'01 $memory\Enote.quarterwave$rdmux[0][4][5]$b$1355 [0] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [18] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [15:11] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [9] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [7:4] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [1:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [21:19] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [17:16] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [10] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [8] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [3:2] } = { $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [1] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [18] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [18] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [11] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [7] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][4]$1350:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][4]$a$1351, B=$memory\Enote.quarterwave$rdmux[0][4][4]$b$1352, Y=$memory\Enote.quarterwave$rdmux[0][3][2]$a$1321
      New ports: A={ 2'01 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [0] $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][4]$a$1351 [1:0] }, B={ $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [4] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] $memory\Enote.quarterwave$rdmux[0][4][4]$b$1352 [1] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [17] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [13:12] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [8:7] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [5:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [21:18] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [16:14] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [11:9] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [6] } = { 3'011 $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [2] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [4:3] 1'1 $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [8] 1'1 $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [3] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [5] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][3]$1347:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][3]$a$1348, B=$memory\Enote.quarterwave$rdmux[0][4][3]$b$1349, Y=$memory\Enote.quarterwave$rdmux[0][3][1]$b$1319
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [1] 2'10 $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [3] 1'1 $memory\Enote.quarterwave$rdmux[0][4][3]$a$1348 [1] 1'0 }, B={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [0] 3'010 $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1:0] $memory\Enote.quarterwave$rdmux[0][4][3]$b$1349 [1:0] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [18:17] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [12] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [7:6] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [3:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [21:19] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [16:13] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [11:8] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [5:4] } = { 3'010 $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [7] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [1] 2'00 $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [7] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [1] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [3] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [3] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][2]$1344:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][2]$a$1345, B=$memory\Enote.quarterwave$rdmux[0][4][2]$b$1346, Y=$memory\Enote.quarterwave$rdmux[0][3][1]$a$1318
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [0] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [0] 1'0 $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [2] 1'0 $memory\Enote.quarterwave$rdmux[0][4][2]$a$1345 [0] }, B={ $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] 2'10 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [1] $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2:1] 1'1 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][2]$b$1346 [2:1] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [17:16] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [13:12] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [10] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [8:7] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [5:4] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [2:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [21:18] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [15:14] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [11] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [9] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [6] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [3] } = { 1'0 $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [1] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [10] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [10] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [5] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [13] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [2] 2'01 $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [2] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][1]$1341:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][1]$a$1342, B=$memory\Enote.quarterwave$rdmux[0][4][1]$b$1343, Y=$memory\Enote.quarterwave$rdmux[0][3][0]$b$1316
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [1] 3'011 $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [3] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [1] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [3] $memory\Enote.quarterwave$rdmux[0][4][1]$a$1342 [1] 1'1 }, B={ $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [10] 1'1 $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [10] $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [1] 3'001 $memory\Enote.quarterwave$rdmux[0][4][1]$b$1343 [1] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [16] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [13] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [10] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [8] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [5:3] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [1:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [21:17] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [15:14] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [12:11] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [9] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [7:6] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [2] } = { 2'00 $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [13] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [0] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [8] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [1] 1'1 $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [1] 2'00 $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [0] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][0]$1338:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][4][0]$a$1339, B=$memory\Enote.quarterwave$rdmux[0][4][0]$b$1340, Y=$memory\Enote.quarterwave$rdmux[0][3][0]$a$1315
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] 3'000 $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] $memory\Enote.quarterwave$rdmux[0][4][0]$a$1339 [0] }, B={ $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [10] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [10] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [2] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [12] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [10] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [5] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [3:2] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [21:13] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [11] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [9:6] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [4] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [1] } = { 3'000 $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [10] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [5] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [2] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [12] 1'0 $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [2] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [3] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [5] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [3] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][15]$1194:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195, B=$memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196, Y=$memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [7] $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [13] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [7] $memory\Dnote.quarterwave$rdmux[0][4][15]$a$1195 [7] 4'0111 }, B={ 3'111 $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [0] $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][15]$b$1196 [0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [14:13] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [11] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [9] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [7:6] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [4:3] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [21:15] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [12] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [10] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [8] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [5] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [2:1] } = { 7'1111111 $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [4] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [6] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [4] 2'00 $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [0] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][14]$1191:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192, B=$memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193, Y=$memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] $memory\Dnote.quarterwave$rdmux[0][4][14]$a$1192 [1] 1'1 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [6] $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [6] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][14]$b$1193 [1] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [15] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [9] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [7:6] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [2:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [21:16] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [14:10] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [8] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [5:3] } = { 5'11111 $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [7] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [1] 2'00 $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [9] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [2:1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][13]$1188:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189, B=$memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190, Y=$memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189 [1] 5'11000 $memory\Dnote.quarterwave$rdmux[0][4][13]$a$1189 [1:0] }, B={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [1] $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [3] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][13]$b$1190 [1] 1'1 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [15] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [10:8] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [3:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [21:16] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [14] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [11] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [7:4] } = { 4'1111 $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [9:8] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [9] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [3] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][12]$1185:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186, B=$memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187, Y=$memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144
      New ports: A={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [5] $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [5] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [4] $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [4] $memory\Dnote.quarterwave$rdmux[0][4][12]$a$1186 [5:4] 3'111 }, B={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [0] $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [1:0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][12]$b$1187 [1:0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [14] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [10:4] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [2:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [21:15] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [13:11] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [3] } = { 3'111 $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [14] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [10] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [5] 2'00 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][11]$1182:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183, B=$memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184, Y=$memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142
      New ports: A={ 2'01 $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [0] $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1:0] $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][11]$a$1183 [1:0] }, B={ 2'10 $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [2] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [2] $memory\Dnote.quarterwave$rdmux[0][4][11]$b$1184 [3:2] 2'01 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [15] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [9:8] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [4:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [21:16] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [14] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [11:10] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [7:5] } = { 4'1110 $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [3] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [4] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [12] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [4] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [0] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [0] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][10]$1179:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180, B=$memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181, Y=$memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [4] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [3] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [3] $memory\Dnote.quarterwave$rdmux[0][4][10]$a$1180 [4:3] 3'100 }, B={ 3'101 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [0] 2'00 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [1] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [1:0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [17] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [12] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [10:7] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [4:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [21:18] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [16:13] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [11] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [6:5] } = { 4'1101 $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [7] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [8] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [1] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [10] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [0] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][9]$1176:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177, B=$memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178, Y=$memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [8] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [8] $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [2] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [8] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [2] $memory\Dnote.quarterwave$rdmux[0][4][9]$a$1177 [2] 1'0 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [7] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] $memory\Dnote.quarterwave$rdmux[0][4][9]$b$1178 [0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [16] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [13:6] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [2] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [21:17] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [15:14] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [5:3] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [1] } = { 3'110 $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [0] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [10] 4'0100 $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [0] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [0] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][8]$1173:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174, B=$memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175, Y=$memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138
      New ports: A={ 2'10 $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [9] $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [9] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [9] $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [2] $memory\Dnote.quarterwave$rdmux[0][4][8]$a$1174 [2] 1'0 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [10] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [10] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][8]$b$1175 [1] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [18] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [13:9] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [5] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [2:1] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [21:19] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [17:14] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [8:6] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [4:3] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [0] } = { 1'1 $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [10] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [18] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [11] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [5] 2'01 $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [5] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [1] 2'01 $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][7]$1170:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171, B=$memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172, Y=$memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136
      New ports: A={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [1] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [1:0] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][7]$a$1171 [1:0] }, B={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [2] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [4] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [2] $memory\Dnote.quarterwave$rdmux[0][4][7]$b$1172 [2] 2'10 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [9] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [5:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [21:14] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [11:10] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [8] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [6] } = { 3'101 $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [3] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [9] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [0] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [4] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [0] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [2:1] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][6]$1167:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168, B=$memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169, Y=$memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135
      New ports: A={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [3] $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [2] $memory\Dnote.quarterwave$rdmux[0][4][6]$a$1168 [3:2] 2'10 }, B={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [4] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [4] $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [0] $memory\Dnote.quarterwave$rdmux[0][4][6]$b$1169 [0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [15:14] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [12] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [4:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [21:16] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [13] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [11:8] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [6:5] } = { 3'100 $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [12] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [2] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [4] 2'01 $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [2] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [2] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][5]$1164:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165, B=$memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166, Y=$memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133
      New ports: A={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [5] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] 3'011 $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][5]$a$1165 [0] }, B={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [5] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][5]$b$1166 [0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [18] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [15:11] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [9] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [7:4] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [1:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [21:19] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [17:16] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [10] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [8] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [3:2] } = { $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [1] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [18] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [18] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [11] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [7] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][4]$1161:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162, B=$memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163, Y=$memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132
      New ports: A={ 2'01 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [0] $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][4]$a$1162 [1:0] }, B={ $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [4] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] $memory\Dnote.quarterwave$rdmux[0][4][4]$b$1163 [1] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [17] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [8:7] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [5:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [21:18] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [16:14] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [11:9] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [6] } = { 3'011 $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [2] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [4:3] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [8] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [3] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [5] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][3]$1158:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159, B=$memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160, Y=$memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [1] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [3] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][3]$a$1159 [1] 1'0 }, B={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [0] 3'010 $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1:0] $memory\Dnote.quarterwave$rdmux[0][4][3]$b$1160 [1:0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [18:17] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [12] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [7:6] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [3:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [21:19] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [16:13] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [11:8] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [5:4] } = { 3'010 $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [7] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [1] 2'00 $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [7] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [1] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [3] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [3] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][2]$1155:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156, B=$memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157, Y=$memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [0] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [0] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [2] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][2]$a$1156 [0] }, B={ $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [1] $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2:1] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][2]$b$1157 [2:1] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [17:16] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [10] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [8:7] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [5:4] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [2:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [21:18] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [15:14] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [11] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [9] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [6] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [3] } = { 1'0 $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [1] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [10] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [10] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [5] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [13] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [2] 2'01 $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [2] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][1]$1152:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153, B=$memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154, Y=$memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [1] 3'011 $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [3] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [1] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [3] $memory\Dnote.quarterwave$rdmux[0][4][1]$a$1153 [1] 1'1 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [10] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [10] $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [1] 3'001 $memory\Dnote.quarterwave$rdmux[0][4][1]$b$1154 [1] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [16] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [13] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [10] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [8] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [5:3] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [1:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [21:17] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [15:14] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [12:11] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [9] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [7:6] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [2] } = { 2'00 $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [13] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [0] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [8] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [1] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [1] 2'00 $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [0] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][0]$1149:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150, B=$memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151, Y=$memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] 3'000 $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] $memory\Dnote.quarterwave$rdmux[0][4][0]$a$1150 [0] }, B={ $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [10] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [10] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [2] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [12] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [10] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [5] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [3:2] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [21:13] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [11] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [9:6] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [4] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [1] } = { 3'000 $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [10] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [5] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [2] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [12] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [2] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [3] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [5] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [3] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [0] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][3][7]$1713:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714, B=$memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715, Y=$memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [7] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [15] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [9] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [9] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [2] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [7:6] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [1] 2'01 $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [2:0] }, B={ 2'11 $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [14:13] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [11] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [6] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [9] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [4] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [7:6] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [4:3] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [0] $memory\eHigh.quarterwave$rdmux[0][3][7]$b$1715 [0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691 [16:13] $memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691 [11:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691 [21:17] $memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691 [12] } = { 5'11111 $memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691 [4] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][3][6]$1710:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711, B=$memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712, Y=$memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [14] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [10] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [14] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [5] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [10:4] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][6]$a$1711 [2:0] }, B={ 1'1 $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [9] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [15] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [8] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [9] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [10:8] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [2] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [3] $memory\eHigh.quarterwave$rdmux[0][3][6]$b$1712 [3:0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690 [18] $memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690 [16:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690 [21:19] $memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690 [17] } = { 3'111 $memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690 [2] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][3][5]$1707:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708, B=$memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709, Y=$memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688
      New ports: A={ 2'01 $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [17] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [8] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [1] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [10] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [12] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [0] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [10:7] $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [3] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][5]$a$1708 [4:0] }, B={ 2'10 $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [3] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [15] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [12] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [4] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [9:8] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [4] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [0] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [0] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [4:0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688 [19:17] $memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688 [15:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688 [21:20] $memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688 [16] } = { 2'11 $memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688 [7] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][3][4]$1704:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705, B=$memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706, Y=$memory\eHigh.quarterwave$rdmux[0][2][2]$a$1687
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [10] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [18] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [18] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [11] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [5] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [13:9] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [5] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [5] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [2] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [2:1] 1'0 }, B={ 2'10 $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [0] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [10] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [16] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [13:6] 2'00 $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [0] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [2] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [0] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][2][2]$a$1687 [20:16] $memory\eHigh.quarterwave$rdmux[0][2][2]$a$1687 [13:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][2][2]$a$1687 [21] $memory\eHigh.quarterwave$rdmux[0][2][2]$a$1687 [15:14] } = 3'101
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][3][3]$1701:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702, B=$memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703, Y=$memory\eHigh.quarterwave$rdmux[0][2][1]$b$1685
      New ports: A={ 1'0 $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [12] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [2] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [4] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [15:14] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [12] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [2] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [2] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [2] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [4:0] }, B={ 1'1 $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [3] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [9] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [0] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [4] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [0] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [9] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [2] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [7] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [1] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [5:0] }, Y=$memory\eHigh.quarterwave$rdmux[0][2][1]$b$1685 [19:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][2][1]$b$1685 [21:20] = 2'10
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][3][2]$1698:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699, B=$memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700, Y=$memory\eHigh.quarterwave$rdmux[0][2][1]$a$1684
      New ports: A={ 2'01 $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [2] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [17] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [4:3] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [8] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [3] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [8:7] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [5] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [5:0] }, B={ $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [1] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [18] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [18] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [11] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [7] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [15:11] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [1] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [9] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [7:4] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [0] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [1:0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][2][1]$a$1684 [21] $memory\eHigh.quarterwave$rdmux[0][2][1]$a$1684 [19:0] }
      New connections: $memory\eHigh.quarterwave$rdmux[0][2][1]$a$1684 [20] = $memory\eHigh.quarterwave$rdmux[0][2][1]$a$1684 [19]
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][3][1]$1695:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696, B=$memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697, Y=$memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [1] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [10] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [10] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [17:16] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [5] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [2] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [10] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [8:7] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [5:4] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [2] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [2:0] }, B={ 2'10 $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [18:17] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [7] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [1] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [12] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [7] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [1] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [3] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [3] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [7:6] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [3] $memory\eHigh.quarterwave$rdmux[0][3][1]$b$1697 [3:0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682 [20:15] $memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682 [13:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682 [21] $memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682 [14] } = { 1'0 $memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682 [13] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][3][0]$1692:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693, B=$memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694, Y=$memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681
      New ports: A={ 1'0 $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [10] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [5] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [2] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [3] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [12] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [10] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [3] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [5] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [3] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [5] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [0] $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [3:2] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][0]$a$1693 [0] }, B={ $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [13] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [0] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [8] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [16] 1'1 $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [13] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [1] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [10] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [8] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [0] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [5] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [5:3] 1'0 $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [1:0] }, Y={ $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [19:16] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [14:12] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [10] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [8:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [21:20] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [15] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [11] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [9] } = { 2'00 $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [12] 1'0 $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [2] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][3][7]$1524:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][3][7]$a$1525, B=$memory\LowB.quarterwave$rdmux[0][3][7]$b$1526, Y=$memory\LowB.quarterwave$rdmux[0][2][3]$b$1502
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [7] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [15] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [9] 1'1 $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [9] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [2] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [7:6] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [1] 2'01 $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [2:0] }, B={ 2'11 $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [14:13] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [11] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [6] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [9] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [4] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [7:6] 1'0 $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [4:3] 1'0 $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [0] $memory\LowB.quarterwave$rdmux[0][3][7]$b$1526 [0] }, Y={ $memory\LowB.quarterwave$rdmux[0][2][3]$b$1502 [16:13] $memory\LowB.quarterwave$rdmux[0][2][3]$b$1502 [11:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][2][3]$b$1502 [21:17] $memory\LowB.quarterwave$rdmux[0][2][3]$b$1502 [12] } = { 5'11111 $memory\LowB.quarterwave$rdmux[0][2][3]$b$1502 [4] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][3][6]$1521:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][3][6]$a$1522, B=$memory\LowB.quarterwave$rdmux[0][3][6]$b$1523, Y=$memory\LowB.quarterwave$rdmux[0][2][3]$a$1501
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [14] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [10] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [14] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [5] 1'0 $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [10:4] 1'0 $memory\LowB.quarterwave$rdmux[0][3][6]$a$1522 [2:0] }, B={ 1'1 $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [9] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [15] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [8] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [13:12] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [9] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [10:8] 1'1 $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [2] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [3] $memory\LowB.quarterwave$rdmux[0][3][6]$b$1523 [3:0] }, Y={ $memory\LowB.quarterwave$rdmux[0][2][3]$a$1501 [18] $memory\LowB.quarterwave$rdmux[0][2][3]$a$1501 [16:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][2][3]$a$1501 [21:19] $memory\LowB.quarterwave$rdmux[0][2][3]$a$1501 [17] } = { 3'111 $memory\LowB.quarterwave$rdmux[0][2][3]$a$1501 [2] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][3][5]$1518:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][3][5]$a$1519, B=$memory\LowB.quarterwave$rdmux[0][3][5]$b$1520, Y=$memory\LowB.quarterwave$rdmux[0][2][2]$b$1499
      New ports: A={ 2'01 $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [17] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [8] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [1] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [10] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [12] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [0] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [10:7] $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [3] 1'0 $memory\LowB.quarterwave$rdmux[0][3][5]$a$1519 [4:0] }, B={ 2'10 $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [3] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [15] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [12] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [13:12] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [4] 1'0 $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [9:8] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [4] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [0] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [0] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [4:0] }, Y={ $memory\LowB.quarterwave$rdmux[0][2][2]$b$1499 [19:17] $memory\LowB.quarterwave$rdmux[0][2][2]$b$1499 [15:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][2][2]$b$1499 [21:20] $memory\LowB.quarterwave$rdmux[0][2][2]$b$1499 [16] } = { 2'11 $memory\LowB.quarterwave$rdmux[0][2][2]$b$1499 [7] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][3][4]$1515:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][3][4]$a$1516, B=$memory\LowB.quarterwave$rdmux[0][3][4]$b$1517, Y=$memory\LowB.quarterwave$rdmux[0][2][2]$a$1498
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [10] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [18] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [18] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [11] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [5] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [13:9] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [5] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [5] 1'1 $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [2] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [2:1] 1'0 }, B={ 2'10 $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [0] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [10] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [16] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [13:6] 2'00 $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [0] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [2] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [0] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [0] }, Y={ $memory\LowB.quarterwave$rdmux[0][2][2]$a$1498 [20:16] $memory\LowB.quarterwave$rdmux[0][2][2]$a$1498 [13:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][2][2]$a$1498 [21] $memory\LowB.quarterwave$rdmux[0][2][2]$a$1498 [15:14] } = 3'101
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][3][3]$1512:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][3][3]$a$1513, B=$memory\LowB.quarterwave$rdmux[0][3][3]$b$1514, Y=$memory\LowB.quarterwave$rdmux[0][2][1]$b$1496
      New ports: A={ 1'0 $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [12] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [2] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [4] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [15:14] 1'0 $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [12] 1'1 $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [2] 1'1 $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [2] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [2] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [4:0] }, B={ 1'1 $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [3] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [9] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [0] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [4] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [13:12] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [0] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [9] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [2] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [7] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [1] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [5:0] }, Y=$memory\LowB.quarterwave$rdmux[0][2][1]$b$1496 [19:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][2][1]$b$1496 [21:20] = 2'10
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][3][2]$1509:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][3][2]$a$1510, B=$memory\LowB.quarterwave$rdmux[0][3][2]$b$1511, Y=$memory\LowB.quarterwave$rdmux[0][2][1]$a$1495
      New ports: A={ 2'01 $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [2] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [17] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [4:3] 1'1 $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [13:12] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [8] 1'1 $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [3] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [8:7] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [5] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [5:0] }, B={ $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [1] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [18] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [18] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [11] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [7] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [15:11] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [1] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [9] 1'1 $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [7:4] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [0] 1'1 $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [1:0] }, Y={ $memory\LowB.quarterwave$rdmux[0][2][1]$a$1495 [21] $memory\LowB.quarterwave$rdmux[0][2][1]$a$1495 [19:0] }
      New connections: $memory\LowB.quarterwave$rdmux[0][2][1]$a$1495 [20] = $memory\LowB.quarterwave$rdmux[0][2][1]$a$1495 [19]
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][3][1]$1506:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][3][1]$a$1507, B=$memory\LowB.quarterwave$rdmux[0][3][1]$b$1508, Y=$memory\LowB.quarterwave$rdmux[0][2][0]$b$1493
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [1] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [10] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [10] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [17:16] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [5] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [13:12] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [2] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [10] 1'0 $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [8:7] 1'1 $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [5:4] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [2] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [2:0] }, B={ 2'10 $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [18:17] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [7] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [1] 1'0 $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [12] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [7] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [1] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [3] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [3] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [7:6] 1'0 $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [3] $memory\LowB.quarterwave$rdmux[0][3][1]$b$1508 [3:0] }, Y={ $memory\LowB.quarterwave$rdmux[0][2][0]$b$1493 [20:15] $memory\LowB.quarterwave$rdmux[0][2][0]$b$1493 [13:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][2][0]$b$1493 [21] $memory\LowB.quarterwave$rdmux[0][2][0]$b$1493 [14] } = { 1'0 $memory\LowB.quarterwave$rdmux[0][2][0]$b$1493 [13] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][3][0]$1503:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][3][0]$a$1504, B=$memory\LowB.quarterwave$rdmux[0][3][0]$b$1505, Y=$memory\LowB.quarterwave$rdmux[0][2][0]$a$1492
      New ports: A={ 1'0 $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [10] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [5] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [2] 1'0 $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [3] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [12] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [10] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [3] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [5] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [3] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [5] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [0] $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [3:2] 1'0 $memory\LowB.quarterwave$rdmux[0][3][0]$a$1504 [0] }, B={ $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [13] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [0] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [8] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [16] 1'1 $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [13] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [1] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [10] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [8] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [0] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [5] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [5:3] 1'0 $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [1:0] }, Y={ $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [19:16] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [14:12] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [10] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [8:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [21:20] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [15] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [11] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [9] } = { 2'00 $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [12] 1'0 $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [2] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][3][7]$1335:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][3][7]$a$1336, B=$memory\Enote.quarterwave$rdmux[0][3][7]$b$1337, Y=$memory\Enote.quarterwave$rdmux[0][2][3]$b$1313
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [7] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [15] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [9] 1'1 $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [9] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [2] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [7:6] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [1] 2'01 $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [2:0] }, B={ 2'11 $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [14:13] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [11] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [6] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [9] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [4] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [7:6] 1'0 $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [4:3] 1'0 $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [0] $memory\Enote.quarterwave$rdmux[0][3][7]$b$1337 [0] }, Y={ $memory\Enote.quarterwave$rdmux[0][2][3]$b$1313 [16:13] $memory\Enote.quarterwave$rdmux[0][2][3]$b$1313 [11:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][2][3]$b$1313 [21:17] $memory\Enote.quarterwave$rdmux[0][2][3]$b$1313 [12] } = { 5'11111 $memory\Enote.quarterwave$rdmux[0][2][3]$b$1313 [4] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][3][6]$1332:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][3][6]$a$1333, B=$memory\Enote.quarterwave$rdmux[0][3][6]$b$1334, Y=$memory\Enote.quarterwave$rdmux[0][2][3]$a$1312
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [14] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [10] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [14] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [5] 1'0 $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [10:4] 1'0 $memory\Enote.quarterwave$rdmux[0][3][6]$a$1333 [2:0] }, B={ 1'1 $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [9] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [15] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [8] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [13:12] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [9] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [10:8] 1'1 $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [2] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [3] $memory\Enote.quarterwave$rdmux[0][3][6]$b$1334 [3:0] }, Y={ $memory\Enote.quarterwave$rdmux[0][2][3]$a$1312 [18] $memory\Enote.quarterwave$rdmux[0][2][3]$a$1312 [16:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][2][3]$a$1312 [21:19] $memory\Enote.quarterwave$rdmux[0][2][3]$a$1312 [17] } = { 3'111 $memory\Enote.quarterwave$rdmux[0][2][3]$a$1312 [2] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][3][5]$1329:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][3][5]$a$1330, B=$memory\Enote.quarterwave$rdmux[0][3][5]$b$1331, Y=$memory\Enote.quarterwave$rdmux[0][2][2]$b$1310
      New ports: A={ 2'01 $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [17] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [8] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [1] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [10] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [12] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [0] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [10:7] $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [3] 1'0 $memory\Enote.quarterwave$rdmux[0][3][5]$a$1330 [4:0] }, B={ 2'10 $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [3] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [15] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [12] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [13:12] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [4] 1'0 $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [9:8] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [4] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [0] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [0] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [4:0] }, Y={ $memory\Enote.quarterwave$rdmux[0][2][2]$b$1310 [19:17] $memory\Enote.quarterwave$rdmux[0][2][2]$b$1310 [15:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][2][2]$b$1310 [21:20] $memory\Enote.quarterwave$rdmux[0][2][2]$b$1310 [16] } = { 2'11 $memory\Enote.quarterwave$rdmux[0][2][2]$b$1310 [7] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][3][4]$1326:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][3][4]$a$1327, B=$memory\Enote.quarterwave$rdmux[0][3][4]$b$1328, Y=$memory\Enote.quarterwave$rdmux[0][2][2]$a$1309
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [10] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [18] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [18] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [11] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [5] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [13:9] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [5] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [5] 1'1 $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [2] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [2:1] 1'0 }, B={ 2'10 $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [0] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [10] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [16] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [13:6] 2'00 $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [0] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [2] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [0] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [0] }, Y={ $memory\Enote.quarterwave$rdmux[0][2][2]$a$1309 [20:16] $memory\Enote.quarterwave$rdmux[0][2][2]$a$1309 [13:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][2][2]$a$1309 [21] $memory\Enote.quarterwave$rdmux[0][2][2]$a$1309 [15:14] } = 3'101
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][3][3]$1323:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][3][3]$a$1324, B=$memory\Enote.quarterwave$rdmux[0][3][3]$b$1325, Y=$memory\Enote.quarterwave$rdmux[0][2][1]$b$1307
      New ports: A={ 1'0 $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [12] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [2] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [4] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [15:14] 1'0 $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [12] 1'1 $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [2] 1'1 $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [2] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [2] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [4:0] }, B={ 1'1 $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [3] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [9] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [0] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [4] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [13:12] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [0] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [9] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [2] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [7] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [1] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [5:0] }, Y=$memory\Enote.quarterwave$rdmux[0][2][1]$b$1307 [19:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][2][1]$b$1307 [21:20] = 2'10
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][3][2]$1320:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][3][2]$a$1321, B=$memory\Enote.quarterwave$rdmux[0][3][2]$b$1322, Y=$memory\Enote.quarterwave$rdmux[0][2][1]$a$1306
      New ports: A={ 2'01 $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [2] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [17] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [4:3] 1'1 $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [13:12] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [8] 1'1 $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [3] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [8:7] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [5] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [5:0] }, B={ $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [1] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [18] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [18] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [11] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [7] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [15:11] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [1] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [9] 1'1 $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [7:4] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [0] 1'1 $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [1:0] }, Y={ $memory\Enote.quarterwave$rdmux[0][2][1]$a$1306 [21] $memory\Enote.quarterwave$rdmux[0][2][1]$a$1306 [19:0] }
      New connections: $memory\Enote.quarterwave$rdmux[0][2][1]$a$1306 [20] = $memory\Enote.quarterwave$rdmux[0][2][1]$a$1306 [19]
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][3][1]$1317:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][3][1]$a$1318, B=$memory\Enote.quarterwave$rdmux[0][3][1]$b$1319, Y=$memory\Enote.quarterwave$rdmux[0][2][0]$b$1304
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [1] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [10] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [10] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [17:16] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [5] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [13:12] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [2] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [10] 1'0 $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [8:7] 1'1 $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [5:4] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [2] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [2:0] }, B={ 2'10 $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [18:17] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [7] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [1] 1'0 $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [12] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [7] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [1] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [3] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [3] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [7:6] 1'0 $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [3] $memory\Enote.quarterwave$rdmux[0][3][1]$b$1319 [3:0] }, Y={ $memory\Enote.quarterwave$rdmux[0][2][0]$b$1304 [20:15] $memory\Enote.quarterwave$rdmux[0][2][0]$b$1304 [13:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][2][0]$b$1304 [21] $memory\Enote.quarterwave$rdmux[0][2][0]$b$1304 [14] } = { 1'0 $memory\Enote.quarterwave$rdmux[0][2][0]$b$1304 [13] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][3][0]$1314:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][3][0]$a$1315, B=$memory\Enote.quarterwave$rdmux[0][3][0]$b$1316, Y=$memory\Enote.quarterwave$rdmux[0][2][0]$a$1303
      New ports: A={ 1'0 $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [10] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [5] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [2] 1'0 $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [3] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [12] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [10] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [3] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [5] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [3] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [5] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [0] $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [3:2] 1'0 $memory\Enote.quarterwave$rdmux[0][3][0]$a$1315 [0] }, B={ $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [13] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [0] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [8] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [16] 1'1 $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [13] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [1] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [10] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [8] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [0] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [5] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [5:3] 1'0 $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [1:0] }, Y={ $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [19:16] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [14:12] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [10] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [8:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [21:20] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [15] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [11] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [9] } = { 2'00 $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [12] 1'0 $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [2] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][3][7]$1146:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147, B=$memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148, Y=$memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [7] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [15] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [9] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [9] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [2] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [7:6] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [1] 2'01 $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [2:0] }, B={ 2'11 $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [14:13] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [11] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [6] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [9] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [4] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [7:6] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [4:3] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [0] $memory\Dnote.quarterwave$rdmux[0][3][7]$b$1148 [0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124 [16:13] $memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124 [11:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124 [21:17] $memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124 [12] } = { 5'11111 $memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124 [4] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][3][6]$1143:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144, B=$memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145, Y=$memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [14] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [10] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [14] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [5] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [10:4] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][6]$a$1144 [2:0] }, B={ 1'1 $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [9] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [15] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [8] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [9] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [10:8] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [2] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [3] $memory\Dnote.quarterwave$rdmux[0][3][6]$b$1145 [3:0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123 [18] $memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123 [16:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123 [21:19] $memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123 [17] } = { 3'111 $memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123 [2] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][3][5]$1140:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141, B=$memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142, Y=$memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121
      New ports: A={ 2'01 $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [17] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [8] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [1] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [10] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [12] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [0] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [10:7] $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [3] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][5]$a$1141 [4:0] }, B={ 2'10 $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [3] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [15] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [12] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [4] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [9:8] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [4] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [0] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [0] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [4:0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121 [19:17] $memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121 [15:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121 [21:20] $memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121 [16] } = { 2'11 $memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121 [7] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][3][4]$1137:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138, B=$memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139, Y=$memory\Dnote.quarterwave$rdmux[0][2][2]$a$1120
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [10] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [18] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [18] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [11] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [5] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [13:9] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [5] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [5] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [2] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [2:1] 1'0 }, B={ 2'10 $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [0] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [10] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [16] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [13:6] 2'00 $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [0] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [2] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [0] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][2][2]$a$1120 [20:16] $memory\Dnote.quarterwave$rdmux[0][2][2]$a$1120 [13:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][2][2]$a$1120 [21] $memory\Dnote.quarterwave$rdmux[0][2][2]$a$1120 [15:14] } = 3'101
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][3][3]$1134:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135, B=$memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136, Y=$memory\Dnote.quarterwave$rdmux[0][2][1]$b$1118
      New ports: A={ 1'0 $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [12] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [2] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [4] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [15:14] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [12] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [2] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [2] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [2] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [4:0] }, B={ 1'1 $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [3] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [9] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [0] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [4] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [0] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [9] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [2] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [7] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [1] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [5:0] }, Y=$memory\Dnote.quarterwave$rdmux[0][2][1]$b$1118 [19:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][2][1]$b$1118 [21:20] = 2'10
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][3][2]$1131:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132, B=$memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133, Y=$memory\Dnote.quarterwave$rdmux[0][2][1]$a$1117
      New ports: A={ 2'01 $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [2] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [17] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [4:3] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [8] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [3] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [8:7] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [5] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [5:0] }, B={ $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [1] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [18] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [18] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [11] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [7] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [15:11] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [1] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [9] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [7:4] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [0] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [1:0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][2][1]$a$1117 [21] $memory\Dnote.quarterwave$rdmux[0][2][1]$a$1117 [19:0] }
      New connections: $memory\Dnote.quarterwave$rdmux[0][2][1]$a$1117 [20] = $memory\Dnote.quarterwave$rdmux[0][2][1]$a$1117 [19]
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][3][1]$1128:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129, B=$memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130, Y=$memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [1] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [10] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [10] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [17:16] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [5] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [2] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [10] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [8:7] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [5:4] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [2] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [2:0] }, B={ 2'10 $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [18:17] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [7] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [1] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [12] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [7] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [1] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [3] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [3] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [7:6] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [3] $memory\Dnote.quarterwave$rdmux[0][3][1]$b$1130 [3:0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115 [20:15] $memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115 [13:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115 [21] $memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115 [14] } = { 1'0 $memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115 [13] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][3][0]$1125:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126, B=$memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127, Y=$memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114
      New ports: A={ 1'0 $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [10] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [5] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [2] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [3] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [12] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [10] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [3] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [5] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [3] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [5] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [0] $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [3:2] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][0]$a$1126 [0] }, B={ $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [13] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [0] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [8] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [16] 1'1 $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [13] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [1] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [10] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [8] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [0] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [5] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [5:3] 1'0 $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [1:0] }, Y={ $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [19:16] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [14:12] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [10] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [8:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [21:20] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [15] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [11] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [9] } = { 2'00 $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [12] 1'0 $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [2] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][2][3]$1689:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690, B=$memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691, Y=$memory\eHigh.quarterwave$rdmux[0][1][1]$b$1679
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690 [18] $memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690 [2] $memory\eHigh.quarterwave$rdmux[0][2][3]$a$1690 [16:0] }, B={ 2'11 $memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691 [16:13] $memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691 [4] $memory\eHigh.quarterwave$rdmux[0][2][3]$b$1691 [11:0] }, Y=$memory\eHigh.quarterwave$rdmux[0][1][1]$b$1679 [18:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][1][1]$b$1679 [21:19] = 3'111
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][2][2]$1686:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][2][2]$a$1687, B=$memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688, Y=$memory\eHigh.quarterwave$rdmux[0][1][1]$a$1678
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][2][2]$a$1687 [20:16] 2'01 $memory\eHigh.quarterwave$rdmux[0][2][2]$a$1687 [13:0] }, B={ 1'1 $memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688 [19:17] $memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688 [7] $memory\eHigh.quarterwave$rdmux[0][2][2]$b$1688 [15:0] }, Y=$memory\eHigh.quarterwave$rdmux[0][1][1]$a$1678 [20:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][1][1]$a$1678 [21] = 1'1
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][2][0]$1680:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681, B=$memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682, Y=$memory\eHigh.quarterwave$rdmux[0][1][0]$a$1675
      New ports: A={ 1'0 $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [19:16] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [12] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [14:12] 1'0 $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [10] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [2] $memory\eHigh.quarterwave$rdmux[0][2][0]$a$1681 [8:0] }, B={ $memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682 [20:15] $memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682 [13] $memory\eHigh.quarterwave$rdmux[0][2][0]$b$1682 [13:0] }, Y=$memory\eHigh.quarterwave$rdmux[0][1][0]$a$1675 [20:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][1][0]$a$1675 [21] = 1'0
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][2][3]$1500:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][2][3]$a$1501, B=$memory\LowB.quarterwave$rdmux[0][2][3]$b$1502, Y=$memory\LowB.quarterwave$rdmux[0][1][1]$b$1490
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][2][3]$a$1501 [18] $memory\LowB.quarterwave$rdmux[0][2][3]$a$1501 [2] $memory\LowB.quarterwave$rdmux[0][2][3]$a$1501 [16:0] }, B={ 2'11 $memory\LowB.quarterwave$rdmux[0][2][3]$b$1502 [16:13] $memory\LowB.quarterwave$rdmux[0][2][3]$b$1502 [4] $memory\LowB.quarterwave$rdmux[0][2][3]$b$1502 [11:0] }, Y=$memory\LowB.quarterwave$rdmux[0][1][1]$b$1490 [18:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][1][1]$b$1490 [21:19] = 3'111
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][2][2]$1497:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][2][2]$a$1498, B=$memory\LowB.quarterwave$rdmux[0][2][2]$b$1499, Y=$memory\LowB.quarterwave$rdmux[0][1][1]$a$1489
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][2][2]$a$1498 [20:16] 2'01 $memory\LowB.quarterwave$rdmux[0][2][2]$a$1498 [13:0] }, B={ 1'1 $memory\LowB.quarterwave$rdmux[0][2][2]$b$1499 [19:17] $memory\LowB.quarterwave$rdmux[0][2][2]$b$1499 [7] $memory\LowB.quarterwave$rdmux[0][2][2]$b$1499 [15:0] }, Y=$memory\LowB.quarterwave$rdmux[0][1][1]$a$1489 [20:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][1][1]$a$1489 [21] = 1'1
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][2][0]$1491:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][2][0]$a$1492, B=$memory\LowB.quarterwave$rdmux[0][2][0]$b$1493, Y=$memory\LowB.quarterwave$rdmux[0][1][0]$a$1486
      New ports: A={ 1'0 $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [19:16] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [12] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [14:12] 1'0 $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [10] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [2] $memory\LowB.quarterwave$rdmux[0][2][0]$a$1492 [8:0] }, B={ $memory\LowB.quarterwave$rdmux[0][2][0]$b$1493 [20:15] $memory\LowB.quarterwave$rdmux[0][2][0]$b$1493 [13] $memory\LowB.quarterwave$rdmux[0][2][0]$b$1493 [13:0] }, Y=$memory\LowB.quarterwave$rdmux[0][1][0]$a$1486 [20:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][1][0]$a$1486 [21] = 1'0
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][2][3]$1311:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][2][3]$a$1312, B=$memory\Enote.quarterwave$rdmux[0][2][3]$b$1313, Y=$memory\Enote.quarterwave$rdmux[0][1][1]$b$1301
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][2][3]$a$1312 [18] $memory\Enote.quarterwave$rdmux[0][2][3]$a$1312 [2] $memory\Enote.quarterwave$rdmux[0][2][3]$a$1312 [16:0] }, B={ 2'11 $memory\Enote.quarterwave$rdmux[0][2][3]$b$1313 [16:13] $memory\Enote.quarterwave$rdmux[0][2][3]$b$1313 [4] $memory\Enote.quarterwave$rdmux[0][2][3]$b$1313 [11:0] }, Y=$memory\Enote.quarterwave$rdmux[0][1][1]$b$1301 [18:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][1][1]$b$1301 [21:19] = 3'111
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][2][2]$1308:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][2][2]$a$1309, B=$memory\Enote.quarterwave$rdmux[0][2][2]$b$1310, Y=$memory\Enote.quarterwave$rdmux[0][1][1]$a$1300
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][2][2]$a$1309 [20:16] 2'01 $memory\Enote.quarterwave$rdmux[0][2][2]$a$1309 [13:0] }, B={ 1'1 $memory\Enote.quarterwave$rdmux[0][2][2]$b$1310 [19:17] $memory\Enote.quarterwave$rdmux[0][2][2]$b$1310 [7] $memory\Enote.quarterwave$rdmux[0][2][2]$b$1310 [15:0] }, Y=$memory\Enote.quarterwave$rdmux[0][1][1]$a$1300 [20:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][1][1]$a$1300 [21] = 1'1
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][2][0]$1302:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][2][0]$a$1303, B=$memory\Enote.quarterwave$rdmux[0][2][0]$b$1304, Y=$memory\Enote.quarterwave$rdmux[0][1][0]$a$1297
      New ports: A={ 1'0 $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [19:16] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [12] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [14:12] 1'0 $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [10] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [2] $memory\Enote.quarterwave$rdmux[0][2][0]$a$1303 [8:0] }, B={ $memory\Enote.quarterwave$rdmux[0][2][0]$b$1304 [20:15] $memory\Enote.quarterwave$rdmux[0][2][0]$b$1304 [13] $memory\Enote.quarterwave$rdmux[0][2][0]$b$1304 [13:0] }, Y=$memory\Enote.quarterwave$rdmux[0][1][0]$a$1297 [20:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][1][0]$a$1297 [21] = 1'0
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][2][3]$1122:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123, B=$memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124, Y=$memory\Dnote.quarterwave$rdmux[0][1][1]$b$1112
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123 [18] $memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123 [2] $memory\Dnote.quarterwave$rdmux[0][2][3]$a$1123 [16:0] }, B={ 2'11 $memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124 [16:13] $memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124 [4] $memory\Dnote.quarterwave$rdmux[0][2][3]$b$1124 [11:0] }, Y=$memory\Dnote.quarterwave$rdmux[0][1][1]$b$1112 [18:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][1][1]$b$1112 [21:19] = 3'111
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][2][2]$1119:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][2][2]$a$1120, B=$memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121, Y=$memory\Dnote.quarterwave$rdmux[0][1][1]$a$1111
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][2][2]$a$1120 [20:16] 2'01 $memory\Dnote.quarterwave$rdmux[0][2][2]$a$1120 [13:0] }, B={ 1'1 $memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121 [19:17] $memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121 [7] $memory\Dnote.quarterwave$rdmux[0][2][2]$b$1121 [15:0] }, Y=$memory\Dnote.quarterwave$rdmux[0][1][1]$a$1111 [20:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][1][1]$a$1111 [21] = 1'1
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][2][0]$1113:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114, B=$memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115, Y=$memory\Dnote.quarterwave$rdmux[0][1][0]$a$1108
      New ports: A={ 1'0 $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [19:16] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [12] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [14:12] 1'0 $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [10] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [2] $memory\Dnote.quarterwave$rdmux[0][2][0]$a$1114 [8:0] }, B={ $memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115 [20:15] $memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115 [13] $memory\Dnote.quarterwave$rdmux[0][2][0]$b$1115 [13:0] }, Y=$memory\Dnote.quarterwave$rdmux[0][1][0]$a$1108 [20:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][1][0]$a$1108 [21] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][1][1]$1677:
      Old ports: A=$memory\eHigh.quarterwave$rdmux[0][1][1]$a$1678, B=$memory\eHigh.quarterwave$rdmux[0][1][1]$b$1679, Y=$memory\eHigh.quarterwave$rdmux[0][0][0]$b$1673
      New ports: A=$memory\eHigh.quarterwave$rdmux[0][1][1]$a$1678 [20:0], B={ 2'11 $memory\eHigh.quarterwave$rdmux[0][1][1]$b$1679 [18:0] }, Y=$memory\eHigh.quarterwave$rdmux[0][0][0]$b$1673 [20:0]
      New connections: $memory\eHigh.quarterwave$rdmux[0][0][0]$b$1673 [21] = 1'1
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][1][1]$1488:
      Old ports: A=$memory\LowB.quarterwave$rdmux[0][1][1]$a$1489, B=$memory\LowB.quarterwave$rdmux[0][1][1]$b$1490, Y=$memory\LowB.quarterwave$rdmux[0][0][0]$b$1484
      New ports: A=$memory\LowB.quarterwave$rdmux[0][1][1]$a$1489 [20:0], B={ 2'11 $memory\LowB.quarterwave$rdmux[0][1][1]$b$1490 [18:0] }, Y=$memory\LowB.quarterwave$rdmux[0][0][0]$b$1484 [20:0]
      New connections: $memory\LowB.quarterwave$rdmux[0][0][0]$b$1484 [21] = 1'1
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][1][1]$1299:
      Old ports: A=$memory\Enote.quarterwave$rdmux[0][1][1]$a$1300, B=$memory\Enote.quarterwave$rdmux[0][1][1]$b$1301, Y=$memory\Enote.quarterwave$rdmux[0][0][0]$b$1295
      New ports: A=$memory\Enote.quarterwave$rdmux[0][1][1]$a$1300 [20:0], B={ 2'11 $memory\Enote.quarterwave$rdmux[0][1][1]$b$1301 [18:0] }, Y=$memory\Enote.quarterwave$rdmux[0][0][0]$b$1295 [20:0]
      New connections: $memory\Enote.quarterwave$rdmux[0][0][0]$b$1295 [21] = 1'1
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][1][1]$1110:
      Old ports: A=$memory\Dnote.quarterwave$rdmux[0][1][1]$a$1111, B=$memory\Dnote.quarterwave$rdmux[0][1][1]$b$1112, Y=$memory\Dnote.quarterwave$rdmux[0][0][0]$b$1106
      New ports: A=$memory\Dnote.quarterwave$rdmux[0][1][1]$a$1111 [20:0], B={ 2'11 $memory\Dnote.quarterwave$rdmux[0][1][1]$b$1112 [18:0] }, Y=$memory\Dnote.quarterwave$rdmux[0][0][0]$b$1106 [20:0]
      New connections: $memory\Dnote.quarterwave$rdmux[0][0][0]$b$1106 [21] = 1'1
  Optimizing cells in module \top.
Performed a total of 240 changes.

8.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~348 debug messages>
Removed a total of 116 cells.

8.30.6. Executing OPT_DFF pass (perform DFF optimizations).

8.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 372 unused wires.
<suppressed ~1 debug messages>

8.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.30.9. Rerunning OPT passes. (Maybe there is more to do..)

8.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

8.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][11]$1182:
      Old ports: A={ 2'01 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] }, B={ 2'10 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 2'01 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [15] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [13] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [14] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [9:8] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [16] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [17] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [2:1] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [6] }
      New ports: A={ 2'01 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] }, B={ 4'1010 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 2'01 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [15] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [13] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [9:8] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [16] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [17] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [2:1] $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [6] }
      New connections: $memory\Dnote.quarterwave$rdmux[0][3][5]$b$1142 [14] = $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17]
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][14]$1191:
      Old ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'1 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [15] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [11] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [16] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [6] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [8] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [14] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [0] }
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 1'1 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 3'100 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [15] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [11] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [16] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [8] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [6] $memory\Dnote.quarterwave$rdmux[0][3][7]$a$1147 [14] } = $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17]
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][1]$1152:
      Old ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 3'011 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'1 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 3'001 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [16] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [19] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [10] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [17] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [6] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [4:3] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [15] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [18] }
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 3'011 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 4'0010 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [16] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [19] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [10] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [17] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [6] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [4:3] $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [18] }
      New connections: $memory\Dnote.quarterwave$rdmux[0][3][0]$b$1127 [15] = $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16]
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][2]$1155:
      Old ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }, B={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [17:16] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [14] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [12] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [19] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [8:7] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [15] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [4] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [11] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [20] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [0] }
      New ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }, B={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 2'10 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [17:16] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [14] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [12] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [19] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [7] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [15] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [4] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [20] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [8] $memory\Dnote.quarterwave$rdmux[0][3][1]$a$1129 [11] } = { $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][4]$1161:
      Old ports: A={ 2'01 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }, B={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [17] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [13:11] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [7:6] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [16:15] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [18] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [1:0] }
      New ports: A={ 3'011 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }, B={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [17] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [13] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [11] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [7:6] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [16] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [18] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [1:0] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [12] $memory\Dnote.quarterwave$rdmux[0][3][2]$a$1132 [15] } = { $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][5]$1164:
      Old ports: A={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 3'011 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] }, B={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [20] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [15:12] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [17] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [9] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [16] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [6:4] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [21] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [3] }
      New ports: A={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 3'011 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'0 }, B={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 2'01 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [20] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [15:12] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [17] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [9] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [16] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [6] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [4] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [21] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [5] $memory\Dnote.quarterwave$rdmux[0][3][2]$b$1133 [3] } = $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17]
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][6]$1167:
      Old ports: A={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 2'10 }, B={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [15:14] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [18] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [8] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [16] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [3] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [17] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [1:0] }
      New ports: A={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 2'10 }, B={ 3'011 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [15] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [18] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [8] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [16] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [3] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [17] $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [1:0] }
      New connections: $memory\Dnote.quarterwave$rdmux[0][3][3]$a$1135 [14] = $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18]
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][7]$1170:
      Old ports: A={ 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }, B={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 2'10 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [17] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [15] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [5] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [14] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [18] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [8] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [6] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [16] }
      New ports: A={ 3'001 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 2'01 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }, B={ 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 2'10 }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [13] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [17] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [15] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [5] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [14] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [18] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [8] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [6] $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [16] }
      New connections: $memory\Dnote.quarterwave$rdmux[0][3][3]$b$1136 [12] = $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14]
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][8]$1173:
      Old ports: A={ 2'10 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'0 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [19] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [13:12] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [17] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [20] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [9] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [16] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [3] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [7] }
      New ports: A={ 2'10 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17] 1'0 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [17] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [19] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [13] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [17] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [20] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [9] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [3] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [7] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [12] $memory\Dnote.quarterwave$rdmux[0][3][4]$a$1138 [16] } = $memory\Dnote.quarterwave$rdmux[0][4][0]$b$1151 [18:17]
    Consolidated identical input bits for $mux cell $memory\Dnote.quarterwave$rdmux[0][4][9]$1176:
      Old ports: A={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [16] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [13:11] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [17] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [9:6] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [2] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [18] }
      New ports: A={ 2'11 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 }, B={ $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] 1'0 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 2'11 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] 1'1 $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }, Y={ $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [13:11] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [17] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [9:6] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [18] }
      New connections: { $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [16] $memory\Dnote.quarterwave$rdmux[0][3][4]$b$1139 [2] } = { $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [14] $memory\Dnote.quarterwave$rdmux[0][4][10]$b$1181 [16] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][11]$1371:
      Old ports: A={ 2'01 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 2'01 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] }, B={ 2'10 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 2'10 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 2'01 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [15] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [13] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [14] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [9:8] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [16] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [17] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [2:1] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [6] }
      New ports: A={ 2'01 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 2'01 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] }, B={ 4'1010 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 2'01 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [15] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [13] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [9:8] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [16] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [17] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [2:1] $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [6] }
      New connections: $memory\Enote.quarterwave$rdmux[0][3][5]$b$1331 [14] = $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17]
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][14]$1380:
      Old ports: A={ $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'1 }, B={ $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [15] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [11] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [16] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [6] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [8] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [14] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [0] }
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 1'1 }, B={ $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 3'100 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [15] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [11] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [16] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [8] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [6] $memory\Enote.quarterwave$rdmux[0][3][7]$a$1336 [14] } = $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17]
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][1]$1341:
      Old ports: A={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 3'011 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'1 }, B={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 3'001 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [16] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [19] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [10] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [17] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [6] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [4:3] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [15] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [18] }
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 3'011 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 }, B={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 4'0010 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [16] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [19] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [10] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [17] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [6] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [4:3] $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [18] }
      New connections: $memory\Enote.quarterwave$rdmux[0][3][0]$b$1316 [15] = $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16]
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][2]$1344:
      Old ports: A={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }, B={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 2'10 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [17:16] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [14] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [12] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [19] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [8:7] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [15] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [4] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [11] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [20] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [0] }
      New ports: A={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }, B={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 2'10 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [17:16] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [14] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [12] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [19] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [7] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [15] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [4] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [20] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [8] $memory\Enote.quarterwave$rdmux[0][3][1]$a$1318 [11] } = { $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][4]$1350:
      Old ports: A={ 2'01 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }, B={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [17] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [13:11] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [7:6] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [16:15] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [18] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [1:0] }
      New ports: A={ 3'011 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }, B={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [17] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [13] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [11] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [7:6] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [16] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [18] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [1:0] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [12] $memory\Enote.quarterwave$rdmux[0][3][2]$a$1321 [15] } = { $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][5]$1353:
      Old ports: A={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 3'011 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] }, B={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 2'01 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [20] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [15:12] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [17] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [9] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [16] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [6:4] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [21] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [3] }
      New ports: A={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 3'011 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'0 }, B={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 2'01 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [20] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [15:12] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [17] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [9] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [16] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [6] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [4] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [21] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [5] $memory\Enote.quarterwave$rdmux[0][3][2]$b$1322 [3] } = $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17]
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][6]$1356:
      Old ports: A={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 2'10 }, B={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 2'11 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [15:14] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [18] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [8] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [16] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [3] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [17] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [1:0] }
      New ports: A={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 2'10 }, B={ 3'011 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [15] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [18] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [8] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [16] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [3] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [17] $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [1:0] }
      New connections: $memory\Enote.quarterwave$rdmux[0][3][3]$a$1324 [14] = $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18]
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][7]$1359:
      Old ports: A={ 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 2'01 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 2'01 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }, B={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 2'10 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [13:12] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [17] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [15] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [5] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [14] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [18] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [8] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [6] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [16] }
      New ports: A={ 3'001 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 2'01 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }, B={ 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 2'10 }, Y={ $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [13] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [17] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [15] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [5] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [14] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [18] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [8] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [6] $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [16] }
      New connections: $memory\Enote.quarterwave$rdmux[0][3][3]$b$1325 [12] = $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14]
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][8]$1362:
      Old ports: A={ 2'10 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'0 }, B={ $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [19] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [13:12] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [17] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [20] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [9] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [16] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [3] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [7] }
      New ports: A={ 2'10 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 1'0 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17] 1'0 }, B={ $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] 1'1 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18] 2'11 $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [17] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [19] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [13] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [17] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [20] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [9] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [3] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [7] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [12] $memory\Enote.quarterwave$rdmux[0][3][4]$a$1327 [16] } = $memory\Enote.quarterwave$rdmux[0][4][0]$b$1340 [18:17]
    Consolidated identical input bits for $mux cell $memory\Enote.quarterwave$rdmux[0][4][9]$1365:
      Old ports: A={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 2'11 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 }, B={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 2'11 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [16] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [13:11] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [17] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [9:6] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [2] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [18] }
      New ports: A={ 2'11 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 }, B={ $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] 1'0 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 2'11 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] 1'1 $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }, Y={ $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [13:11] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [17] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [9:6] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [18] }
      New connections: { $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [16] $memory\Enote.quarterwave$rdmux[0][3][4]$b$1328 [2] } = { $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [14] $memory\Enote.quarterwave$rdmux[0][4][10]$b$1370 [16] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][11]$1560:
      Old ports: A={ 2'01 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 2'01 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] }, B={ 2'10 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 2'10 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 2'01 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [15] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [13] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [14] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [9:8] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [16] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [17] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [2:1] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [6] }
      New ports: A={ 2'01 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 2'01 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] }, B={ 4'1010 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 2'01 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [15] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [13] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [9:8] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [16] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [17] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [2:1] $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [6] }
      New connections: $memory\LowB.quarterwave$rdmux[0][3][5]$b$1520 [14] = $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17]
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][14]$1569:
      Old ports: A={ $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'1 }, B={ $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [15] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [11] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [16] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [6] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [8] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [14] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [0] }
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 1'1 }, B={ $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 3'100 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [15] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [11] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [16] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [8] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [6] $memory\LowB.quarterwave$rdmux[0][3][7]$a$1525 [14] } = $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17]
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][1]$1530:
      Old ports: A={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 3'011 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'1 }, B={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 3'001 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [16] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [19] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [10] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [17] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [6] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [4:3] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [15] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [18] }
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 3'011 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 }, B={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 4'0010 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [16] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [19] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [10] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [17] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [6] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [4:3] $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [18] }
      New connections: $memory\LowB.quarterwave$rdmux[0][3][0]$b$1505 [15] = $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16]
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][2]$1533:
      Old ports: A={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }, B={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 2'10 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [17:16] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [14] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [12] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [19] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [8:7] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [15] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [4] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [11] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [20] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [0] }
      New ports: A={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }, B={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 2'10 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [17:16] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [14] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [12] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [19] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [7] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [15] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [4] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [20] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [8] $memory\LowB.quarterwave$rdmux[0][3][1]$a$1507 [11] } = { $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][4]$1539:
      Old ports: A={ 2'01 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }, B={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [17] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [13:11] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [7:6] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [16:15] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [18] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [1:0] }
      New ports: A={ 3'011 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }, B={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [17] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [13] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [11] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [7:6] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [16] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [18] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [1:0] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [12] $memory\LowB.quarterwave$rdmux[0][3][2]$a$1510 [15] } = { $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][5]$1542:
      Old ports: A={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 3'011 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] }, B={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 2'01 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [20] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [15:12] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [17] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [9] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [16] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [6:4] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [21] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [3] }
      New ports: A={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 3'011 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'0 }, B={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 2'01 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [20] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [15:12] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [17] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [9] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [16] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [6] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [4] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [21] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [5] $memory\LowB.quarterwave$rdmux[0][3][2]$b$1511 [3] } = $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17]
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][6]$1545:
      Old ports: A={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 2'10 }, B={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 2'11 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [15:14] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [18] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [8] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [16] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [3] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [17] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [1:0] }
      New ports: A={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 2'10 }, B={ 3'011 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [15] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [18] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [8] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [16] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [3] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [17] $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [1:0] }
      New connections: $memory\LowB.quarterwave$rdmux[0][3][3]$a$1513 [14] = $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18]
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][7]$1548:
      Old ports: A={ 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 2'01 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 2'01 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }, B={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 2'10 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [13:12] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [17] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [15] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [5] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [14] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [18] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [8] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [6] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [16] }
      New ports: A={ 3'001 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 2'01 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }, B={ 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 2'10 }, Y={ $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [13] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [17] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [15] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [5] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [14] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [18] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [8] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [6] $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [16] }
      New connections: $memory\LowB.quarterwave$rdmux[0][3][3]$b$1514 [12] = $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14]
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][8]$1551:
      Old ports: A={ 2'10 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'0 }, B={ $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [19] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [13:12] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [17] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [20] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [9] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [16] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [3] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [7] }
      New ports: A={ 2'10 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 1'0 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17] 1'0 }, B={ $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] 1'1 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18] 2'11 $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [17] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [19] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [13] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [17] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [20] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [9] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [3] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [7] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [12] $memory\LowB.quarterwave$rdmux[0][3][4]$a$1516 [16] } = $memory\LowB.quarterwave$rdmux[0][4][0]$b$1529 [18:17]
    Consolidated identical input bits for $mux cell $memory\LowB.quarterwave$rdmux[0][4][9]$1554:
      Old ports: A={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 2'11 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 }, B={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 2'11 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [16] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [13:11] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [17] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [9:6] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [2] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [18] }
      New ports: A={ 2'11 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 }, B={ $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] 1'0 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 2'11 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] 1'1 $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }, Y={ $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [13:11] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [17] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [9:6] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [18] }
      New connections: { $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [16] $memory\LowB.quarterwave$rdmux[0][3][4]$b$1517 [2] } = { $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [14] $memory\LowB.quarterwave$rdmux[0][4][10]$b$1559 [16] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][11]$1749:
      Old ports: A={ 2'01 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] }, B={ 2'10 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 2'01 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [15] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [13] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [14] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [9:8] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [16] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [17] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [2:1] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [6] }
      New ports: A={ 2'01 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] }, B={ 4'1010 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 2'01 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [15] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [13] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [9:8] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [16] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [17] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [2:1] $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [6] }
      New connections: $memory\eHigh.quarterwave$rdmux[0][3][5]$b$1709 [14] = $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17]
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][14]$1758:
      Old ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'1 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [15] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [11] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [16] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [6] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [8] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [14] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [0] }
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 1'1 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 3'100 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [15] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [11] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [16] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [8] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [6] $memory\eHigh.quarterwave$rdmux[0][3][7]$a$1714 [14] } = $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17]
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][1]$1719:
      Old ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 3'011 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'1 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 3'001 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [16] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [19] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [10] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [17] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [6] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [4:3] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [15] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [18] }
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 3'011 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 4'0010 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [16] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [19] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [10] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [17] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [6] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [4:3] $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [18] }
      New connections: $memory\eHigh.quarterwave$rdmux[0][3][0]$b$1694 [15] = $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16]
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][2]$1722:
      Old ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }, B={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [17:16] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [14] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [12] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [19] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [8:7] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [15] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [4] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [11] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [20] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [0] }
      New ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }, B={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 2'10 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [17:16] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [14] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [12] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [19] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [7] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [15] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [4] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [20] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [8] $memory\eHigh.quarterwave$rdmux[0][3][1]$a$1696 [11] } = { $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][4]$1728:
      Old ports: A={ 2'01 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }, B={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [17] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [13:11] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [7:6] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [16:15] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [18] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [1:0] }
      New ports: A={ 3'011 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }, B={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [17] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [13] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [11] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [7:6] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [16] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [18] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [1:0] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [12] $memory\eHigh.quarterwave$rdmux[0][3][2]$a$1699 [15] } = { $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][5]$1731:
      Old ports: A={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 3'011 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] }, B={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [20] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [15:12] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [17] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [9] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [16] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [6:4] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [21] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [3] }
      New ports: A={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 3'011 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'0 }, B={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 2'01 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [20] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [15:12] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [17] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [9] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [16] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [6] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [4] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [21] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [5] $memory\eHigh.quarterwave$rdmux[0][3][2]$b$1700 [3] } = $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17]
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][6]$1734:
      Old ports: A={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 2'10 }, B={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [15:14] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [18] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [8] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [16] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [3] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [17] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [1:0] }
      New ports: A={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 2'10 }, B={ 3'011 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [15] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [18] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [8] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [16] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [3] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [17] $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [1:0] }
      New connections: $memory\eHigh.quarterwave$rdmux[0][3][3]$a$1702 [14] = $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18]
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][7]$1737:
      Old ports: A={ 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }, B={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 2'10 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [17] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [15] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [5] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [14] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [18] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [8] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [6] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [16] }
      New ports: A={ 3'001 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 2'01 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }, B={ 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 2'10 }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [13] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [17] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [15] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [5] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [14] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [18] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [8] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [6] $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [16] }
      New connections: $memory\eHigh.quarterwave$rdmux[0][3][3]$b$1703 [12] = $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14]
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][8]$1740:
      Old ports: A={ 2'10 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'0 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [19] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [13:12] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [17] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [20] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [9] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [16] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [3] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [7] }
      New ports: A={ 2'10 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17] 1'0 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [17] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [19] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [13] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [17] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [20] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [9] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [3] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [7] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [12] $memory\eHigh.quarterwave$rdmux[0][3][4]$a$1705 [16] } = $memory\eHigh.quarterwave$rdmux[0][4][0]$b$1718 [18:17]
    Consolidated identical input bits for $mux cell $memory\eHigh.quarterwave$rdmux[0][4][9]$1743:
      Old ports: A={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [16] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [13:11] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [17] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [9:6] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [2] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [18] }
      New ports: A={ 2'11 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 }, B={ $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] 1'0 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 2'11 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] 1'1 $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }, Y={ $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [13:11] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [17] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [9:6] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [18] }
      New connections: { $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [16] $memory\eHigh.quarterwave$rdmux[0][3][4]$b$1706 [2] } = { $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [14] $memory\eHigh.quarterwave$rdmux[0][4][10]$b$1748 [16] }
  Optimizing cells in module \top.
Performed a total of 40 changes.

8.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\eHigh.quarterwave$rdreg[0] ($dffe) from module top (D = $memory\eHigh.quarterwave$rdmux[0][0][0]$a$1672 [21], Q = \eHigh.tblval [21], rval = 1'1).
Adding SRST signal on $\LowB.quarterwave$rdreg[0] ($dffe) from module top (D = $memory\LowB.quarterwave$rdmux[0][0][0]$a$1483 [21], Q = \LowB.tblval [21], rval = 1'1).
Adding SRST signal on $\Enote.quarterwave$rdreg[0] ($dffe) from module top (D = $memory\Enote.quarterwave$rdmux[0][0][0]$a$1294 [21], Q = \Enote.tblval [21], rval = 1'1).
Adding SRST signal on $\Dnote.quarterwave$rdreg[0] ($dffe) from module top (D = $memory\Dnote.quarterwave$rdmux[0][0][0]$a$1105 [21], Q = \Dnote.tblval [21], rval = 1'1).

8.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

8.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.30.16. Rerunning OPT passes. (Maybe there is more to do..)

8.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

8.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.30.20. Executing OPT_DFF pass (perform DFF optimizations).

8.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.30.23. Finished OPT passes. (There is nothing left to do.)

8.31. Executing ICE40_WRAPCARRY pass (wrap carries).

8.32. Executing TECHMAP pass (map to technology primitives).

8.32.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.32.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

8.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$19e9557905baa9d3741d0daa66e2ef076e9bab7d\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$6b90a16b6f3b57b9c9d958838204f952a01dc262\_80_ice40_alu for cells of type $alu.
Using template $paramod$a73b73c5f5a1d9d7f80c290f47c75c83218240f1\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$adc0cb5c0f83cb42196a7cb5f7e256a265998857\_80_ice40_alu for cells of type $alu.
Using template $paramod$eb7b10130dcc524c861990164c5c579e3444e29e\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ice40_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$5b313fbd0219ef9abd701945545de8a229081278\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~619 debug messages>

8.33. Executing OPT pass (performing simple optimizations).

8.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~746 debug messages>

8.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2109 debug messages>
Removed a total of 703 cells.

8.33.3. Executing OPT_DFF pass (perform DFF optimizations).

8.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 114 unused cells and 477 unused wires.
<suppressed ~115 debug messages>

8.33.5. Finished fast OPT passes.

8.34. Executing ICE40_OPT pass (performing simple optimizations).

8.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$915.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$915.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$928.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$915.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$939.slice[0].carry: CO=\Dnote.phase_l [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$942.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$942.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$942.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$942.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$942.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$942.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$945.slice[0].carry: CO=\Enote.phase_l [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$948.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$948.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$948.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$948.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$948.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$948.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$951.slice[0].carry: CO=\LowB.phase_l [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$954.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$954.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$954.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$954.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$954.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$954.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$957.slice[0].carry: CO=\eHigh.phase_l [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$960.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$960.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$960.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$960.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$960.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$960.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$963.slice[0].carry: CO=\i2s2_inst.count [0]

8.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~36 debug messages>

8.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

8.34.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3481 ($_DFF_P_) from module top (D = $procmux$556.B_AND_S [15], Q = \row_sync [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3480 ($_DFF_P_) from module top (D = $procmux$556.B_AND_S [10], Q = \row_sync [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3479 ($_DFF_P_) from module top (D = $procmux$556.B_AND_S [5], Q = \row_sync [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3478 ($_DFF_P_) from module top (D = $procmux$556.B_AND_S [0], Q = \row_sync [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3477 ($_DFF_P_) from module top (D = $procmux$544.Y_B, Q = \axis_tx_last, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3476 ($_DFF_P_) from module top (D = $procmux$538.Y_B, Q = \axis_tx_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3474 ($_DFF_P_) from module top (D = $procmux$550.Y_B [22], Q = \axis_tx_data [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3473 ($_DFF_P_) from module top (D = $procmux$550.Y_B [21], Q = \axis_tx_data [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3472 ($_DFF_P_) from module top (D = $procmux$550.Y_B [20], Q = \axis_tx_data [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3471 ($_DFF_P_) from module top (D = $procmux$550.Y_B [19], Q = \axis_tx_data [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3470 ($_DFF_P_) from module top (D = $procmux$550.Y_B [18], Q = \axis_tx_data [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3469 ($_DFF_P_) from module top (D = $procmux$550.Y_B [17], Q = \axis_tx_data [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3468 ($_DFF_P_) from module top (D = $procmux$550.Y_B [16], Q = \axis_tx_data [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3467 ($_DFF_P_) from module top (D = $procmux$550.Y_B [15], Q = \axis_tx_data [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3466 ($_DFF_P_) from module top (D = $procmux$550.Y_B [14], Q = \axis_tx_data [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3465 ($_DFF_P_) from module top (D = $procmux$550.Y_B [13], Q = \axis_tx_data [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3464 ($_DFF_P_) from module top (D = $procmux$550.Y_B [12], Q = \axis_tx_data [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3463 ($_DFF_P_) from module top (D = $procmux$550.Y_B [11], Q = \axis_tx_data [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3462 ($_DFF_P_) from module top (D = $procmux$550.Y_B [10], Q = \axis_tx_data [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3461 ($_DFF_P_) from module top (D = $procmux$550.Y_B [9], Q = \axis_tx_data [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3460 ($_DFF_P_) from module top (D = $procmux$550.Y_B [8], Q = \axis_tx_data [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3459 ($_DFF_P_) from module top (D = $procmux$550.Y_B [7], Q = \axis_tx_data [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3458 ($_DFF_P_) from module top (D = $procmux$550.Y_B [6], Q = \axis_tx_data [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3457 ($_DFF_P_) from module top (D = $procmux$550.Y_B [5], Q = \axis_tx_data [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3456 ($_DFF_P_) from module top (D = $procmux$550.Y_B [4], Q = \axis_tx_data [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3455 ($_DFF_P_) from module top (D = $procmux$550.Y_B [3], Q = \axis_tx_data [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3454 ($_DFF_P_) from module top (D = $procmux$550.Y_B [2], Q = \axis_tx_data [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3453 ($_DFF_P_) from module top (D = $procmux$550.Y_B [1], Q = \axis_tx_data [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3452 ($_DFF_P_) from module top (D = $procmux$550.Y_B [0], Q = \axis_tx_data [0], rval = 1'0).

8.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 31 unused cells and 17 unused wires.
<suppressed ~33 debug messages>

8.34.6. Rerunning OPT passes. (Removed registers in this run.)

8.34.7. Running ICE40 specific optimizations.

8.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.34.10. Executing OPT_DFF pass (perform DFF optimizations).

8.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.34.12. Finished OPT passes. (There is nothing left to do.)

8.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.36. Executing TECHMAP pass (map to technology primitives).

8.36.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

8.36.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
No more expansions possible.
<suppressed ~508 debug messages>

8.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$939.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$942.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$942.slice[22].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$945.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$948.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$948.slice[22].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$951.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$954.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$954.slice[22].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$957.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$960.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$960.slice[22].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$963.slice[0].carry ($lut).

8.39. Executing ICE40_OPT pass (performing simple optimizations).

8.39.1. Running ICE40 specific optimizations.

8.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~311 debug messages>

8.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

8.39.4. Executing OPT_DFF pass (perform DFF optimizations).

8.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2591 unused wires.
<suppressed ~1 debug messages>

8.39.6. Rerunning OPT passes. (Removed registers in this run.)

8.39.7. Running ICE40 specific optimizations.

8.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.39.10. Executing OPT_DFF pass (perform DFF optimizations).

8.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.39.12. Finished OPT passes. (There is nothing left to do.)

8.40. Executing TECHMAP pass (map to technology primitives).

8.40.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

8.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.41. Executing ABC pass (technology mapping using ABC).

8.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 1636 gates and 2098 wires to a netlist network with 460 inputs and 404 outputs.

8.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     573.
ABC: Participating nodes from both networks       =    1193.
ABC: Participating nodes from the first network   =     577. (  59.73 % of nodes)
ABC: Participating nodes from the second network  =     616. (  63.77 % of nodes)
ABC: Node pairs (any polarity)                    =     576. (  59.63 % of names can be moved)
ABC: Node pairs (same polarity)                   =     510. (  52.80 % of names can be moved)
ABC: Total runtime =     0.04 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

8.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      965
ABC RESULTS:        internal signals:     1234
ABC RESULTS:           input signals:      460
ABC RESULTS:          output signals:      404
Removing temp directory.

8.42. Executing ICE40_WRAPCARRY pass (wrap carries).

8.43. Executing TECHMAP pass (map to technology primitives).

8.43.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

8.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 12 unused cells and 897 unused wires.

8.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1176
  1-LUT              119
  2-LUT              122
  3-LUT              405
  4-LUT              530
  with \SB_CARRY    (#0)  206
  with \SB_CARRY    (#1)  202

Eliminating LUTs.
Number of LUTs:     1176
  1-LUT              119
  2-LUT              122
  3-LUT              405
  4-LUT              530
  with \SB_CARRY    (#0)  206
  with \SB_CARRY    (#1)  202

Combining LUTs.
Number of LUTs:     1176
  1-LUT              119
  2-LUT              122
  3-LUT              405
  4-LUT              530
  with \SB_CARRY    (#0)  206
  with \SB_CARRY    (#1)  202

Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~6730 debug messages>

8.45. Executing TECHMAP pass (map to technology primitives).

8.45.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e5d634f77f611ff4b7618d4be4afac9d805598e8\$lut for cells of type $lut.
Using template $paramod$a5c5748113b6d1074d6ced595f00757093b9ec4e\$lut for cells of type $lut.
Using template $paramod$5dd97f177e7e8ebfc69065dc8d36ecd9a8821f96\$lut for cells of type $lut.
Using template $paramod$a547ebbcb936a0942e18c1762283837f76f0003a\$lut for cells of type $lut.
Using template $paramod$7e81a8ad8f27fccecc6e805c0ccf27dd70f2d2c2\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$5c0e9e20c5f464317712a160823bb72988dd9c2a\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$04a8d218a981fd9d52bdfd05414078262a407799\$lut for cells of type $lut.
Using template $paramod$ab29a45c9b9a8d97e58e129b600a7a6289d8b427\$lut for cells of type $lut.
Using template $paramod$85572c15d0e9d66498693ed97cf958eb7654462d\$lut for cells of type $lut.
Using template $paramod$24dcd178c25cae872bfed576396662a47c1e6860\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$92d49392ac10c7b603b8c5e2b8ea40730553801b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$f1dc622ce468993c02afddcf5b6bc7a5a65bd944\$lut for cells of type $lut.
Using template $paramod$ae347116bc360385d91d8ca06cb98dfa0d4de417\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$9e550310a84a60bdb337b58f9535e8c992f8ce8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$9ce5f1edd20c996388e7277862db0c9c79469771\$lut for cells of type $lut.
Using template $paramod$81922c6fa56cc63a0b7d1419ad84972c491efc39\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$2f927054f797a5706e69053a974d4b702d1f3194\$lut for cells of type $lut.
Using template $paramod$c0ff7d065be16c7f3beae0d2791f141340244e3f\$lut for cells of type $lut.
Using template $paramod$82fb117d936d9886851f9be74390335b4bcdf1f9\$lut for cells of type $lut.
Using template $paramod$bbbb64386b555cc1df8aa214efc72a5aed123638\$lut for cells of type $lut.
Using template $paramod$b02fdf4d642919d38993d23c28f958520b2903f1\$lut for cells of type $lut.
Using template $paramod$073e1b271808198ee1f2570aa1a2a8f34e3b9dcd\$lut for cells of type $lut.
Using template $paramod$94885e96299946464f500fd5d4ea2c0db76774bb\$lut for cells of type $lut.
Using template $paramod$3d237da2a1474ba8bfbb62849e20c86f23852658\$lut for cells of type $lut.
Using template $paramod$a2a9249bfe5050321580e8b80121df533c148287\$lut for cells of type $lut.
Using template $paramod$c254277896482a04642781589d3e0319809b6489\$lut for cells of type $lut.
Using template $paramod$fcdf038b4357a752d765dd01fa5396ac6c2a40de\$lut for cells of type $lut.
Using template $paramod$2ae2301c8c865a63b01162364a1655b7f996eae8\$lut for cells of type $lut.
Using template $paramod$6982518bae55d2f39603e26c370393c5df2b74e7\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$821131537f5bd0b4836f5026076702f8fb1bcdf3\$lut for cells of type $lut.
Using template $paramod$164bdefb5d1c06a6528ecdb35b429071950e50d7\$lut for cells of type $lut.
Using template $paramod$ae978da6d41dfd6270212068a002f9dcd265cd83\$lut for cells of type $lut.
Using template $paramod$f4b9b7fbd927a23578b38f6c584148a2936aca0c\$lut for cells of type $lut.
Using template $paramod$211058c1137581db1ec08f5c69ba056146db2a85\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$b82dd4a20dbf0d54061c2335089cd4250464eb8a\$lut for cells of type $lut.
Using template $paramod$06a49eeef9c9c0ca3eeb308c4b5ee09a412d6201\$lut for cells of type $lut.
Using template $paramod$7c63ddf7084544855dae4e3dfdf858ae70ea79d7\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$ce4de48da1dae474e040e32e00891e27893389af\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$96a3fe6598593729f244fa011a332401bbcb48fb\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$76af659bd705393de088a0b49fd6421a657479a6\$lut for cells of type $lut.
Using template $paramod$fdecc78febe9c3da0532f4d654ca4a6698922930\$lut for cells of type $lut.
Using template $paramod$114084964309d823f12697631bc0cd5c7a0bacb4\$lut for cells of type $lut.
Using template $paramod$8cb076bfea770182ba7c4af8605d73ad565be16b\$lut for cells of type $lut.
Using template $paramod$9d7ee12f93cd79d7e00fcd026fa05141d7e23718\$lut for cells of type $lut.
Using template $paramod$15b422992d679a0d09ee9288f8b7d3e33100e9b0\$lut for cells of type $lut.
Using template $paramod$96cdb5a2806a4f703f922548a9fa4dcffcd8ad7a\$lut for cells of type $lut.
Using template $paramod$fd8888594ec1c81d227bff49a94e16f920e26356\$lut for cells of type $lut.
Using template $paramod$2919cc7935021dc70752a6aa379d52ddcae4983a\$lut for cells of type $lut.
Using template $paramod$88926efa3a927956ff36204105f295a0909d211e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$d2eca1c0ad321ef964da356cceb9fd084d010d85\$lut for cells of type $lut.
Using template $paramod$98502be8d0d43157c06629a85500834377c1375d\$lut for cells of type $lut.
Using template $paramod$e287b640f29e945a2fcebfcd4431773f8bb3f068\$lut for cells of type $lut.
Using template $paramod$866657381d78a8e69b38ec6b62ce3418e09155b4\$lut for cells of type $lut.
Using template $paramod$02d2788718f2d85ab1b4b2190c53c46e751b523b\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$5280a6fb15b184512b48cc6d199288a0bfdcb7a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$f1cfa533a24a8527a988b3ea74bd08de0192cd29\$lut for cells of type $lut.
Using template $paramod$802e2b37f907aa9b0ccd4714ce122525a4bfd492\$lut for cells of type $lut.
Using template $paramod$063352dcce985606c457f5cfade1a31d3d897dc9\$lut for cells of type $lut.
Using template $paramod$848a70a311f8e67962897406299cbe9919002968\$lut for cells of type $lut.
Using template $paramod$9acacaa03a49c0d833abbfe209872976991af66d\$lut for cells of type $lut.
Using template $paramod$d4344de8c10bd9bde33018843c7a508e9d410b26\$lut for cells of type $lut.
Using template $paramod$aca9bf0a924d2eba554bbc1c5984224b793d71ce\$lut for cells of type $lut.
Using template $paramod$e556b6780368d09c246644e5444a249569f88254\$lut for cells of type $lut.
Using template $paramod$2f9fae8bbd80eaa4cf88492d9c7b840031064f13\$lut for cells of type $lut.
Using template $paramod$9d80b8f6099299b99394b35c5c4326cb39062620\$lut for cells of type $lut.
Using template $paramod$3134012ffe2e7469230d47e801ce96d2c1e60fac\$lut for cells of type $lut.
Using template $paramod$7d68206aed08db21a7b7bc6efb8abca8c8992d3f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$4c6915e689dc447e0d313c0187d2bc1478e0ab08\$lut for cells of type $lut.
Using template $paramod$88e8beaba8b20b7946dcb204ccfe0f24ec0c490e\$lut for cells of type $lut.
Using template $paramod$d77cf297d68d13d8a0a7b667dc67730b109d8443\$lut for cells of type $lut.
Using template $paramod$264b64697eeafe93718c9ddf0e41383e5f84970c\$lut for cells of type $lut.
Using template $paramod$87f5570a6862f7ff7728505c841305de569937d0\$lut for cells of type $lut.
Using template $paramod$13afc1718367b24132afbb6d133800f5008c5417\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$31bc75b21d2e524174e069771f5b7e8a52449fe6\$lut for cells of type $lut.
Using template $paramod$8ff049b8516c2f8f74e5ea53e4e574b0441ac9d7\$lut for cells of type $lut.
Using template $paramod$0a43dc78b5fab93e083b1ce3244881b6c7a1ac2b\$lut for cells of type $lut.
Using template $paramod$503f1caa2d36bf95454dec35a3ec553941806716\$lut for cells of type $lut.
Using template $paramod$a5dc68291f0d78fc4cacc87bae5f3d7bf32156d9\$lut for cells of type $lut.
Using template $paramod$1e116d23874319bcf301774d8e3d53108a7d9848\$lut for cells of type $lut.
Using template $paramod$0afec23c7ec6ad3073bfbabdb26ef38951e604fc\$lut for cells of type $lut.
Using template $paramod$0da83e42f30155d345fb4d67a31e8b07fb24e448\$lut for cells of type $lut.
Using template $paramod$8e020ada9f82301d4c48e2caec46e68acdfaec5c\$lut for cells of type $lut.
Using template $paramod$8c6afc33e57f5136ff6e04836273ff02a5e7524c\$lut for cells of type $lut.
Using template $paramod$027171ffb49295f4e0b68f66a6a9aec4cf39786b\$lut for cells of type $lut.
Using template $paramod$45c2ae2fd1d9cbd6e2903db2b21068d975402383\$lut for cells of type $lut.
Using template $paramod$c29012e8df89b727689b0adeddad2c1012f6c44c\$lut for cells of type $lut.
Using template $paramod$4e1cecab63d8e9cc19cb0241724b1211fb7856cb\$lut for cells of type $lut.
Using template $paramod$46aa92d4d635262a65fc53321ef20b7414c870a8\$lut for cells of type $lut.
Using template $paramod$b5fa1520a63363306d2015700d4f6a00f8b76647\$lut for cells of type $lut.
Using template $paramod$e5bd65185745a6cdd19f3c08ab4adabeaa389081\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$b38f14cbf649de888742c8d9c245315a16ac4233\$lut for cells of type $lut.
Using template $paramod$944c1082b08f2ec62a50b9488a82a7a16d5f72c4\$lut for cells of type $lut.
Using template $paramod$1674868d909954f1798905b10bc8fc182227e6d9\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$0073a29ad6fb1dacbfbb342f534a9cecc951ce61\$lut for cells of type $lut.
Using template $paramod$8dd25655b4e0ba2e2c1c91413dd6ccdf045cb1f9\$lut for cells of type $lut.
Using template $paramod$d76856c88fdca5609a1600b549559282bda8a7dc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$2101ea9214758554d478885f0a1babdde35b0b3e\$lut for cells of type $lut.
Using template $paramod$e9ba0bc9a2ad1058e6d1287dbaf97e62b56821df\$lut for cells of type $lut.
Using template $paramod$762707104c7675beaee1f8185e9a8c2d931a0fb4\$lut for cells of type $lut.
Using template $paramod$44587907eb547902863ad65ee925d87164ab0cc4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$935a01ed0eaf9ce11b7629fed4b1953d25a675a3\$lut for cells of type $lut.
Using template $paramod$ef44c32253c23b340cbb5c633c1e57939cc69148\$lut for cells of type $lut.
Using template $paramod$7ddba0f9d194320a7d35190eb8f1294635c05d9f\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$821d05053c1e28c14bd7c1c33e9e64f770a7a70f\$lut for cells of type $lut.
Using template $paramod$eda0c665c902a3023e9f8c9967c5c3fb5de1de5b\$lut for cells of type $lut.
Using template $paramod$6ea8fc98b624f13b22b2f3af157d6e31dc85bcc4\$lut for cells of type $lut.
Using template $paramod$4adc7a12a19108de57083c073e1cb2184476f87d\$lut for cells of type $lut.
Using template $paramod$ab469798694af8eb47630a762f585f5c5b90d3a3\$lut for cells of type $lut.
Using template $paramod$1c450e5d00fd3f67d56adaabfbf2b775601718ee\$lut for cells of type $lut.
Using template $paramod$4a433f3233d3530f1cdf441edd4d4bf4cc5f439e\$lut for cells of type $lut.
Using template $paramod$143703314c344598ed0e24855807ab0e3bb95e4c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$f43e533b16c4b44c0f5eeb593a0196cce2e80c58\$lut for cells of type $lut.
Using template $paramod$57fcc2b04cbfe8bbaebc151a781ea9825c6f43d4\$lut for cells of type $lut.
Using template $paramod$65d6efafc6bc9f34978d1f8a94817bcadf78e791\$lut for cells of type $lut.
Using template $paramod$4f17d6e772720dfdf252a5079f99eefb3faab873\$lut for cells of type $lut.
Using template $paramod$bb712ec56ed6909672d5f52b3fc587eb83c34748\$lut for cells of type $lut.
Using template $paramod$35a601e21da99e3d336a434f5a8b09e089e44a0d\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$9ea9fff65835ee3c9c0f9d10aeaf03e526785d11\$lut for cells of type $lut.
Using template $paramod$4deb82d0fa76dbde3c255fc4e89bdf27a7d4765c\$lut for cells of type $lut.
Using template $paramod$1b79a8523665c670a6b8dc2343e75f55ac7de704\$lut for cells of type $lut.
Using template $paramod$dbb63807be452f495bbf8c6b69c840cf6346ce46\$lut for cells of type $lut.
Using template $paramod$3638804b5db16bf27d64582669326ad57bca4d0b\$lut for cells of type $lut.
Using template $paramod$23e906a8001c6f1b4d15c146949110ff533e0dbd\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$32e7c7b022756cc849bbf0b03cc0f736c5e3b0fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$e30a06c073cf919e039101ca70eaf0d00645ba87\$lut for cells of type $lut.
Using template $paramod$01600f320cea5a3e57d6e1854a04f2e39093d826\$lut for cells of type $lut.
Using template $paramod$048100a63fb7129e0d97d090e847b3c919e0a483\$lut for cells of type $lut.
Using template $paramod$9f1e8e40375f13278cf6629a92758d23e6d782f0\$lut for cells of type $lut.
Using template $paramod$0741825ed90515fe69629cd7242bbbb809fd4623\$lut for cells of type $lut.
Using template $paramod$3d8115a06e29288c7b4e41f742a9e721c07e798e\$lut for cells of type $lut.
Using template $paramod$00a10327a3da106ab997a7147105d19a1d3f5e3b\$lut for cells of type $lut.
Using template $paramod$22ee34ebaae3e885b4012d7036d75a6112129095\$lut for cells of type $lut.
Using template $paramod$8174465cd93a8ce374b1105bcdb85c35e7883167\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$7e900f474b2feb4c6472fbbb61ff648eb400616c\$lut for cells of type $lut.
Using template $paramod$140c1ba1b0345dcb34804f3f56d86dfb06e725e0\$lut for cells of type $lut.
Using template $paramod$f55469c423fd5b21295e201abf6746c1d6cdef35\$lut for cells of type $lut.
Using template $paramod$3acbcfda92c30d4c719d6131dda3cd813f60e2b4\$lut for cells of type $lut.
Using template $paramod$9622b9ad07fc0dc93e2f79bd6eb72a52b917a65c\$lut for cells of type $lut.
Using template $paramod$6047691d8bbb6cff4c2e5680ed3445ca5625ef2f\$lut for cells of type $lut.
Using template $paramod$bea1191eb11288aa1ef3366e6397da9e9bbce172\$lut for cells of type $lut.
Using template $paramod$42ec82bd4170cee3319de84ae8655d84d97c4334\$lut for cells of type $lut.
Using template $paramod$0304affa32e3ed997c6063e169a1bcb71060f1b3\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$781a9aec0d3f5e2e8f1ac0da04bc801330b7d232\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$9423d73477f88bd1bf9672c3754bed076beee016\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$e074d898c47c416e2f13990fa28e729a03322716\$lut for cells of type $lut.
Using template $paramod$1d94a0de625ecd93537bf04f3c031b08fcc1299e\$lut for cells of type $lut.
Using template $paramod$52a6d3620601aa8971b35ed82172e8a3af0fe26d\$lut for cells of type $lut.
Using template $paramod$99f33b461db462af1691a487ec3b22febc1c1971\$lut for cells of type $lut.
Using template $paramod$c115709f98bd05d373f971e9cd7a5d47115d06f1\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$6995657a63d6b4c1212015bb2cda21ffbd183d81\$lut for cells of type $lut.
Using template $paramod$c2c7fe860c90cfc70af61d39029863cfb8b6f377\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$4decd49dd358a2d83b64f14c3f649dd0125ed635\$lut for cells of type $lut.
Using template $paramod$e8c59d785125d78b15d17f02c866c553440fe9ea\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$6cf9a37fe8fd902f5c6484969f09917b2b90acea\$lut for cells of type $lut.
Using template $paramod$6dc00590ec1f2f22d7e489e662a8d787a23a0ca2\$lut for cells of type $lut.
Using template $paramod$5935d07250882b32cf87661cc16d79b845c3792f\$lut for cells of type $lut.
Using template $paramod$300e5a3bccd144e67cda2becf89c63f21c825435\$lut for cells of type $lut.
Using template $paramod$0b8a63991ed463f03bea548e2064faf696b7b5b4\$lut for cells of type $lut.
Using template $paramod$9087949f6d7daa1820813912d09e578c834d4775\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$72418fa64a43884c11c4484b8a542fb6fbd58e23\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$6afd2077790e417e2fae9e6dae46a06bac0492a7\$lut for cells of type $lut.
Using template $paramod$ef5408c47c3528631ef3d0f5b3ad3423b4baaf80\$lut for cells of type $lut.
Using template $paramod$bfe94da2e70f30ed8a195d624ba6740b00a9503f\$lut for cells of type $lut.
Using template $paramod$26d02c2422ca0d6d1aff8855f4f711515e024be9\$lut for cells of type $lut.
Using template $paramod$d80840ce71ed9a4b76c1dda90abdf36835432b6f\$lut for cells of type $lut.
Using template $paramod$fb439917b61efabe369b7d600c29163d9be251c0\$lut for cells of type $lut.
Using template $paramod$08bdb0798685c49c8424534ee89648baf6d0e195\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$e06ab2c5532ba6ec8a1fe73f4bc565e03b079c9d\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$a66395fcdc76a490324923d7d68c608e3e1fea14\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$2c3bdd7eb6030732b9c32d3005bd27d172fc314b\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$453111cff761ac57957f9972d987be765170f931\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$a3707221e073892ca047848d14828b32b39fbd17\$lut for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$23dcc0173e417025683cfb22071ba4f38330d205\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$ceeb45bdd6c300a6df87f1c45b8348109858185a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$0b5fa5df1a3ebe65faa4b100102df737d169a157\$lut for cells of type $lut.
Using template $paramod$2c4c7dfdf674b9c90d6c2cae622d527a6d7d0c22\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$a5760495e69b0f6d6f36009c3102a5bb9ffd2bf1\$lut for cells of type $lut.
Using template $paramod$d9d6d961a139aa8625028a83327b5b5f5f63381a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$6817cb27a5474568b13f02f9684998e687ff341b\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$590f9d76ff66f0d70a7101113c1a4406ed26904f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod$729d5057937d1e93c1c3bb2abb1c8072580cc723\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$4613ac811d54a7344e5fa56d51722e82a64ecb8c\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$1c846ca71da62ac876d506f6644ba6d3847add32\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
No more expansions possible.
<suppressed ~5066 debug messages>
Removed 0 unused cells and 2649 unused wires.

8.46. Executing AUTONAME pass.
Renamed 42030 objects in module top (59 iterations).
<suppressed ~2359 debug messages>

8.47. Executing HIERARCHY pass (managing design hierarchy).

8.47.1. Analyzing design hierarchy..
Top module:  \top

8.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

8.48. Printing statistics.

=== top ===

   Number of wires:                614
   Number of wire bits:           2753
   Number of public wires:         614
   Number of public wire bits:    2753
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1876
     SB_CARRY                      213
     SB_DFF                         19
     SB_DFFE                       377
     SB_DFFESR                      53
     SB_DFFESS                       4
     SB_DFFSR                       30
     SB_DFFSS                        3
     SB_LUT4                      1176
     SB_PLL40_PAD                    1

8.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

8.50. Executing JSON backend.

Warnings: 22 unique messages, 22 total
End of script. Logfile hash: 265261995a, CPU: user 1.92s system 0.06s, MEM: 60.55 MB peak
Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 40% 1x abc (1 sec), 11% 25x read_verilog (0 sec), ...
