Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 27 13:21:27 2025
| Host         : LAPTOP-82VPUES0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   137 |
|    Minimum number of control sets                        |   137 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   941 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   137 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |   128 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1191 |          463 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------+---------------------------------+------------------+----------------+--------------+
|   Clock Signal  |             Enable Signal            |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------------------------+---------------------------------+------------------+----------------+--------------+
|  pixel_clk_BUFG |                                      | vga_ctrl/HS0                    |                1 |              1 |         1.00 |
|  pixel_clk_BUFG |                                      | vga_ctrl/VS0                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  |                                      |                                 |                1 |              2 |         2.00 |
|  pixel_clk_BUFG |                                      |                                 |                4 |              6 |         1.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[48]_60           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[108]_1           | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[117]_55          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[118]_54          | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[10]_72           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[112]_58          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[119]_53          | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[104][11]_i_1_n_0 | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[116]_56          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[105]_13          | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[109]_20          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[100]_91          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[102]_66          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[111]_59          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[113]_57          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[114]_44          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[115]_42          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[110]_9           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[101]_95          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[103]_94          | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[107]_12          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[106]_10          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[33]_106          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[36]_98           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[13]_18           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[34]_71           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[19]_109          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[3]_112           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[41]_16           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[29]_111          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[42]_17           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[11]_22           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[1]_115           | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[122][11]_i_1_n_0 | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[123]_39          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[26]_70           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[38]_67           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[44]_0            | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[43]_15           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[45]_19           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[46]_4            | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[47][11]_i_1_n_0  | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[18]_62           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[20]_108          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[25]_27           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[17]_114          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[24][11]_i_1_n_0  | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[124]_38          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[125]_37          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[126]_40          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[127][11]_i_1_n_0 | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[15]_100          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[23]_116          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[27]_33           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[2]_74            | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[31]_107          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[16]_110          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[40][11]_i_1_n_0  | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[121]_24          | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[14]_6            | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[21]_105          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[22]_63           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[28]_30           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[35]_97           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[32]_113          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[30]_8            | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[37]_96           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[39]_99           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[120]_52          | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[12]_3            | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[83]_85           | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[67]_83           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[70]_65           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[58]_68           | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[74]_11           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[80]_81           | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[82]_61           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[63][11]_i_1_n_0  | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[84][11]_i_1_n_0  | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[85]_90           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[56]_51           | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[87]_86           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[88]_87           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[54]_49           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[86][11]_i_1_n_0  | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[89]_26           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[6]_64            | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[8]_101           | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[91]_32           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[93]_89           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[94]_7            | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[64]_80           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[76]_2            | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[77]_21           | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[68]_78           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[51]_43           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[55]_50           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[75]_14           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[90]_69           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[92]_31           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[95]_93           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[50]_46           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[5]_103           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[61]_34           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[52]_47           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[71]_76           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[65]_82           | snake_disp/p_0_in0              |                6 |              9 |         1.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[66]_75           | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[4]_104           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[73]_28           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[60]_35           | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[62]_41           | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/body_mem[72]_29           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[78]_5            | snake_disp/p_0_in0              |                2 |              9 |         4.50 |
|  pixel_clk_BUFG | snake_disp/body_mem[59]_36           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[69]_77           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[49]_45           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[57]_25           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[79]_88           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[81]_84           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[53]_48           | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[7]_102           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[96][11]_i_1_n_0  | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/body_mem[98]_73           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[99]_92           | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[9]_23            | snake_disp/p_0_in0              |                4 |              9 |         2.25 |
|  pixel_clk_BUFG | snake_disp/body_mem[97]_79           | snake_disp/p_0_in0              |                5 |              9 |         1.80 |
|  pixel_clk_BUFG | snake_disp/food_y[3]_i_2_n_0         | snake_disp/p_0_in0              |                3 |              9 |         3.00 |
|  pixel_clk_BUFG | snake_disp/length                    | snake_disp/p_0_in0              |                5 |             10 |         2.00 |
|  pixel_clk_BUFG |                                      | vga_ctrl/hcounter[10]_i_1_n_0   |                4 |             11 |         2.75 |
|  pixel_clk_BUFG | vga_ctrl/vcounter[10]_i_2_n_0        | vga_ctrl/vcounter[10]_i_1_n_0   |                3 |             11 |         3.67 |
|  pixel_clk_BUFG | snake_disp/head_x                    | snake_disp/p_0_in0              |                5 |             18 |         3.60 |
|  pixel_clk_BUFG |                                      | snake_disp/move_tick[0]_i_1_n_0 |                6 |             23 |         3.83 |
+-----------------+--------------------------------------+---------------------------------+------------------+----------------+--------------+


