#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov 19 14:43:57 2023
# Process ID: 8776
# Current directory: D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.runs/synth_1
# Command line: vivado.exe -log CoProcessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CoProcessor.tcl
# Log file: D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.runs/synth_1/CoProcessor.vds
# Journal file: D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.runs/synth_1\vivado.jou
# Running On: DESKTOP-U8QJIBE, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 7411 MB
#-----------------------------------------------------------
source CoProcessor.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 430.441 ; gain = 164.133
Command: synth_design -top CoProcessor -part xc7a100tcsg324-1 -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1261.613 ; gain = 410.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CoProcessor' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/CoProcessor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_basic.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_baud_tick_gen.v:17]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_baud_tick_gen.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/data_sync.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/data_sync.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_rx.v:97]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_baud_tick_gen.v:17]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_baud_tick_gen.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/uart_basic.v:23]
INFO: [Synth 8-6157] synthesizing module 'first_comand_dec' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/first_comand_dec.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/first_comand_dec.sv:49]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/Counter.sv:23]
	Parameter max_count bound to: 1023 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/Counter.sv:23]
WARNING: [Synth 8-7071] port 'count' of module 'Counter' is unconnected for instance 'ELEMENT_COUNTER' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/first_comand_dec.sv:85]
WARNING: [Synth 8-7023] instance 'ELEMENT_COUNTER' of module 'Counter' has 6 connections declared, but only 5 given [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/first_comand_dec.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'first_comand_dec' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/first_comand_dec.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/Memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/Memory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ActionController' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/ActionController.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ActionController' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/ActionController.sv:23]
INFO: [Synth 8-6157] synthesizing module 'procesing_core' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/procesing_core.sv:23]
	Parameter NINPUTS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipelined_add_tree' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/pipelined_add_tree.sv:23]
	Parameter NINPUTS bound to: 1024 - type: integer 
	Parameter IWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelined_add_tree' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/pipelined_add_tree.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'procesing_core' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/procesing_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SendingManager' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/SendingManager.sv:23]
WARNING: [Synth 8-7071] port 'done' of module 'Counter' is unconnected for instance 'CounterModule' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/SendingManager.sv:52]
WARNING: [Synth 8-7023] instance 'CounterModule' of module 'Counter' has 6 connections declared, but only 5 given [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/SendingManager.sv:52]
INFO: [Synth 8-6157] synthesizing module 'ArraySenderFSM' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/ArraySenderFSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ArraySenderFSM' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/ArraySenderFSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'SendingManager' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/SendingManager.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CoprocesorSevenSegDriver' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/CoprocesorSevenSegDriver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'unsigned_to_bcd' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/unsigned_to_bcd.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_to_bcd' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/unsigned_to_bcd.sv:25]
INFO: [Synth 8-6157] synthesizing module 'driver_7seg' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/driver_7seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter_3bit' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/counter_3bit.sv:23]
INFO: [Synth 8-226] default block is never used [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/counter_3bit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'counter_3bit' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/counter_3bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux_3bit' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/mux_3bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_3bit' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/mux_3bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/hex_to_7seg.sv:23]
INFO: [Synth 8-226] default block is never used [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/hex_to_7seg.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/hex_to_7seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'divisor_frecuencia' [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/divisor_frecuencia.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'divisor_frecuencia' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/divisor_frecuencia.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'driver_7seg' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/imports/new/driver_7seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CoprocesorSevenSegDriver' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/CoprocesorSevenSegDriver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CoProcessor' (0#1) [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/sources_1/new/CoProcessor.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1938.406 ; gain = 1087.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1938.406 ; gain = 1087.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1938.406 ; gain = 1087.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1938.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/constrs_1/imports/projectos_vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/constrs_1/imports/projectos_vivado/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.srcs/constrs_1/imports/projectos_vivado/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2035.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.404 . Memory (MB): peak = 2035.113 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2035.113 ; gain = 1184.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2035.113 ; gain = 1184.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2035.113 ; gain = 1184.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'first_comand_dec'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ArraySenderFSM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
                TX_START |                               01 |                               01
                 TX_SEND |                               10 |                               10
                 TX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               writing_b |                               01 |                               10
               writing_a |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'first_comand_dec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                             0000
           SAVE_NEW_DATA |                            00010 |                             0100
           ACTIVATE_UART |                            00100 |                             0001
            WAITING_UART |                            01000 |                             0011
       INCREMENT_COUNTER |                            10000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ArraySenderFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                              000
                 S_SHIFT |                              010 |                              001
                  S_ADD3 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 2035.113 ; gain = 1184.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 511   
	   2 Input   17 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1536  
	   3 Input    8 Bit       Adders := 1024  
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1023  
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3078  
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2048  
	   4 Input    8 Bit        Muxes := 1021  
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1021  
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[163][9] )
INFO: [Synth 8-3886] merging instance 'sum_reg[576][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[577][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[578][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[579][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[580][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[581][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[582][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[583][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[588][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[589][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[590][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[591][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[592][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[594][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[595][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[596][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[597][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[598][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[599][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[600][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[601][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[602][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[603][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[604][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[605][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[606][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[607][17]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[576][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[577][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[578][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[579][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[580][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[581][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[582][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[583][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[588][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[589][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[590][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[591][16]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[576][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[577][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[578][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[579][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[580][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[581][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[582][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[583][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[576][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[577][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[578][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[579][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[576][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[577][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[576][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[577][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[576][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[577][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[576][12]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[577][12]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[578][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[579][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[578][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[579][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[578][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[579][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[578][12]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[579][12]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[580][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[581][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[582][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[583][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[580][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[581][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[580][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[581][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[580][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[581][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[580][12]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[581][12]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[582][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[583][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[582][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[583][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[582][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[583][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[582][12]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[583][12]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[588][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[589][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[590][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[591][15]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[588][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[589][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[590][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[591][14]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[588][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[589][13]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[588][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[589][10]' (FDR) to 'sum_reg[575][10]'
INFO: [Synth 8-3886] merging instance 'sum_reg[588][11]' (FDR) to 'sum_reg[575][10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[537][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[887][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[905][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[961][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[970][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[997][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[587][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[805][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[914][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[962][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[376][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[377][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[378][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[379][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[380][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[381][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[382][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[383][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[376][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[377][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[378][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[379][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[380][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[381][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[382][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[383][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[376][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[377][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[378][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[379][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[380][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[381][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[382][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[383][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[371][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[372][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[373][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[374][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[375][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[376][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[377][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[378][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[379][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[380][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[381][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[382][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[383][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[376][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[377][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[378][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[379][13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ActionControllerModule/DoneCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ActionControllerModule/DoneCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SevenSegDriver/Segs/COUNT/seven_seg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SevenSegDriver/Segs/HEX_7SEG/Out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design CoProcessor__GCB3 has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:55 ; elapsed = 00:05:13 . Memory (MB): peak = 2035.113 ; gain = 1184.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:11 ; elapsed = 00:05:29 . Memory (MB): peak = 2035.113 ; gain = 1184.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:08 ; elapsed = 00:09:27 . Memory (MB): peak = 2040.281 ; gain = 1189.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:19 ; elapsed = 00:10:51 . Memory (MB): peak = 2040.281 ; gain = 1189.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:42 ; elapsed = 00:11:14 . Memory (MB): peak = 2069.309 ; gain = 1218.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:42 ; elapsed = 00:11:14 . Memory (MB): peak = 2069.309 ; gain = 1218.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:07 ; elapsed = 00:11:39 . Memory (MB): peak = 2069.309 ; gain = 1218.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:08 ; elapsed = 00:11:40 . Memory (MB): peak = 2069.309 ; gain = 1218.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:10 ; elapsed = 00:11:42 . Memory (MB): peak = 2069.309 ; gain = 1218.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:11 ; elapsed = 00:11:43 . Memory (MB): peak = 2069.309 ; gain = 1218.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  9345|
|3     |LUT1   |    37|
|4     |LUT2   | 25676|
|5     |LUT3   |  7222|
|6     |LUT4   |  8244|
|7     |LUT5   |    49|
|8     |LUT6   |  9992|
|9     |MUXF7  |  2091|
|10    |MUXF8  |  1040|
|11    |FDCE   |    21|
|12    |FDRE   | 35227|
|13    |FDSE   |     6|
|14    |IBUF   |     3|
|15    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:11 ; elapsed = 00:11:44 . Memory (MB): peak = 2069.309 ; gain = 1218.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:58 ; elapsed = 00:11:31 . Memory (MB): peak = 2069.309 ; gain = 1121.781
Synthesis Optimization Complete : Time (s): cpu = 00:11:12 ; elapsed = 00:11:53 . Memory (MB): peak = 2069.309 ; gain = 1218.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2069.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12476 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2086.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6f44cee4
INFO: [Common 17-83] Releasing license: Synthesis
283 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:56 ; elapsed = 00:12:45 . Memory (MB): peak = 2086.039 ; gain = 1655.598
INFO: [Common 17-1381] The checkpoint 'D:/documentos/repos/SuperDigitales/Tarea2/tarea_2.runs/synth_1/CoProcessor.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2086.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CoProcessor_utilization_synth.rpt -pb CoProcessor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 14:57:22 2023...
