
TSAT_P_P_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2a8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800f368  0800f368  0001f368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f93c  0800f93c  000206d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f93c  0800f93c  0001f93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f944  0800f944  000206d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f944  0800f944  0001f944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f94c  0800f94c  0001f94c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  0800f950  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000888  200006d8  08010028  000206d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f60  08010028  00020f60  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000206d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020700  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001705d  00000000  00000000  00020743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003137  00000000  00000000  000377a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001540  00000000  00000000  0003a8d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ad  00000000  00000000  0003be18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c2fb  00000000  00000000  0003cec5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a3d8  00000000  00000000  000591c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000add97  00000000  00000000  00073598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006834  00000000  00000000  00121330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00127b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800f34c 	.word	0x0800f34c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	0800f34c 	.word	0x0800f34c

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	0800f40c 	.word	0x0800f40c
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5b0      	push	{r4, r5, r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025ae:	f000 ff7d 	bl	80034ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b2:	f000 f92b 	bl	800280c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025b6:	f000 fb67 	bl	8002c88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80025ba:	f000 fae3 	bl	8002b84 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80025be:	f000 fa93 	bl	8002ae8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80025c2:	f000 fb2d 	bl	8002c20 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80025c6:	f000 f96d 	bl	80028a4 <MX_I2C1_Init>
  MX_TIM6_Init();
 80025ca:	f000 fa4f 	bl	8002a6c <MX_TIM6_Init>
  MX_RTC_Init();
 80025ce:	f000 f9a9 	bl	8002924 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( &huart2 , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 80025d2:	4b79      	ldr	r3, [pc, #484]	; (80027b8 <main+0x210>)
 80025d4:	681c      	ldr	r4, [r3, #0]
 80025d6:	4b78      	ldr	r3, [pc, #480]	; (80027b8 <main+0x210>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7fd fd92 	bl	8000104 <strlen>
 80025e0:	0003      	movs	r3, r0
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	23fa      	movs	r3, #250	; 0xfa
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4874      	ldr	r0, [pc, #464]	; (80027bc <main+0x214>)
 80025ea:	0021      	movs	r1, r4
 80025ec:	f003 fb1a 	bl	8005c24 <HAL_UART_Transmit>
  __HAL_TIM_CLEAR_IT ( &htim6 , TIM_IT_UPDATE ) ;
 80025f0:	4b73      	ldr	r3, [pc, #460]	; (80027c0 <main+0x218>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2202      	movs	r2, #2
 80025f6:	4252      	negs	r2, r2
 80025f8:	611a      	str	r2, [r3, #16]
  my_astro_off () ;
 80025fa:	f000 fbdf 	bl	8002dbc <my_astro_off>
  my_astro_off () ;
  */



  my_lx6_on () ;
 80025fe:	f000 fbef 	bl	8002de0 <my_lx6_on>
  my_ldg_on () ;
 8002602:	f000 fbcf 	bl	8002da4 <my_ldg_on>
  nmea_latitude[0] = 0 ;
 8002606:	4b6f      	ldr	r3, [pc, #444]	; (80027c4 <main+0x21c>)
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
  nmea_longitude[0] = 0 ;
 800260c:	4b6e      	ldr	r3, [pc, #440]	; (80027c8 <main+0x220>)
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]
  received_nmea_rmc_flag = false ;
 8002612:	4b6e      	ldr	r3, [pc, #440]	; (80027cc <main+0x224>)
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]
  tim_seconds = 0 ;
 8002618:	4b6d      	ldr	r3, [pc, #436]	; (80027d0 <main+0x228>)
 800261a:	2200      	movs	r2, #0
 800261c:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT ( &htim6 ) ;
 800261e:	4b68      	ldr	r3, [pc, #416]	; (80027c0 <main+0x218>)
 8002620:	0018      	movs	r0, r3
 8002622:	f002 ff87 	bl	8005534 <HAL_TIM_Base_Start_IT>
  while ( tim_seconds < 3 ) // 1200 = 10 min.
 8002626:	e098      	b.n	800275a <main+0x1b2>
  {
	  HAL_UART_Receive ( HUART_Lx6 , &rxd_byte , 1 , UART_TIMEOUT ) ;
 8002628:	23fa      	movs	r3, #250	; 0xfa
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4969      	ldr	r1, [pc, #420]	; (80027d4 <main+0x22c>)
 800262e:	486a      	ldr	r0, [pc, #424]	; (80027d8 <main+0x230>)
 8002630:	2201      	movs	r2, #1
 8002632:	f003 fb93 	bl	8005d5c <HAL_UART_Receive>
	  //HAL_UART_Receive ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Receive nmea from DBG "sim_nmea_uart" python script
	  HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
 8002636:	23fa      	movs	r3, #250	; 0xfa
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	4966      	ldr	r1, [pc, #408]	; (80027d4 <main+0x22c>)
 800263c:	485f      	ldr	r0, [pc, #380]	; (80027bc <main+0x214>)
 800263e:	2201      	movs	r2, #1
 8002640:	f003 faf0 	bl	8005c24 <HAL_UART_Transmit>
	  if ( rxd_byte )
 8002644:	4b63      	ldr	r3, [pc, #396]	; (80027d4 <main+0x22c>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d061      	beq.n	8002710 <main+0x168>
	  {
		  //HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
		  if ( my_nmea_message ( &rxd_byte , nmea_message , &i_nmea ) == 2 )
 800264c:	4a63      	ldr	r2, [pc, #396]	; (80027dc <main+0x234>)
 800264e:	4964      	ldr	r1, [pc, #400]	; (80027e0 <main+0x238>)
 8002650:	4b60      	ldr	r3, [pc, #384]	; (80027d4 <main+0x22c>)
 8002652:	0018      	movs	r0, r3
 8002654:	f004 fab3 	bl	8006bbe <my_nmea_message>
 8002658:	0003      	movs	r3, r0
 800265a:	2b02      	cmp	r3, #2
 800265c:	d158      	bne.n	8002710 <main+0x168>
		  {
			  if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 800265e:	4b60      	ldr	r3, [pc, #384]	; (80027e0 <main+0x238>)
 8002660:	0018      	movs	r0, r3
 8002662:	f004 fb6c 	bl	8006d3e <is_my_nmea_checksum_ok>
 8002666:	1e03      	subs	r3, r0, #0
 8002668:	d052      	beq.n	8002710 <main+0x168>
			  {
				  if ( strstr ( (char*) nmea_message , nmea_rmc_label ) && !received_nmea_rmc_flag )
 800266a:	4b5e      	ldr	r3, [pc, #376]	; (80027e4 <main+0x23c>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	4b5c      	ldr	r3, [pc, #368]	; (80027e0 <main+0x238>)
 8002670:	0011      	movs	r1, r2
 8002672:	0018      	movs	r0, r3
 8002674:	f006 f915 	bl	80088a2 <strstr>
 8002678:	1e03      	subs	r3, r0, #0
 800267a:	d00d      	beq.n	8002698 <main+0xf0>
 800267c:	4b53      	ldr	r3, [pc, #332]	; (80027cc <main+0x224>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2201      	movs	r2, #1
 8002682:	4053      	eors	r3, r2
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d006      	beq.n	8002698 <main+0xf0>
				  {
					  set_my_rtc_from_nmea_rmc ( (char*) nmea_message ) ;
 800268a:	4b55      	ldr	r3, [pc, #340]	; (80027e0 <main+0x238>)
 800268c:	0018      	movs	r0, r3
 800268e:	f004 f9e9 	bl	8006a64 <set_my_rtc_from_nmea_rmc>
					  received_nmea_rmc_flag = true ;
 8002692:	4b4e      	ldr	r3, [pc, #312]	; (80027cc <main+0x224>)
 8002694:	2201      	movs	r2, #1
 8002696:	701a      	strb	r2, [r3, #0]
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) )
 8002698:	4b53      	ldr	r3, [pc, #332]	; (80027e8 <main+0x240>)
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	4b50      	ldr	r3, [pc, #320]	; (80027e0 <main+0x238>)
 800269e:	0011      	movs	r1, r2
 80026a0:	0018      	movs	r0, r3
 80026a2:	f006 f8fe 	bl	80088a2 <strstr>
 80026a6:	1e03      	subs	r3, r0, #0
 80026a8:	d010      	beq.n	80026cc <main+0x124>
				  {
					  nmea_fixed_mode_s = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 80026aa:	4b4d      	ldr	r3, [pc, #308]	; (80027e0 <main+0x238>)
 80026ac:	0018      	movs	r0, r3
 80026ae:	f004 faf2 	bl	8006c96 <get_my_nmea_gngsa_fixed_mode_s>
 80026b2:	0003      	movs	r3, r0
 80026b4:	001a      	movs	r2, r3
 80026b6:	4b4d      	ldr	r3, [pc, #308]	; (80027ec <main+0x244>)
 80026b8:	701a      	strb	r2, [r3, #0]
					  nmea_fixed_pdop_d = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 80026ba:	4b49      	ldr	r3, [pc, #292]	; (80027e0 <main+0x238>)
 80026bc:	0018      	movs	r0, r3
 80026be:	f004 faf5 	bl	8006cac <get_my_nmea_gngsa_pdop_d>
 80026c2:	0002      	movs	r2, r0
 80026c4:	000b      	movs	r3, r1
 80026c6:	494a      	ldr	r1, [pc, #296]	; (80027f0 <main+0x248>)
 80026c8:	600a      	str	r2, [r1, #0]
 80026ca:	604b      	str	r3, [r1, #4]
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngll_label ) /*&& nmea_fixed_pdop_d <= nmea_pdop_ths */)
 80026cc:	4b49      	ldr	r3, [pc, #292]	; (80027f4 <main+0x24c>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4b43      	ldr	r3, [pc, #268]	; (80027e0 <main+0x238>)
 80026d2:	0011      	movs	r1, r2
 80026d4:	0018      	movs	r0, r3
 80026d6:	f006 f8e4 	bl	80088a2 <strstr>
 80026da:	1e03      	subs	r3, r0, #0
 80026dc:	d018      	beq.n	8002710 <main+0x168>
				  {
					  if ( nmea_fixed_pdop_d <= nmea_pdop_ths )
 80026de:	4b44      	ldr	r3, [pc, #272]	; (80027f0 <main+0x248>)
 80026e0:	6818      	ldr	r0, [r3, #0]
 80026e2:	6859      	ldr	r1, [r3, #4]
 80026e4:	4b44      	ldr	r3, [pc, #272]	; (80027f8 <main+0x250>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f7fd febd 	bl	8000468 <__aeabi_dcmple>
 80026ee:	1e03      	subs	r3, r0, #0
 80026f0:	d006      	beq.n	8002700 <main+0x158>
					  {
						  get_my_nmea_gngll_coordinates_s ( (char*) nmea_message , nmea_latitude , nmea_longitude ) ;
 80026f2:	4a35      	ldr	r2, [pc, #212]	; (80027c8 <main+0x220>)
 80026f4:	4933      	ldr	r1, [pc, #204]	; (80027c4 <main+0x21c>)
 80026f6:	4b3a      	ldr	r3, [pc, #232]	; (80027e0 <main+0x238>)
 80026f8:	0018      	movs	r0, r3
 80026fa:	f004 fbdb 	bl	8006eb4 <get_my_nmea_gngll_coordinates_s>
 80026fe:	e007      	b.n	8002710 <main+0x168>
					  }
					  else
					  {
						  memcpy ( gngll_message , nmea_message , NMEA_MESSAGE_SIZE ) ; // Zapisuj, eby potem, jak nie osign jakoci nmea_pdop_ths to wykorzysta coordinates do payload
 8002700:	4a3e      	ldr	r2, [pc, #248]	; (80027fc <main+0x254>)
 8002702:	4b37      	ldr	r3, [pc, #220]	; (80027e0 <main+0x238>)
 8002704:	0010      	movs	r0, r2
 8002706:	0019      	movs	r1, r3
 8002708:	23fa      	movs	r3, #250	; 0xfa
 800270a:	001a      	movs	r2, r3
 800270c:	f006 f981 	bl	8008a12 <memcpy>
					  }
				  }
			  }
		  }
	  }
	  rxd_byte = 0 ;
 8002710:	4b30      	ldr	r3, [pc, #192]	; (80027d4 <main+0x22c>)
 8002712:	2200      	movs	r2, #0
 8002714:	701a      	strb	r2, [r3, #0]
	  if ( tim_seconds > 10 && !received_nmea_rmc_flag )
 8002716:	4b2e      	ldr	r3, [pc, #184]	; (80027d0 <main+0x228>)
 8002718:	881b      	ldrh	r3, [r3, #0]
 800271a:	2b0a      	cmp	r3, #10
 800271c:	d906      	bls.n	800272c <main+0x184>
 800271e:	4b2b      	ldr	r3, [pc, #172]	; (80027cc <main+0x224>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2201      	movs	r2, #1
 8002724:	4053      	eors	r3, r2
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b00      	cmp	r3, #0
 800272a:	d11c      	bne.n	8002766 <main+0x1be>
	  {
		  break ;
	  }
	  if ( nmea_fixed_pdop_d <= nmea_pdop_ths )
 800272c:	4b30      	ldr	r3, [pc, #192]	; (80027f0 <main+0x248>)
 800272e:	6818      	ldr	r0, [r3, #0]
 8002730:	6859      	ldr	r1, [r3, #4]
 8002732:	4b31      	ldr	r3, [pc, #196]	; (80027f8 <main+0x250>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f7fd fe96 	bl	8000468 <__aeabi_dcmple>
 800273c:	1e03      	subs	r3, r0, #0
 800273e:	d100      	bne.n	8002742 <main+0x19a>
 8002740:	e00b      	b.n	800275a <main+0x1b2>
	  {
		  if ( nmea_latitude[0] != 0 )
 8002742:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <main+0x21c>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d007      	beq.n	800275a <main+0x1b2>
		  {
			  if ( nmea_fixed_mode_s == NMEA_3D_FIX )
 800274a:	4b28      	ldr	r3, [pc, #160]	; (80027ec <main+0x244>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b33      	cmp	r3, #51	; 0x33
 8002750:	d103      	bne.n	800275a <main+0x1b2>
			  {
				  if ( received_nmea_rmc_flag )
 8002752:	4b1e      	ldr	r3, [pc, #120]	; (80027cc <main+0x224>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d107      	bne.n	800276a <main+0x1c2>
  while ( tim_seconds < 3 ) // 1200 = 10 min.
 800275a:	4b1d      	ldr	r3, [pc, #116]	; (80027d0 <main+0x228>)
 800275c:	881b      	ldrh	r3, [r3, #0]
 800275e:	2b02      	cmp	r3, #2
 8002760:	d800      	bhi.n	8002764 <main+0x1bc>
 8002762:	e761      	b.n	8002628 <main+0x80>
 8002764:	e002      	b.n	800276c <main+0x1c4>
		  break ;
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	e000      	b.n	800276c <main+0x1c4>
				  {
					  break ;
 800276a:	46c0      	nop			; (mov r8, r8)
				  }
			  }
		  }
	  }
  }
  HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 800276c:	4b14      	ldr	r3, [pc, #80]	; (80027c0 <main+0x218>)
 800276e:	0018      	movs	r0, r3
 8002770:	f002 ff3c 	bl	80055ec <HAL_TIM_Base_Stop_IT>
  if ( nmea_latitude[0] == 0 && gngll_message[0] != 0 )
 8002774:	4b13      	ldr	r3, [pc, #76]	; (80027c4 <main+0x21c>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d109      	bne.n	8002790 <main+0x1e8>
 800277c:	4b1f      	ldr	r3, [pc, #124]	; (80027fc <main+0x254>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <main+0x1e8>
  {
	  get_my_nmea_gngll_coordinates_s ( (char*) gngll_message , nmea_latitude , nmea_longitude ) ;
 8002784:	4a10      	ldr	r2, [pc, #64]	; (80027c8 <main+0x220>)
 8002786:	490f      	ldr	r1, [pc, #60]	; (80027c4 <main+0x21c>)
 8002788:	4b1c      	ldr	r3, [pc, #112]	; (80027fc <main+0x254>)
 800278a:	0018      	movs	r0, r3
 800278c:	f004 fb92 	bl	8006eb4 <get_my_nmea_gngll_coordinates_s>
  }
  sprintf ( payload , "%.1f,%s,%s,%d,%lu" , nmea_fixed_pdop_d , nmea_latitude , nmea_longitude , tim_seconds , agg_tim_seconds ) ;
 8002790:	4b17      	ldr	r3, [pc, #92]	; (80027f0 <main+0x248>)
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	490e      	ldr	r1, [pc, #56]	; (80027d0 <main+0x228>)
 8002798:	8809      	ldrh	r1, [r1, #0]
 800279a:	000d      	movs	r5, r1
 800279c:	4918      	ldr	r1, [pc, #96]	; (8002800 <main+0x258>)
 800279e:	6809      	ldr	r1, [r1, #0]
 80027a0:	4c18      	ldr	r4, [pc, #96]	; (8002804 <main+0x25c>)
 80027a2:	4819      	ldr	r0, [pc, #100]	; (8002808 <main+0x260>)
 80027a4:	9103      	str	r1, [sp, #12]
 80027a6:	9502      	str	r5, [sp, #8]
 80027a8:	4907      	ldr	r1, [pc, #28]	; (80027c8 <main+0x220>)
 80027aa:	9101      	str	r1, [sp, #4]
 80027ac:	4905      	ldr	r1, [pc, #20]	; (80027c4 <main+0x21c>)
 80027ae:	9100      	str	r1, [sp, #0]
 80027b0:	0021      	movs	r1, r4
 80027b2:	f005 ffb3 	bl	800871c <sprintf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80027b6:	e7fe      	b.n	80027b6 <main+0x20e>
 80027b8:	20000000 	.word	0x20000000
 80027bc:	20000854 	.word	0x20000854
 80027c0:	20000774 	.word	0x20000774
 80027c4:	20000b78 	.word	0x20000b78
 80027c8:	20000b84 	.word	0x20000b84
 80027cc:	20000c48 	.word	0x20000c48
 80027d0:	20000ba0 	.word	0x20000ba0
 80027d4:	2000097c 	.word	0x2000097c
 80027d8:	200008e8 	.word	0x200008e8
 80027dc:	20000b76 	.word	0x20000b76
 80027e0:	20000980 	.word	0x20000980
 80027e4:	2000000c 	.word	0x2000000c
 80027e8:	20000004 	.word	0x20000004
 80027ec:	20000b90 	.word	0x20000b90
 80027f0:	20000b98 	.word	0x20000b98
 80027f4:	20000008 	.word	0x20000008
 80027f8:	20000010 	.word	0x20000010
 80027fc:	20000a7c 	.word	0x20000a7c
 8002800:	20000ba4 	.word	0x20000ba4
 8002804:	0800f390 	.word	0x0800f390
 8002808:	20000ba8 	.word	0x20000ba8

0800280c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800280c:	b590      	push	{r4, r7, lr}
 800280e:	b093      	sub	sp, #76	; 0x4c
 8002810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002812:	2410      	movs	r4, #16
 8002814:	193b      	adds	r3, r7, r4
 8002816:	0018      	movs	r0, r3
 8002818:	2338      	movs	r3, #56	; 0x38
 800281a:	001a      	movs	r2, r3
 800281c:	2100      	movs	r1, #0
 800281e:	f006 f813 	bl	8008848 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002822:	003b      	movs	r3, r7
 8002824:	0018      	movs	r0, r3
 8002826:	2310      	movs	r3, #16
 8002828:	001a      	movs	r2, r3
 800282a:	2100      	movs	r1, #0
 800282c:	f006 f80c 	bl	8008848 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002830:	2380      	movs	r3, #128	; 0x80
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	0018      	movs	r0, r3
 8002836:	f001 fb1d 	bl	8003e74 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800283a:	193b      	adds	r3, r7, r4
 800283c:	220a      	movs	r2, #10
 800283e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002840:	193b      	adds	r3, r7, r4
 8002842:	2280      	movs	r2, #128	; 0x80
 8002844:	0052      	lsls	r2, r2, #1
 8002846:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002848:	0021      	movs	r1, r4
 800284a:	187b      	adds	r3, r7, r1
 800284c:	2200      	movs	r2, #0
 800284e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002850:	187b      	adds	r3, r7, r1
 8002852:	2240      	movs	r2, #64	; 0x40
 8002854:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002856:	187b      	adds	r3, r7, r1
 8002858:	2201      	movs	r2, #1
 800285a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800285c:	187b      	adds	r3, r7, r1
 800285e:	2200      	movs	r2, #0
 8002860:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002862:	187b      	adds	r3, r7, r1
 8002864:	0018      	movs	r0, r3
 8002866:	f001 fb51 	bl	8003f0c <HAL_RCC_OscConfig>
 800286a:	1e03      	subs	r3, r0, #0
 800286c:	d001      	beq.n	8002872 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800286e:	f000 fae7 	bl	8002e40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002872:	003b      	movs	r3, r7
 8002874:	2207      	movs	r2, #7
 8002876:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002878:	003b      	movs	r3, r7
 800287a:	2200      	movs	r2, #0
 800287c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800287e:	003b      	movs	r3, r7
 8002880:	2200      	movs	r2, #0
 8002882:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002884:	003b      	movs	r3, r7
 8002886:	2200      	movs	r2, #0
 8002888:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800288a:	003b      	movs	r3, r7
 800288c:	2100      	movs	r1, #0
 800288e:	0018      	movs	r0, r3
 8002890:	f001 fe56 	bl	8004540 <HAL_RCC_ClockConfig>
 8002894:	1e03      	subs	r3, r0, #0
 8002896:	d001      	beq.n	800289c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002898:	f000 fad2 	bl	8002e40 <Error_Handler>
  }
}
 800289c:	46c0      	nop			; (mov r8, r8)
 800289e:	46bd      	mov	sp, r7
 80028a0:	b013      	add	sp, #76	; 0x4c
 80028a2:	bd90      	pop	{r4, r7, pc}

080028a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <MX_I2C1_Init+0x74>)
 80028aa:	4a1c      	ldr	r2, [pc, #112]	; (800291c <MX_I2C1_Init+0x78>)
 80028ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80028ae:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <MX_I2C1_Init+0x74>)
 80028b0:	4a1b      	ldr	r2, [pc, #108]	; (8002920 <MX_I2C1_Init+0x7c>)
 80028b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80028b4:	4b18      	ldr	r3, [pc, #96]	; (8002918 <MX_I2C1_Init+0x74>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028ba:	4b17      	ldr	r3, [pc, #92]	; (8002918 <MX_I2C1_Init+0x74>)
 80028bc:	2201      	movs	r2, #1
 80028be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028c0:	4b15      	ldr	r3, [pc, #84]	; (8002918 <MX_I2C1_Init+0x74>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80028c6:	4b14      	ldr	r3, [pc, #80]	; (8002918 <MX_I2C1_Init+0x74>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80028cc:	4b12      	ldr	r3, [pc, #72]	; (8002918 <MX_I2C1_Init+0x74>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028d2:	4b11      	ldr	r3, [pc, #68]	; (8002918 <MX_I2C1_Init+0x74>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028d8:	4b0f      	ldr	r3, [pc, #60]	; (8002918 <MX_I2C1_Init+0x74>)
 80028da:	2200      	movs	r2, #0
 80028dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028de:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <MX_I2C1_Init+0x74>)
 80028e0:	0018      	movs	r0, r3
 80028e2:	f001 f999 	bl	8003c18 <HAL_I2C_Init>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d001      	beq.n	80028ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80028ea:	f000 faa9 	bl	8002e40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80028ee:	4b0a      	ldr	r3, [pc, #40]	; (8002918 <MX_I2C1_Init+0x74>)
 80028f0:	2100      	movs	r1, #0
 80028f2:	0018      	movs	r0, r3
 80028f4:	f001 fa26 	bl	8003d44 <HAL_I2CEx_ConfigAnalogFilter>
 80028f8:	1e03      	subs	r3, r0, #0
 80028fa:	d001      	beq.n	8002900 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80028fc:	f000 faa0 	bl	8002e40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002900:	4b05      	ldr	r3, [pc, #20]	; (8002918 <MX_I2C1_Init+0x74>)
 8002902:	2100      	movs	r1, #0
 8002904:	0018      	movs	r0, r3
 8002906:	f001 fa69 	bl	8003ddc <HAL_I2CEx_ConfigDigitalFilter>
 800290a:	1e03      	subs	r3, r0, #0
 800290c:	d001      	beq.n	8002912 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800290e:	f000 fa97 	bl	8002e40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002912:	46c0      	nop			; (mov r8, r8)
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	200006f4 	.word	0x200006f4
 800291c:	40005400 	.word	0x40005400
 8002920:	00303d5b 	.word	0x00303d5b

08002924 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b090      	sub	sp, #64	; 0x40
 8002928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800292a:	232c      	movs	r3, #44	; 0x2c
 800292c:	18fb      	adds	r3, r7, r3
 800292e:	0018      	movs	r0, r3
 8002930:	2314      	movs	r3, #20
 8002932:	001a      	movs	r2, r3
 8002934:	2100      	movs	r1, #0
 8002936:	f005 ff87 	bl	8008848 <memset>
  RTC_DateTypeDef sDate = {0};
 800293a:	2328      	movs	r3, #40	; 0x28
 800293c:	18fb      	adds	r3, r7, r3
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002942:	003b      	movs	r3, r7
 8002944:	0018      	movs	r0, r3
 8002946:	2328      	movs	r3, #40	; 0x28
 8002948:	001a      	movs	r2, r3
 800294a:	2100      	movs	r1, #0
 800294c:	f005 ff7c 	bl	8008848 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002950:	4b44      	ldr	r3, [pc, #272]	; (8002a64 <MX_RTC_Init+0x140>)
 8002952:	4a45      	ldr	r2, [pc, #276]	; (8002a68 <MX_RTC_Init+0x144>)
 8002954:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002956:	4b43      	ldr	r3, [pc, #268]	; (8002a64 <MX_RTC_Init+0x140>)
 8002958:	2200      	movs	r2, #0
 800295a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800295c:	4b41      	ldr	r3, [pc, #260]	; (8002a64 <MX_RTC_Init+0x140>)
 800295e:	227f      	movs	r2, #127	; 0x7f
 8002960:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002962:	4b40      	ldr	r3, [pc, #256]	; (8002a64 <MX_RTC_Init+0x140>)
 8002964:	22ff      	movs	r2, #255	; 0xff
 8002966:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002968:	4b3e      	ldr	r3, [pc, #248]	; (8002a64 <MX_RTC_Init+0x140>)
 800296a:	2200      	movs	r2, #0
 800296c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800296e:	4b3d      	ldr	r3, [pc, #244]	; (8002a64 <MX_RTC_Init+0x140>)
 8002970:	2200      	movs	r2, #0
 8002972:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002974:	4b3b      	ldr	r3, [pc, #236]	; (8002a64 <MX_RTC_Init+0x140>)
 8002976:	2200      	movs	r2, #0
 8002978:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800297a:	4b3a      	ldr	r3, [pc, #232]	; (8002a64 <MX_RTC_Init+0x140>)
 800297c:	2280      	movs	r2, #128	; 0x80
 800297e:	05d2      	lsls	r2, r2, #23
 8002980:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002982:	4b38      	ldr	r3, [pc, #224]	; (8002a64 <MX_RTC_Init+0x140>)
 8002984:	2200      	movs	r2, #0
 8002986:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002988:	4b36      	ldr	r3, [pc, #216]	; (8002a64 <MX_RTC_Init+0x140>)
 800298a:	0018      	movs	r0, r3
 800298c:	f002 f93a 	bl	8004c04 <HAL_RTC_Init>
 8002990:	1e03      	subs	r3, r0, #0
 8002992:	d001      	beq.n	8002998 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002994:	f000 fa54 	bl	8002e40 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002998:	212c      	movs	r1, #44	; 0x2c
 800299a:	187b      	adds	r3, r7, r1
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80029a0:	187b      	adds	r3, r7, r1
 80029a2:	2200      	movs	r2, #0
 80029a4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80029a6:	187b      	adds	r3, r7, r1
 80029a8:	2200      	movs	r2, #0
 80029aa:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80029ac:	187b      	adds	r3, r7, r1
 80029ae:	2200      	movs	r2, #0
 80029b0:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80029b2:	187b      	adds	r3, r7, r1
 80029b4:	2200      	movs	r2, #0
 80029b6:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80029b8:	187b      	adds	r3, r7, r1
 80029ba:	2200      	movs	r2, #0
 80029bc:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80029be:	1879      	adds	r1, r7, r1
 80029c0:	4b28      	ldr	r3, [pc, #160]	; (8002a64 <MX_RTC_Init+0x140>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	0018      	movs	r0, r3
 80029c6:	f002 f9bf 	bl	8004d48 <HAL_RTC_SetTime>
 80029ca:	1e03      	subs	r3, r0, #0
 80029cc:	d001      	beq.n	80029d2 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80029ce:	f000 fa37 	bl	8002e40 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80029d2:	2128      	movs	r1, #40	; 0x28
 80029d4:	187b      	adds	r3, r7, r1
 80029d6:	2201      	movs	r2, #1
 80029d8:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80029da:	187b      	adds	r3, r7, r1
 80029dc:	2201      	movs	r2, #1
 80029de:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80029e0:	187b      	adds	r3, r7, r1
 80029e2:	2201      	movs	r2, #1
 80029e4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x24;
 80029e6:	187b      	adds	r3, r7, r1
 80029e8:	2224      	movs	r2, #36	; 0x24
 80029ea:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80029ec:	1879      	adds	r1, r7, r1
 80029ee:	4b1d      	ldr	r3, [pc, #116]	; (8002a64 <MX_RTC_Init+0x140>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	0018      	movs	r0, r3
 80029f4:	f002 fa50 	bl	8004e98 <HAL_RTC_SetDate>
 80029f8:	1e03      	subs	r3, r0, #0
 80029fa:	d001      	beq.n	8002a00 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 80029fc:	f000 fa20 	bl	8002e40 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002a00:	003b      	movs	r3, r7
 8002a02:	2200      	movs	r2, #0
 8002a04:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002a06:	003b      	movs	r3, r7
 8002a08:	2200      	movs	r2, #0
 8002a0a:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002a0c:	003b      	movs	r3, r7
 8002a0e:	2200      	movs	r2, #0
 8002a10:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002a12:	003b      	movs	r3, r7
 8002a14:	2200      	movs	r2, #0
 8002a16:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a18:	003b      	movs	r3, r7
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a1e:	003b      	movs	r3, r7
 8002a20:	2200      	movs	r2, #0
 8002a22:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002a24:	003b      	movs	r3, r7
 8002a26:	2200      	movs	r2, #0
 8002a28:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002a2a:	003b      	movs	r3, r7
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002a30:	003b      	movs	r3, r7
 8002a32:	2200      	movs	r2, #0
 8002a34:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002a36:	003b      	movs	r3, r7
 8002a38:	2220      	movs	r2, #32
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002a3e:	003b      	movs	r3, r7
 8002a40:	2280      	movs	r2, #128	; 0x80
 8002a42:	0052      	lsls	r2, r2, #1
 8002a44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002a46:	0039      	movs	r1, r7
 8002a48:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <MX_RTC_Init+0x140>)
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f002 fab5 	bl	8004fbc <HAL_RTC_SetAlarm>
 8002a52:	1e03      	subs	r3, r0, #0
 8002a54:	d001      	beq.n	8002a5a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002a56:	f000 f9f3 	bl	8002e40 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b010      	add	sp, #64	; 0x40
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	46c0      	nop			; (mov r8, r8)
 8002a64:	20000748 	.word	0x20000748
 8002a68:	40002800 	.word	0x40002800

08002a6c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a72:	1d3b      	adds	r3, r7, #4
 8002a74:	0018      	movs	r0, r3
 8002a76:	230c      	movs	r3, #12
 8002a78:	001a      	movs	r2, r3
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	f005 fee4 	bl	8008848 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002a80:	4b15      	ldr	r3, [pc, #84]	; (8002ad8 <MX_TIM6_Init+0x6c>)
 8002a82:	4a16      	ldr	r2, [pc, #88]	; (8002adc <MX_TIM6_Init+0x70>)
 8002a84:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002a86:	4b14      	ldr	r3, [pc, #80]	; (8002ad8 <MX_TIM6_Init+0x6c>)
 8002a88:	4a15      	ldr	r2, [pc, #84]	; (8002ae0 <MX_TIM6_Init+0x74>)
 8002a8a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a8c:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <MX_TIM6_Init+0x6c>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002a92:	4b11      	ldr	r3, [pc, #68]	; (8002ad8 <MX_TIM6_Init+0x6c>)
 8002a94:	4a13      	ldr	r2, [pc, #76]	; (8002ae4 <MX_TIM6_Init+0x78>)
 8002a96:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a98:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <MX_TIM6_Init+0x6c>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002a9e:	4b0e      	ldr	r3, [pc, #56]	; (8002ad8 <MX_TIM6_Init+0x6c>)
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f002 fcef 	bl	8005484 <HAL_TIM_Base_Init>
 8002aa6:	1e03      	subs	r3, r0, #0
 8002aa8:	d001      	beq.n	8002aae <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002aaa:	f000 f9c9 	bl	8002e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aae:	1d3b      	adds	r3, r7, #4
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ab4:	1d3b      	adds	r3, r7, #4
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002aba:	1d3a      	adds	r2, r7, #4
 8002abc:	4b06      	ldr	r3, [pc, #24]	; (8002ad8 <MX_TIM6_Init+0x6c>)
 8002abe:	0011      	movs	r1, r2
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	f002 ff93 	bl	80059ec <HAL_TIMEx_MasterConfigSynchronization>
 8002ac6:	1e03      	subs	r3, r0, #0
 8002ac8:	d001      	beq.n	8002ace <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002aca:	f000 f9b9 	bl	8002e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	b004      	add	sp, #16
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	20000774 	.word	0x20000774
 8002adc:	40001000 	.word	0x40001000
 8002ae0:	00003e7f 	.word	0x00003e7f
 8002ae4:	000003e7 	.word	0x000003e7

08002ae8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002aec:	4b23      	ldr	r3, [pc, #140]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002aee:	4a24      	ldr	r2, [pc, #144]	; (8002b80 <MX_USART1_UART_Init+0x98>)
 8002af0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002af2:	4b22      	ldr	r3, [pc, #136]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002af4:	2296      	movs	r2, #150	; 0x96
 8002af6:	0192      	lsls	r2, r2, #6
 8002af8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002afa:	4b20      	ldr	r3, [pc, #128]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b00:	4b1e      	ldr	r3, [pc, #120]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b06:	4b1d      	ldr	r3, [pc, #116]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b0c:	4b1b      	ldr	r3, [pc, #108]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b0e:	220c      	movs	r2, #12
 8002b10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b12:	4b1a      	ldr	r3, [pc, #104]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b18:	4b18      	ldr	r3, [pc, #96]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b1e:	4b17      	ldr	r3, [pc, #92]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b24:	4b15      	ldr	r3, [pc, #84]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b2a:	4b14      	ldr	r3, [pc, #80]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b30:	4b12      	ldr	r3, [pc, #72]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b32:	0018      	movs	r0, r3
 8002b34:	f002 ffe0 	bl	8005af8 <HAL_UART_Init>
 8002b38:	1e03      	subs	r3, r0, #0
 8002b3a:	d001      	beq.n	8002b40 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002b3c:	f000 f980 	bl	8002e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b40:	4b0e      	ldr	r3, [pc, #56]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b42:	2100      	movs	r1, #0
 8002b44:	0018      	movs	r0, r3
 8002b46:	f003 fead 	bl	80068a4 <HAL_UARTEx_SetTxFifoThreshold>
 8002b4a:	1e03      	subs	r3, r0, #0
 8002b4c:	d001      	beq.n	8002b52 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002b4e:	f000 f977 	bl	8002e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b52:	4b0a      	ldr	r3, [pc, #40]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b54:	2100      	movs	r1, #0
 8002b56:	0018      	movs	r0, r3
 8002b58:	f003 fee4 	bl	8006924 <HAL_UARTEx_SetRxFifoThreshold>
 8002b5c:	1e03      	subs	r3, r0, #0
 8002b5e:	d001      	beq.n	8002b64 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002b60:	f000 f96e 	bl	8002e40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002b64:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <MX_USART1_UART_Init+0x94>)
 8002b66:	0018      	movs	r0, r3
 8002b68:	f003 fe62 	bl	8006830 <HAL_UARTEx_DisableFifoMode>
 8002b6c:	1e03      	subs	r3, r0, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002b70:	f000 f966 	bl	8002e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b74:	46c0      	nop			; (mov r8, r8)
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	200007c0 	.word	0x200007c0
 8002b80:	40013800 	.word	0x40013800

08002b84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b88:	4b23      	ldr	r3, [pc, #140]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002b8a:	4a24      	ldr	r2, [pc, #144]	; (8002c1c <MX_USART2_UART_Init+0x98>)
 8002b8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b8e:	4b22      	ldr	r3, [pc, #136]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002b90:	22e1      	movs	r2, #225	; 0xe1
 8002b92:	0252      	lsls	r2, r2, #9
 8002b94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b96:	4b20      	ldr	r3, [pc, #128]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ba2:	4b1d      	ldr	r3, [pc, #116]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ba8:	4b1b      	ldr	r3, [pc, #108]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002baa:	220c      	movs	r2, #12
 8002bac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bae:	4b1a      	ldr	r3, [pc, #104]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bb4:	4b18      	ldr	r3, [pc, #96]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bba:	4b17      	ldr	r3, [pc, #92]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002bc0:	4b15      	ldr	r3, [pc, #84]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bc6:	4b14      	ldr	r3, [pc, #80]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bcc:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f002 ff92 	bl	8005af8 <HAL_UART_Init>
 8002bd4:	1e03      	subs	r3, r0, #0
 8002bd6:	d001      	beq.n	8002bdc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002bd8:	f000 f932 	bl	8002e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002bde:	2100      	movs	r1, #0
 8002be0:	0018      	movs	r0, r3
 8002be2:	f003 fe5f 	bl	80068a4 <HAL_UARTEx_SetTxFifoThreshold>
 8002be6:	1e03      	subs	r3, r0, #0
 8002be8:	d001      	beq.n	8002bee <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002bea:	f000 f929 	bl	8002e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002bee:	4b0a      	ldr	r3, [pc, #40]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f003 fe96 	bl	8006924 <HAL_UARTEx_SetRxFifoThreshold>
 8002bf8:	1e03      	subs	r3, r0, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002bfc:	f000 f920 	bl	8002e40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002c00:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <MX_USART2_UART_Init+0x94>)
 8002c02:	0018      	movs	r0, r3
 8002c04:	f003 fe14 	bl	8006830 <HAL_UARTEx_DisableFifoMode>
 8002c08:	1e03      	subs	r3, r0, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002c0c:	f000 f918 	bl	8002e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c10:	46c0      	nop			; (mov r8, r8)
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	20000854 	.word	0x20000854
 8002c1c:	40004400 	.word	0x40004400

08002c20 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002c24:	4b16      	ldr	r3, [pc, #88]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c26:	4a17      	ldr	r2, [pc, #92]	; (8002c84 <MX_USART3_UART_Init+0x64>)
 8002c28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002c2a:	4b15      	ldr	r3, [pc, #84]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c2c:	2296      	movs	r2, #150	; 0x96
 8002c2e:	0192      	lsls	r2, r2, #6
 8002c30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c32:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c38:	4b11      	ldr	r3, [pc, #68]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c44:	4b0e      	ldr	r3, [pc, #56]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c46:	220c      	movs	r2, #12
 8002c48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c50:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c5c:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c62:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c68:	4b05      	ldr	r3, [pc, #20]	; (8002c80 <MX_USART3_UART_Init+0x60>)
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f002 ff44 	bl	8005af8 <HAL_UART_Init>
 8002c70:	1e03      	subs	r3, r0, #0
 8002c72:	d001      	beq.n	8002c78 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002c74:	f000 f8e4 	bl	8002e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002c78:	46c0      	nop			; (mov r8, r8)
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	200008e8 	.word	0x200008e8
 8002c84:	40004800 	.word	0x40004800

08002c88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c88:	b590      	push	{r4, r7, lr}
 8002c8a:	b08b      	sub	sp, #44	; 0x2c
 8002c8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8e:	2414      	movs	r4, #20
 8002c90:	193b      	adds	r3, r7, r4
 8002c92:	0018      	movs	r0, r3
 8002c94:	2314      	movs	r3, #20
 8002c96:	001a      	movs	r2, r3
 8002c98:	2100      	movs	r1, #0
 8002c9a:	f005 fdd5 	bl	8008848 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c9e:	4b3d      	ldr	r3, [pc, #244]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002ca0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ca2:	4b3c      	ldr	r3, [pc, #240]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002ca4:	2104      	movs	r1, #4
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	635a      	str	r2, [r3, #52]	; 0x34
 8002caa:	4b3a      	ldr	r3, [pc, #232]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cae:	2204      	movs	r2, #4
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002cb6:	4b37      	ldr	r3, [pc, #220]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cba:	4b36      	ldr	r3, [pc, #216]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cbc:	2120      	movs	r1, #32
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	635a      	str	r2, [r3, #52]	; 0x34
 8002cc2:	4b34      	ldr	r3, [pc, #208]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cce:	4b31      	ldr	r3, [pc, #196]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cd2:	4b30      	ldr	r3, [pc, #192]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	635a      	str	r2, [r3, #52]	; 0x34
 8002cda:	4b2e      	ldr	r3, [pc, #184]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cde:	2201      	movs	r2, #1
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	60bb      	str	r3, [r7, #8]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce6:	4b2b      	ldr	r3, [pc, #172]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002ce8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cea:	4b2a      	ldr	r3, [pc, #168]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cec:	2102      	movs	r1, #2
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	635a      	str	r2, [r3, #52]	; 0x34
 8002cf2:	4b28      	ldr	r3, [pc, #160]	; (8002d94 <MX_GPIO_Init+0x10c>)
 8002cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	607b      	str	r3, [r7, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin, GPIO_PIN_RESET);
 8002cfe:	238c      	movs	r3, #140	; 0x8c
 8002d00:	015b      	lsls	r3, r3, #5
 8002d02:	4825      	ldr	r0, [pc, #148]	; (8002d98 <MX_GPIO_Init+0x110>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	0019      	movs	r1, r3
 8002d08:	f000 ff68 	bl	8003bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002d0c:	4923      	ldr	r1, [pc, #140]	; (8002d9c <MX_GPIO_Init+0x114>)
 8002d0e:	23a0      	movs	r3, #160	; 0xa0
 8002d10:	05db      	lsls	r3, r3, #23
 8002d12:	2200      	movs	r2, #0
 8002d14:	0018      	movs	r0, r3
 8002d16:	f000 ff61 	bl	8003bdc <HAL_GPIO_WritePin>
                          |ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : L86_RST_Pin ASTRO_RST_Pin L86_PWR_SW_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin;
 8002d1a:	193b      	adds	r3, r7, r4
 8002d1c:	228c      	movs	r2, #140	; 0x8c
 8002d1e:	0152      	lsls	r2, r2, #5
 8002d20:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d22:	193b      	adds	r3, r7, r4
 8002d24:	2201      	movs	r2, #1
 8002d26:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d28:	193b      	adds	r3, r7, r4
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d2e:	193b      	adds	r3, r7, r4
 8002d30:	2200      	movs	r2, #0
 8002d32:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d34:	193b      	adds	r3, r7, r4
 8002d36:	4a18      	ldr	r2, [pc, #96]	; (8002d98 <MX_GPIO_Init+0x110>)
 8002d38:	0019      	movs	r1, r3
 8002d3a:	0010      	movs	r0, r2
 8002d3c:	f000 fd1a 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin ASTRO_PWR_SW_Pin ASTRO_RSTA11_Pin ASTRO_EVENT_Pin
                           ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002d40:	193b      	adds	r3, r7, r4
 8002d42:	4a16      	ldr	r2, [pc, #88]	; (8002d9c <MX_GPIO_Init+0x114>)
 8002d44:	601a      	str	r2, [r3, #0]
                          |ASTRO_WAKEUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d46:	193b      	adds	r3, r7, r4
 8002d48:	2201      	movs	r2, #1
 8002d4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4c:	193b      	adds	r3, r7, r4
 8002d4e:	2200      	movs	r2, #0
 8002d50:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d52:	193b      	adds	r3, r7, r4
 8002d54:	2200      	movs	r2, #0
 8002d56:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d58:	193a      	adds	r2, r7, r4
 8002d5a:	23a0      	movs	r3, #160	; 0xa0
 8002d5c:	05db      	lsls	r3, r3, #23
 8002d5e:	0011      	movs	r1, r2
 8002d60:	0018      	movs	r0, r3
 8002d62:	f000 fd07 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT1_EXTI8_Pin LIS_INT2_EXTI9_Pin */
  GPIO_InitStruct.Pin = LIS_INT1_EXTI8_Pin|LIS_INT2_EXTI9_Pin;
 8002d66:	0021      	movs	r1, r4
 8002d68:	187b      	adds	r3, r7, r1
 8002d6a:	22c0      	movs	r2, #192	; 0xc0
 8002d6c:	0092      	lsls	r2, r2, #2
 8002d6e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d70:	187b      	adds	r3, r7, r1
 8002d72:	2288      	movs	r2, #136	; 0x88
 8002d74:	0352      	lsls	r2, r2, #13
 8002d76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d78:	187b      	adds	r3, r7, r1
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d7e:	187b      	adds	r3, r7, r1
 8002d80:	4a07      	ldr	r2, [pc, #28]	; (8002da0 <MX_GPIO_Init+0x118>)
 8002d82:	0019      	movs	r1, r3
 8002d84:	0010      	movs	r0, r2
 8002d86:	f000 fcf5 	bl	8003774 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d8a:	46c0      	nop			; (mov r8, r8)
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	b00b      	add	sp, #44	; 0x2c
 8002d90:	bd90      	pop	{r4, r7, pc}
 8002d92:	46c0      	nop			; (mov r8, r8)
 8002d94:	40021000 	.word	0x40021000
 8002d98:	50000800 	.word	0x50000800
 8002d9c:	00009860 	.word	0x00009860
 8002da0:	50000400 	.word	0x50000400

08002da4 <my_ldg_on>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
    return ( get_systick () - starting_value > duration ) ? true : false ;
}
void my_ldg_on ( void )
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , LDG_Pin , GPIO_PIN_SET ) ;
 8002da8:	23a0      	movs	r3, #160	; 0xa0
 8002daa:	05db      	lsls	r3, r3, #23
 8002dac:	2201      	movs	r2, #1
 8002dae:	2120      	movs	r1, #32
 8002db0:	0018      	movs	r0, r3
 8002db2:	f000 ff13 	bl	8003bdc <HAL_GPIO_WritePin>
}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <my_astro_off>:
{
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_SET ) ;
	MX_USART1_UART_Init () ;
}
void my_astro_off ( void )
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8002dc0:	23a0      	movs	r3, #160	; 0xa0
 8002dc2:	05db      	lsls	r3, r3, #23
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	2140      	movs	r1, #64	; 0x40
 8002dc8:	0018      	movs	r0, r3
 8002dca:	f000 ff07 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_ASTRO ) ;
 8002dce:	4b03      	ldr	r3, [pc, #12]	; (8002ddc <my_astro_off+0x20>)
 8002dd0:	0018      	movs	r0, r3
 8002dd2:	f002 fee7 	bl	8005ba4 <HAL_UART_DeInit>
}
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	200007c0 	.word	0x200007c0

08002de0 <my_lx6_on>:
void my_lx6_on ( void )
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8002de4:	2380      	movs	r3, #128	; 0x80
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	4808      	ldr	r0, [pc, #32]	; (8002e0c <my_lx6_on+0x2c>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	0019      	movs	r1, r3
 8002dee:	f000 fef5 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_SET ) ;
 8002df2:	2380      	movs	r3, #128	; 0x80
 8002df4:	015b      	lsls	r3, r3, #5
 8002df6:	4805      	ldr	r0, [pc, #20]	; (8002e0c <my_lx6_on+0x2c>)
 8002df8:	2201      	movs	r2, #1
 8002dfa:	0019      	movs	r1, r3
 8002dfc:	f000 feee 	bl	8003bdc <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8002e00:	f7ff ff0e 	bl	8002c20 <MX_USART3_UART_Init>
}
 8002e04:	46c0      	nop			; (mov r8, r8)
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	46c0      	nop			; (mov r8, r8)
 8002e0c:	50000800 	.word	0x50000800

08002e10 <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_RESET ) ;
	HAL_UART_DeInit ( HUART_Lx6 ) ;
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a06      	ldr	r2, [pc, #24]	; (8002e38 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d105      	bne.n	8002e2e <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		tim_seconds++ ;
 8002e22:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002e24:	881b      	ldrh	r3, [r3, #0]
 8002e26:	3301      	adds	r3, #1
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002e2c:	801a      	strh	r2, [r3, #0]
	}
}
 8002e2e:	46c0      	nop			; (mov r8, r8)
 8002e30:	46bd      	mov	sp, r7
 8002e32:	b002      	add	sp, #8
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	46c0      	nop			; (mov r8, r8)
 8002e38:	40001000 	.word	0x40001000
 8002e3c:	20000ba0 	.word	0x20000ba0

08002e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e44:	b672      	cpsid	i
}
 8002e46:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e48:	e7fe      	b.n	8002e48 <Error_Handler+0x8>
	...

08002e4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e52:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <HAL_MspInit+0x44>)
 8002e54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e56:	4b0e      	ldr	r3, [pc, #56]	; (8002e90 <HAL_MspInit+0x44>)
 8002e58:	2101      	movs	r1, #1
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	641a      	str	r2, [r3, #64]	; 0x40
 8002e5e:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <HAL_MspInit+0x44>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	2201      	movs	r2, #1
 8002e64:	4013      	ands	r3, r2
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e6a:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <HAL_MspInit+0x44>)
 8002e6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e6e:	4b08      	ldr	r3, [pc, #32]	; (8002e90 <HAL_MspInit+0x44>)
 8002e70:	2180      	movs	r1, #128	; 0x80
 8002e72:	0549      	lsls	r1, r1, #21
 8002e74:	430a      	orrs	r2, r1
 8002e76:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e78:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <HAL_MspInit+0x44>)
 8002e7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e7c:	2380      	movs	r3, #128	; 0x80
 8002e7e:	055b      	lsls	r3, r3, #21
 8002e80:	4013      	ands	r3, r2
 8002e82:	603b      	str	r3, [r7, #0]
 8002e84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b002      	add	sp, #8
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	40021000 	.word	0x40021000

08002e94 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e94:	b590      	push	{r4, r7, lr}
 8002e96:	b097      	sub	sp, #92	; 0x5c
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e9c:	2344      	movs	r3, #68	; 0x44
 8002e9e:	18fb      	adds	r3, r7, r3
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	2314      	movs	r3, #20
 8002ea4:	001a      	movs	r2, r3
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	f005 fcce 	bl	8008848 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002eac:	2410      	movs	r4, #16
 8002eae:	193b      	adds	r3, r7, r4
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	2334      	movs	r3, #52	; 0x34
 8002eb4:	001a      	movs	r2, r3
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	f005 fcc6 	bl	8008848 <memset>
  if(hi2c->Instance==I2C1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a22      	ldr	r2, [pc, #136]	; (8002f4c <HAL_I2C_MspInit+0xb8>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d13d      	bne.n	8002f42 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002ec6:	193b      	adds	r3, r7, r4
 8002ec8:	2220      	movs	r2, #32
 8002eca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002ecc:	193b      	adds	r3, r7, r4
 8002ece:	2200      	movs	r2, #0
 8002ed0:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ed2:	193b      	adds	r3, r7, r4
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f001 fcdd 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8002eda:	1e03      	subs	r3, r0, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002ede:	f7ff ffaf 	bl	8002e40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee2:	4b1b      	ldr	r3, [pc, #108]	; (8002f50 <HAL_I2C_MspInit+0xbc>)
 8002ee4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ee6:	4b1a      	ldr	r3, [pc, #104]	; (8002f50 <HAL_I2C_MspInit+0xbc>)
 8002ee8:	2102      	movs	r1, #2
 8002eea:	430a      	orrs	r2, r1
 8002eec:	635a      	str	r2, [r3, #52]	; 0x34
 8002eee:	4b18      	ldr	r3, [pc, #96]	; (8002f50 <HAL_I2C_MspInit+0xbc>)
 8002ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	60fb      	str	r3, [r7, #12]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LIS_SCL_Pin|LIS_SDA_Pin;
 8002efa:	2144      	movs	r1, #68	; 0x44
 8002efc:	187b      	adds	r3, r7, r1
 8002efe:	22c0      	movs	r2, #192	; 0xc0
 8002f00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f02:	187b      	adds	r3, r7, r1
 8002f04:	2212      	movs	r2, #18
 8002f06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	187b      	adds	r3, r7, r1
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0e:	187b      	adds	r3, r7, r1
 8002f10:	2200      	movs	r2, #0
 8002f12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002f14:	187b      	adds	r3, r7, r1
 8002f16:	2206      	movs	r2, #6
 8002f18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f1a:	187b      	adds	r3, r7, r1
 8002f1c:	4a0d      	ldr	r2, [pc, #52]	; (8002f54 <HAL_I2C_MspInit+0xc0>)
 8002f1e:	0019      	movs	r1, r3
 8002f20:	0010      	movs	r0, r2
 8002f22:	f000 fc27 	bl	8003774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f26:	4b0a      	ldr	r3, [pc, #40]	; (8002f50 <HAL_I2C_MspInit+0xbc>)
 8002f28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f2a:	4b09      	ldr	r3, [pc, #36]	; (8002f50 <HAL_I2C_MspInit+0xbc>)
 8002f2c:	2180      	movs	r1, #128	; 0x80
 8002f2e:	0389      	lsls	r1, r1, #14
 8002f30:	430a      	orrs	r2, r1
 8002f32:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f34:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <HAL_I2C_MspInit+0xbc>)
 8002f36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f38:	2380      	movs	r3, #128	; 0x80
 8002f3a:	039b      	lsls	r3, r3, #14
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60bb      	str	r3, [r7, #8]
 8002f40:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b017      	add	sp, #92	; 0x5c
 8002f48:	bd90      	pop	{r4, r7, pc}
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	40005400 	.word	0x40005400
 8002f50:	40021000 	.word	0x40021000
 8002f54:	50000400 	.word	0x50000400

08002f58 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f58:	b590      	push	{r4, r7, lr}
 8002f5a:	b091      	sub	sp, #68	; 0x44
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f60:	240c      	movs	r4, #12
 8002f62:	193b      	adds	r3, r7, r4
 8002f64:	0018      	movs	r0, r3
 8002f66:	2334      	movs	r3, #52	; 0x34
 8002f68:	001a      	movs	r2, r3
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	f005 fc6c 	bl	8008848 <memset>
  if(hrtc->Instance==RTC)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a15      	ldr	r2, [pc, #84]	; (8002fcc <HAL_RTC_MspInit+0x74>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d124      	bne.n	8002fc4 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002f7a:	193b      	adds	r3, r7, r4
 8002f7c:	2280      	movs	r2, #128	; 0x80
 8002f7e:	0292      	lsls	r2, r2, #10
 8002f80:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002f82:	193b      	adds	r3, r7, r4
 8002f84:	2280      	movs	r2, #128	; 0x80
 8002f86:	0092      	lsls	r2, r2, #2
 8002f88:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f8a:	193b      	adds	r3, r7, r4
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	f001 fc81 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8002f92:	1e03      	subs	r3, r0, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002f96:	f7ff ff53 	bl	8002e40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	; (8002fd0 <HAL_RTC_MspInit+0x78>)
 8002f9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f9e:	4b0c      	ldr	r3, [pc, #48]	; (8002fd0 <HAL_RTC_MspInit+0x78>)
 8002fa0:	2180      	movs	r1, #128	; 0x80
 8002fa2:	0209      	lsls	r1, r1, #8
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002fa8:	4b09      	ldr	r3, [pc, #36]	; (8002fd0 <HAL_RTC_MspInit+0x78>)
 8002faa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fac:	4b08      	ldr	r3, [pc, #32]	; (8002fd0 <HAL_RTC_MspInit+0x78>)
 8002fae:	2180      	movs	r1, #128	; 0x80
 8002fb0:	00c9      	lsls	r1, r1, #3
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	63da      	str	r2, [r3, #60]	; 0x3c
 8002fb6:	4b06      	ldr	r3, [pc, #24]	; (8002fd0 <HAL_RTC_MspInit+0x78>)
 8002fb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fba:	2380      	movs	r3, #128	; 0x80
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	60bb      	str	r3, [r7, #8]
 8002fc2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002fc4:	46c0      	nop			; (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	b011      	add	sp, #68	; 0x44
 8002fca:	bd90      	pop	{r4, r7, pc}
 8002fcc:	40002800 	.word	0x40002800
 8002fd0:	40021000 	.word	0x40021000

08002fd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a0d      	ldr	r2, [pc, #52]	; (8003018 <HAL_TIM_Base_MspInit+0x44>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d113      	bne.n	800300e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002fe6:	4b0d      	ldr	r3, [pc, #52]	; (800301c <HAL_TIM_Base_MspInit+0x48>)
 8002fe8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fea:	4b0c      	ldr	r3, [pc, #48]	; (800301c <HAL_TIM_Base_MspInit+0x48>)
 8002fec:	2110      	movs	r1, #16
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	63da      	str	r2, [r3, #60]	; 0x3c
 8002ff2:	4b0a      	ldr	r3, [pc, #40]	; (800301c <HAL_TIM_Base_MspInit+0x48>)
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff6:	2210      	movs	r2, #16
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8002ffe:	2200      	movs	r2, #0
 8003000:	2100      	movs	r1, #0
 8003002:	2011      	movs	r0, #17
 8003004:	f000 fb84 	bl	8003710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003008:	2011      	movs	r0, #17
 800300a:	f000 fb96 	bl	800373a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	46bd      	mov	sp, r7
 8003012:	b004      	add	sp, #16
 8003014:	bd80      	pop	{r7, pc}
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	40001000 	.word	0x40001000
 800301c:	40021000 	.word	0x40021000

08003020 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003020:	b590      	push	{r4, r7, lr}
 8003022:	b09b      	sub	sp, #108	; 0x6c
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003028:	2354      	movs	r3, #84	; 0x54
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	0018      	movs	r0, r3
 800302e:	2314      	movs	r3, #20
 8003030:	001a      	movs	r2, r3
 8003032:	2100      	movs	r1, #0
 8003034:	f005 fc08 	bl	8008848 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003038:	2420      	movs	r4, #32
 800303a:	193b      	adds	r3, r7, r4
 800303c:	0018      	movs	r0, r3
 800303e:	2334      	movs	r3, #52	; 0x34
 8003040:	001a      	movs	r2, r3
 8003042:	2100      	movs	r1, #0
 8003044:	f005 fc00 	bl	8008848 <memset>
  if(huart->Instance==USART1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a61      	ldr	r2, [pc, #388]	; (80031d4 <HAL_UART_MspInit+0x1b4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d140      	bne.n	80030d4 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003052:	193b      	adds	r3, r7, r4
 8003054:	2201      	movs	r2, #1
 8003056:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003058:	193b      	adds	r3, r7, r4
 800305a:	2200      	movs	r2, #0
 800305c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800305e:	193b      	adds	r3, r7, r4
 8003060:	0018      	movs	r0, r3
 8003062:	f001 fc17 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8003066:	1e03      	subs	r3, r0, #0
 8003068:	d001      	beq.n	800306e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800306a:	f7ff fee9 	bl	8002e40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800306e:	4b5a      	ldr	r3, [pc, #360]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003070:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003072:	4b59      	ldr	r3, [pc, #356]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003074:	2180      	movs	r1, #128	; 0x80
 8003076:	01c9      	lsls	r1, r1, #7
 8003078:	430a      	orrs	r2, r1
 800307a:	641a      	str	r2, [r3, #64]	; 0x40
 800307c:	4b56      	ldr	r3, [pc, #344]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 800307e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003080:	2380      	movs	r3, #128	; 0x80
 8003082:	01db      	lsls	r3, r3, #7
 8003084:	4013      	ands	r3, r2
 8003086:	61fb      	str	r3, [r7, #28]
 8003088:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800308a:	4b53      	ldr	r3, [pc, #332]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 800308c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800308e:	4b52      	ldr	r3, [pc, #328]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003090:	2101      	movs	r1, #1
 8003092:	430a      	orrs	r2, r1
 8003094:	635a      	str	r2, [r3, #52]	; 0x34
 8003096:	4b50      	ldr	r3, [pc, #320]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800309a:	2201      	movs	r2, #1
 800309c:	4013      	ands	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
 80030a0:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ASTRO_TXD_Pin|ASTRO_RXD_Pin;
 80030a2:	2154      	movs	r1, #84	; 0x54
 80030a4:	187b      	adds	r3, r7, r1
 80030a6:	22c0      	movs	r2, #192	; 0xc0
 80030a8:	00d2      	lsls	r2, r2, #3
 80030aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ac:	187b      	adds	r3, r7, r1
 80030ae:	2202      	movs	r2, #2
 80030b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b2:	187b      	adds	r3, r7, r1
 80030b4:	2200      	movs	r2, #0
 80030b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b8:	187b      	adds	r3, r7, r1
 80030ba:	2200      	movs	r2, #0
 80030bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80030be:	187b      	adds	r3, r7, r1
 80030c0:	2201      	movs	r2, #1
 80030c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c4:	187a      	adds	r2, r7, r1
 80030c6:	23a0      	movs	r3, #160	; 0xa0
 80030c8:	05db      	lsls	r3, r3, #23
 80030ca:	0011      	movs	r1, r2
 80030cc:	0018      	movs	r0, r3
 80030ce:	f000 fb51 	bl	8003774 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80030d2:	e07b      	b.n	80031cc <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a40      	ldr	r2, [pc, #256]	; (80031dc <HAL_UART_MspInit+0x1bc>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d140      	bne.n	8003160 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80030de:	2120      	movs	r1, #32
 80030e0:	187b      	adds	r3, r7, r1
 80030e2:	2202      	movs	r2, #2
 80030e4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80030e6:	187b      	adds	r3, r7, r1
 80030e8:	2200      	movs	r2, #0
 80030ea:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030ec:	187b      	adds	r3, r7, r1
 80030ee:	0018      	movs	r0, r3
 80030f0:	f001 fbd0 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 80030f4:	1e03      	subs	r3, r0, #0
 80030f6:	d001      	beq.n	80030fc <HAL_UART_MspInit+0xdc>
      Error_Handler();
 80030f8:	f7ff fea2 	bl	8002e40 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80030fc:	4b36      	ldr	r3, [pc, #216]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 80030fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003100:	4b35      	ldr	r3, [pc, #212]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003102:	2180      	movs	r1, #128	; 0x80
 8003104:	0289      	lsls	r1, r1, #10
 8003106:	430a      	orrs	r2, r1
 8003108:	63da      	str	r2, [r3, #60]	; 0x3c
 800310a:	4b33      	ldr	r3, [pc, #204]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 800310c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800310e:	2380      	movs	r3, #128	; 0x80
 8003110:	029b      	lsls	r3, r3, #10
 8003112:	4013      	ands	r3, r2
 8003114:	617b      	str	r3, [r7, #20]
 8003116:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003118:	4b2f      	ldr	r3, [pc, #188]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 800311a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800311c:	4b2e      	ldr	r3, [pc, #184]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 800311e:	2101      	movs	r1, #1
 8003120:	430a      	orrs	r2, r1
 8003122:	635a      	str	r2, [r3, #52]	; 0x34
 8003124:	4b2c      	ldr	r3, [pc, #176]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003128:	2201      	movs	r2, #1
 800312a:	4013      	ands	r3, r2
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DBG_TXD_Pin|DBG_RXD_Pin;
 8003130:	2154      	movs	r1, #84	; 0x54
 8003132:	187b      	adds	r3, r7, r1
 8003134:	220c      	movs	r2, #12
 8003136:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003138:	187b      	adds	r3, r7, r1
 800313a:	2202      	movs	r2, #2
 800313c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800313e:	187b      	adds	r3, r7, r1
 8003140:	2201      	movs	r2, #1
 8003142:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003144:	187b      	adds	r3, r7, r1
 8003146:	2200      	movs	r2, #0
 8003148:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800314a:	187b      	adds	r3, r7, r1
 800314c:	2201      	movs	r2, #1
 800314e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003150:	187a      	adds	r2, r7, r1
 8003152:	23a0      	movs	r3, #160	; 0xa0
 8003154:	05db      	lsls	r3, r3, #23
 8003156:	0011      	movs	r1, r2
 8003158:	0018      	movs	r0, r3
 800315a:	f000 fb0b 	bl	8003774 <HAL_GPIO_Init>
}
 800315e:	e035      	b.n	80031cc <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a1e      	ldr	r2, [pc, #120]	; (80031e0 <HAL_UART_MspInit+0x1c0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d130      	bne.n	80031cc <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 800316a:	4b1b      	ldr	r3, [pc, #108]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 800316c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800316e:	4b1a      	ldr	r3, [pc, #104]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003170:	2180      	movs	r1, #128	; 0x80
 8003172:	02c9      	lsls	r1, r1, #11
 8003174:	430a      	orrs	r2, r1
 8003176:	63da      	str	r2, [r3, #60]	; 0x3c
 8003178:	4b17      	ldr	r3, [pc, #92]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 800317a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800317c:	2380      	movs	r3, #128	; 0x80
 800317e:	02db      	lsls	r3, r3, #11
 8003180:	4013      	ands	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]
 8003184:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003186:	4b14      	ldr	r3, [pc, #80]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003188:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800318a:	4b13      	ldr	r3, [pc, #76]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 800318c:	2104      	movs	r1, #4
 800318e:	430a      	orrs	r2, r1
 8003190:	635a      	str	r2, [r3, #52]	; 0x34
 8003192:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <HAL_UART_MspInit+0x1b8>)
 8003194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003196:	2204      	movs	r2, #4
 8003198:	4013      	ands	r3, r2
 800319a:	60bb      	str	r3, [r7, #8]
 800319c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = L86_RXD_Pin|L86_TXD_Pin;
 800319e:	2154      	movs	r1, #84	; 0x54
 80031a0:	187b      	adds	r3, r7, r1
 80031a2:	22c0      	movs	r2, #192	; 0xc0
 80031a4:	0112      	lsls	r2, r2, #4
 80031a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a8:	187b      	adds	r3, r7, r1
 80031aa:	2202      	movs	r2, #2
 80031ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ae:	187b      	adds	r3, r7, r1
 80031b0:	2200      	movs	r2, #0
 80031b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031b4:	187b      	adds	r3, r7, r1
 80031b6:	2200      	movs	r2, #0
 80031b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 80031ba:	187b      	adds	r3, r7, r1
 80031bc:	2200      	movs	r2, #0
 80031be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031c0:	187b      	adds	r3, r7, r1
 80031c2:	4a08      	ldr	r2, [pc, #32]	; (80031e4 <HAL_UART_MspInit+0x1c4>)
 80031c4:	0019      	movs	r1, r3
 80031c6:	0010      	movs	r0, r2
 80031c8:	f000 fad4 	bl	8003774 <HAL_GPIO_Init>
}
 80031cc:	46c0      	nop			; (mov r8, r8)
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b01b      	add	sp, #108	; 0x6c
 80031d2:	bd90      	pop	{r4, r7, pc}
 80031d4:	40013800 	.word	0x40013800
 80031d8:	40021000 	.word	0x40021000
 80031dc:	40004400 	.word	0x40004400
 80031e0:	40004800 	.word	0x40004800
 80031e4:	50000800 	.word	0x50000800

080031e8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a1c      	ldr	r2, [pc, #112]	; (8003268 <HAL_UART_MspDeInit+0x80>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d10e      	bne.n	8003218 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80031fa:	4b1c      	ldr	r3, [pc, #112]	; (800326c <HAL_UART_MspDeInit+0x84>)
 80031fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031fe:	4b1b      	ldr	r3, [pc, #108]	; (800326c <HAL_UART_MspDeInit+0x84>)
 8003200:	491b      	ldr	r1, [pc, #108]	; (8003270 <HAL_UART_MspDeInit+0x88>)
 8003202:	400a      	ands	r2, r1
 8003204:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, ASTRO_TXD_Pin|ASTRO_RXD_Pin);
 8003206:	23c0      	movs	r3, #192	; 0xc0
 8003208:	00da      	lsls	r2, r3, #3
 800320a:	23a0      	movs	r3, #160	; 0xa0
 800320c:	05db      	lsls	r3, r3, #23
 800320e:	0011      	movs	r1, r2
 8003210:	0018      	movs	r0, r3
 8003212:	f000 fc13 	bl	8003a3c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8003216:	e023      	b.n	8003260 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART2)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a15      	ldr	r2, [pc, #84]	; (8003274 <HAL_UART_MspDeInit+0x8c>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d10c      	bne.n	800323c <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003222:	4b12      	ldr	r3, [pc, #72]	; (800326c <HAL_UART_MspDeInit+0x84>)
 8003224:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003226:	4b11      	ldr	r3, [pc, #68]	; (800326c <HAL_UART_MspDeInit+0x84>)
 8003228:	4913      	ldr	r1, [pc, #76]	; (8003278 <HAL_UART_MspDeInit+0x90>)
 800322a:	400a      	ands	r2, r1
 800322c:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TXD_Pin|DBG_RXD_Pin);
 800322e:	23a0      	movs	r3, #160	; 0xa0
 8003230:	05db      	lsls	r3, r3, #23
 8003232:	210c      	movs	r1, #12
 8003234:	0018      	movs	r0, r3
 8003236:	f000 fc01 	bl	8003a3c <HAL_GPIO_DeInit>
}
 800323a:	e011      	b.n	8003260 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART3)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a0e      	ldr	r2, [pc, #56]	; (800327c <HAL_UART_MspDeInit+0x94>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d10c      	bne.n	8003260 <HAL_UART_MspDeInit+0x78>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003246:	4b09      	ldr	r3, [pc, #36]	; (800326c <HAL_UART_MspDeInit+0x84>)
 8003248:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800324a:	4b08      	ldr	r3, [pc, #32]	; (800326c <HAL_UART_MspDeInit+0x84>)
 800324c:	490c      	ldr	r1, [pc, #48]	; (8003280 <HAL_UART_MspDeInit+0x98>)
 800324e:	400a      	ands	r2, r1
 8003250:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOC, L86_RXD_Pin|L86_TXD_Pin);
 8003252:	23c0      	movs	r3, #192	; 0xc0
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	4a0b      	ldr	r2, [pc, #44]	; (8003284 <HAL_UART_MspDeInit+0x9c>)
 8003258:	0019      	movs	r1, r3
 800325a:	0010      	movs	r0, r2
 800325c:	f000 fbee 	bl	8003a3c <HAL_GPIO_DeInit>
}
 8003260:	46c0      	nop			; (mov r8, r8)
 8003262:	46bd      	mov	sp, r7
 8003264:	b002      	add	sp, #8
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40013800 	.word	0x40013800
 800326c:	40021000 	.word	0x40021000
 8003270:	ffffbfff 	.word	0xffffbfff
 8003274:	40004400 	.word	0x40004400
 8003278:	fffdffff 	.word	0xfffdffff
 800327c:	40004800 	.word	0x40004800
 8003280:	fffbffff 	.word	0xfffbffff
 8003284:	50000800 	.word	0x50000800

08003288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800328c:	e7fe      	b.n	800328c <NMI_Handler+0x4>

0800328e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003292:	e7fe      	b.n	8003292 <HardFault_Handler+0x4>

08003294 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003298:	46c0      	nop			; (mov r8, r8)
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032ac:	f000 f968 	bl	8003580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032b0:	46c0      	nop			; (mov r8, r8)
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80032bc:	4b03      	ldr	r3, [pc, #12]	; (80032cc <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 80032be:	0018      	movs	r0, r3
 80032c0:	f002 f9c2 	bl	8005648 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80032c4:	46c0      	nop			; (mov r8, r8)
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	20000774 	.word	0x20000774

080032d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  return 1;
 80032d4:	2301      	movs	r3, #1
}
 80032d6:	0018      	movs	r0, r3
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <_kill>:

int _kill(int pid, int sig)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032e6:	f005 fb5b 	bl	80089a0 <__errno>
 80032ea:	0003      	movs	r3, r0
 80032ec:	2216      	movs	r2, #22
 80032ee:	601a      	str	r2, [r3, #0]
  return -1;
 80032f0:	2301      	movs	r3, #1
 80032f2:	425b      	negs	r3, r3
}
 80032f4:	0018      	movs	r0, r3
 80032f6:	46bd      	mov	sp, r7
 80032f8:	b002      	add	sp, #8
 80032fa:	bd80      	pop	{r7, pc}

080032fc <_exit>:

void _exit (int status)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003304:	2301      	movs	r3, #1
 8003306:	425a      	negs	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	0011      	movs	r1, r2
 800330c:	0018      	movs	r0, r3
 800330e:	f7ff ffe5 	bl	80032dc <_kill>
  while (1) {}    /* Make sure we hang here */
 8003312:	e7fe      	b.n	8003312 <_exit+0x16>

08003314 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003320:	2300      	movs	r3, #0
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	e00a      	b.n	800333c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003326:	e000      	b.n	800332a <_read+0x16>
 8003328:	bf00      	nop
 800332a:	0001      	movs	r1, r0
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	1c5a      	adds	r2, r3, #1
 8003330:	60ba      	str	r2, [r7, #8]
 8003332:	b2ca      	uxtb	r2, r1
 8003334:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	3301      	adds	r3, #1
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	697a      	ldr	r2, [r7, #20]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	429a      	cmp	r2, r3
 8003342:	dbf0      	blt.n	8003326 <_read+0x12>
  }

  return len;
 8003344:	687b      	ldr	r3, [r7, #4]
}
 8003346:	0018      	movs	r0, r3
 8003348:	46bd      	mov	sp, r7
 800334a:	b006      	add	sp, #24
 800334c:	bd80      	pop	{r7, pc}

0800334e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800334e:	b580      	push	{r7, lr}
 8003350:	b086      	sub	sp, #24
 8003352:	af00      	add	r7, sp, #0
 8003354:	60f8      	str	r0, [r7, #12]
 8003356:	60b9      	str	r1, [r7, #8]
 8003358:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800335a:	2300      	movs	r3, #0
 800335c:	617b      	str	r3, [r7, #20]
 800335e:	e009      	b.n	8003374 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	1c5a      	adds	r2, r3, #1
 8003364:	60ba      	str	r2, [r7, #8]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	0018      	movs	r0, r3
 800336a:	e000      	b.n	800336e <_write+0x20>
 800336c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	3301      	adds	r3, #1
 8003372:	617b      	str	r3, [r7, #20]
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	429a      	cmp	r2, r3
 800337a:	dbf1      	blt.n	8003360 <_write+0x12>
  }
  return len;
 800337c:	687b      	ldr	r3, [r7, #4]
}
 800337e:	0018      	movs	r0, r3
 8003380:	46bd      	mov	sp, r7
 8003382:	b006      	add	sp, #24
 8003384:	bd80      	pop	{r7, pc}

08003386 <_close>:

int _close(int file)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800338e:	2301      	movs	r3, #1
 8003390:	425b      	negs	r3, r3
}
 8003392:	0018      	movs	r0, r3
 8003394:	46bd      	mov	sp, r7
 8003396:	b002      	add	sp, #8
 8003398:	bd80      	pop	{r7, pc}

0800339a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
 80033a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	2280      	movs	r2, #128	; 0x80
 80033a8:	0192      	lsls	r2, r2, #6
 80033aa:	605a      	str	r2, [r3, #4]
  return 0;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	0018      	movs	r0, r3
 80033b0:	46bd      	mov	sp, r7
 80033b2:	b002      	add	sp, #8
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <_isatty>:

int _isatty(int file)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80033be:	2301      	movs	r3, #1
}
 80033c0:	0018      	movs	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	b002      	add	sp, #8
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	0018      	movs	r0, r3
 80033d8:	46bd      	mov	sp, r7
 80033da:	b004      	add	sp, #16
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033e8:	4a14      	ldr	r2, [pc, #80]	; (800343c <_sbrk+0x5c>)
 80033ea:	4b15      	ldr	r3, [pc, #84]	; (8003440 <_sbrk+0x60>)
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033f4:	4b13      	ldr	r3, [pc, #76]	; (8003444 <_sbrk+0x64>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d102      	bne.n	8003402 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033fc:	4b11      	ldr	r3, [pc, #68]	; (8003444 <_sbrk+0x64>)
 80033fe:	4a12      	ldr	r2, [pc, #72]	; (8003448 <_sbrk+0x68>)
 8003400:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003402:	4b10      	ldr	r3, [pc, #64]	; (8003444 <_sbrk+0x64>)
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	18d3      	adds	r3, r2, r3
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	429a      	cmp	r2, r3
 800340e:	d207      	bcs.n	8003420 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003410:	f005 fac6 	bl	80089a0 <__errno>
 8003414:	0003      	movs	r3, r0
 8003416:	220c      	movs	r2, #12
 8003418:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800341a:	2301      	movs	r3, #1
 800341c:	425b      	negs	r3, r3
 800341e:	e009      	b.n	8003434 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003420:	4b08      	ldr	r3, [pc, #32]	; (8003444 <_sbrk+0x64>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003426:	4b07      	ldr	r3, [pc, #28]	; (8003444 <_sbrk+0x64>)
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	18d2      	adds	r2, r2, r3
 800342e:	4b05      	ldr	r3, [pc, #20]	; (8003444 <_sbrk+0x64>)
 8003430:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003432:	68fb      	ldr	r3, [r7, #12]
}
 8003434:	0018      	movs	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	b006      	add	sp, #24
 800343a:	bd80      	pop	{r7, pc}
 800343c:	20009000 	.word	0x20009000
 8003440:	00000400 	.word	0x00000400
 8003444:	20000c4c 	.word	0x20000c4c
 8003448:	20000f60 	.word	0x20000f60

0800344c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003450:	46c0      	nop			; (mov r8, r8)
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003458:	480d      	ldr	r0, [pc, #52]	; (8003490 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800345a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800345c:	f7ff fff6 	bl	800344c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003460:	480c      	ldr	r0, [pc, #48]	; (8003494 <LoopForever+0x6>)
  ldr r1, =_edata
 8003462:	490d      	ldr	r1, [pc, #52]	; (8003498 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003464:	4a0d      	ldr	r2, [pc, #52]	; (800349c <LoopForever+0xe>)
  movs r3, #0
 8003466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003468:	e002      	b.n	8003470 <LoopCopyDataInit>

0800346a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800346a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800346c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800346e:	3304      	adds	r3, #4

08003470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003474:	d3f9      	bcc.n	800346a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003476:	4a0a      	ldr	r2, [pc, #40]	; (80034a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003478:	4c0a      	ldr	r4, [pc, #40]	; (80034a4 <LoopForever+0x16>)
  movs r3, #0
 800347a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800347c:	e001      	b.n	8003482 <LoopFillZerobss>

0800347e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800347e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003480:	3204      	adds	r2, #4

08003482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003484:	d3fb      	bcc.n	800347e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003486:	f005 fa91 	bl	80089ac <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800348a:	f7ff f88d 	bl	80025a8 <main>

0800348e <LoopForever>:

LoopForever:
  b LoopForever
 800348e:	e7fe      	b.n	800348e <LoopForever>
  ldr   r0, =_estack
 8003490:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003498:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 800349c:	0800f950 	.word	0x0800f950
  ldr r2, =_sbss
 80034a0:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 80034a4:	20000f60 	.word	0x20000f60

080034a8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034a8:	e7fe      	b.n	80034a8 <ADC1_COMP_IRQHandler>
	...

080034ac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80034b2:	1dfb      	adds	r3, r7, #7
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034b8:	4b0b      	ldr	r3, [pc, #44]	; (80034e8 <HAL_Init+0x3c>)
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	4b0a      	ldr	r3, [pc, #40]	; (80034e8 <HAL_Init+0x3c>)
 80034be:	2180      	movs	r1, #128	; 0x80
 80034c0:	0049      	lsls	r1, r1, #1
 80034c2:	430a      	orrs	r2, r1
 80034c4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034c6:	2000      	movs	r0, #0
 80034c8:	f000 f810 	bl	80034ec <HAL_InitTick>
 80034cc:	1e03      	subs	r3, r0, #0
 80034ce:	d003      	beq.n	80034d8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80034d0:	1dfb      	adds	r3, r7, #7
 80034d2:	2201      	movs	r2, #1
 80034d4:	701a      	strb	r2, [r3, #0]
 80034d6:	e001      	b.n	80034dc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80034d8:	f7ff fcb8 	bl	8002e4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80034dc:	1dfb      	adds	r3, r7, #7
 80034de:	781b      	ldrb	r3, [r3, #0]
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b002      	add	sp, #8
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40022000 	.word	0x40022000

080034ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034ec:	b590      	push	{r4, r7, lr}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80034f4:	230f      	movs	r3, #15
 80034f6:	18fb      	adds	r3, r7, r3
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80034fc:	4b1d      	ldr	r3, [pc, #116]	; (8003574 <HAL_InitTick+0x88>)
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d02b      	beq.n	800355c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003504:	4b1c      	ldr	r3, [pc, #112]	; (8003578 <HAL_InitTick+0x8c>)
 8003506:	681c      	ldr	r4, [r3, #0]
 8003508:	4b1a      	ldr	r3, [pc, #104]	; (8003574 <HAL_InitTick+0x88>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	0019      	movs	r1, r3
 800350e:	23fa      	movs	r3, #250	; 0xfa
 8003510:	0098      	lsls	r0, r3, #2
 8003512:	f7fc fe13 	bl	800013c <__udivsi3>
 8003516:	0003      	movs	r3, r0
 8003518:	0019      	movs	r1, r3
 800351a:	0020      	movs	r0, r4
 800351c:	f7fc fe0e 	bl	800013c <__udivsi3>
 8003520:	0003      	movs	r3, r0
 8003522:	0018      	movs	r0, r3
 8003524:	f000 f919 	bl	800375a <HAL_SYSTICK_Config>
 8003528:	1e03      	subs	r3, r0, #0
 800352a:	d112      	bne.n	8003552 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b03      	cmp	r3, #3
 8003530:	d80a      	bhi.n	8003548 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	2301      	movs	r3, #1
 8003536:	425b      	negs	r3, r3
 8003538:	2200      	movs	r2, #0
 800353a:	0018      	movs	r0, r3
 800353c:	f000 f8e8 	bl	8003710 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003540:	4b0e      	ldr	r3, [pc, #56]	; (800357c <HAL_InitTick+0x90>)
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	e00d      	b.n	8003564 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003548:	230f      	movs	r3, #15
 800354a:	18fb      	adds	r3, r7, r3
 800354c:	2201      	movs	r2, #1
 800354e:	701a      	strb	r2, [r3, #0]
 8003550:	e008      	b.n	8003564 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003552:	230f      	movs	r3, #15
 8003554:	18fb      	adds	r3, r7, r3
 8003556:	2201      	movs	r2, #1
 8003558:	701a      	strb	r2, [r3, #0]
 800355a:	e003      	b.n	8003564 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800355c:	230f      	movs	r3, #15
 800355e:	18fb      	adds	r3, r7, r3
 8003560:	2201      	movs	r2, #1
 8003562:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003564:	230f      	movs	r3, #15
 8003566:	18fb      	adds	r3, r7, r3
 8003568:	781b      	ldrb	r3, [r3, #0]
}
 800356a:	0018      	movs	r0, r3
 800356c:	46bd      	mov	sp, r7
 800356e:	b005      	add	sp, #20
 8003570:	bd90      	pop	{r4, r7, pc}
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	20000020 	.word	0x20000020
 8003578:	20000018 	.word	0x20000018
 800357c:	2000001c 	.word	0x2000001c

08003580 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003584:	4b05      	ldr	r3, [pc, #20]	; (800359c <HAL_IncTick+0x1c>)
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	001a      	movs	r2, r3
 800358a:	4b05      	ldr	r3, [pc, #20]	; (80035a0 <HAL_IncTick+0x20>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	18d2      	adds	r2, r2, r3
 8003590:	4b03      	ldr	r3, [pc, #12]	; (80035a0 <HAL_IncTick+0x20>)
 8003592:	601a      	str	r2, [r3, #0]
}
 8003594:	46c0      	nop			; (mov r8, r8)
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	46c0      	nop			; (mov r8, r8)
 800359c:	20000020 	.word	0x20000020
 80035a0:	20000c50 	.word	0x20000c50

080035a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  return uwTick;
 80035a8:	4b02      	ldr	r3, [pc, #8]	; (80035b4 <HAL_GetTick+0x10>)
 80035aa:	681b      	ldr	r3, [r3, #0]
}
 80035ac:	0018      	movs	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	20000c50 	.word	0x20000c50

080035b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	0002      	movs	r2, r0
 80035c0:	1dfb      	adds	r3, r7, #7
 80035c2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80035c4:	1dfb      	adds	r3, r7, #7
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b7f      	cmp	r3, #127	; 0x7f
 80035ca:	d809      	bhi.n	80035e0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035cc:	1dfb      	adds	r3, r7, #7
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	001a      	movs	r2, r3
 80035d2:	231f      	movs	r3, #31
 80035d4:	401a      	ands	r2, r3
 80035d6:	4b04      	ldr	r3, [pc, #16]	; (80035e8 <__NVIC_EnableIRQ+0x30>)
 80035d8:	2101      	movs	r1, #1
 80035da:	4091      	lsls	r1, r2
 80035dc:	000a      	movs	r2, r1
 80035de:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80035e0:	46c0      	nop			; (mov r8, r8)
 80035e2:	46bd      	mov	sp, r7
 80035e4:	b002      	add	sp, #8
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	e000e100 	.word	0xe000e100

080035ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035ec:	b590      	push	{r4, r7, lr}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	0002      	movs	r2, r0
 80035f4:	6039      	str	r1, [r7, #0]
 80035f6:	1dfb      	adds	r3, r7, #7
 80035f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80035fa:	1dfb      	adds	r3, r7, #7
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b7f      	cmp	r3, #127	; 0x7f
 8003600:	d828      	bhi.n	8003654 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003602:	4a2f      	ldr	r2, [pc, #188]	; (80036c0 <__NVIC_SetPriority+0xd4>)
 8003604:	1dfb      	adds	r3, r7, #7
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	b25b      	sxtb	r3, r3
 800360a:	089b      	lsrs	r3, r3, #2
 800360c:	33c0      	adds	r3, #192	; 0xc0
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	589b      	ldr	r3, [r3, r2]
 8003612:	1dfa      	adds	r2, r7, #7
 8003614:	7812      	ldrb	r2, [r2, #0]
 8003616:	0011      	movs	r1, r2
 8003618:	2203      	movs	r2, #3
 800361a:	400a      	ands	r2, r1
 800361c:	00d2      	lsls	r2, r2, #3
 800361e:	21ff      	movs	r1, #255	; 0xff
 8003620:	4091      	lsls	r1, r2
 8003622:	000a      	movs	r2, r1
 8003624:	43d2      	mvns	r2, r2
 8003626:	401a      	ands	r2, r3
 8003628:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	019b      	lsls	r3, r3, #6
 800362e:	22ff      	movs	r2, #255	; 0xff
 8003630:	401a      	ands	r2, r3
 8003632:	1dfb      	adds	r3, r7, #7
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	0018      	movs	r0, r3
 8003638:	2303      	movs	r3, #3
 800363a:	4003      	ands	r3, r0
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003640:	481f      	ldr	r0, [pc, #124]	; (80036c0 <__NVIC_SetPriority+0xd4>)
 8003642:	1dfb      	adds	r3, r7, #7
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	b25b      	sxtb	r3, r3
 8003648:	089b      	lsrs	r3, r3, #2
 800364a:	430a      	orrs	r2, r1
 800364c:	33c0      	adds	r3, #192	; 0xc0
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003652:	e031      	b.n	80036b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003654:	4a1b      	ldr	r2, [pc, #108]	; (80036c4 <__NVIC_SetPriority+0xd8>)
 8003656:	1dfb      	adds	r3, r7, #7
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	0019      	movs	r1, r3
 800365c:	230f      	movs	r3, #15
 800365e:	400b      	ands	r3, r1
 8003660:	3b08      	subs	r3, #8
 8003662:	089b      	lsrs	r3, r3, #2
 8003664:	3306      	adds	r3, #6
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	18d3      	adds	r3, r2, r3
 800366a:	3304      	adds	r3, #4
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	1dfa      	adds	r2, r7, #7
 8003670:	7812      	ldrb	r2, [r2, #0]
 8003672:	0011      	movs	r1, r2
 8003674:	2203      	movs	r2, #3
 8003676:	400a      	ands	r2, r1
 8003678:	00d2      	lsls	r2, r2, #3
 800367a:	21ff      	movs	r1, #255	; 0xff
 800367c:	4091      	lsls	r1, r2
 800367e:	000a      	movs	r2, r1
 8003680:	43d2      	mvns	r2, r2
 8003682:	401a      	ands	r2, r3
 8003684:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	019b      	lsls	r3, r3, #6
 800368a:	22ff      	movs	r2, #255	; 0xff
 800368c:	401a      	ands	r2, r3
 800368e:	1dfb      	adds	r3, r7, #7
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	0018      	movs	r0, r3
 8003694:	2303      	movs	r3, #3
 8003696:	4003      	ands	r3, r0
 8003698:	00db      	lsls	r3, r3, #3
 800369a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800369c:	4809      	ldr	r0, [pc, #36]	; (80036c4 <__NVIC_SetPriority+0xd8>)
 800369e:	1dfb      	adds	r3, r7, #7
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	001c      	movs	r4, r3
 80036a4:	230f      	movs	r3, #15
 80036a6:	4023      	ands	r3, r4
 80036a8:	3b08      	subs	r3, #8
 80036aa:	089b      	lsrs	r3, r3, #2
 80036ac:	430a      	orrs	r2, r1
 80036ae:	3306      	adds	r3, #6
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	18c3      	adds	r3, r0, r3
 80036b4:	3304      	adds	r3, #4
 80036b6:	601a      	str	r2, [r3, #0]
}
 80036b8:	46c0      	nop			; (mov r8, r8)
 80036ba:	46bd      	mov	sp, r7
 80036bc:	b003      	add	sp, #12
 80036be:	bd90      	pop	{r4, r7, pc}
 80036c0:	e000e100 	.word	0xe000e100
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	1e5a      	subs	r2, r3, #1
 80036d4:	2380      	movs	r3, #128	; 0x80
 80036d6:	045b      	lsls	r3, r3, #17
 80036d8:	429a      	cmp	r2, r3
 80036da:	d301      	bcc.n	80036e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036dc:	2301      	movs	r3, #1
 80036de:	e010      	b.n	8003702 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036e0:	4b0a      	ldr	r3, [pc, #40]	; (800370c <SysTick_Config+0x44>)
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	3a01      	subs	r2, #1
 80036e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036e8:	2301      	movs	r3, #1
 80036ea:	425b      	negs	r3, r3
 80036ec:	2103      	movs	r1, #3
 80036ee:	0018      	movs	r0, r3
 80036f0:	f7ff ff7c 	bl	80035ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036f4:	4b05      	ldr	r3, [pc, #20]	; (800370c <SysTick_Config+0x44>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036fa:	4b04      	ldr	r3, [pc, #16]	; (800370c <SysTick_Config+0x44>)
 80036fc:	2207      	movs	r2, #7
 80036fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003700:	2300      	movs	r3, #0
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b002      	add	sp, #8
 8003708:	bd80      	pop	{r7, pc}
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	e000e010 	.word	0xe000e010

08003710 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	60b9      	str	r1, [r7, #8]
 8003718:	607a      	str	r2, [r7, #4]
 800371a:	210f      	movs	r1, #15
 800371c:	187b      	adds	r3, r7, r1
 800371e:	1c02      	adds	r2, r0, #0
 8003720:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	187b      	adds	r3, r7, r1
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	b25b      	sxtb	r3, r3
 800372a:	0011      	movs	r1, r2
 800372c:	0018      	movs	r0, r3
 800372e:	f7ff ff5d 	bl	80035ec <__NVIC_SetPriority>
}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	46bd      	mov	sp, r7
 8003736:	b004      	add	sp, #16
 8003738:	bd80      	pop	{r7, pc}

0800373a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b082      	sub	sp, #8
 800373e:	af00      	add	r7, sp, #0
 8003740:	0002      	movs	r2, r0
 8003742:	1dfb      	adds	r3, r7, #7
 8003744:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003746:	1dfb      	adds	r3, r7, #7
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	b25b      	sxtb	r3, r3
 800374c:	0018      	movs	r0, r3
 800374e:	f7ff ff33 	bl	80035b8 <__NVIC_EnableIRQ>
}
 8003752:	46c0      	nop			; (mov r8, r8)
 8003754:	46bd      	mov	sp, r7
 8003756:	b002      	add	sp, #8
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b082      	sub	sp, #8
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	0018      	movs	r0, r3
 8003766:	f7ff ffaf 	bl	80036c8 <SysTick_Config>
 800376a:	0003      	movs	r3, r0
}
 800376c:	0018      	movs	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	b002      	add	sp, #8
 8003772:	bd80      	pop	{r7, pc}

08003774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003782:	e147      	b.n	8003a14 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2101      	movs	r1, #1
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	4091      	lsls	r1, r2
 800378e:	000a      	movs	r2, r1
 8003790:	4013      	ands	r3, r2
 8003792:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d100      	bne.n	800379c <HAL_GPIO_Init+0x28>
 800379a:	e138      	b.n	8003a0e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	2203      	movs	r2, #3
 80037a2:	4013      	ands	r3, r2
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d005      	beq.n	80037b4 <HAL_GPIO_Init+0x40>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2203      	movs	r2, #3
 80037ae:	4013      	ands	r3, r2
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d130      	bne.n	8003816 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	2203      	movs	r2, #3
 80037c0:	409a      	lsls	r2, r3
 80037c2:	0013      	movs	r3, r2
 80037c4:	43da      	mvns	r2, r3
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	4013      	ands	r3, r2
 80037ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	409a      	lsls	r2, r3
 80037d6:	0013      	movs	r3, r2
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	4313      	orrs	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037ea:	2201      	movs	r2, #1
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	409a      	lsls	r2, r3
 80037f0:	0013      	movs	r3, r2
 80037f2:	43da      	mvns	r2, r3
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4013      	ands	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	091b      	lsrs	r3, r3, #4
 8003800:	2201      	movs	r2, #1
 8003802:	401a      	ands	r2, r3
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	409a      	lsls	r2, r3
 8003808:	0013      	movs	r3, r2
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	4313      	orrs	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2203      	movs	r2, #3
 800381c:	4013      	ands	r3, r2
 800381e:	2b03      	cmp	r3, #3
 8003820:	d017      	beq.n	8003852 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	2203      	movs	r2, #3
 800382e:	409a      	lsls	r2, r3
 8003830:	0013      	movs	r3, r2
 8003832:	43da      	mvns	r2, r3
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	4013      	ands	r3, r2
 8003838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	689a      	ldr	r2, [r3, #8]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	409a      	lsls	r2, r3
 8003844:	0013      	movs	r3, r2
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	4313      	orrs	r3, r2
 800384a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2203      	movs	r2, #3
 8003858:	4013      	ands	r3, r2
 800385a:	2b02      	cmp	r3, #2
 800385c:	d123      	bne.n	80038a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	08da      	lsrs	r2, r3, #3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	3208      	adds	r2, #8
 8003866:	0092      	lsls	r2, r2, #2
 8003868:	58d3      	ldr	r3, [r2, r3]
 800386a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	2207      	movs	r2, #7
 8003870:	4013      	ands	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	220f      	movs	r2, #15
 8003876:	409a      	lsls	r2, r3
 8003878:	0013      	movs	r3, r2
 800387a:	43da      	mvns	r2, r3
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	4013      	ands	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	691a      	ldr	r2, [r3, #16]
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	2107      	movs	r1, #7
 800388a:	400b      	ands	r3, r1
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	409a      	lsls	r2, r3
 8003890:	0013      	movs	r3, r2
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	4313      	orrs	r3, r2
 8003896:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	08da      	lsrs	r2, r3, #3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3208      	adds	r2, #8
 80038a0:	0092      	lsls	r2, r2, #2
 80038a2:	6939      	ldr	r1, [r7, #16]
 80038a4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	2203      	movs	r2, #3
 80038b2:	409a      	lsls	r2, r3
 80038b4:	0013      	movs	r3, r2
 80038b6:	43da      	mvns	r2, r3
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	4013      	ands	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	2203      	movs	r2, #3
 80038c4:	401a      	ands	r2, r3
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	409a      	lsls	r2, r3
 80038cc:	0013      	movs	r3, r2
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	23c0      	movs	r3, #192	; 0xc0
 80038e0:	029b      	lsls	r3, r3, #10
 80038e2:	4013      	ands	r3, r2
 80038e4:	d100      	bne.n	80038e8 <HAL_GPIO_Init+0x174>
 80038e6:	e092      	b.n	8003a0e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80038e8:	4a50      	ldr	r2, [pc, #320]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	089b      	lsrs	r3, r3, #2
 80038ee:	3318      	adds	r3, #24
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	589b      	ldr	r3, [r3, r2]
 80038f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	2203      	movs	r2, #3
 80038fa:	4013      	ands	r3, r2
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	220f      	movs	r2, #15
 8003900:	409a      	lsls	r2, r3
 8003902:	0013      	movs	r3, r2
 8003904:	43da      	mvns	r2, r3
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	4013      	ands	r3, r2
 800390a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	23a0      	movs	r3, #160	; 0xa0
 8003910:	05db      	lsls	r3, r3, #23
 8003912:	429a      	cmp	r2, r3
 8003914:	d013      	beq.n	800393e <HAL_GPIO_Init+0x1ca>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a45      	ldr	r2, [pc, #276]	; (8003a30 <HAL_GPIO_Init+0x2bc>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d00d      	beq.n	800393a <HAL_GPIO_Init+0x1c6>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a44      	ldr	r2, [pc, #272]	; (8003a34 <HAL_GPIO_Init+0x2c0>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d007      	beq.n	8003936 <HAL_GPIO_Init+0x1c2>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a43      	ldr	r2, [pc, #268]	; (8003a38 <HAL_GPIO_Init+0x2c4>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d101      	bne.n	8003932 <HAL_GPIO_Init+0x1be>
 800392e:	2303      	movs	r3, #3
 8003930:	e006      	b.n	8003940 <HAL_GPIO_Init+0x1cc>
 8003932:	2305      	movs	r3, #5
 8003934:	e004      	b.n	8003940 <HAL_GPIO_Init+0x1cc>
 8003936:	2302      	movs	r3, #2
 8003938:	e002      	b.n	8003940 <HAL_GPIO_Init+0x1cc>
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <HAL_GPIO_Init+0x1cc>
 800393e:	2300      	movs	r3, #0
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	2103      	movs	r1, #3
 8003944:	400a      	ands	r2, r1
 8003946:	00d2      	lsls	r2, r2, #3
 8003948:	4093      	lsls	r3, r2
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	4313      	orrs	r3, r2
 800394e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003950:	4936      	ldr	r1, [pc, #216]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	089b      	lsrs	r3, r3, #2
 8003956:	3318      	adds	r3, #24
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800395e:	4b33      	ldr	r3, [pc, #204]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	43da      	mvns	r2, r3
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	4013      	ands	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	2380      	movs	r3, #128	; 0x80
 8003974:	035b      	lsls	r3, r3, #13
 8003976:	4013      	ands	r3, r2
 8003978:	d003      	beq.n	8003982 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	4313      	orrs	r3, r2
 8003980:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003982:	4b2a      	ldr	r3, [pc, #168]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003988:	4b28      	ldr	r3, [pc, #160]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	43da      	mvns	r2, r3
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	4013      	ands	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685a      	ldr	r2, [r3, #4]
 800399c:	2380      	movs	r3, #128	; 0x80
 800399e:	039b      	lsls	r3, r3, #14
 80039a0:	4013      	ands	r3, r2
 80039a2:	d003      	beq.n	80039ac <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039ac:	4b1f      	ldr	r3, [pc, #124]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80039b2:	4a1e      	ldr	r2, [pc, #120]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 80039b4:	2384      	movs	r3, #132	; 0x84
 80039b6:	58d3      	ldr	r3, [r2, r3]
 80039b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	43da      	mvns	r2, r3
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	4013      	ands	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685a      	ldr	r2, [r3, #4]
 80039c8:	2380      	movs	r3, #128	; 0x80
 80039ca:	029b      	lsls	r3, r3, #10
 80039cc:	4013      	ands	r3, r2
 80039ce:	d003      	beq.n	80039d8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039d8:	4914      	ldr	r1, [pc, #80]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 80039da:	2284      	movs	r2, #132	; 0x84
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80039e0:	4a12      	ldr	r2, [pc, #72]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 80039e2:	2380      	movs	r3, #128	; 0x80
 80039e4:	58d3      	ldr	r3, [r2, r3]
 80039e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	43da      	mvns	r2, r3
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	4013      	ands	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	2380      	movs	r3, #128	; 0x80
 80039f8:	025b      	lsls	r3, r3, #9
 80039fa:	4013      	ands	r3, r2
 80039fc:	d003      	beq.n	8003a06 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a06:	4909      	ldr	r1, [pc, #36]	; (8003a2c <HAL_GPIO_Init+0x2b8>)
 8003a08:	2280      	movs	r2, #128	; 0x80
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	3301      	adds	r3, #1
 8003a12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	40da      	lsrs	r2, r3
 8003a1c:	1e13      	subs	r3, r2, #0
 8003a1e:	d000      	beq.n	8003a22 <HAL_GPIO_Init+0x2ae>
 8003a20:	e6b0      	b.n	8003784 <HAL_GPIO_Init+0x10>
  }
}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	46c0      	nop			; (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b006      	add	sp, #24
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40021800 	.word	0x40021800
 8003a30:	50000400 	.word	0x50000400
 8003a34:	50000800 	.word	0x50000800
 8003a38:	50000c00 	.word	0x50000c00

08003a3c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a46:	2300      	movs	r3, #0
 8003a48:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003a4a:	e0b4      	b.n	8003bb6 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	409a      	lsls	r2, r3
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	4013      	ands	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d100      	bne.n	8003a60 <HAL_GPIO_DeInit+0x24>
 8003a5e:	e0a7      	b.n	8003bb0 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8003a60:	4a5a      	ldr	r2, [pc, #360]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	089b      	lsrs	r3, r3, #2
 8003a66:	3318      	adds	r3, #24
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	589b      	ldr	r3, [r3, r2]
 8003a6c:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2203      	movs	r2, #3
 8003a72:	4013      	ands	r3, r2
 8003a74:	00db      	lsls	r3, r3, #3
 8003a76:	220f      	movs	r2, #15
 8003a78:	409a      	lsls	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	23a0      	movs	r3, #160	; 0xa0
 8003a84:	05db      	lsls	r3, r3, #23
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d013      	beq.n	8003ab2 <HAL_GPIO_DeInit+0x76>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a50      	ldr	r2, [pc, #320]	; (8003bd0 <HAL_GPIO_DeInit+0x194>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d00d      	beq.n	8003aae <HAL_GPIO_DeInit+0x72>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a4f      	ldr	r2, [pc, #316]	; (8003bd4 <HAL_GPIO_DeInit+0x198>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d007      	beq.n	8003aaa <HAL_GPIO_DeInit+0x6e>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a4e      	ldr	r2, [pc, #312]	; (8003bd8 <HAL_GPIO_DeInit+0x19c>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d101      	bne.n	8003aa6 <HAL_GPIO_DeInit+0x6a>
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e006      	b.n	8003ab4 <HAL_GPIO_DeInit+0x78>
 8003aa6:	2305      	movs	r3, #5
 8003aa8:	e004      	b.n	8003ab4 <HAL_GPIO_DeInit+0x78>
 8003aaa:	2302      	movs	r3, #2
 8003aac:	e002      	b.n	8003ab4 <HAL_GPIO_DeInit+0x78>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e000      	b.n	8003ab4 <HAL_GPIO_DeInit+0x78>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	2103      	movs	r1, #3
 8003ab8:	400a      	ands	r2, r1
 8003aba:	00d2      	lsls	r2, r2, #3
 8003abc:	4093      	lsls	r3, r2
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d136      	bne.n	8003b32 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003ac4:	4a41      	ldr	r2, [pc, #260]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003ac6:	2380      	movs	r3, #128	; 0x80
 8003ac8:	58d3      	ldr	r3, [r2, r3]
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	43d2      	mvns	r2, r2
 8003ace:	493f      	ldr	r1, [pc, #252]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	2280      	movs	r2, #128	; 0x80
 8003ad4:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003ad6:	4a3d      	ldr	r2, [pc, #244]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003ad8:	2384      	movs	r3, #132	; 0x84
 8003ada:	58d3      	ldr	r3, [r2, r3]
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	43d2      	mvns	r2, r2
 8003ae0:	493a      	ldr	r1, [pc, #232]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	2284      	movs	r2, #132	; 0x84
 8003ae6:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003ae8:	4b38      	ldr	r3, [pc, #224]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	43d9      	mvns	r1, r3
 8003af0:	4b36      	ldr	r3, [pc, #216]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003af2:	400a      	ands	r2, r1
 8003af4:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003af6:	4b35      	ldr	r3, [pc, #212]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	43d9      	mvns	r1, r3
 8003afe:	4b33      	ldr	r3, [pc, #204]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003b00:	400a      	ands	r2, r1
 8003b02:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2203      	movs	r2, #3
 8003b08:	4013      	ands	r3, r2
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	220f      	movs	r2, #15
 8003b0e:	409a      	lsls	r2, r3
 8003b10:	0013      	movs	r3, r2
 8003b12:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003b14:	4a2d      	ldr	r2, [pc, #180]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	089b      	lsrs	r3, r3, #2
 8003b1a:	3318      	adds	r3, #24
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	589a      	ldr	r2, [r3, r2]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	43d9      	mvns	r1, r3
 8003b24:	4829      	ldr	r0, [pc, #164]	; (8003bcc <HAL_GPIO_DeInit+0x190>)
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	089b      	lsrs	r3, r3, #2
 8003b2a:	400a      	ands	r2, r1
 8003b2c:	3318      	adds	r3, #24
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	2103      	movs	r1, #3
 8003b3c:	4099      	lsls	r1, r3
 8003b3e:	000b      	movs	r3, r1
 8003b40:	431a      	orrs	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	08da      	lsrs	r2, r3, #3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3208      	adds	r2, #8
 8003b4e:	0092      	lsls	r2, r2, #2
 8003b50:	58d3      	ldr	r3, [r2, r3]
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	2107      	movs	r1, #7
 8003b56:	400a      	ands	r2, r1
 8003b58:	0092      	lsls	r2, r2, #2
 8003b5a:	210f      	movs	r1, #15
 8003b5c:	4091      	lsls	r1, r2
 8003b5e:	000a      	movs	r2, r1
 8003b60:	43d1      	mvns	r1, r2
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	08d2      	lsrs	r2, r2, #3
 8003b66:	4019      	ands	r1, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3208      	adds	r2, #8
 8003b6c:	0092      	lsls	r2, r2, #2
 8003b6e:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	0052      	lsls	r2, r2, #1
 8003b78:	2103      	movs	r1, #3
 8003b7a:	4091      	lsls	r1, r2
 8003b7c:	000a      	movs	r2, r1
 8003b7e:	43d2      	mvns	r2, r2
 8003b80:	401a      	ands	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2101      	movs	r1, #1
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	4091      	lsls	r1, r2
 8003b90:	000a      	movs	r2, r1
 8003b92:	43d2      	mvns	r2, r2
 8003b94:	401a      	ands	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	0052      	lsls	r2, r2, #1
 8003ba2:	2103      	movs	r1, #3
 8003ba4:	4091      	lsls	r1, r2
 8003ba6:	000a      	movs	r2, r1
 8003ba8:	43d2      	mvns	r2, r2
 8003baa:	401a      	ands	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	40da      	lsrs	r2, r3
 8003bbc:	1e13      	subs	r3, r2, #0
 8003bbe:	d000      	beq.n	8003bc2 <HAL_GPIO_DeInit+0x186>
 8003bc0:	e744      	b.n	8003a4c <HAL_GPIO_DeInit+0x10>
  }
}
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	46c0      	nop			; (mov r8, r8)
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	b006      	add	sp, #24
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40021800 	.word	0x40021800
 8003bd0:	50000400 	.word	0x50000400
 8003bd4:	50000800 	.word	0x50000800
 8003bd8:	50000c00 	.word	0x50000c00

08003bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	0008      	movs	r0, r1
 8003be6:	0011      	movs	r1, r2
 8003be8:	1cbb      	adds	r3, r7, #2
 8003bea:	1c02      	adds	r2, r0, #0
 8003bec:	801a      	strh	r2, [r3, #0]
 8003bee:	1c7b      	adds	r3, r7, #1
 8003bf0:	1c0a      	adds	r2, r1, #0
 8003bf2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf4:	1c7b      	adds	r3, r7, #1
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d004      	beq.n	8003c06 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bfc:	1cbb      	adds	r3, r7, #2
 8003bfe:	881a      	ldrh	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c04:	e003      	b.n	8003c0e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c06:	1cbb      	adds	r3, r7, #2
 8003c08:	881a      	ldrh	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c0e:	46c0      	nop			; (mov r8, r8)
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b002      	add	sp, #8
 8003c14:	bd80      	pop	{r7, pc}
	...

08003c18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e082      	b.n	8003d30 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2241      	movs	r2, #65	; 0x41
 8003c2e:	5c9b      	ldrb	r3, [r3, r2]
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d107      	bne.n	8003c46 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2240      	movs	r2, #64	; 0x40
 8003c3a:	2100      	movs	r1, #0
 8003c3c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	0018      	movs	r0, r3
 8003c42:	f7ff f927 	bl	8002e94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2241      	movs	r2, #65	; 0x41
 8003c4a:	2124      	movs	r1, #36	; 0x24
 8003c4c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2101      	movs	r1, #1
 8003c5a:	438a      	bics	r2, r1
 8003c5c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685a      	ldr	r2, [r3, #4]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4934      	ldr	r1, [pc, #208]	; (8003d38 <HAL_I2C_Init+0x120>)
 8003c68:	400a      	ands	r2, r1
 8003c6a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	689a      	ldr	r2, [r3, #8]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4931      	ldr	r1, [pc, #196]	; (8003d3c <HAL_I2C_Init+0x124>)
 8003c78:	400a      	ands	r2, r1
 8003c7a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d108      	bne.n	8003c96 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689a      	ldr	r2, [r3, #8]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2180      	movs	r1, #128	; 0x80
 8003c8e:	0209      	lsls	r1, r1, #8
 8003c90:	430a      	orrs	r2, r1
 8003c92:	609a      	str	r2, [r3, #8]
 8003c94:	e007      	b.n	8003ca6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689a      	ldr	r2, [r3, #8]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2184      	movs	r1, #132	; 0x84
 8003ca0:	0209      	lsls	r1, r1, #8
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d104      	bne.n	8003cb8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2280      	movs	r2, #128	; 0x80
 8003cb4:	0112      	lsls	r2, r2, #4
 8003cb6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	491f      	ldr	r1, [pc, #124]	; (8003d40 <HAL_I2C_Init+0x128>)
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68da      	ldr	r2, [r3, #12]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	491a      	ldr	r1, [pc, #104]	; (8003d3c <HAL_I2C_Init+0x124>)
 8003cd4:	400a      	ands	r2, r1
 8003cd6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	695b      	ldr	r3, [r3, #20]
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	69d9      	ldr	r1, [r3, #28]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1a      	ldr	r2, [r3, #32]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2241      	movs	r2, #65	; 0x41
 8003d1c:	2120      	movs	r1, #32
 8003d1e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2242      	movs	r2, #66	; 0x42
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	0018      	movs	r0, r3
 8003d32:	46bd      	mov	sp, r7
 8003d34:	b002      	add	sp, #8
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	f0ffffff 	.word	0xf0ffffff
 8003d3c:	ffff7fff 	.word	0xffff7fff
 8003d40:	02008000 	.word	0x02008000

08003d44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2241      	movs	r2, #65	; 0x41
 8003d52:	5c9b      	ldrb	r3, [r3, r2]
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b20      	cmp	r3, #32
 8003d58:	d138      	bne.n	8003dcc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2240      	movs	r2, #64	; 0x40
 8003d5e:	5c9b      	ldrb	r3, [r3, r2]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e032      	b.n	8003dce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2240      	movs	r2, #64	; 0x40
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2241      	movs	r2, #65	; 0x41
 8003d74:	2124      	movs	r1, #36	; 0x24
 8003d76:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2101      	movs	r1, #1
 8003d84:	438a      	bics	r2, r1
 8003d86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4911      	ldr	r1, [pc, #68]	; (8003dd8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003d94:	400a      	ands	r2, r1
 8003d96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6819      	ldr	r1, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	683a      	ldr	r2, [r7, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2101      	movs	r1, #1
 8003db4:	430a      	orrs	r2, r1
 8003db6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2241      	movs	r2, #65	; 0x41
 8003dbc:	2120      	movs	r1, #32
 8003dbe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2240      	movs	r2, #64	; 0x40
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	e000      	b.n	8003dce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dcc:	2302      	movs	r3, #2
  }
}
 8003dce:	0018      	movs	r0, r3
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	b002      	add	sp, #8
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	ffffefff 	.word	0xffffefff

08003ddc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2241      	movs	r2, #65	; 0x41
 8003dea:	5c9b      	ldrb	r3, [r3, r2]
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b20      	cmp	r3, #32
 8003df0:	d139      	bne.n	8003e66 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2240      	movs	r2, #64	; 0x40
 8003df6:	5c9b      	ldrb	r3, [r3, r2]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d101      	bne.n	8003e00 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	e033      	b.n	8003e68 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2240      	movs	r2, #64	; 0x40
 8003e04:	2101      	movs	r1, #1
 8003e06:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2241      	movs	r2, #65	; 0x41
 8003e0c:	2124      	movs	r1, #36	; 0x24
 8003e0e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	438a      	bics	r2, r1
 8003e1e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4a11      	ldr	r2, [pc, #68]	; (8003e70 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	021b      	lsls	r3, r3, #8
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2241      	movs	r2, #65	; 0x41
 8003e56:	2120      	movs	r1, #32
 8003e58:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2240      	movs	r2, #64	; 0x40
 8003e5e:	2100      	movs	r1, #0
 8003e60:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e62:	2300      	movs	r3, #0
 8003e64:	e000      	b.n	8003e68 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e66:	2302      	movs	r3, #2
  }
}
 8003e68:	0018      	movs	r0, r3
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	b004      	add	sp, #16
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	fffff0ff 	.word	0xfffff0ff

08003e74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003e7c:	4b19      	ldr	r3, [pc, #100]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a19      	ldr	r2, [pc, #100]	; (8003ee8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003e82:	4013      	ands	r3, r2
 8003e84:	0019      	movs	r1, r3
 8003e86:	4b17      	ldr	r3, [pc, #92]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	2380      	movs	r3, #128	; 0x80
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d11f      	bne.n	8003ed8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003e98:	4b14      	ldr	r3, [pc, #80]	; (8003eec <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	0013      	movs	r3, r2
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	189b      	adds	r3, r3, r2
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	4912      	ldr	r1, [pc, #72]	; (8003ef0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	f7fc f948 	bl	800013c <__udivsi3>
 8003eac:	0003      	movs	r3, r0
 8003eae:	3301      	adds	r3, #1
 8003eb0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003eb2:	e008      	b.n	8003ec6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	60fb      	str	r3, [r7, #12]
 8003ec0:	e001      	b.n	8003ec6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e009      	b.n	8003eda <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ec6:	4b07      	ldr	r3, [pc, #28]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003ec8:	695a      	ldr	r2, [r3, #20]
 8003eca:	2380      	movs	r3, #128	; 0x80
 8003ecc:	00db      	lsls	r3, r3, #3
 8003ece:	401a      	ands	r2, r3
 8003ed0:	2380      	movs	r3, #128	; 0x80
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d0ed      	beq.n	8003eb4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	0018      	movs	r0, r3
 8003edc:	46bd      	mov	sp, r7
 8003ede:	b004      	add	sp, #16
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	46c0      	nop			; (mov r8, r8)
 8003ee4:	40007000 	.word	0x40007000
 8003ee8:	fffff9ff 	.word	0xfffff9ff
 8003eec:	20000018 	.word	0x20000018
 8003ef0:	000f4240 	.word	0x000f4240

08003ef4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003ef8:	4b03      	ldr	r3, [pc, #12]	; (8003f08 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	23e0      	movs	r3, #224	; 0xe0
 8003efe:	01db      	lsls	r3, r3, #7
 8003f00:	4013      	ands	r3, r2
}
 8003f02:	0018      	movs	r0, r3
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40021000 	.word	0x40021000

08003f0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b088      	sub	sp, #32
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e2fe      	b.n	800451c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2201      	movs	r2, #1
 8003f24:	4013      	ands	r3, r2
 8003f26:	d100      	bne.n	8003f2a <HAL_RCC_OscConfig+0x1e>
 8003f28:	e07c      	b.n	8004024 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f2a:	4bc3      	ldr	r3, [pc, #780]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2238      	movs	r2, #56	; 0x38
 8003f30:	4013      	ands	r3, r2
 8003f32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f34:	4bc0      	ldr	r3, [pc, #768]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	2203      	movs	r2, #3
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	2b10      	cmp	r3, #16
 8003f42:	d102      	bne.n	8003f4a <HAL_RCC_OscConfig+0x3e>
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	2b03      	cmp	r3, #3
 8003f48:	d002      	beq.n	8003f50 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d10b      	bne.n	8003f68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f50:	4bb9      	ldr	r3, [pc, #740]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	029b      	lsls	r3, r3, #10
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d062      	beq.n	8004022 <HAL_RCC_OscConfig+0x116>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d15e      	bne.n	8004022 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e2d9      	b.n	800451c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	2380      	movs	r3, #128	; 0x80
 8003f6e:	025b      	lsls	r3, r3, #9
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d107      	bne.n	8003f84 <HAL_RCC_OscConfig+0x78>
 8003f74:	4bb0      	ldr	r3, [pc, #704]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	4baf      	ldr	r3, [pc, #700]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003f7a:	2180      	movs	r1, #128	; 0x80
 8003f7c:	0249      	lsls	r1, r1, #9
 8003f7e:	430a      	orrs	r2, r1
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	e020      	b.n	8003fc6 <HAL_RCC_OscConfig+0xba>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	23a0      	movs	r3, #160	; 0xa0
 8003f8a:	02db      	lsls	r3, r3, #11
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d10e      	bne.n	8003fae <HAL_RCC_OscConfig+0xa2>
 8003f90:	4ba9      	ldr	r3, [pc, #676]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	4ba8      	ldr	r3, [pc, #672]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003f96:	2180      	movs	r1, #128	; 0x80
 8003f98:	02c9      	lsls	r1, r1, #11
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	4ba6      	ldr	r3, [pc, #664]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	4ba5      	ldr	r3, [pc, #660]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003fa4:	2180      	movs	r1, #128	; 0x80
 8003fa6:	0249      	lsls	r1, r1, #9
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	e00b      	b.n	8003fc6 <HAL_RCC_OscConfig+0xba>
 8003fae:	4ba2      	ldr	r3, [pc, #648]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	4ba1      	ldr	r3, [pc, #644]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003fb4:	49a1      	ldr	r1, [pc, #644]	; (800423c <HAL_RCC_OscConfig+0x330>)
 8003fb6:	400a      	ands	r2, r1
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	4b9f      	ldr	r3, [pc, #636]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	4b9e      	ldr	r3, [pc, #632]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003fc0:	499f      	ldr	r1, [pc, #636]	; (8004240 <HAL_RCC_OscConfig+0x334>)
 8003fc2:	400a      	ands	r2, r1
 8003fc4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d014      	beq.n	8003ff8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fce:	f7ff fae9 	bl	80035a4 <HAL_GetTick>
 8003fd2:	0003      	movs	r3, r0
 8003fd4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd8:	f7ff fae4 	bl	80035a4 <HAL_GetTick>
 8003fdc:	0002      	movs	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b64      	cmp	r3, #100	; 0x64
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e298      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fea:	4b93      	ldr	r3, [pc, #588]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	2380      	movs	r3, #128	; 0x80
 8003ff0:	029b      	lsls	r3, r3, #10
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	d0f0      	beq.n	8003fd8 <HAL_RCC_OscConfig+0xcc>
 8003ff6:	e015      	b.n	8004024 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff8:	f7ff fad4 	bl	80035a4 <HAL_GetTick>
 8003ffc:	0003      	movs	r3, r0
 8003ffe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004002:	f7ff facf 	bl	80035a4 <HAL_GetTick>
 8004006:	0002      	movs	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b64      	cmp	r3, #100	; 0x64
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e283      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004014:	4b88      	ldr	r3, [pc, #544]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	2380      	movs	r3, #128	; 0x80
 800401a:	029b      	lsls	r3, r3, #10
 800401c:	4013      	ands	r3, r2
 800401e:	d1f0      	bne.n	8004002 <HAL_RCC_OscConfig+0xf6>
 8004020:	e000      	b.n	8004024 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004022:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2202      	movs	r2, #2
 800402a:	4013      	ands	r3, r2
 800402c:	d100      	bne.n	8004030 <HAL_RCC_OscConfig+0x124>
 800402e:	e099      	b.n	8004164 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004030:	4b81      	ldr	r3, [pc, #516]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	2238      	movs	r2, #56	; 0x38
 8004036:	4013      	ands	r3, r2
 8004038:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800403a:	4b7f      	ldr	r3, [pc, #508]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	2203      	movs	r2, #3
 8004040:	4013      	ands	r3, r2
 8004042:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	2b10      	cmp	r3, #16
 8004048:	d102      	bne.n	8004050 <HAL_RCC_OscConfig+0x144>
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	2b02      	cmp	r3, #2
 800404e:	d002      	beq.n	8004056 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d135      	bne.n	80040c2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004056:	4b78      	ldr	r3, [pc, #480]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	2380      	movs	r3, #128	; 0x80
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	4013      	ands	r3, r2
 8004060:	d005      	beq.n	800406e <HAL_RCC_OscConfig+0x162>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e256      	b.n	800451c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800406e:	4b72      	ldr	r3, [pc, #456]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	4a74      	ldr	r2, [pc, #464]	; (8004244 <HAL_RCC_OscConfig+0x338>)
 8004074:	4013      	ands	r3, r2
 8004076:	0019      	movs	r1, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	021a      	lsls	r2, r3, #8
 800407e:	4b6e      	ldr	r3, [pc, #440]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004080:	430a      	orrs	r2, r1
 8004082:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d112      	bne.n	80040b0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800408a:	4b6b      	ldr	r3, [pc, #428]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a6e      	ldr	r2, [pc, #440]	; (8004248 <HAL_RCC_OscConfig+0x33c>)
 8004090:	4013      	ands	r3, r2
 8004092:	0019      	movs	r1, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691a      	ldr	r2, [r3, #16]
 8004098:	4b67      	ldr	r3, [pc, #412]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 800409a:	430a      	orrs	r2, r1
 800409c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800409e:	4b66      	ldr	r3, [pc, #408]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	0adb      	lsrs	r3, r3, #11
 80040a4:	2207      	movs	r2, #7
 80040a6:	4013      	ands	r3, r2
 80040a8:	4a68      	ldr	r2, [pc, #416]	; (800424c <HAL_RCC_OscConfig+0x340>)
 80040aa:	40da      	lsrs	r2, r3
 80040ac:	4b68      	ldr	r3, [pc, #416]	; (8004250 <HAL_RCC_OscConfig+0x344>)
 80040ae:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80040b0:	4b68      	ldr	r3, [pc, #416]	; (8004254 <HAL_RCC_OscConfig+0x348>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	0018      	movs	r0, r3
 80040b6:	f7ff fa19 	bl	80034ec <HAL_InitTick>
 80040ba:	1e03      	subs	r3, r0, #0
 80040bc:	d051      	beq.n	8004162 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e22c      	b.n	800451c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d030      	beq.n	800412c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80040ca:	4b5b      	ldr	r3, [pc, #364]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a5e      	ldr	r2, [pc, #376]	; (8004248 <HAL_RCC_OscConfig+0x33c>)
 80040d0:	4013      	ands	r3, r2
 80040d2:	0019      	movs	r1, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691a      	ldr	r2, [r3, #16]
 80040d8:	4b57      	ldr	r3, [pc, #348]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80040da:	430a      	orrs	r2, r1
 80040dc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80040de:	4b56      	ldr	r3, [pc, #344]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	4b55      	ldr	r3, [pc, #340]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80040e4:	2180      	movs	r1, #128	; 0x80
 80040e6:	0049      	lsls	r1, r1, #1
 80040e8:	430a      	orrs	r2, r1
 80040ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ec:	f7ff fa5a 	bl	80035a4 <HAL_GetTick>
 80040f0:	0003      	movs	r3, r0
 80040f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040f4:	e008      	b.n	8004108 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f6:	f7ff fa55 	bl	80035a4 <HAL_GetTick>
 80040fa:	0002      	movs	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e209      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004108:	4b4b      	ldr	r3, [pc, #300]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	2380      	movs	r3, #128	; 0x80
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	4013      	ands	r3, r2
 8004112:	d0f0      	beq.n	80040f6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004114:	4b48      	ldr	r3, [pc, #288]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	4a4a      	ldr	r2, [pc, #296]	; (8004244 <HAL_RCC_OscConfig+0x338>)
 800411a:	4013      	ands	r3, r2
 800411c:	0019      	movs	r1, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	021a      	lsls	r2, r3, #8
 8004124:	4b44      	ldr	r3, [pc, #272]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004126:	430a      	orrs	r2, r1
 8004128:	605a      	str	r2, [r3, #4]
 800412a:	e01b      	b.n	8004164 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800412c:	4b42      	ldr	r3, [pc, #264]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	4b41      	ldr	r3, [pc, #260]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004132:	4949      	ldr	r1, [pc, #292]	; (8004258 <HAL_RCC_OscConfig+0x34c>)
 8004134:	400a      	ands	r2, r1
 8004136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004138:	f7ff fa34 	bl	80035a4 <HAL_GetTick>
 800413c:	0003      	movs	r3, r0
 800413e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004140:	e008      	b.n	8004154 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004142:	f7ff fa2f 	bl	80035a4 <HAL_GetTick>
 8004146:	0002      	movs	r2, r0
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	2b02      	cmp	r3, #2
 800414e:	d901      	bls.n	8004154 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e1e3      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004154:	4b38      	ldr	r3, [pc, #224]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	2380      	movs	r3, #128	; 0x80
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	4013      	ands	r3, r2
 800415e:	d1f0      	bne.n	8004142 <HAL_RCC_OscConfig+0x236>
 8004160:	e000      	b.n	8004164 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004162:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2208      	movs	r2, #8
 800416a:	4013      	ands	r3, r2
 800416c:	d047      	beq.n	80041fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800416e:	4b32      	ldr	r3, [pc, #200]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	2238      	movs	r2, #56	; 0x38
 8004174:	4013      	ands	r3, r2
 8004176:	2b18      	cmp	r3, #24
 8004178:	d10a      	bne.n	8004190 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800417a:	4b2f      	ldr	r3, [pc, #188]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 800417c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800417e:	2202      	movs	r2, #2
 8004180:	4013      	ands	r3, r2
 8004182:	d03c      	beq.n	80041fe <HAL_RCC_OscConfig+0x2f2>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d138      	bne.n	80041fe <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e1c5      	b.n	800451c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d019      	beq.n	80041cc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004198:	4b27      	ldr	r3, [pc, #156]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 800419a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800419c:	4b26      	ldr	r3, [pc, #152]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 800419e:	2101      	movs	r1, #1
 80041a0:	430a      	orrs	r2, r1
 80041a2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a4:	f7ff f9fe 	bl	80035a4 <HAL_GetTick>
 80041a8:	0003      	movs	r3, r0
 80041aa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041ac:	e008      	b.n	80041c0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ae:	f7ff f9f9 	bl	80035a4 <HAL_GetTick>
 80041b2:	0002      	movs	r2, r0
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e1ad      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041c0:	4b1d      	ldr	r3, [pc, #116]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80041c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041c4:	2202      	movs	r2, #2
 80041c6:	4013      	ands	r3, r2
 80041c8:	d0f1      	beq.n	80041ae <HAL_RCC_OscConfig+0x2a2>
 80041ca:	e018      	b.n	80041fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80041cc:	4b1a      	ldr	r3, [pc, #104]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80041ce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80041d0:	4b19      	ldr	r3, [pc, #100]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80041d2:	2101      	movs	r1, #1
 80041d4:	438a      	bics	r2, r1
 80041d6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7ff f9e4 	bl	80035a4 <HAL_GetTick>
 80041dc:	0003      	movs	r3, r0
 80041de:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041e0:	e008      	b.n	80041f4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041e2:	f7ff f9df 	bl	80035a4 <HAL_GetTick>
 80041e6:	0002      	movs	r2, r0
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e193      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041f4:	4b10      	ldr	r3, [pc, #64]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 80041f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041f8:	2202      	movs	r2, #2
 80041fa:	4013      	ands	r3, r2
 80041fc:	d1f1      	bne.n	80041e2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2204      	movs	r2, #4
 8004204:	4013      	ands	r3, r2
 8004206:	d100      	bne.n	800420a <HAL_RCC_OscConfig+0x2fe>
 8004208:	e0c6      	b.n	8004398 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800420a:	231f      	movs	r3, #31
 800420c:	18fb      	adds	r3, r7, r3
 800420e:	2200      	movs	r2, #0
 8004210:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004212:	4b09      	ldr	r3, [pc, #36]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	2238      	movs	r2, #56	; 0x38
 8004218:	4013      	ands	r3, r2
 800421a:	2b20      	cmp	r3, #32
 800421c:	d11e      	bne.n	800425c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800421e:	4b06      	ldr	r3, [pc, #24]	; (8004238 <HAL_RCC_OscConfig+0x32c>)
 8004220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004222:	2202      	movs	r2, #2
 8004224:	4013      	ands	r3, r2
 8004226:	d100      	bne.n	800422a <HAL_RCC_OscConfig+0x31e>
 8004228:	e0b6      	b.n	8004398 <HAL_RCC_OscConfig+0x48c>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d000      	beq.n	8004234 <HAL_RCC_OscConfig+0x328>
 8004232:	e0b1      	b.n	8004398 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e171      	b.n	800451c <HAL_RCC_OscConfig+0x610>
 8004238:	40021000 	.word	0x40021000
 800423c:	fffeffff 	.word	0xfffeffff
 8004240:	fffbffff 	.word	0xfffbffff
 8004244:	ffff80ff 	.word	0xffff80ff
 8004248:	ffffc7ff 	.word	0xffffc7ff
 800424c:	00f42400 	.word	0x00f42400
 8004250:	20000018 	.word	0x20000018
 8004254:	2000001c 	.word	0x2000001c
 8004258:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800425c:	4bb1      	ldr	r3, [pc, #708]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 800425e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	055b      	lsls	r3, r3, #21
 8004264:	4013      	ands	r3, r2
 8004266:	d101      	bne.n	800426c <HAL_RCC_OscConfig+0x360>
 8004268:	2301      	movs	r3, #1
 800426a:	e000      	b.n	800426e <HAL_RCC_OscConfig+0x362>
 800426c:	2300      	movs	r3, #0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d011      	beq.n	8004296 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004272:	4bac      	ldr	r3, [pc, #688]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004274:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004276:	4bab      	ldr	r3, [pc, #684]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004278:	2180      	movs	r1, #128	; 0x80
 800427a:	0549      	lsls	r1, r1, #21
 800427c:	430a      	orrs	r2, r1
 800427e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004280:	4ba8      	ldr	r3, [pc, #672]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004282:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004284:	2380      	movs	r3, #128	; 0x80
 8004286:	055b      	lsls	r3, r3, #21
 8004288:	4013      	ands	r3, r2
 800428a:	60fb      	str	r3, [r7, #12]
 800428c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800428e:	231f      	movs	r3, #31
 8004290:	18fb      	adds	r3, r7, r3
 8004292:	2201      	movs	r2, #1
 8004294:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004296:	4ba4      	ldr	r3, [pc, #656]	; (8004528 <HAL_RCC_OscConfig+0x61c>)
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	2380      	movs	r3, #128	; 0x80
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	4013      	ands	r3, r2
 80042a0:	d11a      	bne.n	80042d8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042a2:	4ba1      	ldr	r3, [pc, #644]	; (8004528 <HAL_RCC_OscConfig+0x61c>)
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	4ba0      	ldr	r3, [pc, #640]	; (8004528 <HAL_RCC_OscConfig+0x61c>)
 80042a8:	2180      	movs	r1, #128	; 0x80
 80042aa:	0049      	lsls	r1, r1, #1
 80042ac:	430a      	orrs	r2, r1
 80042ae:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80042b0:	f7ff f978 	bl	80035a4 <HAL_GetTick>
 80042b4:	0003      	movs	r3, r0
 80042b6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ba:	f7ff f973 	bl	80035a4 <HAL_GetTick>
 80042be:	0002      	movs	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e127      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042cc:	4b96      	ldr	r3, [pc, #600]	; (8004528 <HAL_RCC_OscConfig+0x61c>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	2380      	movs	r3, #128	; 0x80
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	4013      	ands	r3, r2
 80042d6:	d0f0      	beq.n	80042ba <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d106      	bne.n	80042ee <HAL_RCC_OscConfig+0x3e2>
 80042e0:	4b90      	ldr	r3, [pc, #576]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80042e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042e4:	4b8f      	ldr	r3, [pc, #572]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80042e6:	2101      	movs	r1, #1
 80042e8:	430a      	orrs	r2, r1
 80042ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80042ec:	e01c      	b.n	8004328 <HAL_RCC_OscConfig+0x41c>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2b05      	cmp	r3, #5
 80042f4:	d10c      	bne.n	8004310 <HAL_RCC_OscConfig+0x404>
 80042f6:	4b8b      	ldr	r3, [pc, #556]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80042f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042fa:	4b8a      	ldr	r3, [pc, #552]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80042fc:	2104      	movs	r1, #4
 80042fe:	430a      	orrs	r2, r1
 8004300:	65da      	str	r2, [r3, #92]	; 0x5c
 8004302:	4b88      	ldr	r3, [pc, #544]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004304:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004306:	4b87      	ldr	r3, [pc, #540]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004308:	2101      	movs	r1, #1
 800430a:	430a      	orrs	r2, r1
 800430c:	65da      	str	r2, [r3, #92]	; 0x5c
 800430e:	e00b      	b.n	8004328 <HAL_RCC_OscConfig+0x41c>
 8004310:	4b84      	ldr	r3, [pc, #528]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004312:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004314:	4b83      	ldr	r3, [pc, #524]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004316:	2101      	movs	r1, #1
 8004318:	438a      	bics	r2, r1
 800431a:	65da      	str	r2, [r3, #92]	; 0x5c
 800431c:	4b81      	ldr	r3, [pc, #516]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 800431e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004320:	4b80      	ldr	r3, [pc, #512]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004322:	2104      	movs	r1, #4
 8004324:	438a      	bics	r2, r1
 8004326:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d014      	beq.n	800435a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004330:	f7ff f938 	bl	80035a4 <HAL_GetTick>
 8004334:	0003      	movs	r3, r0
 8004336:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004338:	e009      	b.n	800434e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433a:	f7ff f933 	bl	80035a4 <HAL_GetTick>
 800433e:	0002      	movs	r2, r0
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	4a79      	ldr	r2, [pc, #484]	; (800452c <HAL_RCC_OscConfig+0x620>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e0e6      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800434e:	4b75      	ldr	r3, [pc, #468]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004352:	2202      	movs	r2, #2
 8004354:	4013      	ands	r3, r2
 8004356:	d0f0      	beq.n	800433a <HAL_RCC_OscConfig+0x42e>
 8004358:	e013      	b.n	8004382 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435a:	f7ff f923 	bl	80035a4 <HAL_GetTick>
 800435e:	0003      	movs	r3, r0
 8004360:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004362:	e009      	b.n	8004378 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004364:	f7ff f91e 	bl	80035a4 <HAL_GetTick>
 8004368:	0002      	movs	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	4a6f      	ldr	r2, [pc, #444]	; (800452c <HAL_RCC_OscConfig+0x620>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e0d1      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004378:	4b6a      	ldr	r3, [pc, #424]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 800437a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800437c:	2202      	movs	r2, #2
 800437e:	4013      	ands	r3, r2
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004382:	231f      	movs	r3, #31
 8004384:	18fb      	adds	r3, r7, r3
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d105      	bne.n	8004398 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800438c:	4b65      	ldr	r3, [pc, #404]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 800438e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004390:	4b64      	ldr	r3, [pc, #400]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004392:	4967      	ldr	r1, [pc, #412]	; (8004530 <HAL_RCC_OscConfig+0x624>)
 8004394:	400a      	ands	r2, r1
 8004396:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d100      	bne.n	80043a2 <HAL_RCC_OscConfig+0x496>
 80043a0:	e0bb      	b.n	800451a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043a2:	4b60      	ldr	r3, [pc, #384]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	2238      	movs	r2, #56	; 0x38
 80043a8:	4013      	ands	r3, r2
 80043aa:	2b10      	cmp	r3, #16
 80043ac:	d100      	bne.n	80043b0 <HAL_RCC_OscConfig+0x4a4>
 80043ae:	e07b      	b.n	80044a8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	69db      	ldr	r3, [r3, #28]
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d156      	bne.n	8004466 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043b8:	4b5a      	ldr	r3, [pc, #360]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	4b59      	ldr	r3, [pc, #356]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80043be:	495d      	ldr	r1, [pc, #372]	; (8004534 <HAL_RCC_OscConfig+0x628>)
 80043c0:	400a      	ands	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c4:	f7ff f8ee 	bl	80035a4 <HAL_GetTick>
 80043c8:	0003      	movs	r3, r0
 80043ca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043cc:	e008      	b.n	80043e0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ce:	f7ff f8e9 	bl	80035a4 <HAL_GetTick>
 80043d2:	0002      	movs	r2, r0
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d901      	bls.n	80043e0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e09d      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043e0:	4b50      	ldr	r3, [pc, #320]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	2380      	movs	r3, #128	; 0x80
 80043e6:	049b      	lsls	r3, r3, #18
 80043e8:	4013      	ands	r3, r2
 80043ea:	d1f0      	bne.n	80043ce <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043ec:	4b4d      	ldr	r3, [pc, #308]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	4a51      	ldr	r2, [pc, #324]	; (8004538 <HAL_RCC_OscConfig+0x62c>)
 80043f2:	4013      	ands	r3, r2
 80043f4:	0019      	movs	r1, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1a      	ldr	r2, [r3, #32]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fe:	431a      	orrs	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004404:	021b      	lsls	r3, r3, #8
 8004406:	431a      	orrs	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800440c:	431a      	orrs	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004418:	431a      	orrs	r2, r3
 800441a:	4b42      	ldr	r3, [pc, #264]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 800441c:	430a      	orrs	r2, r1
 800441e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004420:	4b40      	ldr	r3, [pc, #256]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	4b3f      	ldr	r3, [pc, #252]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004426:	2180      	movs	r1, #128	; 0x80
 8004428:	0449      	lsls	r1, r1, #17
 800442a:	430a      	orrs	r2, r1
 800442c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800442e:	4b3d      	ldr	r3, [pc, #244]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	4b3c      	ldr	r3, [pc, #240]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004434:	2180      	movs	r1, #128	; 0x80
 8004436:	0549      	lsls	r1, r1, #21
 8004438:	430a      	orrs	r2, r1
 800443a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443c:	f7ff f8b2 	bl	80035a4 <HAL_GetTick>
 8004440:	0003      	movs	r3, r0
 8004442:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004444:	e008      	b.n	8004458 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004446:	f7ff f8ad 	bl	80035a4 <HAL_GetTick>
 800444a:	0002      	movs	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b02      	cmp	r3, #2
 8004452:	d901      	bls.n	8004458 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e061      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004458:	4b32      	ldr	r3, [pc, #200]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	2380      	movs	r3, #128	; 0x80
 800445e:	049b      	lsls	r3, r3, #18
 8004460:	4013      	ands	r3, r2
 8004462:	d0f0      	beq.n	8004446 <HAL_RCC_OscConfig+0x53a>
 8004464:	e059      	b.n	800451a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004466:	4b2f      	ldr	r3, [pc, #188]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	4b2e      	ldr	r3, [pc, #184]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 800446c:	4931      	ldr	r1, [pc, #196]	; (8004534 <HAL_RCC_OscConfig+0x628>)
 800446e:	400a      	ands	r2, r1
 8004470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004472:	f7ff f897 	bl	80035a4 <HAL_GetTick>
 8004476:	0003      	movs	r3, r0
 8004478:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800447c:	f7ff f892 	bl	80035a4 <HAL_GetTick>
 8004480:	0002      	movs	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e046      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800448e:	4b25      	ldr	r3, [pc, #148]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	2380      	movs	r3, #128	; 0x80
 8004494:	049b      	lsls	r3, r3, #18
 8004496:	4013      	ands	r3, r2
 8004498:	d1f0      	bne.n	800447c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800449a:	4b22      	ldr	r3, [pc, #136]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 800449c:	68da      	ldr	r2, [r3, #12]
 800449e:	4b21      	ldr	r3, [pc, #132]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80044a0:	4926      	ldr	r1, [pc, #152]	; (800453c <HAL_RCC_OscConfig+0x630>)
 80044a2:	400a      	ands	r2, r1
 80044a4:	60da      	str	r2, [r3, #12]
 80044a6:	e038      	b.n	800451a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	69db      	ldr	r3, [r3, #28]
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d101      	bne.n	80044b4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e033      	b.n	800451c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80044b4:	4b1b      	ldr	r3, [pc, #108]	; (8004524 <HAL_RCC_OscConfig+0x618>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	2203      	movs	r2, #3
 80044be:	401a      	ands	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d126      	bne.n	8004516 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	2270      	movs	r2, #112	; 0x70
 80044cc:	401a      	ands	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d11f      	bne.n	8004516 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044d6:	697a      	ldr	r2, [r7, #20]
 80044d8:	23fe      	movs	r3, #254	; 0xfe
 80044da:	01db      	lsls	r3, r3, #7
 80044dc:	401a      	ands	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d116      	bne.n	8004516 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	23f8      	movs	r3, #248	; 0xf8
 80044ec:	039b      	lsls	r3, r3, #14
 80044ee:	401a      	ands	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d10e      	bne.n	8004516 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	23e0      	movs	r3, #224	; 0xe0
 80044fc:	051b      	lsls	r3, r3, #20
 80044fe:	401a      	ands	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004504:	429a      	cmp	r2, r3
 8004506:	d106      	bne.n	8004516 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	0f5b      	lsrs	r3, r3, #29
 800450c:	075a      	lsls	r2, r3, #29
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004512:	429a      	cmp	r2, r3
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e000      	b.n	800451c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	0018      	movs	r0, r3
 800451e:	46bd      	mov	sp, r7
 8004520:	b008      	add	sp, #32
 8004522:	bd80      	pop	{r7, pc}
 8004524:	40021000 	.word	0x40021000
 8004528:	40007000 	.word	0x40007000
 800452c:	00001388 	.word	0x00001388
 8004530:	efffffff 	.word	0xefffffff
 8004534:	feffffff 	.word	0xfeffffff
 8004538:	11c1808c 	.word	0x11c1808c
 800453c:	eefefffc 	.word	0xeefefffc

08004540 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d101      	bne.n	8004554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e0e9      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004554:	4b76      	ldr	r3, [pc, #472]	; (8004730 <HAL_RCC_ClockConfig+0x1f0>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2207      	movs	r2, #7
 800455a:	4013      	ands	r3, r2
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	429a      	cmp	r2, r3
 8004560:	d91e      	bls.n	80045a0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004562:	4b73      	ldr	r3, [pc, #460]	; (8004730 <HAL_RCC_ClockConfig+0x1f0>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2207      	movs	r2, #7
 8004568:	4393      	bics	r3, r2
 800456a:	0019      	movs	r1, r3
 800456c:	4b70      	ldr	r3, [pc, #448]	; (8004730 <HAL_RCC_ClockConfig+0x1f0>)
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	430a      	orrs	r2, r1
 8004572:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004574:	f7ff f816 	bl	80035a4 <HAL_GetTick>
 8004578:	0003      	movs	r3, r0
 800457a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800457c:	e009      	b.n	8004592 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800457e:	f7ff f811 	bl	80035a4 <HAL_GetTick>
 8004582:	0002      	movs	r2, r0
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	4a6a      	ldr	r2, [pc, #424]	; (8004734 <HAL_RCC_ClockConfig+0x1f4>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d901      	bls.n	8004592 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e0ca      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004592:	4b67      	ldr	r3, [pc, #412]	; (8004730 <HAL_RCC_ClockConfig+0x1f0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2207      	movs	r2, #7
 8004598:	4013      	ands	r3, r2
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	429a      	cmp	r2, r3
 800459e:	d1ee      	bne.n	800457e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2202      	movs	r2, #2
 80045a6:	4013      	ands	r3, r2
 80045a8:	d015      	beq.n	80045d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2204      	movs	r2, #4
 80045b0:	4013      	ands	r3, r2
 80045b2:	d006      	beq.n	80045c2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80045b4:	4b60      	ldr	r3, [pc, #384]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 80045b6:	689a      	ldr	r2, [r3, #8]
 80045b8:	4b5f      	ldr	r3, [pc, #380]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 80045ba:	21e0      	movs	r1, #224	; 0xe0
 80045bc:	01c9      	lsls	r1, r1, #7
 80045be:	430a      	orrs	r2, r1
 80045c0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045c2:	4b5d      	ldr	r3, [pc, #372]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	4a5d      	ldr	r2, [pc, #372]	; (800473c <HAL_RCC_ClockConfig+0x1fc>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	0019      	movs	r1, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	4b59      	ldr	r3, [pc, #356]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 80045d2:	430a      	orrs	r2, r1
 80045d4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2201      	movs	r2, #1
 80045dc:	4013      	ands	r3, r2
 80045de:	d057      	beq.n	8004690 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d107      	bne.n	80045f8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045e8:	4b53      	ldr	r3, [pc, #332]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	2380      	movs	r3, #128	; 0x80
 80045ee:	029b      	lsls	r3, r3, #10
 80045f0:	4013      	ands	r3, r2
 80045f2:	d12b      	bne.n	800464c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e097      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d107      	bne.n	8004610 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004600:	4b4d      	ldr	r3, [pc, #308]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	2380      	movs	r3, #128	; 0x80
 8004606:	049b      	lsls	r3, r3, #18
 8004608:	4013      	ands	r3, r2
 800460a:	d11f      	bne.n	800464c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e08b      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d107      	bne.n	8004628 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004618:	4b47      	ldr	r3, [pc, #284]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	2380      	movs	r3, #128	; 0x80
 800461e:	00db      	lsls	r3, r3, #3
 8004620:	4013      	ands	r3, r2
 8004622:	d113      	bne.n	800464c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e07f      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b03      	cmp	r3, #3
 800462e:	d106      	bne.n	800463e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004630:	4b41      	ldr	r3, [pc, #260]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 8004632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004634:	2202      	movs	r2, #2
 8004636:	4013      	ands	r3, r2
 8004638:	d108      	bne.n	800464c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e074      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800463e:	4b3e      	ldr	r3, [pc, #248]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 8004640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004642:	2202      	movs	r2, #2
 8004644:	4013      	ands	r3, r2
 8004646:	d101      	bne.n	800464c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e06d      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800464c:	4b3a      	ldr	r3, [pc, #232]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	2207      	movs	r2, #7
 8004652:	4393      	bics	r3, r2
 8004654:	0019      	movs	r1, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	4b37      	ldr	r3, [pc, #220]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 800465c:	430a      	orrs	r2, r1
 800465e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004660:	f7fe ffa0 	bl	80035a4 <HAL_GetTick>
 8004664:	0003      	movs	r3, r0
 8004666:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004668:	e009      	b.n	800467e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800466a:	f7fe ff9b 	bl	80035a4 <HAL_GetTick>
 800466e:	0002      	movs	r2, r0
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	4a2f      	ldr	r2, [pc, #188]	; (8004734 <HAL_RCC_ClockConfig+0x1f4>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d901      	bls.n	800467e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e054      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800467e:	4b2e      	ldr	r3, [pc, #184]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	2238      	movs	r2, #56	; 0x38
 8004684:	401a      	ands	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	429a      	cmp	r2, r3
 800468e:	d1ec      	bne.n	800466a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004690:	4b27      	ldr	r3, [pc, #156]	; (8004730 <HAL_RCC_ClockConfig+0x1f0>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2207      	movs	r2, #7
 8004696:	4013      	ands	r3, r2
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d21e      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469e:	4b24      	ldr	r3, [pc, #144]	; (8004730 <HAL_RCC_ClockConfig+0x1f0>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2207      	movs	r2, #7
 80046a4:	4393      	bics	r3, r2
 80046a6:	0019      	movs	r1, r3
 80046a8:	4b21      	ldr	r3, [pc, #132]	; (8004730 <HAL_RCC_ClockConfig+0x1f0>)
 80046aa:	683a      	ldr	r2, [r7, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80046b0:	f7fe ff78 	bl	80035a4 <HAL_GetTick>
 80046b4:	0003      	movs	r3, r0
 80046b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80046b8:	e009      	b.n	80046ce <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ba:	f7fe ff73 	bl	80035a4 <HAL_GetTick>
 80046be:	0002      	movs	r2, r0
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	4a1b      	ldr	r2, [pc, #108]	; (8004734 <HAL_RCC_ClockConfig+0x1f4>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e02c      	b.n	8004728 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80046ce:	4b18      	ldr	r3, [pc, #96]	; (8004730 <HAL_RCC_ClockConfig+0x1f0>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2207      	movs	r2, #7
 80046d4:	4013      	ands	r3, r2
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d1ee      	bne.n	80046ba <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2204      	movs	r2, #4
 80046e2:	4013      	ands	r3, r2
 80046e4:	d009      	beq.n	80046fa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80046e6:	4b14      	ldr	r3, [pc, #80]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	4a15      	ldr	r2, [pc, #84]	; (8004740 <HAL_RCC_ClockConfig+0x200>)
 80046ec:	4013      	ands	r3, r2
 80046ee:	0019      	movs	r1, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68da      	ldr	r2, [r3, #12]
 80046f4:	4b10      	ldr	r3, [pc, #64]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 80046f6:	430a      	orrs	r2, r1
 80046f8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80046fa:	f000 f829 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 80046fe:	0001      	movs	r1, r0
 8004700:	4b0d      	ldr	r3, [pc, #52]	; (8004738 <HAL_RCC_ClockConfig+0x1f8>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	0a1b      	lsrs	r3, r3, #8
 8004706:	220f      	movs	r2, #15
 8004708:	401a      	ands	r2, r3
 800470a:	4b0e      	ldr	r3, [pc, #56]	; (8004744 <HAL_RCC_ClockConfig+0x204>)
 800470c:	0092      	lsls	r2, r2, #2
 800470e:	58d3      	ldr	r3, [r2, r3]
 8004710:	221f      	movs	r2, #31
 8004712:	4013      	ands	r3, r2
 8004714:	000a      	movs	r2, r1
 8004716:	40da      	lsrs	r2, r3
 8004718:	4b0b      	ldr	r3, [pc, #44]	; (8004748 <HAL_RCC_ClockConfig+0x208>)
 800471a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800471c:	4b0b      	ldr	r3, [pc, #44]	; (800474c <HAL_RCC_ClockConfig+0x20c>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	0018      	movs	r0, r3
 8004722:	f7fe fee3 	bl	80034ec <HAL_InitTick>
 8004726:	0003      	movs	r3, r0
}
 8004728:	0018      	movs	r0, r3
 800472a:	46bd      	mov	sp, r7
 800472c:	b004      	add	sp, #16
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40022000 	.word	0x40022000
 8004734:	00001388 	.word	0x00001388
 8004738:	40021000 	.word	0x40021000
 800473c:	fffff0ff 	.word	0xfffff0ff
 8004740:	ffff8fff 	.word	0xffff8fff
 8004744:	0800f44c 	.word	0x0800f44c
 8004748:	20000018 	.word	0x20000018
 800474c:	2000001c 	.word	0x2000001c

08004750 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004756:	4b3c      	ldr	r3, [pc, #240]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	2238      	movs	r2, #56	; 0x38
 800475c:	4013      	ands	r3, r2
 800475e:	d10f      	bne.n	8004780 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004760:	4b39      	ldr	r3, [pc, #228]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	0adb      	lsrs	r3, r3, #11
 8004766:	2207      	movs	r2, #7
 8004768:	4013      	ands	r3, r2
 800476a:	2201      	movs	r2, #1
 800476c:	409a      	lsls	r2, r3
 800476e:	0013      	movs	r3, r2
 8004770:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004772:	6839      	ldr	r1, [r7, #0]
 8004774:	4835      	ldr	r0, [pc, #212]	; (800484c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004776:	f7fb fce1 	bl	800013c <__udivsi3>
 800477a:	0003      	movs	r3, r0
 800477c:	613b      	str	r3, [r7, #16]
 800477e:	e05d      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004780:	4b31      	ldr	r3, [pc, #196]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	2238      	movs	r2, #56	; 0x38
 8004786:	4013      	ands	r3, r2
 8004788:	2b08      	cmp	r3, #8
 800478a:	d102      	bne.n	8004792 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800478c:	4b30      	ldr	r3, [pc, #192]	; (8004850 <HAL_RCC_GetSysClockFreq+0x100>)
 800478e:	613b      	str	r3, [r7, #16]
 8004790:	e054      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004792:	4b2d      	ldr	r3, [pc, #180]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2238      	movs	r2, #56	; 0x38
 8004798:	4013      	ands	r3, r2
 800479a:	2b10      	cmp	r3, #16
 800479c:	d138      	bne.n	8004810 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800479e:	4b2a      	ldr	r3, [pc, #168]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	2203      	movs	r2, #3
 80047a4:	4013      	ands	r3, r2
 80047a6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047a8:	4b27      	ldr	r3, [pc, #156]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	091b      	lsrs	r3, r3, #4
 80047ae:	2207      	movs	r2, #7
 80047b0:	4013      	ands	r3, r2
 80047b2:	3301      	adds	r3, #1
 80047b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2b03      	cmp	r3, #3
 80047ba:	d10d      	bne.n	80047d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047bc:	68b9      	ldr	r1, [r7, #8]
 80047be:	4824      	ldr	r0, [pc, #144]	; (8004850 <HAL_RCC_GetSysClockFreq+0x100>)
 80047c0:	f7fb fcbc 	bl	800013c <__udivsi3>
 80047c4:	0003      	movs	r3, r0
 80047c6:	0019      	movs	r1, r3
 80047c8:	4b1f      	ldr	r3, [pc, #124]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	0a1b      	lsrs	r3, r3, #8
 80047ce:	227f      	movs	r2, #127	; 0x7f
 80047d0:	4013      	ands	r3, r2
 80047d2:	434b      	muls	r3, r1
 80047d4:	617b      	str	r3, [r7, #20]
        break;
 80047d6:	e00d      	b.n	80047f4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80047d8:	68b9      	ldr	r1, [r7, #8]
 80047da:	481c      	ldr	r0, [pc, #112]	; (800484c <HAL_RCC_GetSysClockFreq+0xfc>)
 80047dc:	f7fb fcae 	bl	800013c <__udivsi3>
 80047e0:	0003      	movs	r3, r0
 80047e2:	0019      	movs	r1, r3
 80047e4:	4b18      	ldr	r3, [pc, #96]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	0a1b      	lsrs	r3, r3, #8
 80047ea:	227f      	movs	r2, #127	; 0x7f
 80047ec:	4013      	ands	r3, r2
 80047ee:	434b      	muls	r3, r1
 80047f0:	617b      	str	r3, [r7, #20]
        break;
 80047f2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80047f4:	4b14      	ldr	r3, [pc, #80]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	0f5b      	lsrs	r3, r3, #29
 80047fa:	2207      	movs	r2, #7
 80047fc:	4013      	ands	r3, r2
 80047fe:	3301      	adds	r3, #1
 8004800:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004802:	6879      	ldr	r1, [r7, #4]
 8004804:	6978      	ldr	r0, [r7, #20]
 8004806:	f7fb fc99 	bl	800013c <__udivsi3>
 800480a:	0003      	movs	r3, r0
 800480c:	613b      	str	r3, [r7, #16]
 800480e:	e015      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004810:	4b0d      	ldr	r3, [pc, #52]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	2238      	movs	r2, #56	; 0x38
 8004816:	4013      	ands	r3, r2
 8004818:	2b20      	cmp	r3, #32
 800481a:	d103      	bne.n	8004824 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800481c:	2380      	movs	r3, #128	; 0x80
 800481e:	021b      	lsls	r3, r3, #8
 8004820:	613b      	str	r3, [r7, #16]
 8004822:	e00b      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004824:	4b08      	ldr	r3, [pc, #32]	; (8004848 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	2238      	movs	r2, #56	; 0x38
 800482a:	4013      	ands	r3, r2
 800482c:	2b18      	cmp	r3, #24
 800482e:	d103      	bne.n	8004838 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004830:	23fa      	movs	r3, #250	; 0xfa
 8004832:	01db      	lsls	r3, r3, #7
 8004834:	613b      	str	r3, [r7, #16]
 8004836:	e001      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800483c:	693b      	ldr	r3, [r7, #16]
}
 800483e:	0018      	movs	r0, r3
 8004840:	46bd      	mov	sp, r7
 8004842:	b006      	add	sp, #24
 8004844:	bd80      	pop	{r7, pc}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	40021000 	.word	0x40021000
 800484c:	00f42400 	.word	0x00f42400
 8004850:	007a1200 	.word	0x007a1200

08004854 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004858:	4b02      	ldr	r3, [pc, #8]	; (8004864 <HAL_RCC_GetHCLKFreq+0x10>)
 800485a:	681b      	ldr	r3, [r3, #0]
}
 800485c:	0018      	movs	r0, r3
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	46c0      	nop			; (mov r8, r8)
 8004864:	20000018 	.word	0x20000018

08004868 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004868:	b5b0      	push	{r4, r5, r7, lr}
 800486a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800486c:	f7ff fff2 	bl	8004854 <HAL_RCC_GetHCLKFreq>
 8004870:	0004      	movs	r4, r0
 8004872:	f7ff fb3f 	bl	8003ef4 <LL_RCC_GetAPB1Prescaler>
 8004876:	0003      	movs	r3, r0
 8004878:	0b1a      	lsrs	r2, r3, #12
 800487a:	4b05      	ldr	r3, [pc, #20]	; (8004890 <HAL_RCC_GetPCLK1Freq+0x28>)
 800487c:	0092      	lsls	r2, r2, #2
 800487e:	58d3      	ldr	r3, [r2, r3]
 8004880:	221f      	movs	r2, #31
 8004882:	4013      	ands	r3, r2
 8004884:	40dc      	lsrs	r4, r3
 8004886:	0023      	movs	r3, r4
}
 8004888:	0018      	movs	r0, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	bdb0      	pop	{r4, r5, r7, pc}
 800488e:	46c0      	nop			; (mov r8, r8)
 8004890:	0800f48c 	.word	0x0800f48c

08004894 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800489c:	2313      	movs	r3, #19
 800489e:	18fb      	adds	r3, r7, r3
 80048a0:	2200      	movs	r2, #0
 80048a2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048a4:	2312      	movs	r3, #18
 80048a6:	18fb      	adds	r3, r7, r3
 80048a8:	2200      	movs	r2, #0
 80048aa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	2380      	movs	r3, #128	; 0x80
 80048b2:	029b      	lsls	r3, r3, #10
 80048b4:	4013      	ands	r3, r2
 80048b6:	d100      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x26>
 80048b8:	e0a3      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048ba:	2011      	movs	r0, #17
 80048bc:	183b      	adds	r3, r7, r0
 80048be:	2200      	movs	r2, #0
 80048c0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048c2:	4bc3      	ldr	r3, [pc, #780]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048c6:	2380      	movs	r3, #128	; 0x80
 80048c8:	055b      	lsls	r3, r3, #21
 80048ca:	4013      	ands	r3, r2
 80048cc:	d110      	bne.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ce:	4bc0      	ldr	r3, [pc, #768]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048d2:	4bbf      	ldr	r3, [pc, #764]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048d4:	2180      	movs	r1, #128	; 0x80
 80048d6:	0549      	lsls	r1, r1, #21
 80048d8:	430a      	orrs	r2, r1
 80048da:	63da      	str	r2, [r3, #60]	; 0x3c
 80048dc:	4bbc      	ldr	r3, [pc, #752]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048e0:	2380      	movs	r3, #128	; 0x80
 80048e2:	055b      	lsls	r3, r3, #21
 80048e4:	4013      	ands	r3, r2
 80048e6:	60bb      	str	r3, [r7, #8]
 80048e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ea:	183b      	adds	r3, r7, r0
 80048ec:	2201      	movs	r2, #1
 80048ee:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048f0:	4bb8      	ldr	r3, [pc, #736]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	4bb7      	ldr	r3, [pc, #732]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80048f6:	2180      	movs	r1, #128	; 0x80
 80048f8:	0049      	lsls	r1, r1, #1
 80048fa:	430a      	orrs	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048fe:	f7fe fe51 	bl	80035a4 <HAL_GetTick>
 8004902:	0003      	movs	r3, r0
 8004904:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004906:	e00b      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004908:	f7fe fe4c 	bl	80035a4 <HAL_GetTick>
 800490c:	0002      	movs	r2, r0
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d904      	bls.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004916:	2313      	movs	r3, #19
 8004918:	18fb      	adds	r3, r7, r3
 800491a:	2203      	movs	r2, #3
 800491c:	701a      	strb	r2, [r3, #0]
        break;
 800491e:	e005      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004920:	4bac      	ldr	r3, [pc, #688]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	2380      	movs	r3, #128	; 0x80
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	4013      	ands	r3, r2
 800492a:	d0ed      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800492c:	2313      	movs	r3, #19
 800492e:	18fb      	adds	r3, r7, r3
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d154      	bne.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004936:	4ba6      	ldr	r3, [pc, #664]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004938:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800493a:	23c0      	movs	r3, #192	; 0xc0
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	4013      	ands	r3, r2
 8004940:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d019      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	429a      	cmp	r2, r3
 8004950:	d014      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004952:	4b9f      	ldr	r3, [pc, #636]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004956:	4aa0      	ldr	r2, [pc, #640]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004958:	4013      	ands	r3, r2
 800495a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800495c:	4b9c      	ldr	r3, [pc, #624]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800495e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004960:	4b9b      	ldr	r3, [pc, #620]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004962:	2180      	movs	r1, #128	; 0x80
 8004964:	0249      	lsls	r1, r1, #9
 8004966:	430a      	orrs	r2, r1
 8004968:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800496a:	4b99      	ldr	r3, [pc, #612]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800496c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800496e:	4b98      	ldr	r3, [pc, #608]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004970:	499a      	ldr	r1, [pc, #616]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004972:	400a      	ands	r2, r1
 8004974:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004976:	4b96      	ldr	r3, [pc, #600]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	2201      	movs	r2, #1
 8004980:	4013      	ands	r3, r2
 8004982:	d016      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004984:	f7fe fe0e 	bl	80035a4 <HAL_GetTick>
 8004988:	0003      	movs	r3, r0
 800498a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800498c:	e00c      	b.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800498e:	f7fe fe09 	bl	80035a4 <HAL_GetTick>
 8004992:	0002      	movs	r2, r0
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	4a91      	ldr	r2, [pc, #580]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d904      	bls.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800499e:	2313      	movs	r3, #19
 80049a0:	18fb      	adds	r3, r7, r3
 80049a2:	2203      	movs	r2, #3
 80049a4:	701a      	strb	r2, [r3, #0]
            break;
 80049a6:	e004      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049a8:	4b89      	ldr	r3, [pc, #548]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ac:	2202      	movs	r2, #2
 80049ae:	4013      	ands	r3, r2
 80049b0:	d0ed      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80049b2:	2313      	movs	r3, #19
 80049b4:	18fb      	adds	r3, r7, r3
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10a      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049bc:	4b84      	ldr	r3, [pc, #528]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049c0:	4a85      	ldr	r2, [pc, #532]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80049c2:	4013      	ands	r3, r2
 80049c4:	0019      	movs	r1, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049ca:	4b81      	ldr	r3, [pc, #516]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049cc:	430a      	orrs	r2, r1
 80049ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80049d0:	e00c      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049d2:	2312      	movs	r3, #18
 80049d4:	18fb      	adds	r3, r7, r3
 80049d6:	2213      	movs	r2, #19
 80049d8:	18ba      	adds	r2, r7, r2
 80049da:	7812      	ldrb	r2, [r2, #0]
 80049dc:	701a      	strb	r2, [r3, #0]
 80049de:	e005      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e0:	2312      	movs	r3, #18
 80049e2:	18fb      	adds	r3, r7, r3
 80049e4:	2213      	movs	r2, #19
 80049e6:	18ba      	adds	r2, r7, r2
 80049e8:	7812      	ldrb	r2, [r2, #0]
 80049ea:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049ec:	2311      	movs	r3, #17
 80049ee:	18fb      	adds	r3, r7, r3
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d105      	bne.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049f6:	4b76      	ldr	r3, [pc, #472]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049fa:	4b75      	ldr	r3, [pc, #468]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049fc:	4979      	ldr	r1, [pc, #484]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80049fe:	400a      	ands	r2, r1
 8004a00:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2201      	movs	r2, #1
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d009      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a0c:	4b70      	ldr	r3, [pc, #448]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a10:	2203      	movs	r2, #3
 8004a12:	4393      	bics	r3, r2
 8004a14:	0019      	movs	r1, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	4b6d      	ldr	r3, [pc, #436]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2202      	movs	r2, #2
 8004a26:	4013      	ands	r3, r2
 8004a28:	d009      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a2a:	4b69      	ldr	r3, [pc, #420]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2e:	220c      	movs	r2, #12
 8004a30:	4393      	bics	r3, r2
 8004a32:	0019      	movs	r1, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	4b65      	ldr	r3, [pc, #404]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2210      	movs	r2, #16
 8004a44:	4013      	ands	r3, r2
 8004a46:	d009      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a48:	4b61      	ldr	r3, [pc, #388]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a4c:	4a66      	ldr	r2, [pc, #408]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8004a4e:	4013      	ands	r3, r2
 8004a50:	0019      	movs	r1, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68da      	ldr	r2, [r3, #12]
 8004a56:	4b5e      	ldr	r3, [pc, #376]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a58:	430a      	orrs	r2, r1
 8004a5a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	2380      	movs	r3, #128	; 0x80
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4013      	ands	r3, r2
 8004a66:	d009      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a68:	4b59      	ldr	r3, [pc, #356]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6c:	4a5f      	ldr	r2, [pc, #380]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a6e:	4013      	ands	r3, r2
 8004a70:	0019      	movs	r1, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699a      	ldr	r2, [r3, #24]
 8004a76:	4b56      	ldr	r3, [pc, #344]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	2380      	movs	r3, #128	; 0x80
 8004a82:	00db      	lsls	r3, r3, #3
 8004a84:	4013      	ands	r3, r2
 8004a86:	d009      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a88:	4b51      	ldr	r3, [pc, #324]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a8c:	4a58      	ldr	r2, [pc, #352]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a8e:	4013      	ands	r3, r2
 8004a90:	0019      	movs	r1, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	69da      	ldr	r2, [r3, #28]
 8004a96:	4b4e      	ldr	r3, [pc, #312]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	d009      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004aa6:	4b4a      	ldr	r3, [pc, #296]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aaa:	4a52      	ldr	r2, [pc, #328]	; (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004aac:	4013      	ands	r3, r2
 8004aae:	0019      	movs	r1, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	691a      	ldr	r2, [r3, #16]
 8004ab4:	4b46      	ldr	r3, [pc, #280]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	2380      	movs	r3, #128	; 0x80
 8004ac0:	01db      	lsls	r3, r3, #7
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	d015      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ac6:	4b42      	ldr	r3, [pc, #264]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	0899      	lsrs	r1, r3, #2
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a1a      	ldr	r2, [r3, #32]
 8004ad2:	4b3f      	ldr	r3, [pc, #252]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a1a      	ldr	r2, [r3, #32]
 8004adc:	2380      	movs	r3, #128	; 0x80
 8004ade:	05db      	lsls	r3, r3, #23
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d106      	bne.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004ae4:	4b3a      	ldr	r3, [pc, #232]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ae6:	68da      	ldr	r2, [r3, #12]
 8004ae8:	4b39      	ldr	r3, [pc, #228]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004aea:	2180      	movs	r1, #128	; 0x80
 8004aec:	0249      	lsls	r1, r1, #9
 8004aee:	430a      	orrs	r2, r1
 8004af0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	2380      	movs	r3, #128	; 0x80
 8004af8:	031b      	lsls	r3, r3, #12
 8004afa:	4013      	ands	r3, r2
 8004afc:	d009      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004afe:	4b34      	ldr	r3, [pc, #208]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b02:	2240      	movs	r2, #64	; 0x40
 8004b04:	4393      	bics	r3, r2
 8004b06:	0019      	movs	r1, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b0c:	4b30      	ldr	r3, [pc, #192]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	2380      	movs	r3, #128	; 0x80
 8004b18:	039b      	lsls	r3, r3, #14
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	d016      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004b1e:	4b2c      	ldr	r3, [pc, #176]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b22:	4a35      	ldr	r2, [pc, #212]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004b24:	4013      	ands	r3, r2
 8004b26:	0019      	movs	r1, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b2c:	4b28      	ldr	r3, [pc, #160]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b36:	2380      	movs	r3, #128	; 0x80
 8004b38:	03db      	lsls	r3, r3, #15
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d106      	bne.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004b3e:	4b24      	ldr	r3, [pc, #144]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b40:	68da      	ldr	r2, [r3, #12]
 8004b42:	4b23      	ldr	r3, [pc, #140]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b44:	2180      	movs	r1, #128	; 0x80
 8004b46:	0449      	lsls	r1, r1, #17
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	2380      	movs	r3, #128	; 0x80
 8004b52:	03db      	lsls	r3, r3, #15
 8004b54:	4013      	ands	r3, r2
 8004b56:	d016      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004b58:	4b1d      	ldr	r3, [pc, #116]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5c:	4a27      	ldr	r2, [pc, #156]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004b5e:	4013      	ands	r3, r2
 8004b60:	0019      	movs	r1, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b66:	4b1a      	ldr	r3, [pc, #104]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b70:	2380      	movs	r3, #128	; 0x80
 8004b72:	045b      	lsls	r3, r3, #17
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d106      	bne.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004b78:	4b15      	ldr	r3, [pc, #84]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b7a:	68da      	ldr	r2, [r3, #12]
 8004b7c:	4b14      	ldr	r3, [pc, #80]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b7e:	2180      	movs	r1, #128	; 0x80
 8004b80:	0449      	lsls	r1, r1, #17
 8004b82:	430a      	orrs	r2, r1
 8004b84:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	2380      	movs	r3, #128	; 0x80
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	4013      	ands	r3, r2
 8004b90:	d016      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004b92:	4b0f      	ldr	r3, [pc, #60]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b96:	4a1a      	ldr	r2, [pc, #104]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004b98:	4013      	ands	r3, r2
 8004b9a:	0019      	movs	r1, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	695a      	ldr	r2, [r3, #20]
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	695a      	ldr	r2, [r3, #20]
 8004baa:	2380      	movs	r3, #128	; 0x80
 8004bac:	01db      	lsls	r3, r3, #7
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d106      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004bb2:	4b07      	ldr	r3, [pc, #28]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	4b06      	ldr	r3, [pc, #24]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bb8:	2180      	movs	r1, #128	; 0x80
 8004bba:	0249      	lsls	r1, r1, #9
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004bc0:	2312      	movs	r3, #18
 8004bc2:	18fb      	adds	r3, r7, r3
 8004bc4:	781b      	ldrb	r3, [r3, #0]
}
 8004bc6:	0018      	movs	r0, r3
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	b006      	add	sp, #24
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	46c0      	nop			; (mov r8, r8)
 8004bd0:	40021000 	.word	0x40021000
 8004bd4:	40007000 	.word	0x40007000
 8004bd8:	fffffcff 	.word	0xfffffcff
 8004bdc:	fffeffff 	.word	0xfffeffff
 8004be0:	00001388 	.word	0x00001388
 8004be4:	efffffff 	.word	0xefffffff
 8004be8:	fffff3ff 	.word	0xfffff3ff
 8004bec:	fff3ffff 	.word	0xfff3ffff
 8004bf0:	ffcfffff 	.word	0xffcfffff
 8004bf4:	ffffcfff 	.word	0xffffcfff
 8004bf8:	ffbfffff 	.word	0xffbfffff
 8004bfc:	feffffff 	.word	0xfeffffff
 8004c00:	ffff3fff 	.word	0xffff3fff

08004c04 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004c04:	b5b0      	push	{r4, r5, r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004c0c:	230f      	movs	r3, #15
 8004c0e:	18fb      	adds	r3, r7, r3
 8004c10:	2201      	movs	r2, #1
 8004c12:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d100      	bne.n	8004c1c <HAL_RTC_Init+0x18>
 8004c1a:	e08c      	b.n	8004d36 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2229      	movs	r2, #41	; 0x29
 8004c20:	5c9b      	ldrb	r3, [r3, r2]
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d10b      	bne.n	8004c40 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2228      	movs	r2, #40	; 0x28
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2288      	movs	r2, #136	; 0x88
 8004c34:	0212      	lsls	r2, r2, #8
 8004c36:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	f7fe f98c 	bl	8002f58 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2229      	movs	r2, #41	; 0x29
 8004c44:	2102      	movs	r1, #2
 8004c46:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	2210      	movs	r2, #16
 8004c50:	4013      	ands	r3, r2
 8004c52:	2b10      	cmp	r3, #16
 8004c54:	d062      	beq.n	8004d1c <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	22ca      	movs	r2, #202	; 0xca
 8004c5c:	625a      	str	r2, [r3, #36]	; 0x24
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2253      	movs	r2, #83	; 0x53
 8004c64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004c66:	250f      	movs	r5, #15
 8004c68:	197c      	adds	r4, r7, r5
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	f000 faf2 	bl	8005256 <RTC_EnterInitMode>
 8004c72:	0003      	movs	r3, r0
 8004c74:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004c76:	0028      	movs	r0, r5
 8004c78:	183b      	adds	r3, r7, r0
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d12c      	bne.n	8004cda <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	699a      	ldr	r2, [r3, #24]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	492e      	ldr	r1, [pc, #184]	; (8004d44 <HAL_RTC_Init+0x140>)
 8004c8c:	400a      	ands	r2, r1
 8004c8e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6999      	ldr	r1, [r3, #24]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	689a      	ldr	r2, [r3, #8]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	431a      	orrs	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	430a      	orrs	r2, r1
 8004cac:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	6912      	ldr	r2, [r2, #16]
 8004cb6:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6919      	ldr	r1, [r3, #16]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	041a      	lsls	r2, r3, #16
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004ccc:	183c      	adds	r4, r7, r0
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	0018      	movs	r0, r3
 8004cd2:	f000 fb03 	bl	80052dc <RTC_ExitInitMode>
 8004cd6:	0003      	movs	r3, r0
 8004cd8:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8004cda:	230f      	movs	r3, #15
 8004cdc:	18fb      	adds	r3, r7, r3
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d116      	bne.n	8004d12 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	699a      	ldr	r2, [r3, #24]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	00d2      	lsls	r2, r2, #3
 8004cf0:	08d2      	lsrs	r2, r2, #3
 8004cf2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6999      	ldr	r1, [r3, #24]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	431a      	orrs	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	22ff      	movs	r2, #255	; 0xff
 8004d18:	625a      	str	r2, [r3, #36]	; 0x24
 8004d1a:	e003      	b.n	8004d24 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004d1c:	230f      	movs	r3, #15
 8004d1e:	18fb      	adds	r3, r7, r3
 8004d20:	2200      	movs	r2, #0
 8004d22:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8004d24:	230f      	movs	r3, #15
 8004d26:	18fb      	adds	r3, r7, r3
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d103      	bne.n	8004d36 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2229      	movs	r2, #41	; 0x29
 8004d32:	2101      	movs	r1, #1
 8004d34:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8004d36:	230f      	movs	r3, #15
 8004d38:	18fb      	adds	r3, r7, r3
 8004d3a:	781b      	ldrb	r3, [r3, #0]
}
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	b004      	add	sp, #16
 8004d42:	bdb0      	pop	{r4, r5, r7, pc}
 8004d44:	fb8fffbf 	.word	0xfb8fffbf

08004d48 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d48:	b5b0      	push	{r4, r5, r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2228      	movs	r2, #40	; 0x28
 8004d58:	5c9b      	ldrb	r3, [r3, r2]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d101      	bne.n	8004d62 <HAL_RTC_SetTime+0x1a>
 8004d5e:	2302      	movs	r3, #2
 8004d60:	e092      	b.n	8004e88 <HAL_RTC_SetTime+0x140>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2228      	movs	r2, #40	; 0x28
 8004d66:	2101      	movs	r1, #1
 8004d68:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2229      	movs	r2, #41	; 0x29
 8004d6e:	2102      	movs	r1, #2
 8004d70:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	22ca      	movs	r2, #202	; 0xca
 8004d78:	625a      	str	r2, [r3, #36]	; 0x24
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2253      	movs	r2, #83	; 0x53
 8004d80:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004d82:	2513      	movs	r5, #19
 8004d84:	197c      	adds	r4, r7, r5
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	0018      	movs	r0, r3
 8004d8a:	f000 fa64 	bl	8005256 <RTC_EnterInitMode>
 8004d8e:	0003      	movs	r3, r0
 8004d90:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004d92:	197b      	adds	r3, r7, r5
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d162      	bne.n	8004e60 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d125      	bne.n	8004dec <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	2240      	movs	r2, #64	; 0x40
 8004da8:	4013      	ands	r3, r2
 8004daa:	d102      	bne.n	8004db2 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	2200      	movs	r2, #0
 8004db0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	781b      	ldrb	r3, [r3, #0]
 8004db6:	0018      	movs	r0, r3
 8004db8:	f000 fad4 	bl	8005364 <RTC_ByteToBcd2>
 8004dbc:	0003      	movs	r3, r0
 8004dbe:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	785b      	ldrb	r3, [r3, #1]
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	f000 facd 	bl	8005364 <RTC_ByteToBcd2>
 8004dca:	0003      	movs	r3, r0
 8004dcc:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004dce:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	789b      	ldrb	r3, [r3, #2]
 8004dd4:	0018      	movs	r0, r3
 8004dd6:	f000 fac5 	bl	8005364 <RTC_ByteToBcd2>
 8004dda:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ddc:	0022      	movs	r2, r4
 8004dde:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	78db      	ldrb	r3, [r3, #3]
 8004de4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004de6:	4313      	orrs	r3, r2
 8004de8:	617b      	str	r3, [r7, #20]
 8004dea:	e017      	b.n	8004e1c <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	2240      	movs	r2, #64	; 0x40
 8004df4:	4013      	ands	r3, r2
 8004df6:	d102      	bne.n	8004dfe <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	785b      	ldrb	r3, [r3, #1]
 8004e08:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e0a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e10:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	78db      	ldrb	r3, [r3, #3]
 8004e16:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	697a      	ldr	r2, [r7, #20]
 8004e22:	491b      	ldr	r1, [pc, #108]	; (8004e90 <HAL_RTC_SetTime+0x148>)
 8004e24:	400a      	ands	r2, r1
 8004e26:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4918      	ldr	r1, [pc, #96]	; (8004e94 <HAL_RTC_SetTime+0x14c>)
 8004e34:	400a      	ands	r2, r1
 8004e36:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6999      	ldr	r1, [r3, #24]
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	431a      	orrs	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	430a      	orrs	r2, r1
 8004e4e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e50:	2313      	movs	r3, #19
 8004e52:	18fc      	adds	r4, r7, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	0018      	movs	r0, r3
 8004e58:	f000 fa40 	bl	80052dc <RTC_ExitInitMode>
 8004e5c:	0003      	movs	r3, r0
 8004e5e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	22ff      	movs	r2, #255	; 0xff
 8004e66:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8004e68:	2313      	movs	r3, #19
 8004e6a:	18fb      	adds	r3, r7, r3
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d103      	bne.n	8004e7a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2229      	movs	r2, #41	; 0x29
 8004e76:	2101      	movs	r1, #1
 8004e78:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2228      	movs	r2, #40	; 0x28
 8004e7e:	2100      	movs	r1, #0
 8004e80:	5499      	strb	r1, [r3, r2]

  return status;
 8004e82:	2313      	movs	r3, #19
 8004e84:	18fb      	adds	r3, r7, r3
 8004e86:	781b      	ldrb	r3, [r3, #0]
}
 8004e88:	0018      	movs	r0, r3
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	b006      	add	sp, #24
 8004e8e:	bdb0      	pop	{r4, r5, r7, pc}
 8004e90:	007f7f7f 	.word	0x007f7f7f
 8004e94:	fffbffff 	.word	0xfffbffff

08004e98 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004e98:	b5b0      	push	{r4, r5, r7, lr}
 8004e9a:	b086      	sub	sp, #24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2228      	movs	r2, #40	; 0x28
 8004ea8:	5c9b      	ldrb	r3, [r3, r2]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d101      	bne.n	8004eb2 <HAL_RTC_SetDate+0x1a>
 8004eae:	2302      	movs	r3, #2
 8004eb0:	e07e      	b.n	8004fb0 <HAL_RTC_SetDate+0x118>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2228      	movs	r2, #40	; 0x28
 8004eb6:	2101      	movs	r1, #1
 8004eb8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2229      	movs	r2, #41	; 0x29
 8004ebe:	2102      	movs	r1, #2
 8004ec0:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10e      	bne.n	8004ee6 <HAL_RTC_SetDate+0x4e>
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	785b      	ldrb	r3, [r3, #1]
 8004ecc:	001a      	movs	r2, r3
 8004ece:	2310      	movs	r3, #16
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	d008      	beq.n	8004ee6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	785b      	ldrb	r3, [r3, #1]
 8004ed8:	2210      	movs	r2, #16
 8004eda:	4393      	bics	r3, r2
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	330a      	adds	r3, #10
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d11c      	bne.n	8004f26 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	78db      	ldrb	r3, [r3, #3]
 8004ef0:	0018      	movs	r0, r3
 8004ef2:	f000 fa37 	bl	8005364 <RTC_ByteToBcd2>
 8004ef6:	0003      	movs	r3, r0
 8004ef8:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	785b      	ldrb	r3, [r3, #1]
 8004efe:	0018      	movs	r0, r3
 8004f00:	f000 fa30 	bl	8005364 <RTC_ByteToBcd2>
 8004f04:	0003      	movs	r3, r0
 8004f06:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f08:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	789b      	ldrb	r3, [r3, #2]
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f000 fa28 	bl	8005364 <RTC_ByteToBcd2>
 8004f14:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f16:	0022      	movs	r2, r4
 8004f18:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f20:	4313      	orrs	r3, r2
 8004f22:	617b      	str	r3, [r7, #20]
 8004f24:	e00e      	b.n	8004f44 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	78db      	ldrb	r3, [r3, #3]
 8004f2a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	785b      	ldrb	r3, [r3, #1]
 8004f30:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004f32:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8004f34:	68ba      	ldr	r2, [r7, #8]
 8004f36:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004f38:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004f40:	4313      	orrs	r3, r2
 8004f42:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	22ca      	movs	r2, #202	; 0xca
 8004f4a:	625a      	str	r2, [r3, #36]	; 0x24
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2253      	movs	r2, #83	; 0x53
 8004f52:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004f54:	2513      	movs	r5, #19
 8004f56:	197c      	adds	r4, r7, r5
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	0018      	movs	r0, r3
 8004f5c:	f000 f97b 	bl	8005256 <RTC_EnterInitMode>
 8004f60:	0003      	movs	r3, r0
 8004f62:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004f64:	0028      	movs	r0, r5
 8004f66:	183b      	adds	r3, r7, r0
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10c      	bne.n	8004f88 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	4910      	ldr	r1, [pc, #64]	; (8004fb8 <HAL_RTC_SetDate+0x120>)
 8004f76:	400a      	ands	r2, r1
 8004f78:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004f7a:	183c      	adds	r4, r7, r0
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	0018      	movs	r0, r3
 8004f80:	f000 f9ac 	bl	80052dc <RTC_ExitInitMode>
 8004f84:	0003      	movs	r3, r0
 8004f86:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	22ff      	movs	r2, #255	; 0xff
 8004f8e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004f90:	2313      	movs	r3, #19
 8004f92:	18fb      	adds	r3, r7, r3
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d103      	bne.n	8004fa2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2229      	movs	r2, #41	; 0x29
 8004f9e:	2101      	movs	r1, #1
 8004fa0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2228      	movs	r2, #40	; 0x28
 8004fa6:	2100      	movs	r1, #0
 8004fa8:	5499      	strb	r1, [r3, r2]

  return status;
 8004faa:	2313      	movs	r3, #19
 8004fac:	18fb      	adds	r3, r7, r3
 8004fae:	781b      	ldrb	r3, [r3, #0]
}
 8004fb0:	0018      	movs	r0, r3
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	b006      	add	sp, #24
 8004fb6:	bdb0      	pop	{r4, r5, r7, pc}
 8004fb8:	00ffff3f 	.word	0x00ffff3f

08004fbc <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004fbc:	b590      	push	{r4, r7, lr}
 8004fbe:	b089      	sub	sp, #36	; 0x24
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2228      	movs	r2, #40	; 0x28
 8004fcc:	5c9b      	ldrb	r3, [r3, r2]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d101      	bne.n	8004fd6 <HAL_RTC_SetAlarm+0x1a>
 8004fd2:	2302      	movs	r3, #2
 8004fd4:	e10c      	b.n	80051f0 <HAL_RTC_SetAlarm+0x234>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2228      	movs	r2, #40	; 0x28
 8004fda:	2101      	movs	r1, #1
 8004fdc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2229      	movs	r2, #41	; 0x29
 8004fe2:	2102      	movs	r1, #2
 8004fe4:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d136      	bne.n	800505a <HAL_RTC_SetAlarm+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	2240      	movs	r2, #64	; 0x40
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	d102      	bne.n	8004ffe <HAL_RTC_SetAlarm+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	0018      	movs	r0, r3
 8005004:	f000 f9ae 	bl	8005364 <RTC_ByteToBcd2>
 8005008:	0003      	movs	r3, r0
 800500a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	785b      	ldrb	r3, [r3, #1]
 8005010:	0018      	movs	r0, r3
 8005012:	f000 f9a7 	bl	8005364 <RTC_ByteToBcd2>
 8005016:	0003      	movs	r3, r0
 8005018:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800501a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	789b      	ldrb	r3, [r3, #2]
 8005020:	0018      	movs	r0, r3
 8005022:	f000 f99f 	bl	8005364 <RTC_ByteToBcd2>
 8005026:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005028:	0022      	movs	r2, r4
 800502a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	78db      	ldrb	r3, [r3, #3]
 8005030:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005032:	431a      	orrs	r2, r3
 8005034:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2220      	movs	r2, #32
 800503a:	5c9b      	ldrb	r3, [r3, r2]
 800503c:	0018      	movs	r0, r3
 800503e:	f000 f991 	bl	8005364 <RTC_ByteToBcd2>
 8005042:	0003      	movs	r3, r0
 8005044:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005046:	0022      	movs	r2, r4
 8005048:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800504e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005054:	4313      	orrs	r3, r2
 8005056:	61fb      	str	r3, [r7, #28]
 8005058:	e022      	b.n	80050a0 <HAL_RTC_SetAlarm+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	2240      	movs	r2, #64	; 0x40
 8005062:	4013      	ands	r3, r2
 8005064:	d102      	bne.n	800506c <HAL_RTC_SetAlarm+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2200      	movs	r2, #0
 800506a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	785b      	ldrb	r3, [r3, #1]
 8005076:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005078:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800507e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	78db      	ldrb	r3, [r3, #3]
 8005084:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005086:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2120      	movs	r1, #32
 800508c:	5c5b      	ldrb	r3, [r3, r1]
 800508e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005090:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005096:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800509c:	4313      	orrs	r3, r2
 800509e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	685a      	ldr	r2, [r3, #4]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	22ca      	movs	r2, #202	; 0xca
 80050b2:	625a      	str	r2, [r3, #36]	; 0x24
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2253      	movs	r2, #83	; 0x53
 80050ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050c0:	2380      	movs	r3, #128	; 0x80
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d143      	bne.n	8005150 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699a      	ldr	r2, [r3, #24]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4949      	ldr	r1, [pc, #292]	; (80051f8 <HAL_RTC_SetAlarm+0x23c>)
 80050d4:	400a      	ands	r2, r1
 80050d6:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699a      	ldr	r2, [r3, #24]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4946      	ldr	r1, [pc, #280]	; (80051fc <HAL_RTC_SetAlarm+0x240>)
 80050e4:	400a      	ands	r2, r1
 80050e6:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 80050e8:	f7fe fa5c 	bl	80035a4 <HAL_GetTick>
 80050ec:	0003      	movs	r3, r0
 80050ee:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80050f0:	e016      	b.n	8005120 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80050f2:	f7fe fa57 	bl	80035a4 <HAL_GetTick>
 80050f6:	0002      	movs	r2, r0
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	1ad2      	subs	r2, r2, r3
 80050fc:	23fa      	movs	r3, #250	; 0xfa
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	429a      	cmp	r2, r3
 8005102:	d90d      	bls.n	8005120 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	22ff      	movs	r2, #255	; 0xff
 800510a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2229      	movs	r2, #41	; 0x29
 8005110:	2103      	movs	r1, #3
 8005112:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2228      	movs	r2, #40	; 0x28
 8005118:	2100      	movs	r1, #0
 800511a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e067      	b.n	80051f0 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	2201      	movs	r2, #1
 8005128:	4013      	ands	r3, r2
 800512a:	d0e2      	beq.n	80050f2 <HAL_RTC_SetAlarm+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	69fa      	ldr	r2, [r7, #28]
 8005132:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	699a      	ldr	r2, [r3, #24]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2180      	movs	r1, #128	; 0x80
 8005148:	0049      	lsls	r1, r1, #1
 800514a:	430a      	orrs	r2, r1
 800514c:	619a      	str	r2, [r3, #24]
 800514e:	e042      	b.n	80051d6 <HAL_RTC_SetAlarm+0x21a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	699a      	ldr	r2, [r3, #24]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4929      	ldr	r1, [pc, #164]	; (8005200 <HAL_RTC_SetAlarm+0x244>)
 800515c:	400a      	ands	r2, r1
 800515e:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	699a      	ldr	r2, [r3, #24]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4926      	ldr	r1, [pc, #152]	; (8005204 <HAL_RTC_SetAlarm+0x248>)
 800516c:	400a      	ands	r2, r1
 800516e:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8005170:	f7fe fa18 	bl	80035a4 <HAL_GetTick>
 8005174:	0003      	movs	r3, r0
 8005176:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005178:	e016      	b.n	80051a8 <HAL_RTC_SetAlarm+0x1ec>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800517a:	f7fe fa13 	bl	80035a4 <HAL_GetTick>
 800517e:	0002      	movs	r2, r0
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	1ad2      	subs	r2, r2, r3
 8005184:	23fa      	movs	r3, #250	; 0xfa
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	429a      	cmp	r2, r3
 800518a:	d90d      	bls.n	80051a8 <HAL_RTC_SetAlarm+0x1ec>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	22ff      	movs	r2, #255	; 0xff
 8005192:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2229      	movs	r2, #41	; 0x29
 8005198:	2103      	movs	r1, #3
 800519a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2228      	movs	r2, #40	; 0x28
 80051a0:	2100      	movs	r1, #0
 80051a2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e023      	b.n	80051f0 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	2202      	movs	r2, #2
 80051b0:	4013      	ands	r3, r2
 80051b2:	d0e2      	beq.n	800517a <HAL_RTC_SetAlarm+0x1be>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	69fa      	ldr	r2, [r7, #28]
 80051ba:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	69ba      	ldr	r2, [r7, #24]
 80051c2:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	699a      	ldr	r2, [r3, #24]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2180      	movs	r1, #128	; 0x80
 80051d0:	0089      	lsls	r1, r1, #2
 80051d2:	430a      	orrs	r2, r1
 80051d4:	619a      	str	r2, [r3, #24]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	22ff      	movs	r2, #255	; 0xff
 80051dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2229      	movs	r2, #41	; 0x29
 80051e2:	2101      	movs	r1, #1
 80051e4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2228      	movs	r2, #40	; 0x28
 80051ea:	2100      	movs	r1, #0
 80051ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	0018      	movs	r0, r3
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b009      	add	sp, #36	; 0x24
 80051f6:	bd90      	pop	{r4, r7, pc}
 80051f8:	fffffeff 	.word	0xfffffeff
 80051fc:	ffffefff 	.word	0xffffefff
 8005200:	fffffdff 	.word	0xfffffdff
 8005204:	ffffdfff 	.word	0xffffdfff

08005208 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	21a0      	movs	r1, #160	; 0xa0
 800521c:	438a      	bics	r2, r1
 800521e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005220:	f7fe f9c0 	bl	80035a4 <HAL_GetTick>
 8005224:	0003      	movs	r3, r0
 8005226:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005228:	e00a      	b.n	8005240 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800522a:	f7fe f9bb 	bl	80035a4 <HAL_GetTick>
 800522e:	0002      	movs	r2, r0
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	1ad2      	subs	r2, r2, r3
 8005234:	23fa      	movs	r3, #250	; 0xfa
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	429a      	cmp	r2, r3
 800523a:	d901      	bls.n	8005240 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e006      	b.n	800524e <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	2220      	movs	r2, #32
 8005248:	4013      	ands	r3, r2
 800524a:	d0ee      	beq.n	800522a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	0018      	movs	r0, r3
 8005250:	46bd      	mov	sp, r7
 8005252:	b004      	add	sp, #16
 8005254:	bd80      	pop	{r7, pc}

08005256 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b084      	sub	sp, #16
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800525e:	230f      	movs	r3, #15
 8005260:	18fb      	adds	r3, r7, r3
 8005262:	2200      	movs	r2, #0
 8005264:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	2240      	movs	r2, #64	; 0x40
 800526e:	4013      	ands	r3, r2
 8005270:	d12c      	bne.n	80052cc <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68da      	ldr	r2, [r3, #12]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2180      	movs	r1, #128	; 0x80
 800527e:	430a      	orrs	r2, r1
 8005280:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005282:	f7fe f98f 	bl	80035a4 <HAL_GetTick>
 8005286:	0003      	movs	r3, r0
 8005288:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800528a:	e014      	b.n	80052b6 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800528c:	f7fe f98a 	bl	80035a4 <HAL_GetTick>
 8005290:	0002      	movs	r2, r0
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	1ad2      	subs	r2, r2, r3
 8005296:	200f      	movs	r0, #15
 8005298:	183b      	adds	r3, r7, r0
 800529a:	1839      	adds	r1, r7, r0
 800529c:	7809      	ldrb	r1, [r1, #0]
 800529e:	7019      	strb	r1, [r3, #0]
 80052a0:	23fa      	movs	r3, #250	; 0xfa
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d906      	bls.n	80052b6 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80052a8:	183b      	adds	r3, r7, r0
 80052aa:	2203      	movs	r2, #3
 80052ac:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2229      	movs	r2, #41	; 0x29
 80052b2:	2103      	movs	r1, #3
 80052b4:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	2240      	movs	r2, #64	; 0x40
 80052be:	4013      	ands	r3, r2
 80052c0:	d104      	bne.n	80052cc <RTC_EnterInitMode+0x76>
 80052c2:	230f      	movs	r3, #15
 80052c4:	18fb      	adds	r3, r7, r3
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	2b03      	cmp	r3, #3
 80052ca:	d1df      	bne.n	800528c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80052cc:	230f      	movs	r3, #15
 80052ce:	18fb      	adds	r3, r7, r3
 80052d0:	781b      	ldrb	r3, [r3, #0]
}
 80052d2:	0018      	movs	r0, r3
 80052d4:	46bd      	mov	sp, r7
 80052d6:	b004      	add	sp, #16
 80052d8:	bd80      	pop	{r7, pc}
	...

080052dc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80052dc:	b590      	push	{r4, r7, lr}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052e4:	240f      	movs	r4, #15
 80052e6:	193b      	adds	r3, r7, r4
 80052e8:	2200      	movs	r2, #0
 80052ea:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80052ec:	4b1c      	ldr	r3, [pc, #112]	; (8005360 <RTC_ExitInitMode+0x84>)
 80052ee:	68da      	ldr	r2, [r3, #12]
 80052f0:	4b1b      	ldr	r3, [pc, #108]	; (8005360 <RTC_ExitInitMode+0x84>)
 80052f2:	2180      	movs	r1, #128	; 0x80
 80052f4:	438a      	bics	r2, r1
 80052f6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80052f8:	4b19      	ldr	r3, [pc, #100]	; (8005360 <RTC_ExitInitMode+0x84>)
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	2220      	movs	r2, #32
 80052fe:	4013      	ands	r3, r2
 8005300:	d10d      	bne.n	800531e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	0018      	movs	r0, r3
 8005306:	f7ff ff7f 	bl	8005208 <HAL_RTC_WaitForSynchro>
 800530a:	1e03      	subs	r3, r0, #0
 800530c:	d021      	beq.n	8005352 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2229      	movs	r2, #41	; 0x29
 8005312:	2103      	movs	r1, #3
 8005314:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005316:	193b      	adds	r3, r7, r4
 8005318:	2203      	movs	r2, #3
 800531a:	701a      	strb	r2, [r3, #0]
 800531c:	e019      	b.n	8005352 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800531e:	4b10      	ldr	r3, [pc, #64]	; (8005360 <RTC_ExitInitMode+0x84>)
 8005320:	699a      	ldr	r2, [r3, #24]
 8005322:	4b0f      	ldr	r3, [pc, #60]	; (8005360 <RTC_ExitInitMode+0x84>)
 8005324:	2120      	movs	r1, #32
 8005326:	438a      	bics	r2, r1
 8005328:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	0018      	movs	r0, r3
 800532e:	f7ff ff6b 	bl	8005208 <HAL_RTC_WaitForSynchro>
 8005332:	1e03      	subs	r3, r0, #0
 8005334:	d007      	beq.n	8005346 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2229      	movs	r2, #41	; 0x29
 800533a:	2103      	movs	r1, #3
 800533c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800533e:	230f      	movs	r3, #15
 8005340:	18fb      	adds	r3, r7, r3
 8005342:	2203      	movs	r2, #3
 8005344:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005346:	4b06      	ldr	r3, [pc, #24]	; (8005360 <RTC_ExitInitMode+0x84>)
 8005348:	699a      	ldr	r2, [r3, #24]
 800534a:	4b05      	ldr	r3, [pc, #20]	; (8005360 <RTC_ExitInitMode+0x84>)
 800534c:	2120      	movs	r1, #32
 800534e:	430a      	orrs	r2, r1
 8005350:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005352:	230f      	movs	r3, #15
 8005354:	18fb      	adds	r3, r7, r3
 8005356:	781b      	ldrb	r3, [r3, #0]
}
 8005358:	0018      	movs	r0, r3
 800535a:	46bd      	mov	sp, r7
 800535c:	b005      	add	sp, #20
 800535e:	bd90      	pop	{r4, r7, pc}
 8005360:	40002800 	.word	0x40002800

08005364 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	0002      	movs	r2, r0
 800536c:	1dfb      	adds	r3, r7, #7
 800536e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005374:	230b      	movs	r3, #11
 8005376:	18fb      	adds	r3, r7, r3
 8005378:	1dfa      	adds	r2, r7, #7
 800537a:	7812      	ldrb	r2, [r2, #0]
 800537c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800537e:	e008      	b.n	8005392 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	3301      	adds	r3, #1
 8005384:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005386:	220b      	movs	r2, #11
 8005388:	18bb      	adds	r3, r7, r2
 800538a:	18ba      	adds	r2, r7, r2
 800538c:	7812      	ldrb	r2, [r2, #0]
 800538e:	3a0a      	subs	r2, #10
 8005390:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005392:	210b      	movs	r1, #11
 8005394:	187b      	adds	r3, r7, r1
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	2b09      	cmp	r3, #9
 800539a:	d8f1      	bhi.n	8005380 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	011b      	lsls	r3, r3, #4
 80053a2:	b2da      	uxtb	r2, r3
 80053a4:	187b      	adds	r3, r7, r1
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	b2db      	uxtb	r3, r3
}
 80053ac:	0018      	movs	r0, r3
 80053ae:	46bd      	mov	sp, r7
 80053b0:	b004      	add	sp, #16
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2228      	movs	r2, #40	; 0x28
 80053c0:	5c9b      	ldrb	r3, [r3, r2]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d101      	bne.n	80053ca <HAL_RTCEx_EnableBypassShadow+0x16>
 80053c6:	2302      	movs	r3, #2
 80053c8:	e024      	b.n	8005414 <HAL_RTCEx_EnableBypassShadow+0x60>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2228      	movs	r2, #40	; 0x28
 80053ce:	2101      	movs	r1, #1
 80053d0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2229      	movs	r2, #41	; 0x29
 80053d6:	2102      	movs	r1, #2
 80053d8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	22ca      	movs	r2, #202	; 0xca
 80053e0:	625a      	str	r2, [r3, #36]	; 0x24
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2253      	movs	r2, #83	; 0x53
 80053e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	699a      	ldr	r2, [r3, #24]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2120      	movs	r1, #32
 80053f6:	430a      	orrs	r2, r1
 80053f8:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	22ff      	movs	r2, #255	; 0xff
 8005400:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2229      	movs	r2, #41	; 0x29
 8005406:	2101      	movs	r1, #1
 8005408:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2228      	movs	r2, #40	; 0x28
 800540e:	2100      	movs	r1, #0
 8005410:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	0018      	movs	r0, r3
 8005416:	46bd      	mov	sp, r7
 8005418:	b002      	add	sp, #8
 800541a:	bd80      	pop	{r7, pc}

0800541c <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b082      	sub	sp, #8
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2228      	movs	r2, #40	; 0x28
 8005428:	5c9b      	ldrb	r3, [r3, r2]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d101      	bne.n	8005432 <HAL_RTCEx_DisableBypassShadow+0x16>
 800542e:	2302      	movs	r3, #2
 8005430:	e024      	b.n	800547c <HAL_RTCEx_DisableBypassShadow+0x60>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2228      	movs	r2, #40	; 0x28
 8005436:	2101      	movs	r1, #1
 8005438:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2229      	movs	r2, #41	; 0x29
 800543e:	2102      	movs	r1, #2
 8005440:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	22ca      	movs	r2, #202	; 0xca
 8005448:	625a      	str	r2, [r3, #36]	; 0x24
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2253      	movs	r2, #83	; 0x53
 8005450:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	699a      	ldr	r2, [r3, #24]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	21df      	movs	r1, #223	; 0xdf
 800545e:	400a      	ands	r2, r1
 8005460:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	22ff      	movs	r2, #255	; 0xff
 8005468:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2229      	movs	r2, #41	; 0x29
 800546e:	2101      	movs	r1, #1
 8005470:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2228      	movs	r2, #40	; 0x28
 8005476:	2100      	movs	r1, #0
 8005478:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	0018      	movs	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	b002      	add	sp, #8
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e04a      	b.n	800552c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	223d      	movs	r2, #61	; 0x3d
 800549a:	5c9b      	ldrb	r3, [r3, r2]
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d107      	bne.n	80054b2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	223c      	movs	r2, #60	; 0x3c
 80054a6:	2100      	movs	r1, #0
 80054a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	0018      	movs	r0, r3
 80054ae:	f7fd fd91 	bl	8002fd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	223d      	movs	r2, #61	; 0x3d
 80054b6:	2102      	movs	r1, #2
 80054b8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	3304      	adds	r3, #4
 80054c2:	0019      	movs	r1, r3
 80054c4:	0010      	movs	r0, r2
 80054c6:	f000 fa11 	bl	80058ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2248      	movs	r2, #72	; 0x48
 80054ce:	2101      	movs	r1, #1
 80054d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	223e      	movs	r2, #62	; 0x3e
 80054d6:	2101      	movs	r1, #1
 80054d8:	5499      	strb	r1, [r3, r2]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	223f      	movs	r2, #63	; 0x3f
 80054de:	2101      	movs	r1, #1
 80054e0:	5499      	strb	r1, [r3, r2]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2240      	movs	r2, #64	; 0x40
 80054e6:	2101      	movs	r1, #1
 80054e8:	5499      	strb	r1, [r3, r2]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2241      	movs	r2, #65	; 0x41
 80054ee:	2101      	movs	r1, #1
 80054f0:	5499      	strb	r1, [r3, r2]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2242      	movs	r2, #66	; 0x42
 80054f6:	2101      	movs	r1, #1
 80054f8:	5499      	strb	r1, [r3, r2]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2243      	movs	r2, #67	; 0x43
 80054fe:	2101      	movs	r1, #1
 8005500:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2244      	movs	r2, #68	; 0x44
 8005506:	2101      	movs	r1, #1
 8005508:	5499      	strb	r1, [r3, r2]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2245      	movs	r2, #69	; 0x45
 800550e:	2101      	movs	r1, #1
 8005510:	5499      	strb	r1, [r3, r2]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2246      	movs	r2, #70	; 0x46
 8005516:	2101      	movs	r1, #1
 8005518:	5499      	strb	r1, [r3, r2]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2247      	movs	r2, #71	; 0x47
 800551e:	2101      	movs	r1, #1
 8005520:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	223d      	movs	r2, #61	; 0x3d
 8005526:	2101      	movs	r1, #1
 8005528:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800552a:	2300      	movs	r3, #0
}
 800552c:	0018      	movs	r0, r3
 800552e:	46bd      	mov	sp, r7
 8005530:	b002      	add	sp, #8
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	223d      	movs	r2, #61	; 0x3d
 8005540:	5c9b      	ldrb	r3, [r3, r2]
 8005542:	b2db      	uxtb	r3, r3
 8005544:	2b01      	cmp	r3, #1
 8005546:	d001      	beq.n	800554c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e042      	b.n	80055d2 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	223d      	movs	r2, #61	; 0x3d
 8005550:	2102      	movs	r1, #2
 8005552:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68da      	ldr	r2, [r3, #12]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2101      	movs	r1, #1
 8005560:	430a      	orrs	r2, r1
 8005562:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a1c      	ldr	r2, [pc, #112]	; (80055dc <HAL_TIM_Base_Start_IT+0xa8>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00f      	beq.n	800558e <HAL_TIM_Base_Start_IT+0x5a>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	2380      	movs	r3, #128	; 0x80
 8005574:	05db      	lsls	r3, r3, #23
 8005576:	429a      	cmp	r2, r3
 8005578:	d009      	beq.n	800558e <HAL_TIM_Base_Start_IT+0x5a>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a18      	ldr	r2, [pc, #96]	; (80055e0 <HAL_TIM_Base_Start_IT+0xac>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d004      	beq.n	800558e <HAL_TIM_Base_Start_IT+0x5a>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a16      	ldr	r2, [pc, #88]	; (80055e4 <HAL_TIM_Base_Start_IT+0xb0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d116      	bne.n	80055bc <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	4a14      	ldr	r2, [pc, #80]	; (80055e8 <HAL_TIM_Base_Start_IT+0xb4>)
 8005596:	4013      	ands	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2b06      	cmp	r3, #6
 800559e:	d016      	beq.n	80055ce <HAL_TIM_Base_Start_IT+0x9a>
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	2380      	movs	r3, #128	; 0x80
 80055a4:	025b      	lsls	r3, r3, #9
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d011      	beq.n	80055ce <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2101      	movs	r1, #1
 80055b6:	430a      	orrs	r2, r1
 80055b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ba:	e008      	b.n	80055ce <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2101      	movs	r1, #1
 80055c8:	430a      	orrs	r2, r1
 80055ca:	601a      	str	r2, [r3, #0]
 80055cc:	e000      	b.n	80055d0 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ce:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	0018      	movs	r0, r3
 80055d4:	46bd      	mov	sp, r7
 80055d6:	b004      	add	sp, #16
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	40012c00 	.word	0x40012c00
 80055e0:	40000400 	.word	0x40000400
 80055e4:	40014000 	.word	0x40014000
 80055e8:	00010007 	.word	0x00010007

080055ec <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b082      	sub	sp, #8
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68da      	ldr	r2, [r3, #12]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2101      	movs	r1, #1
 8005600:	438a      	bics	r2, r1
 8005602:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	4a0d      	ldr	r2, [pc, #52]	; (8005640 <HAL_TIM_Base_Stop_IT+0x54>)
 800560c:	4013      	ands	r3, r2
 800560e:	d10d      	bne.n	800562c <HAL_TIM_Base_Stop_IT+0x40>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	4a0b      	ldr	r2, [pc, #44]	; (8005644 <HAL_TIM_Base_Stop_IT+0x58>)
 8005618:	4013      	ands	r3, r2
 800561a:	d107      	bne.n	800562c <HAL_TIM_Base_Stop_IT+0x40>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2101      	movs	r1, #1
 8005628:	438a      	bics	r2, r1
 800562a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	223d      	movs	r2, #61	; 0x3d
 8005630:	2101      	movs	r1, #1
 8005632:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	0018      	movs	r0, r3
 8005638:	46bd      	mov	sp, r7
 800563a:	b002      	add	sp, #8
 800563c:	bd80      	pop	{r7, pc}
 800563e:	46c0      	nop			; (mov r8, r8)
 8005640:	00001111 	.word	0x00001111
 8005644:	00000444 	.word	0x00000444

08005648 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	2202      	movs	r2, #2
 8005658:	4013      	ands	r3, r2
 800565a:	2b02      	cmp	r3, #2
 800565c:	d124      	bne.n	80056a8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	2202      	movs	r2, #2
 8005666:	4013      	ands	r3, r2
 8005668:	2b02      	cmp	r3, #2
 800566a:	d11d      	bne.n	80056a8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2203      	movs	r2, #3
 8005672:	4252      	negs	r2, r2
 8005674:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2201      	movs	r2, #1
 800567a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	2203      	movs	r2, #3
 8005684:	4013      	ands	r3, r2
 8005686:	d004      	beq.n	8005692 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	0018      	movs	r0, r3
 800568c:	f000 f916 	bl	80058bc <HAL_TIM_IC_CaptureCallback>
 8005690:	e007      	b.n	80056a2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	0018      	movs	r0, r3
 8005696:	f000 f909 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	0018      	movs	r0, r3
 800569e:	f000 f915 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	2204      	movs	r2, #4
 80056b0:	4013      	ands	r3, r2
 80056b2:	2b04      	cmp	r3, #4
 80056b4:	d125      	bne.n	8005702 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	2204      	movs	r2, #4
 80056be:	4013      	ands	r3, r2
 80056c0:	2b04      	cmp	r3, #4
 80056c2:	d11e      	bne.n	8005702 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2205      	movs	r2, #5
 80056ca:	4252      	negs	r2, r2
 80056cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2202      	movs	r2, #2
 80056d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	699a      	ldr	r2, [r3, #24]
 80056da:	23c0      	movs	r3, #192	; 0xc0
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	4013      	ands	r3, r2
 80056e0:	d004      	beq.n	80056ec <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	0018      	movs	r0, r3
 80056e6:	f000 f8e9 	bl	80058bc <HAL_TIM_IC_CaptureCallback>
 80056ea:	e007      	b.n	80056fc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	0018      	movs	r0, r3
 80056f0:	f000 f8dc 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	0018      	movs	r0, r3
 80056f8:	f000 f8e8 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	2208      	movs	r2, #8
 800570a:	4013      	ands	r3, r2
 800570c:	2b08      	cmp	r3, #8
 800570e:	d124      	bne.n	800575a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	2208      	movs	r2, #8
 8005718:	4013      	ands	r3, r2
 800571a:	2b08      	cmp	r3, #8
 800571c:	d11d      	bne.n	800575a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2209      	movs	r2, #9
 8005724:	4252      	negs	r2, r2
 8005726:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2204      	movs	r2, #4
 800572c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	69db      	ldr	r3, [r3, #28]
 8005734:	2203      	movs	r2, #3
 8005736:	4013      	ands	r3, r2
 8005738:	d004      	beq.n	8005744 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	0018      	movs	r0, r3
 800573e:	f000 f8bd 	bl	80058bc <HAL_TIM_IC_CaptureCallback>
 8005742:	e007      	b.n	8005754 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	0018      	movs	r0, r3
 8005748:	f000 f8b0 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	0018      	movs	r0, r3
 8005750:	f000 f8bc 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	2210      	movs	r2, #16
 8005762:	4013      	ands	r3, r2
 8005764:	2b10      	cmp	r3, #16
 8005766:	d125      	bne.n	80057b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	2210      	movs	r2, #16
 8005770:	4013      	ands	r3, r2
 8005772:	2b10      	cmp	r3, #16
 8005774:	d11e      	bne.n	80057b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2211      	movs	r2, #17
 800577c:	4252      	negs	r2, r2
 800577e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2208      	movs	r2, #8
 8005784:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	69da      	ldr	r2, [r3, #28]
 800578c:	23c0      	movs	r3, #192	; 0xc0
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4013      	ands	r3, r2
 8005792:	d004      	beq.n	800579e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	0018      	movs	r0, r3
 8005798:	f000 f890 	bl	80058bc <HAL_TIM_IC_CaptureCallback>
 800579c:	e007      	b.n	80057ae <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f000 f883 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	0018      	movs	r0, r3
 80057aa:	f000 f88f 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	2201      	movs	r2, #1
 80057bc:	4013      	ands	r3, r2
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d10f      	bne.n	80057e2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	2201      	movs	r2, #1
 80057ca:	4013      	ands	r3, r2
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d108      	bne.n	80057e2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2202      	movs	r2, #2
 80057d6:	4252      	negs	r2, r2
 80057d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	0018      	movs	r0, r3
 80057de:	f7fd fb17 	bl	8002e10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	2280      	movs	r2, #128	; 0x80
 80057ea:	4013      	ands	r3, r2
 80057ec:	2b80      	cmp	r3, #128	; 0x80
 80057ee:	d10f      	bne.n	8005810 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	2280      	movs	r2, #128	; 0x80
 80057f8:	4013      	ands	r3, r2
 80057fa:	2b80      	cmp	r3, #128	; 0x80
 80057fc:	d108      	bne.n	8005810 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2281      	movs	r2, #129	; 0x81
 8005804:	4252      	negs	r2, r2
 8005806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	0018      	movs	r0, r3
 800580c:	f000 f964 	bl	8005ad8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	691a      	ldr	r2, [r3, #16]
 8005816:	2380      	movs	r3, #128	; 0x80
 8005818:	005b      	lsls	r3, r3, #1
 800581a:	401a      	ands	r2, r3
 800581c:	2380      	movs	r3, #128	; 0x80
 800581e:	005b      	lsls	r3, r3, #1
 8005820:	429a      	cmp	r2, r3
 8005822:	d10e      	bne.n	8005842 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	2280      	movs	r2, #128	; 0x80
 800582c:	4013      	ands	r3, r2
 800582e:	2b80      	cmp	r3, #128	; 0x80
 8005830:	d107      	bne.n	8005842 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a1c      	ldr	r2, [pc, #112]	; (80058a8 <HAL_TIM_IRQHandler+0x260>)
 8005838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	0018      	movs	r0, r3
 800583e:	f000 f953 	bl	8005ae8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	2240      	movs	r2, #64	; 0x40
 800584a:	4013      	ands	r3, r2
 800584c:	2b40      	cmp	r3, #64	; 0x40
 800584e:	d10f      	bne.n	8005870 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	2240      	movs	r2, #64	; 0x40
 8005858:	4013      	ands	r3, r2
 800585a:	2b40      	cmp	r3, #64	; 0x40
 800585c:	d108      	bne.n	8005870 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2241      	movs	r2, #65	; 0x41
 8005864:	4252      	negs	r2, r2
 8005866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	0018      	movs	r0, r3
 800586c:	f000 f836 	bl	80058dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	2220      	movs	r2, #32
 8005878:	4013      	ands	r3, r2
 800587a:	2b20      	cmp	r3, #32
 800587c:	d10f      	bne.n	800589e <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	2220      	movs	r2, #32
 8005886:	4013      	ands	r3, r2
 8005888:	2b20      	cmp	r3, #32
 800588a:	d108      	bne.n	800589e <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2221      	movs	r2, #33	; 0x21
 8005892:	4252      	negs	r2, r2
 8005894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	0018      	movs	r0, r3
 800589a:	f000 f915 	bl	8005ac8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800589e:	46c0      	nop			; (mov r8, r8)
 80058a0:	46bd      	mov	sp, r7
 80058a2:	b002      	add	sp, #8
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	46c0      	nop			; (mov r8, r8)
 80058a8:	fffffeff 	.word	0xfffffeff

080058ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058b4:	46c0      	nop			; (mov r8, r8)
 80058b6:	46bd      	mov	sp, r7
 80058b8:	b002      	add	sp, #8
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058c4:	46c0      	nop			; (mov r8, r8)
 80058c6:	46bd      	mov	sp, r7
 80058c8:	b002      	add	sp, #8
 80058ca:	bd80      	pop	{r7, pc}

080058cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058d4:	46c0      	nop			; (mov r8, r8)
 80058d6:	46bd      	mov	sp, r7
 80058d8:	b002      	add	sp, #8
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058e4:	46c0      	nop			; (mov r8, r8)
 80058e6:	46bd      	mov	sp, r7
 80058e8:	b002      	add	sp, #8
 80058ea:	bd80      	pop	{r7, pc}

080058ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a34      	ldr	r2, [pc, #208]	; (80059d0 <TIM_Base_SetConfig+0xe4>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d008      	beq.n	8005916 <TIM_Base_SetConfig+0x2a>
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	2380      	movs	r3, #128	; 0x80
 8005908:	05db      	lsls	r3, r3, #23
 800590a:	429a      	cmp	r2, r3
 800590c:	d003      	beq.n	8005916 <TIM_Base_SetConfig+0x2a>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a30      	ldr	r2, [pc, #192]	; (80059d4 <TIM_Base_SetConfig+0xe8>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d108      	bne.n	8005928 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2270      	movs	r2, #112	; 0x70
 800591a:	4393      	bics	r3, r2
 800591c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	4313      	orrs	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a29      	ldr	r2, [pc, #164]	; (80059d0 <TIM_Base_SetConfig+0xe4>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d018      	beq.n	8005962 <TIM_Base_SetConfig+0x76>
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	2380      	movs	r3, #128	; 0x80
 8005934:	05db      	lsls	r3, r3, #23
 8005936:	429a      	cmp	r2, r3
 8005938:	d013      	beq.n	8005962 <TIM_Base_SetConfig+0x76>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a25      	ldr	r2, [pc, #148]	; (80059d4 <TIM_Base_SetConfig+0xe8>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d00f      	beq.n	8005962 <TIM_Base_SetConfig+0x76>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a24      	ldr	r2, [pc, #144]	; (80059d8 <TIM_Base_SetConfig+0xec>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d00b      	beq.n	8005962 <TIM_Base_SetConfig+0x76>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a23      	ldr	r2, [pc, #140]	; (80059dc <TIM_Base_SetConfig+0xf0>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d007      	beq.n	8005962 <TIM_Base_SetConfig+0x76>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a22      	ldr	r2, [pc, #136]	; (80059e0 <TIM_Base_SetConfig+0xf4>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d003      	beq.n	8005962 <TIM_Base_SetConfig+0x76>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a21      	ldr	r2, [pc, #132]	; (80059e4 <TIM_Base_SetConfig+0xf8>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d108      	bne.n	8005974 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	4a20      	ldr	r2, [pc, #128]	; (80059e8 <TIM_Base_SetConfig+0xfc>)
 8005966:	4013      	ands	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	4313      	orrs	r3, r2
 8005972:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2280      	movs	r2, #128	; 0x80
 8005978:	4393      	bics	r3, r2
 800597a:	001a      	movs	r2, r3
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	695b      	ldr	r3, [r3, #20]
 8005980:	4313      	orrs	r3, r2
 8005982:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	689a      	ldr	r2, [r3, #8]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a0c      	ldr	r2, [pc, #48]	; (80059d0 <TIM_Base_SetConfig+0xe4>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d00b      	beq.n	80059ba <TIM_Base_SetConfig+0xce>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a0d      	ldr	r2, [pc, #52]	; (80059dc <TIM_Base_SetConfig+0xf0>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d007      	beq.n	80059ba <TIM_Base_SetConfig+0xce>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a0c      	ldr	r2, [pc, #48]	; (80059e0 <TIM_Base_SetConfig+0xf4>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d003      	beq.n	80059ba <TIM_Base_SetConfig+0xce>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a0b      	ldr	r2, [pc, #44]	; (80059e4 <TIM_Base_SetConfig+0xf8>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d103      	bne.n	80059c2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	691a      	ldr	r2, [r3, #16]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	615a      	str	r2, [r3, #20]
}
 80059c8:	46c0      	nop			; (mov r8, r8)
 80059ca:	46bd      	mov	sp, r7
 80059cc:	b004      	add	sp, #16
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40012c00 	.word	0x40012c00
 80059d4:	40000400 	.word	0x40000400
 80059d8:	40002000 	.word	0x40002000
 80059dc:	40014000 	.word	0x40014000
 80059e0:	40014400 	.word	0x40014400
 80059e4:	40014800 	.word	0x40014800
 80059e8:	fffffcff 	.word	0xfffffcff

080059ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	223c      	movs	r2, #60	; 0x3c
 80059fa:	5c9b      	ldrb	r3, [r3, r2]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d101      	bne.n	8005a04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a00:	2302      	movs	r3, #2
 8005a02:	e055      	b.n	8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	223c      	movs	r2, #60	; 0x3c
 8005a08:	2101      	movs	r1, #1
 8005a0a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	223d      	movs	r2, #61	; 0x3d
 8005a10:	2102      	movs	r1, #2
 8005a12:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a23      	ldr	r2, [pc, #140]	; (8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d108      	bne.n	8005a40 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4a22      	ldr	r2, [pc, #136]	; (8005abc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2270      	movs	r2, #112	; 0x70
 8005a44:	4393      	bics	r3, r2
 8005a46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a16      	ldr	r2, [pc, #88]	; (8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d00f      	beq.n	8005a84 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	2380      	movs	r3, #128	; 0x80
 8005a6a:	05db      	lsls	r3, r3, #23
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d009      	beq.n	8005a84 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a12      	ldr	r2, [pc, #72]	; (8005ac0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d004      	beq.n	8005a84 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a11      	ldr	r2, [pc, #68]	; (8005ac4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d10c      	bne.n	8005a9e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2280      	movs	r2, #128	; 0x80
 8005a88:	4393      	bics	r3, r2
 8005a8a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	223d      	movs	r2, #61	; 0x3d
 8005aa2:	2101      	movs	r1, #1
 8005aa4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	223c      	movs	r2, #60	; 0x3c
 8005aaa:	2100      	movs	r1, #0
 8005aac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	b004      	add	sp, #16
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	40012c00 	.word	0x40012c00
 8005abc:	ff0fffff 	.word	0xff0fffff
 8005ac0:	40000400 	.word	0x40000400
 8005ac4:	40014000 	.word	0x40014000

08005ac8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ad0:	46c0      	nop			; (mov r8, r8)
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	b002      	add	sp, #8
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ae0:	46c0      	nop			; (mov r8, r8)
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	b002      	add	sp, #8
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b082      	sub	sp, #8
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005af0:	46c0      	nop			; (mov r8, r8)
 8005af2:	46bd      	mov	sp, r7
 8005af4:	b002      	add	sp, #8
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e046      	b.n	8005b98 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2288      	movs	r2, #136	; 0x88
 8005b0e:	589b      	ldr	r3, [r3, r2]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d107      	bne.n	8005b24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2284      	movs	r2, #132	; 0x84
 8005b18:	2100      	movs	r1, #0
 8005b1a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	0018      	movs	r0, r3
 8005b20:	f7fd fa7e 	bl	8003020 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2288      	movs	r2, #136	; 0x88
 8005b28:	2124      	movs	r1, #36	; 0x24
 8005b2a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2101      	movs	r1, #1
 8005b38:	438a      	bics	r2, r1
 8005b3a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	0018      	movs	r0, r3
 8005b40:	f000 f9ee 	bl	8005f20 <UART_SetConfig>
 8005b44:	0003      	movs	r3, r0
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d101      	bne.n	8005b4e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e024      	b.n	8005b98 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d003      	beq.n	8005b5e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	0018      	movs	r0, r3
 8005b5a:	f000 fc9f 	bl	800649c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685a      	ldr	r2, [r3, #4]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	490d      	ldr	r1, [pc, #52]	; (8005ba0 <HAL_UART_Init+0xa8>)
 8005b6a:	400a      	ands	r2, r1
 8005b6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	212a      	movs	r1, #42	; 0x2a
 8005b7a:	438a      	bics	r2, r1
 8005b7c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2101      	movs	r1, #1
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	0018      	movs	r0, r3
 8005b92:	f000 fd37 	bl	8006604 <UART_CheckIdleState>
 8005b96:	0003      	movs	r3, r0
}
 8005b98:	0018      	movs	r0, r3
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	b002      	add	sp, #8
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	ffffb7ff 	.word	0xffffb7ff

08005ba4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e032      	b.n	8005c1c <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2288      	movs	r2, #136	; 0x88
 8005bba:	2124      	movs	r1, #36	; 0x24
 8005bbc:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2101      	movs	r1, #1
 8005bca:	438a      	bics	r2, r1
 8005bcc:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2200      	movs	r2, #0
 8005be4:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	0018      	movs	r0, r3
 8005bea:	f7fd fafd 	bl	80031e8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2290      	movs	r2, #144	; 0x90
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2288      	movs	r2, #136	; 0x88
 8005bfa:	2100      	movs	r1, #0
 8005bfc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	228c      	movs	r2, #140	; 0x8c
 8005c02:	2100      	movs	r1, #0
 8005c04:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2284      	movs	r2, #132	; 0x84
 8005c16:	2100      	movs	r1, #0
 8005c18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	0018      	movs	r0, r3
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	b002      	add	sp, #8
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08a      	sub	sp, #40	; 0x28
 8005c28:	af02      	add	r7, sp, #8
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	603b      	str	r3, [r7, #0]
 8005c30:	1dbb      	adds	r3, r7, #6
 8005c32:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2288      	movs	r2, #136	; 0x88
 8005c38:	589b      	ldr	r3, [r3, r2]
 8005c3a:	2b20      	cmp	r3, #32
 8005c3c:	d000      	beq.n	8005c40 <HAL_UART_Transmit+0x1c>
 8005c3e:	e088      	b.n	8005d52 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <HAL_UART_Transmit+0x2a>
 8005c46:	1dbb      	adds	r3, r7, #6
 8005c48:	881b      	ldrh	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e080      	b.n	8005d54 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	689a      	ldr	r2, [r3, #8]
 8005c56:	2380      	movs	r3, #128	; 0x80
 8005c58:	015b      	lsls	r3, r3, #5
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d109      	bne.n	8005c72 <HAL_UART_Transmit+0x4e>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d105      	bne.n	8005c72 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	d001      	beq.n	8005c72 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e070      	b.n	8005d54 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2290      	movs	r2, #144	; 0x90
 8005c76:	2100      	movs	r1, #0
 8005c78:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2288      	movs	r2, #136	; 0x88
 8005c7e:	2121      	movs	r1, #33	; 0x21
 8005c80:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c82:	f7fd fc8f 	bl	80035a4 <HAL_GetTick>
 8005c86:	0003      	movs	r3, r0
 8005c88:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	1dba      	adds	r2, r7, #6
 8005c8e:	2154      	movs	r1, #84	; 0x54
 8005c90:	8812      	ldrh	r2, [r2, #0]
 8005c92:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	1dba      	adds	r2, r7, #6
 8005c98:	2156      	movs	r1, #86	; 0x56
 8005c9a:	8812      	ldrh	r2, [r2, #0]
 8005c9c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	689a      	ldr	r2, [r3, #8]
 8005ca2:	2380      	movs	r3, #128	; 0x80
 8005ca4:	015b      	lsls	r3, r3, #5
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d108      	bne.n	8005cbc <HAL_UART_Transmit+0x98>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d104      	bne.n	8005cbc <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	61bb      	str	r3, [r7, #24]
 8005cba:	e003      	b.n	8005cc4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cc4:	e02c      	b.n	8005d20 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	9300      	str	r3, [sp, #0]
 8005cce:	0013      	movs	r3, r2
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	2180      	movs	r1, #128	; 0x80
 8005cd4:	f000 fce4 	bl	80066a0 <UART_WaitOnFlagUntilTimeout>
 8005cd8:	1e03      	subs	r3, r0, #0
 8005cda:	d001      	beq.n	8005ce0 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e039      	b.n	8005d54 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10b      	bne.n	8005cfe <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	881b      	ldrh	r3, [r3, #0]
 8005cea:	001a      	movs	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	05d2      	lsls	r2, r2, #23
 8005cf2:	0dd2      	lsrs	r2, r2, #23
 8005cf4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	3302      	adds	r3, #2
 8005cfa:	61bb      	str	r3, [r7, #24]
 8005cfc:	e007      	b.n	8005d0e <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	781a      	ldrb	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2256      	movs	r2, #86	; 0x56
 8005d12:	5a9b      	ldrh	r3, [r3, r2]
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	3b01      	subs	r3, #1
 8005d18:	b299      	uxth	r1, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2256      	movs	r2, #86	; 0x56
 8005d1e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2256      	movs	r2, #86	; 0x56
 8005d24:	5a9b      	ldrh	r3, [r3, r2]
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1cc      	bne.n	8005cc6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d2c:	697a      	ldr	r2, [r7, #20]
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	9300      	str	r3, [sp, #0]
 8005d34:	0013      	movs	r3, r2
 8005d36:	2200      	movs	r2, #0
 8005d38:	2140      	movs	r1, #64	; 0x40
 8005d3a:	f000 fcb1 	bl	80066a0 <UART_WaitOnFlagUntilTimeout>
 8005d3e:	1e03      	subs	r3, r0, #0
 8005d40:	d001      	beq.n	8005d46 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e006      	b.n	8005d54 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2288      	movs	r2, #136	; 0x88
 8005d4a:	2120      	movs	r1, #32
 8005d4c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	e000      	b.n	8005d54 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8005d52:	2302      	movs	r3, #2
  }
}
 8005d54:	0018      	movs	r0, r3
 8005d56:	46bd      	mov	sp, r7
 8005d58:	b008      	add	sp, #32
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b08a      	sub	sp, #40	; 0x28
 8005d60:	af02      	add	r7, sp, #8
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	1dbb      	adds	r3, r7, #6
 8005d6a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	228c      	movs	r2, #140	; 0x8c
 8005d70:	589b      	ldr	r3, [r3, r2]
 8005d72:	2b20      	cmp	r3, #32
 8005d74:	d000      	beq.n	8005d78 <HAL_UART_Receive+0x1c>
 8005d76:	e0cc      	b.n	8005f12 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_UART_Receive+0x2a>
 8005d7e:	1dbb      	adds	r3, r7, #6
 8005d80:	881b      	ldrh	r3, [r3, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e0c4      	b.n	8005f14 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	689a      	ldr	r2, [r3, #8]
 8005d8e:	2380      	movs	r3, #128	; 0x80
 8005d90:	015b      	lsls	r3, r3, #5
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d109      	bne.n	8005daa <HAL_UART_Receive+0x4e>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d105      	bne.n	8005daa <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	2201      	movs	r2, #1
 8005da2:	4013      	ands	r3, r2
 8005da4:	d001      	beq.n	8005daa <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e0b4      	b.n	8005f14 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2290      	movs	r2, #144	; 0x90
 8005dae:	2100      	movs	r1, #0
 8005db0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	228c      	movs	r2, #140	; 0x8c
 8005db6:	2122      	movs	r1, #34	; 0x22
 8005db8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dc0:	f7fd fbf0 	bl	80035a4 <HAL_GetTick>
 8005dc4:	0003      	movs	r3, r0
 8005dc6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	1dba      	adds	r2, r7, #6
 8005dcc:	215c      	movs	r1, #92	; 0x5c
 8005dce:	8812      	ldrh	r2, [r2, #0]
 8005dd0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	1dba      	adds	r2, r7, #6
 8005dd6:	215e      	movs	r1, #94	; 0x5e
 8005dd8:	8812      	ldrh	r2, [r2, #0]
 8005dda:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	689a      	ldr	r2, [r3, #8]
 8005de0:	2380      	movs	r3, #128	; 0x80
 8005de2:	015b      	lsls	r3, r3, #5
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d10d      	bne.n	8005e04 <HAL_UART_Receive+0xa8>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d104      	bne.n	8005dfa <HAL_UART_Receive+0x9e>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2260      	movs	r2, #96	; 0x60
 8005df4:	4949      	ldr	r1, [pc, #292]	; (8005f1c <HAL_UART_Receive+0x1c0>)
 8005df6:	5299      	strh	r1, [r3, r2]
 8005df8:	e02e      	b.n	8005e58 <HAL_UART_Receive+0xfc>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2260      	movs	r2, #96	; 0x60
 8005dfe:	21ff      	movs	r1, #255	; 0xff
 8005e00:	5299      	strh	r1, [r3, r2]
 8005e02:	e029      	b.n	8005e58 <HAL_UART_Receive+0xfc>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10d      	bne.n	8005e28 <HAL_UART_Receive+0xcc>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d104      	bne.n	8005e1e <HAL_UART_Receive+0xc2>
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2260      	movs	r2, #96	; 0x60
 8005e18:	21ff      	movs	r1, #255	; 0xff
 8005e1a:	5299      	strh	r1, [r3, r2]
 8005e1c:	e01c      	b.n	8005e58 <HAL_UART_Receive+0xfc>
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2260      	movs	r2, #96	; 0x60
 8005e22:	217f      	movs	r1, #127	; 0x7f
 8005e24:	5299      	strh	r1, [r3, r2]
 8005e26:	e017      	b.n	8005e58 <HAL_UART_Receive+0xfc>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	2380      	movs	r3, #128	; 0x80
 8005e2e:	055b      	lsls	r3, r3, #21
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d10d      	bne.n	8005e50 <HAL_UART_Receive+0xf4>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d104      	bne.n	8005e46 <HAL_UART_Receive+0xea>
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2260      	movs	r2, #96	; 0x60
 8005e40:	217f      	movs	r1, #127	; 0x7f
 8005e42:	5299      	strh	r1, [r3, r2]
 8005e44:	e008      	b.n	8005e58 <HAL_UART_Receive+0xfc>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2260      	movs	r2, #96	; 0x60
 8005e4a:	213f      	movs	r1, #63	; 0x3f
 8005e4c:	5299      	strh	r1, [r3, r2]
 8005e4e:	e003      	b.n	8005e58 <HAL_UART_Receive+0xfc>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2260      	movs	r2, #96	; 0x60
 8005e54:	2100      	movs	r1, #0
 8005e56:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005e58:	2312      	movs	r3, #18
 8005e5a:	18fb      	adds	r3, r7, r3
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	2160      	movs	r1, #96	; 0x60
 8005e60:	5a52      	ldrh	r2, [r2, r1]
 8005e62:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	689a      	ldr	r2, [r3, #8]
 8005e68:	2380      	movs	r3, #128	; 0x80
 8005e6a:	015b      	lsls	r3, r3, #5
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d108      	bne.n	8005e82 <HAL_UART_Receive+0x126>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d104      	bne.n	8005e82 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	61bb      	str	r3, [r7, #24]
 8005e80:	e003      	b.n	8005e8a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005e8a:	e036      	b.n	8005efa <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	0013      	movs	r3, r2
 8005e96:	2200      	movs	r2, #0
 8005e98:	2120      	movs	r1, #32
 8005e9a:	f000 fc01 	bl	80066a0 <UART_WaitOnFlagUntilTimeout>
 8005e9e:	1e03      	subs	r3, r0, #0
 8005ea0:	d001      	beq.n	8005ea6 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e036      	b.n	8005f14 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8005ea6:	69fb      	ldr	r3, [r7, #28]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10e      	bne.n	8005eca <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	2212      	movs	r2, #18
 8005eb6:	18ba      	adds	r2, r7, r2
 8005eb8:	8812      	ldrh	r2, [r2, #0]
 8005eba:	4013      	ands	r3, r2
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	3302      	adds	r3, #2
 8005ec6:	61bb      	str	r3, [r7, #24]
 8005ec8:	e00e      	b.n	8005ee8 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	2212      	movs	r2, #18
 8005ed4:	18ba      	adds	r2, r7, r2
 8005ed6:	8812      	ldrh	r2, [r2, #0]
 8005ed8:	b2d2      	uxtb	r2, r2
 8005eda:	4013      	ands	r3, r2
 8005edc:	b2da      	uxtb	r2, r3
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	225e      	movs	r2, #94	; 0x5e
 8005eec:	5a9b      	ldrh	r3, [r3, r2]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	b299      	uxth	r1, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	225e      	movs	r2, #94	; 0x5e
 8005ef8:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	225e      	movs	r2, #94	; 0x5e
 8005efe:	5a9b      	ldrh	r3, [r3, r2]
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1c2      	bne.n	8005e8c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	228c      	movs	r2, #140	; 0x8c
 8005f0a:	2120      	movs	r1, #32
 8005f0c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	e000      	b.n	8005f14 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8005f12:	2302      	movs	r3, #2
  }
}
 8005f14:	0018      	movs	r0, r3
 8005f16:	46bd      	mov	sp, r7
 8005f18:	b008      	add	sp, #32
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	000001ff 	.word	0x000001ff

08005f20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f20:	b5b0      	push	{r4, r5, r7, lr}
 8005f22:	b090      	sub	sp, #64	; 0x40
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f28:	231a      	movs	r3, #26
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	189b      	adds	r3, r3, r2
 8005f2e:	19db      	adds	r3, r3, r7
 8005f30:	2200      	movs	r2, #0
 8005f32:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	431a      	orrs	r2, r3
 8005f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4aaf      	ldr	r2, [pc, #700]	; (8006210 <UART_SetConfig+0x2f0>)
 8005f54:	4013      	ands	r3, r2
 8005f56:	0019      	movs	r1, r3
 8005f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f5e:	430b      	orrs	r3, r1
 8005f60:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	4aaa      	ldr	r2, [pc, #680]	; (8006214 <UART_SetConfig+0x2f4>)
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	68d9      	ldr	r1, [r3, #12]
 8005f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	0003      	movs	r3, r0
 8005f78:	430b      	orrs	r3, r1
 8005f7a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7e:	699b      	ldr	r3, [r3, #24]
 8005f80:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4aa4      	ldr	r2, [pc, #656]	; (8006218 <UART_SetConfig+0x2f8>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d004      	beq.n	8005f96 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8e:	6a1b      	ldr	r3, [r3, #32]
 8005f90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f92:	4313      	orrs	r3, r2
 8005f94:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	4a9f      	ldr	r2, [pc, #636]	; (800621c <UART_SetConfig+0x2fc>)
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	0019      	movs	r1, r3
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fa8:	430b      	orrs	r3, r1
 8005faa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb2:	220f      	movs	r2, #15
 8005fb4:	4393      	bics	r3, r2
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fba:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	0003      	movs	r3, r0
 8005fc2:	430b      	orrs	r3, r1
 8005fc4:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a95      	ldr	r2, [pc, #596]	; (8006220 <UART_SetConfig+0x300>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d131      	bne.n	8006034 <UART_SetConfig+0x114>
 8005fd0:	4b94      	ldr	r3, [pc, #592]	; (8006224 <UART_SetConfig+0x304>)
 8005fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd4:	2203      	movs	r2, #3
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d01d      	beq.n	8006018 <UART_SetConfig+0xf8>
 8005fdc:	d823      	bhi.n	8006026 <UART_SetConfig+0x106>
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d00c      	beq.n	8005ffc <UART_SetConfig+0xdc>
 8005fe2:	d820      	bhi.n	8006026 <UART_SetConfig+0x106>
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <UART_SetConfig+0xce>
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d00e      	beq.n	800600a <UART_SetConfig+0xea>
 8005fec:	e01b      	b.n	8006026 <UART_SetConfig+0x106>
 8005fee:	231b      	movs	r3, #27
 8005ff0:	2220      	movs	r2, #32
 8005ff2:	189b      	adds	r3, r3, r2
 8005ff4:	19db      	adds	r3, r3, r7
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	701a      	strb	r2, [r3, #0]
 8005ffa:	e0b4      	b.n	8006166 <UART_SetConfig+0x246>
 8005ffc:	231b      	movs	r3, #27
 8005ffe:	2220      	movs	r2, #32
 8006000:	189b      	adds	r3, r3, r2
 8006002:	19db      	adds	r3, r3, r7
 8006004:	2202      	movs	r2, #2
 8006006:	701a      	strb	r2, [r3, #0]
 8006008:	e0ad      	b.n	8006166 <UART_SetConfig+0x246>
 800600a:	231b      	movs	r3, #27
 800600c:	2220      	movs	r2, #32
 800600e:	189b      	adds	r3, r3, r2
 8006010:	19db      	adds	r3, r3, r7
 8006012:	2204      	movs	r2, #4
 8006014:	701a      	strb	r2, [r3, #0]
 8006016:	e0a6      	b.n	8006166 <UART_SetConfig+0x246>
 8006018:	231b      	movs	r3, #27
 800601a:	2220      	movs	r2, #32
 800601c:	189b      	adds	r3, r3, r2
 800601e:	19db      	adds	r3, r3, r7
 8006020:	2208      	movs	r2, #8
 8006022:	701a      	strb	r2, [r3, #0]
 8006024:	e09f      	b.n	8006166 <UART_SetConfig+0x246>
 8006026:	231b      	movs	r3, #27
 8006028:	2220      	movs	r2, #32
 800602a:	189b      	adds	r3, r3, r2
 800602c:	19db      	adds	r3, r3, r7
 800602e:	2210      	movs	r2, #16
 8006030:	701a      	strb	r2, [r3, #0]
 8006032:	e098      	b.n	8006166 <UART_SetConfig+0x246>
 8006034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a7b      	ldr	r2, [pc, #492]	; (8006228 <UART_SetConfig+0x308>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d131      	bne.n	80060a2 <UART_SetConfig+0x182>
 800603e:	4b79      	ldr	r3, [pc, #484]	; (8006224 <UART_SetConfig+0x304>)
 8006040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006042:	220c      	movs	r2, #12
 8006044:	4013      	ands	r3, r2
 8006046:	2b0c      	cmp	r3, #12
 8006048:	d01d      	beq.n	8006086 <UART_SetConfig+0x166>
 800604a:	d823      	bhi.n	8006094 <UART_SetConfig+0x174>
 800604c:	2b08      	cmp	r3, #8
 800604e:	d00c      	beq.n	800606a <UART_SetConfig+0x14a>
 8006050:	d820      	bhi.n	8006094 <UART_SetConfig+0x174>
 8006052:	2b00      	cmp	r3, #0
 8006054:	d002      	beq.n	800605c <UART_SetConfig+0x13c>
 8006056:	2b04      	cmp	r3, #4
 8006058:	d00e      	beq.n	8006078 <UART_SetConfig+0x158>
 800605a:	e01b      	b.n	8006094 <UART_SetConfig+0x174>
 800605c:	231b      	movs	r3, #27
 800605e:	2220      	movs	r2, #32
 8006060:	189b      	adds	r3, r3, r2
 8006062:	19db      	adds	r3, r3, r7
 8006064:	2200      	movs	r2, #0
 8006066:	701a      	strb	r2, [r3, #0]
 8006068:	e07d      	b.n	8006166 <UART_SetConfig+0x246>
 800606a:	231b      	movs	r3, #27
 800606c:	2220      	movs	r2, #32
 800606e:	189b      	adds	r3, r3, r2
 8006070:	19db      	adds	r3, r3, r7
 8006072:	2202      	movs	r2, #2
 8006074:	701a      	strb	r2, [r3, #0]
 8006076:	e076      	b.n	8006166 <UART_SetConfig+0x246>
 8006078:	231b      	movs	r3, #27
 800607a:	2220      	movs	r2, #32
 800607c:	189b      	adds	r3, r3, r2
 800607e:	19db      	adds	r3, r3, r7
 8006080:	2204      	movs	r2, #4
 8006082:	701a      	strb	r2, [r3, #0]
 8006084:	e06f      	b.n	8006166 <UART_SetConfig+0x246>
 8006086:	231b      	movs	r3, #27
 8006088:	2220      	movs	r2, #32
 800608a:	189b      	adds	r3, r3, r2
 800608c:	19db      	adds	r3, r3, r7
 800608e:	2208      	movs	r2, #8
 8006090:	701a      	strb	r2, [r3, #0]
 8006092:	e068      	b.n	8006166 <UART_SetConfig+0x246>
 8006094:	231b      	movs	r3, #27
 8006096:	2220      	movs	r2, #32
 8006098:	189b      	adds	r3, r3, r2
 800609a:	19db      	adds	r3, r3, r7
 800609c:	2210      	movs	r2, #16
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e061      	b.n	8006166 <UART_SetConfig+0x246>
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a61      	ldr	r2, [pc, #388]	; (800622c <UART_SetConfig+0x30c>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d106      	bne.n	80060ba <UART_SetConfig+0x19a>
 80060ac:	231b      	movs	r3, #27
 80060ae:	2220      	movs	r2, #32
 80060b0:	189b      	adds	r3, r3, r2
 80060b2:	19db      	adds	r3, r3, r7
 80060b4:	2200      	movs	r2, #0
 80060b6:	701a      	strb	r2, [r3, #0]
 80060b8:	e055      	b.n	8006166 <UART_SetConfig+0x246>
 80060ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a5c      	ldr	r2, [pc, #368]	; (8006230 <UART_SetConfig+0x310>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d106      	bne.n	80060d2 <UART_SetConfig+0x1b2>
 80060c4:	231b      	movs	r3, #27
 80060c6:	2220      	movs	r2, #32
 80060c8:	189b      	adds	r3, r3, r2
 80060ca:	19db      	adds	r3, r3, r7
 80060cc:	2200      	movs	r2, #0
 80060ce:	701a      	strb	r2, [r3, #0]
 80060d0:	e049      	b.n	8006166 <UART_SetConfig+0x246>
 80060d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a50      	ldr	r2, [pc, #320]	; (8006218 <UART_SetConfig+0x2f8>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d13e      	bne.n	800615a <UART_SetConfig+0x23a>
 80060dc:	4b51      	ldr	r3, [pc, #324]	; (8006224 <UART_SetConfig+0x304>)
 80060de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060e0:	23c0      	movs	r3, #192	; 0xc0
 80060e2:	011b      	lsls	r3, r3, #4
 80060e4:	4013      	ands	r3, r2
 80060e6:	22c0      	movs	r2, #192	; 0xc0
 80060e8:	0112      	lsls	r2, r2, #4
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d027      	beq.n	800613e <UART_SetConfig+0x21e>
 80060ee:	22c0      	movs	r2, #192	; 0xc0
 80060f0:	0112      	lsls	r2, r2, #4
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d82a      	bhi.n	800614c <UART_SetConfig+0x22c>
 80060f6:	2280      	movs	r2, #128	; 0x80
 80060f8:	0112      	lsls	r2, r2, #4
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d011      	beq.n	8006122 <UART_SetConfig+0x202>
 80060fe:	2280      	movs	r2, #128	; 0x80
 8006100:	0112      	lsls	r2, r2, #4
 8006102:	4293      	cmp	r3, r2
 8006104:	d822      	bhi.n	800614c <UART_SetConfig+0x22c>
 8006106:	2b00      	cmp	r3, #0
 8006108:	d004      	beq.n	8006114 <UART_SetConfig+0x1f4>
 800610a:	2280      	movs	r2, #128	; 0x80
 800610c:	00d2      	lsls	r2, r2, #3
 800610e:	4293      	cmp	r3, r2
 8006110:	d00e      	beq.n	8006130 <UART_SetConfig+0x210>
 8006112:	e01b      	b.n	800614c <UART_SetConfig+0x22c>
 8006114:	231b      	movs	r3, #27
 8006116:	2220      	movs	r2, #32
 8006118:	189b      	adds	r3, r3, r2
 800611a:	19db      	adds	r3, r3, r7
 800611c:	2200      	movs	r2, #0
 800611e:	701a      	strb	r2, [r3, #0]
 8006120:	e021      	b.n	8006166 <UART_SetConfig+0x246>
 8006122:	231b      	movs	r3, #27
 8006124:	2220      	movs	r2, #32
 8006126:	189b      	adds	r3, r3, r2
 8006128:	19db      	adds	r3, r3, r7
 800612a:	2202      	movs	r2, #2
 800612c:	701a      	strb	r2, [r3, #0]
 800612e:	e01a      	b.n	8006166 <UART_SetConfig+0x246>
 8006130:	231b      	movs	r3, #27
 8006132:	2220      	movs	r2, #32
 8006134:	189b      	adds	r3, r3, r2
 8006136:	19db      	adds	r3, r3, r7
 8006138:	2204      	movs	r2, #4
 800613a:	701a      	strb	r2, [r3, #0]
 800613c:	e013      	b.n	8006166 <UART_SetConfig+0x246>
 800613e:	231b      	movs	r3, #27
 8006140:	2220      	movs	r2, #32
 8006142:	189b      	adds	r3, r3, r2
 8006144:	19db      	adds	r3, r3, r7
 8006146:	2208      	movs	r2, #8
 8006148:	701a      	strb	r2, [r3, #0]
 800614a:	e00c      	b.n	8006166 <UART_SetConfig+0x246>
 800614c:	231b      	movs	r3, #27
 800614e:	2220      	movs	r2, #32
 8006150:	189b      	adds	r3, r3, r2
 8006152:	19db      	adds	r3, r3, r7
 8006154:	2210      	movs	r2, #16
 8006156:	701a      	strb	r2, [r3, #0]
 8006158:	e005      	b.n	8006166 <UART_SetConfig+0x246>
 800615a:	231b      	movs	r3, #27
 800615c:	2220      	movs	r2, #32
 800615e:	189b      	adds	r3, r3, r2
 8006160:	19db      	adds	r3, r3, r7
 8006162:	2210      	movs	r2, #16
 8006164:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a2b      	ldr	r2, [pc, #172]	; (8006218 <UART_SetConfig+0x2f8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d000      	beq.n	8006172 <UART_SetConfig+0x252>
 8006170:	e0a9      	b.n	80062c6 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006172:	231b      	movs	r3, #27
 8006174:	2220      	movs	r2, #32
 8006176:	189b      	adds	r3, r3, r2
 8006178:	19db      	adds	r3, r3, r7
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	2b08      	cmp	r3, #8
 800617e:	d015      	beq.n	80061ac <UART_SetConfig+0x28c>
 8006180:	dc18      	bgt.n	80061b4 <UART_SetConfig+0x294>
 8006182:	2b04      	cmp	r3, #4
 8006184:	d00d      	beq.n	80061a2 <UART_SetConfig+0x282>
 8006186:	dc15      	bgt.n	80061b4 <UART_SetConfig+0x294>
 8006188:	2b00      	cmp	r3, #0
 800618a:	d002      	beq.n	8006192 <UART_SetConfig+0x272>
 800618c:	2b02      	cmp	r3, #2
 800618e:	d005      	beq.n	800619c <UART_SetConfig+0x27c>
 8006190:	e010      	b.n	80061b4 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006192:	f7fe fb69 	bl	8004868 <HAL_RCC_GetPCLK1Freq>
 8006196:	0003      	movs	r3, r0
 8006198:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800619a:	e014      	b.n	80061c6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800619c:	4b25      	ldr	r3, [pc, #148]	; (8006234 <UART_SetConfig+0x314>)
 800619e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80061a0:	e011      	b.n	80061c6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061a2:	f7fe fad5 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 80061a6:	0003      	movs	r3, r0
 80061a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80061aa:	e00c      	b.n	80061c6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061ac:	2380      	movs	r3, #128	; 0x80
 80061ae:	021b      	lsls	r3, r3, #8
 80061b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80061b2:	e008      	b.n	80061c6 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80061b8:	231a      	movs	r3, #26
 80061ba:	2220      	movs	r2, #32
 80061bc:	189b      	adds	r3, r3, r2
 80061be:	19db      	adds	r3, r3, r7
 80061c0:	2201      	movs	r2, #1
 80061c2:	701a      	strb	r2, [r3, #0]
        break;
 80061c4:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d100      	bne.n	80061ce <UART_SetConfig+0x2ae>
 80061cc:	e14b      	b.n	8006466 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80061ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061d2:	4b19      	ldr	r3, [pc, #100]	; (8006238 <UART_SetConfig+0x318>)
 80061d4:	0052      	lsls	r2, r2, #1
 80061d6:	5ad3      	ldrh	r3, [r2, r3]
 80061d8:	0019      	movs	r1, r3
 80061da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80061dc:	f7f9 ffae 	bl	800013c <__udivsi3>
 80061e0:	0003      	movs	r3, r0
 80061e2:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	0013      	movs	r3, r2
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	189b      	adds	r3, r3, r2
 80061ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d305      	bcc.n	8006200 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80061f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d91d      	bls.n	800623c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8006200:	231a      	movs	r3, #26
 8006202:	2220      	movs	r2, #32
 8006204:	189b      	adds	r3, r3, r2
 8006206:	19db      	adds	r3, r3, r7
 8006208:	2201      	movs	r2, #1
 800620a:	701a      	strb	r2, [r3, #0]
 800620c:	e12b      	b.n	8006466 <UART_SetConfig+0x546>
 800620e:	46c0      	nop			; (mov r8, r8)
 8006210:	cfff69f3 	.word	0xcfff69f3
 8006214:	ffffcfff 	.word	0xffffcfff
 8006218:	40008000 	.word	0x40008000
 800621c:	11fff4ff 	.word	0x11fff4ff
 8006220:	40013800 	.word	0x40013800
 8006224:	40021000 	.word	0x40021000
 8006228:	40004400 	.word	0x40004400
 800622c:	40004800 	.word	0x40004800
 8006230:	40004c00 	.word	0x40004c00
 8006234:	00f42400 	.word	0x00f42400
 8006238:	0800f4ac 	.word	0x0800f4ac
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800623c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800623e:	61bb      	str	r3, [r7, #24]
 8006240:	2300      	movs	r3, #0
 8006242:	61fb      	str	r3, [r7, #28]
 8006244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006248:	4b92      	ldr	r3, [pc, #584]	; (8006494 <UART_SetConfig+0x574>)
 800624a:	0052      	lsls	r2, r2, #1
 800624c:	5ad3      	ldrh	r3, [r2, r3]
 800624e:	613b      	str	r3, [r7, #16]
 8006250:	2300      	movs	r3, #0
 8006252:	617b      	str	r3, [r7, #20]
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	69b8      	ldr	r0, [r7, #24]
 800625a:	69f9      	ldr	r1, [r7, #28]
 800625c:	f7fa f922 	bl	80004a4 <__aeabi_uldivmod>
 8006260:	0002      	movs	r2, r0
 8006262:	000b      	movs	r3, r1
 8006264:	0e11      	lsrs	r1, r2, #24
 8006266:	021d      	lsls	r5, r3, #8
 8006268:	430d      	orrs	r5, r1
 800626a:	0214      	lsls	r4, r2, #8
 800626c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	085b      	lsrs	r3, r3, #1
 8006272:	60bb      	str	r3, [r7, #8]
 8006274:	2300      	movs	r3, #0
 8006276:	60fb      	str	r3, [r7, #12]
 8006278:	68b8      	ldr	r0, [r7, #8]
 800627a:	68f9      	ldr	r1, [r7, #12]
 800627c:	1900      	adds	r0, r0, r4
 800627e:	4169      	adcs	r1, r5
 8006280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	603b      	str	r3, [r7, #0]
 8006286:	2300      	movs	r3, #0
 8006288:	607b      	str	r3, [r7, #4]
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f7fa f909 	bl	80004a4 <__aeabi_uldivmod>
 8006292:	0002      	movs	r2, r0
 8006294:	000b      	movs	r3, r1
 8006296:	0013      	movs	r3, r2
 8006298:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800629a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800629c:	23c0      	movs	r3, #192	; 0xc0
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d309      	bcc.n	80062b8 <UART_SetConfig+0x398>
 80062a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062a6:	2380      	movs	r3, #128	; 0x80
 80062a8:	035b      	lsls	r3, r3, #13
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d204      	bcs.n	80062b8 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80062ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062b4:	60da      	str	r2, [r3, #12]
 80062b6:	e0d6      	b.n	8006466 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80062b8:	231a      	movs	r3, #26
 80062ba:	2220      	movs	r2, #32
 80062bc:	189b      	adds	r3, r3, r2
 80062be:	19db      	adds	r3, r3, r7
 80062c0:	2201      	movs	r2, #1
 80062c2:	701a      	strb	r2, [r3, #0]
 80062c4:	e0cf      	b.n	8006466 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c8:	69da      	ldr	r2, [r3, #28]
 80062ca:	2380      	movs	r3, #128	; 0x80
 80062cc:	021b      	lsls	r3, r3, #8
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d000      	beq.n	80062d4 <UART_SetConfig+0x3b4>
 80062d2:	e070      	b.n	80063b6 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80062d4:	231b      	movs	r3, #27
 80062d6:	2220      	movs	r2, #32
 80062d8:	189b      	adds	r3, r3, r2
 80062da:	19db      	adds	r3, r3, r7
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	2b08      	cmp	r3, #8
 80062e0:	d015      	beq.n	800630e <UART_SetConfig+0x3ee>
 80062e2:	dc18      	bgt.n	8006316 <UART_SetConfig+0x3f6>
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	d00d      	beq.n	8006304 <UART_SetConfig+0x3e4>
 80062e8:	dc15      	bgt.n	8006316 <UART_SetConfig+0x3f6>
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d002      	beq.n	80062f4 <UART_SetConfig+0x3d4>
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d005      	beq.n	80062fe <UART_SetConfig+0x3de>
 80062f2:	e010      	b.n	8006316 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f4:	f7fe fab8 	bl	8004868 <HAL_RCC_GetPCLK1Freq>
 80062f8:	0003      	movs	r3, r0
 80062fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80062fc:	e014      	b.n	8006328 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062fe:	4b66      	ldr	r3, [pc, #408]	; (8006498 <UART_SetConfig+0x578>)
 8006300:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006302:	e011      	b.n	8006328 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006304:	f7fe fa24 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 8006308:	0003      	movs	r3, r0
 800630a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800630c:	e00c      	b.n	8006328 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800630e:	2380      	movs	r3, #128	; 0x80
 8006310:	021b      	lsls	r3, r3, #8
 8006312:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006314:	e008      	b.n	8006328 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8006316:	2300      	movs	r3, #0
 8006318:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800631a:	231a      	movs	r3, #26
 800631c:	2220      	movs	r2, #32
 800631e:	189b      	adds	r3, r3, r2
 8006320:	19db      	adds	r3, r3, r7
 8006322:	2201      	movs	r2, #1
 8006324:	701a      	strb	r2, [r3, #0]
        break;
 8006326:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800632a:	2b00      	cmp	r3, #0
 800632c:	d100      	bne.n	8006330 <UART_SetConfig+0x410>
 800632e:	e09a      	b.n	8006466 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006332:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006334:	4b57      	ldr	r3, [pc, #348]	; (8006494 <UART_SetConfig+0x574>)
 8006336:	0052      	lsls	r2, r2, #1
 8006338:	5ad3      	ldrh	r3, [r2, r3]
 800633a:	0019      	movs	r1, r3
 800633c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800633e:	f7f9 fefd 	bl	800013c <__udivsi3>
 8006342:	0003      	movs	r3, r0
 8006344:	005a      	lsls	r2, r3, #1
 8006346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	085b      	lsrs	r3, r3, #1
 800634c:	18d2      	adds	r2, r2, r3
 800634e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	0019      	movs	r1, r3
 8006354:	0010      	movs	r0, r2
 8006356:	f7f9 fef1 	bl	800013c <__udivsi3>
 800635a:	0003      	movs	r3, r0
 800635c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800635e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006360:	2b0f      	cmp	r3, #15
 8006362:	d921      	bls.n	80063a8 <UART_SetConfig+0x488>
 8006364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006366:	2380      	movs	r3, #128	; 0x80
 8006368:	025b      	lsls	r3, r3, #9
 800636a:	429a      	cmp	r2, r3
 800636c:	d21c      	bcs.n	80063a8 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800636e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006370:	b29a      	uxth	r2, r3
 8006372:	200e      	movs	r0, #14
 8006374:	2420      	movs	r4, #32
 8006376:	1903      	adds	r3, r0, r4
 8006378:	19db      	adds	r3, r3, r7
 800637a:	210f      	movs	r1, #15
 800637c:	438a      	bics	r2, r1
 800637e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006382:	085b      	lsrs	r3, r3, #1
 8006384:	b29b      	uxth	r3, r3
 8006386:	2207      	movs	r2, #7
 8006388:	4013      	ands	r3, r2
 800638a:	b299      	uxth	r1, r3
 800638c:	1903      	adds	r3, r0, r4
 800638e:	19db      	adds	r3, r3, r7
 8006390:	1902      	adds	r2, r0, r4
 8006392:	19d2      	adds	r2, r2, r7
 8006394:	8812      	ldrh	r2, [r2, #0]
 8006396:	430a      	orrs	r2, r1
 8006398:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800639a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	1902      	adds	r2, r0, r4
 80063a0:	19d2      	adds	r2, r2, r7
 80063a2:	8812      	ldrh	r2, [r2, #0]
 80063a4:	60da      	str	r2, [r3, #12]
 80063a6:	e05e      	b.n	8006466 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80063a8:	231a      	movs	r3, #26
 80063aa:	2220      	movs	r2, #32
 80063ac:	189b      	adds	r3, r3, r2
 80063ae:	19db      	adds	r3, r3, r7
 80063b0:	2201      	movs	r2, #1
 80063b2:	701a      	strb	r2, [r3, #0]
 80063b4:	e057      	b.n	8006466 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063b6:	231b      	movs	r3, #27
 80063b8:	2220      	movs	r2, #32
 80063ba:	189b      	adds	r3, r3, r2
 80063bc:	19db      	adds	r3, r3, r7
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	2b08      	cmp	r3, #8
 80063c2:	d015      	beq.n	80063f0 <UART_SetConfig+0x4d0>
 80063c4:	dc18      	bgt.n	80063f8 <UART_SetConfig+0x4d8>
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	d00d      	beq.n	80063e6 <UART_SetConfig+0x4c6>
 80063ca:	dc15      	bgt.n	80063f8 <UART_SetConfig+0x4d8>
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <UART_SetConfig+0x4b6>
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d005      	beq.n	80063e0 <UART_SetConfig+0x4c0>
 80063d4:	e010      	b.n	80063f8 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063d6:	f7fe fa47 	bl	8004868 <HAL_RCC_GetPCLK1Freq>
 80063da:	0003      	movs	r3, r0
 80063dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063de:	e014      	b.n	800640a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063e0:	4b2d      	ldr	r3, [pc, #180]	; (8006498 <UART_SetConfig+0x578>)
 80063e2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063e4:	e011      	b.n	800640a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063e6:	f7fe f9b3 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 80063ea:	0003      	movs	r3, r0
 80063ec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063ee:	e00c      	b.n	800640a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063f0:	2380      	movs	r3, #128	; 0x80
 80063f2:	021b      	lsls	r3, r3, #8
 80063f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063f6:	e008      	b.n	800640a <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80063f8:	2300      	movs	r3, #0
 80063fa:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80063fc:	231a      	movs	r3, #26
 80063fe:	2220      	movs	r2, #32
 8006400:	189b      	adds	r3, r3, r2
 8006402:	19db      	adds	r3, r3, r7
 8006404:	2201      	movs	r2, #1
 8006406:	701a      	strb	r2, [r3, #0]
        break;
 8006408:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800640a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800640c:	2b00      	cmp	r3, #0
 800640e:	d02a      	beq.n	8006466 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006412:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006414:	4b1f      	ldr	r3, [pc, #124]	; (8006494 <UART_SetConfig+0x574>)
 8006416:	0052      	lsls	r2, r2, #1
 8006418:	5ad3      	ldrh	r3, [r2, r3]
 800641a:	0019      	movs	r1, r3
 800641c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800641e:	f7f9 fe8d 	bl	800013c <__udivsi3>
 8006422:	0003      	movs	r3, r0
 8006424:	001a      	movs	r2, r3
 8006426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	085b      	lsrs	r3, r3, #1
 800642c:	18d2      	adds	r2, r2, r3
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	0019      	movs	r1, r3
 8006434:	0010      	movs	r0, r2
 8006436:	f7f9 fe81 	bl	800013c <__udivsi3>
 800643a:	0003      	movs	r3, r0
 800643c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800643e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006440:	2b0f      	cmp	r3, #15
 8006442:	d90a      	bls.n	800645a <UART_SetConfig+0x53a>
 8006444:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006446:	2380      	movs	r3, #128	; 0x80
 8006448:	025b      	lsls	r3, r3, #9
 800644a:	429a      	cmp	r2, r3
 800644c:	d205      	bcs.n	800645a <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800644e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006450:	b29a      	uxth	r2, r3
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	60da      	str	r2, [r3, #12]
 8006458:	e005      	b.n	8006466 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800645a:	231a      	movs	r3, #26
 800645c:	2220      	movs	r2, #32
 800645e:	189b      	adds	r3, r3, r2
 8006460:	19db      	adds	r3, r3, r7
 8006462:	2201      	movs	r2, #1
 8006464:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006468:	226a      	movs	r2, #106	; 0x6a
 800646a:	2101      	movs	r1, #1
 800646c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800646e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006470:	2268      	movs	r2, #104	; 0x68
 8006472:	2101      	movs	r1, #1
 8006474:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006478:	2200      	movs	r2, #0
 800647a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800647c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647e:	2200      	movs	r2, #0
 8006480:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006482:	231a      	movs	r3, #26
 8006484:	2220      	movs	r2, #32
 8006486:	189b      	adds	r3, r3, r2
 8006488:	19db      	adds	r3, r3, r7
 800648a:	781b      	ldrb	r3, [r3, #0]
}
 800648c:	0018      	movs	r0, r3
 800648e:	46bd      	mov	sp, r7
 8006490:	b010      	add	sp, #64	; 0x40
 8006492:	bdb0      	pop	{r4, r5, r7, pc}
 8006494:	0800f4ac 	.word	0x0800f4ac
 8006498:	00f42400 	.word	0x00f42400

0800649c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064a8:	2201      	movs	r2, #1
 80064aa:	4013      	ands	r3, r2
 80064ac:	d00b      	beq.n	80064c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	4a4a      	ldr	r2, [pc, #296]	; (80065e0 <UART_AdvFeatureConfig+0x144>)
 80064b6:	4013      	ands	r3, r2
 80064b8:	0019      	movs	r1, r3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	430a      	orrs	r2, r1
 80064c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ca:	2202      	movs	r2, #2
 80064cc:	4013      	ands	r3, r2
 80064ce:	d00b      	beq.n	80064e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	4a43      	ldr	r2, [pc, #268]	; (80065e4 <UART_AdvFeatureConfig+0x148>)
 80064d8:	4013      	ands	r3, r2
 80064da:	0019      	movs	r1, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	430a      	orrs	r2, r1
 80064e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ec:	2204      	movs	r2, #4
 80064ee:	4013      	ands	r3, r2
 80064f0:	d00b      	beq.n	800650a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	4a3b      	ldr	r2, [pc, #236]	; (80065e8 <UART_AdvFeatureConfig+0x14c>)
 80064fa:	4013      	ands	r3, r2
 80064fc:	0019      	movs	r1, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	430a      	orrs	r2, r1
 8006508:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650e:	2208      	movs	r2, #8
 8006510:	4013      	ands	r3, r2
 8006512:	d00b      	beq.n	800652c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	4a34      	ldr	r2, [pc, #208]	; (80065ec <UART_AdvFeatureConfig+0x150>)
 800651c:	4013      	ands	r3, r2
 800651e:	0019      	movs	r1, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	430a      	orrs	r2, r1
 800652a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006530:	2210      	movs	r2, #16
 8006532:	4013      	ands	r3, r2
 8006534:	d00b      	beq.n	800654e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	4a2c      	ldr	r2, [pc, #176]	; (80065f0 <UART_AdvFeatureConfig+0x154>)
 800653e:	4013      	ands	r3, r2
 8006540:	0019      	movs	r1, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	430a      	orrs	r2, r1
 800654c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006552:	2220      	movs	r2, #32
 8006554:	4013      	ands	r3, r2
 8006556:	d00b      	beq.n	8006570 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	4a25      	ldr	r2, [pc, #148]	; (80065f4 <UART_AdvFeatureConfig+0x158>)
 8006560:	4013      	ands	r3, r2
 8006562:	0019      	movs	r1, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	430a      	orrs	r2, r1
 800656e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006574:	2240      	movs	r2, #64	; 0x40
 8006576:	4013      	ands	r3, r2
 8006578:	d01d      	beq.n	80065b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	4a1d      	ldr	r2, [pc, #116]	; (80065f8 <UART_AdvFeatureConfig+0x15c>)
 8006582:	4013      	ands	r3, r2
 8006584:	0019      	movs	r1, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006596:	2380      	movs	r3, #128	; 0x80
 8006598:	035b      	lsls	r3, r3, #13
 800659a:	429a      	cmp	r2, r3
 800659c:	d10b      	bne.n	80065b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	4a15      	ldr	r2, [pc, #84]	; (80065fc <UART_AdvFeatureConfig+0x160>)
 80065a6:	4013      	ands	r3, r2
 80065a8:	0019      	movs	r1, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	430a      	orrs	r2, r1
 80065b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ba:	2280      	movs	r2, #128	; 0x80
 80065bc:	4013      	ands	r3, r2
 80065be:	d00b      	beq.n	80065d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	4a0e      	ldr	r2, [pc, #56]	; (8006600 <UART_AdvFeatureConfig+0x164>)
 80065c8:	4013      	ands	r3, r2
 80065ca:	0019      	movs	r1, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	430a      	orrs	r2, r1
 80065d6:	605a      	str	r2, [r3, #4]
  }
}
 80065d8:	46c0      	nop			; (mov r8, r8)
 80065da:	46bd      	mov	sp, r7
 80065dc:	b002      	add	sp, #8
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	fffdffff 	.word	0xfffdffff
 80065e4:	fffeffff 	.word	0xfffeffff
 80065e8:	fffbffff 	.word	0xfffbffff
 80065ec:	ffff7fff 	.word	0xffff7fff
 80065f0:	ffffefff 	.word	0xffffefff
 80065f4:	ffffdfff 	.word	0xffffdfff
 80065f8:	ffefffff 	.word	0xffefffff
 80065fc:	ff9fffff 	.word	0xff9fffff
 8006600:	fff7ffff 	.word	0xfff7ffff

08006604 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af02      	add	r7, sp, #8
 800660a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2290      	movs	r2, #144	; 0x90
 8006610:	2100      	movs	r1, #0
 8006612:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006614:	f7fc ffc6 	bl	80035a4 <HAL_GetTick>
 8006618:	0003      	movs	r3, r0
 800661a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2208      	movs	r2, #8
 8006624:	4013      	ands	r3, r2
 8006626:	2b08      	cmp	r3, #8
 8006628:	d10c      	bne.n	8006644 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2280      	movs	r2, #128	; 0x80
 800662e:	0391      	lsls	r1, r2, #14
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	4a1a      	ldr	r2, [pc, #104]	; (800669c <UART_CheckIdleState+0x98>)
 8006634:	9200      	str	r2, [sp, #0]
 8006636:	2200      	movs	r2, #0
 8006638:	f000 f832 	bl	80066a0 <UART_WaitOnFlagUntilTimeout>
 800663c:	1e03      	subs	r3, r0, #0
 800663e:	d001      	beq.n	8006644 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e026      	b.n	8006692 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2204      	movs	r2, #4
 800664c:	4013      	ands	r3, r2
 800664e:	2b04      	cmp	r3, #4
 8006650:	d10c      	bne.n	800666c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2280      	movs	r2, #128	; 0x80
 8006656:	03d1      	lsls	r1, r2, #15
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	4a10      	ldr	r2, [pc, #64]	; (800669c <UART_CheckIdleState+0x98>)
 800665c:	9200      	str	r2, [sp, #0]
 800665e:	2200      	movs	r2, #0
 8006660:	f000 f81e 	bl	80066a0 <UART_WaitOnFlagUntilTimeout>
 8006664:	1e03      	subs	r3, r0, #0
 8006666:	d001      	beq.n	800666c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e012      	b.n	8006692 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2288      	movs	r2, #136	; 0x88
 8006670:	2120      	movs	r1, #32
 8006672:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	228c      	movs	r2, #140	; 0x8c
 8006678:	2120      	movs	r1, #32
 800667a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2284      	movs	r2, #132	; 0x84
 800668c:	2100      	movs	r1, #0
 800668e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006690:	2300      	movs	r3, #0
}
 8006692:	0018      	movs	r0, r3
 8006694:	46bd      	mov	sp, r7
 8006696:	b004      	add	sp, #16
 8006698:	bd80      	pop	{r7, pc}
 800669a:	46c0      	nop			; (mov r8, r8)
 800669c:	01ffffff 	.word	0x01ffffff

080066a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b094      	sub	sp, #80	; 0x50
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	603b      	str	r3, [r7, #0]
 80066ac:	1dfb      	adds	r3, r7, #7
 80066ae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066b0:	e0a7      	b.n	8006802 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80066b4:	3301      	adds	r3, #1
 80066b6:	d100      	bne.n	80066ba <UART_WaitOnFlagUntilTimeout+0x1a>
 80066b8:	e0a3      	b.n	8006802 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ba:	f7fc ff73 	bl	80035a4 <HAL_GetTick>
 80066be:	0002      	movs	r2, r0
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	1ad3      	subs	r3, r2, r3
 80066c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d302      	bcc.n	80066d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80066ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d13f      	bne.n	8006750 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066d0:	f3ef 8310 	mrs	r3, PRIMASK
 80066d4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80066d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80066d8:	647b      	str	r3, [r7, #68]	; 0x44
 80066da:	2301      	movs	r3, #1
 80066dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e0:	f383 8810 	msr	PRIMASK, r3
}
 80066e4:	46c0      	nop			; (mov r8, r8)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	494e      	ldr	r1, [pc, #312]	; (800682c <UART_WaitOnFlagUntilTimeout+0x18c>)
 80066f2:	400a      	ands	r2, r1
 80066f4:	601a      	str	r2, [r3, #0]
 80066f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066f8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fc:	f383 8810 	msr	PRIMASK, r3
}
 8006700:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006702:	f3ef 8310 	mrs	r3, PRIMASK
 8006706:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800670a:	643b      	str	r3, [r7, #64]	; 0x40
 800670c:	2301      	movs	r3, #1
 800670e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006712:	f383 8810 	msr	PRIMASK, r3
}
 8006716:	46c0      	nop			; (mov r8, r8)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689a      	ldr	r2, [r3, #8]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2101      	movs	r1, #1
 8006724:	438a      	bics	r2, r1
 8006726:	609a      	str	r2, [r3, #8]
 8006728:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800672a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800672c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800672e:	f383 8810 	msr	PRIMASK, r3
}
 8006732:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2288      	movs	r2, #136	; 0x88
 8006738:	2120      	movs	r1, #32
 800673a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	228c      	movs	r2, #140	; 0x8c
 8006740:	2120      	movs	r1, #32
 8006742:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2284      	movs	r2, #132	; 0x84
 8006748:	2100      	movs	r1, #0
 800674a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800674c:	2303      	movs	r3, #3
 800674e:	e069      	b.n	8006824 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2204      	movs	r2, #4
 8006758:	4013      	ands	r3, r2
 800675a:	d052      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	69da      	ldr	r2, [r3, #28]
 8006762:	2380      	movs	r3, #128	; 0x80
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	401a      	ands	r2, r3
 8006768:	2380      	movs	r3, #128	; 0x80
 800676a:	011b      	lsls	r3, r3, #4
 800676c:	429a      	cmp	r2, r3
 800676e:	d148      	bne.n	8006802 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2280      	movs	r2, #128	; 0x80
 8006776:	0112      	lsls	r2, r2, #4
 8006778:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800677a:	f3ef 8310 	mrs	r3, PRIMASK
 800677e:	613b      	str	r3, [r7, #16]
  return(result);
 8006780:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006782:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006784:	2301      	movs	r3, #1
 8006786:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	f383 8810 	msr	PRIMASK, r3
}
 800678e:	46c0      	nop			; (mov r8, r8)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4924      	ldr	r1, [pc, #144]	; (800682c <UART_WaitOnFlagUntilTimeout+0x18c>)
 800679c:	400a      	ands	r2, r1
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	f383 8810 	msr	PRIMASK, r3
}
 80067aa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067ac:	f3ef 8310 	mrs	r3, PRIMASK
 80067b0:	61fb      	str	r3, [r7, #28]
  return(result);
 80067b2:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80067b6:	2301      	movs	r3, #1
 80067b8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ba:	6a3b      	ldr	r3, [r7, #32]
 80067bc:	f383 8810 	msr	PRIMASK, r3
}
 80067c0:	46c0      	nop			; (mov r8, r8)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689a      	ldr	r2, [r3, #8]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2101      	movs	r1, #1
 80067ce:	438a      	bics	r2, r1
 80067d0:	609a      	str	r2, [r3, #8]
 80067d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067d4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d8:	f383 8810 	msr	PRIMASK, r3
}
 80067dc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2288      	movs	r2, #136	; 0x88
 80067e2:	2120      	movs	r1, #32
 80067e4:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	228c      	movs	r2, #140	; 0x8c
 80067ea:	2120      	movs	r1, #32
 80067ec:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2290      	movs	r2, #144	; 0x90
 80067f2:	2120      	movs	r1, #32
 80067f4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2284      	movs	r2, #132	; 0x84
 80067fa:	2100      	movs	r1, #0
 80067fc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e010      	b.n	8006824 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	4013      	ands	r3, r2
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	425a      	negs	r2, r3
 8006812:	4153      	adcs	r3, r2
 8006814:	b2db      	uxtb	r3, r3
 8006816:	001a      	movs	r2, r3
 8006818:	1dfb      	adds	r3, r7, #7
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	429a      	cmp	r2, r3
 800681e:	d100      	bne.n	8006822 <UART_WaitOnFlagUntilTimeout+0x182>
 8006820:	e747      	b.n	80066b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	0018      	movs	r0, r3
 8006826:	46bd      	mov	sp, r7
 8006828:	b014      	add	sp, #80	; 0x50
 800682a:	bd80      	pop	{r7, pc}
 800682c:	fffffe5f 	.word	0xfffffe5f

08006830 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2284      	movs	r2, #132	; 0x84
 800683c:	5c9b      	ldrb	r3, [r3, r2]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d101      	bne.n	8006846 <HAL_UARTEx_DisableFifoMode+0x16>
 8006842:	2302      	movs	r3, #2
 8006844:	e027      	b.n	8006896 <HAL_UARTEx_DisableFifoMode+0x66>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2284      	movs	r2, #132	; 0x84
 800684a:	2101      	movs	r1, #1
 800684c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2288      	movs	r2, #136	; 0x88
 8006852:	2124      	movs	r1, #36	; 0x24
 8006854:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2101      	movs	r1, #1
 800686a:	438a      	bics	r2, r1
 800686c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	4a0b      	ldr	r2, [pc, #44]	; (80068a0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006872:	4013      	ands	r3, r2
 8006874:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68fa      	ldr	r2, [r7, #12]
 8006882:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2288      	movs	r2, #136	; 0x88
 8006888:	2120      	movs	r1, #32
 800688a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2284      	movs	r2, #132	; 0x84
 8006890:	2100      	movs	r1, #0
 8006892:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006894:	2300      	movs	r3, #0
}
 8006896:	0018      	movs	r0, r3
 8006898:	46bd      	mov	sp, r7
 800689a:	b004      	add	sp, #16
 800689c:	bd80      	pop	{r7, pc}
 800689e:	46c0      	nop			; (mov r8, r8)
 80068a0:	dfffffff 	.word	0xdfffffff

080068a4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2284      	movs	r2, #132	; 0x84
 80068b2:	5c9b      	ldrb	r3, [r3, r2]
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d101      	bne.n	80068bc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80068b8:	2302      	movs	r3, #2
 80068ba:	e02e      	b.n	800691a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2284      	movs	r2, #132	; 0x84
 80068c0:	2101      	movs	r1, #1
 80068c2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2288      	movs	r2, #136	; 0x88
 80068c8:	2124      	movs	r1, #36	; 0x24
 80068ca:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2101      	movs	r1, #1
 80068e0:	438a      	bics	r2, r1
 80068e2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	00db      	lsls	r3, r3, #3
 80068ec:	08d9      	lsrs	r1, r3, #3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	683a      	ldr	r2, [r7, #0]
 80068f4:	430a      	orrs	r2, r1
 80068f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	0018      	movs	r0, r3
 80068fc:	f000 f854 	bl	80069a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	68fa      	ldr	r2, [r7, #12]
 8006906:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2288      	movs	r2, #136	; 0x88
 800690c:	2120      	movs	r1, #32
 800690e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2284      	movs	r2, #132	; 0x84
 8006914:	2100      	movs	r1, #0
 8006916:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	0018      	movs	r0, r3
 800691c:	46bd      	mov	sp, r7
 800691e:	b004      	add	sp, #16
 8006920:	bd80      	pop	{r7, pc}
	...

08006924 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2284      	movs	r2, #132	; 0x84
 8006932:	5c9b      	ldrb	r3, [r3, r2]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d101      	bne.n	800693c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006938:	2302      	movs	r3, #2
 800693a:	e02f      	b.n	800699c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2284      	movs	r2, #132	; 0x84
 8006940:	2101      	movs	r1, #1
 8006942:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2288      	movs	r2, #136	; 0x88
 8006948:	2124      	movs	r1, #36	; 0x24
 800694a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2101      	movs	r1, #1
 8006960:	438a      	bics	r2, r1
 8006962:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	4a0e      	ldr	r2, [pc, #56]	; (80069a4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800696c:	4013      	ands	r3, r2
 800696e:	0019      	movs	r1, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	430a      	orrs	r2, r1
 8006978:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	0018      	movs	r0, r3
 800697e:	f000 f813 	bl	80069a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2288      	movs	r2, #136	; 0x88
 800698e:	2120      	movs	r1, #32
 8006990:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2284      	movs	r2, #132	; 0x84
 8006996:	2100      	movs	r1, #0
 8006998:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	0018      	movs	r0, r3
 800699e:	46bd      	mov	sp, r7
 80069a0:	b004      	add	sp, #16
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	f1ffffff 	.word	0xf1ffffff

080069a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80069a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d108      	bne.n	80069ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	226a      	movs	r2, #106	; 0x6a
 80069bc:	2101      	movs	r1, #1
 80069be:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2268      	movs	r2, #104	; 0x68
 80069c4:	2101      	movs	r1, #1
 80069c6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80069c8:	e043      	b.n	8006a52 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80069ca:	260f      	movs	r6, #15
 80069cc:	19bb      	adds	r3, r7, r6
 80069ce:	2208      	movs	r2, #8
 80069d0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80069d2:	200e      	movs	r0, #14
 80069d4:	183b      	adds	r3, r7, r0
 80069d6:	2208      	movs	r2, #8
 80069d8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	0e5b      	lsrs	r3, r3, #25
 80069e2:	b2da      	uxtb	r2, r3
 80069e4:	240d      	movs	r4, #13
 80069e6:	193b      	adds	r3, r7, r4
 80069e8:	2107      	movs	r1, #7
 80069ea:	400a      	ands	r2, r1
 80069ec:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	0f5b      	lsrs	r3, r3, #29
 80069f6:	b2da      	uxtb	r2, r3
 80069f8:	250c      	movs	r5, #12
 80069fa:	197b      	adds	r3, r7, r5
 80069fc:	2107      	movs	r1, #7
 80069fe:	400a      	ands	r2, r1
 8006a00:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a02:	183b      	adds	r3, r7, r0
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	197a      	adds	r2, r7, r5
 8006a08:	7812      	ldrb	r2, [r2, #0]
 8006a0a:	4914      	ldr	r1, [pc, #80]	; (8006a5c <UARTEx_SetNbDataToProcess+0xb4>)
 8006a0c:	5c8a      	ldrb	r2, [r1, r2]
 8006a0e:	435a      	muls	r2, r3
 8006a10:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006a12:	197b      	adds	r3, r7, r5
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	4a12      	ldr	r2, [pc, #72]	; (8006a60 <UARTEx_SetNbDataToProcess+0xb8>)
 8006a18:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a1a:	0019      	movs	r1, r3
 8006a1c:	f7f9 fc18 	bl	8000250 <__divsi3>
 8006a20:	0003      	movs	r3, r0
 8006a22:	b299      	uxth	r1, r3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	226a      	movs	r2, #106	; 0x6a
 8006a28:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a2a:	19bb      	adds	r3, r7, r6
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	193a      	adds	r2, r7, r4
 8006a30:	7812      	ldrb	r2, [r2, #0]
 8006a32:	490a      	ldr	r1, [pc, #40]	; (8006a5c <UARTEx_SetNbDataToProcess+0xb4>)
 8006a34:	5c8a      	ldrb	r2, [r1, r2]
 8006a36:	435a      	muls	r2, r3
 8006a38:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a3a:	193b      	adds	r3, r7, r4
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	4a08      	ldr	r2, [pc, #32]	; (8006a60 <UARTEx_SetNbDataToProcess+0xb8>)
 8006a40:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a42:	0019      	movs	r1, r3
 8006a44:	f7f9 fc04 	bl	8000250 <__divsi3>
 8006a48:	0003      	movs	r3, r0
 8006a4a:	b299      	uxth	r1, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2268      	movs	r2, #104	; 0x68
 8006a50:	5299      	strh	r1, [r3, r2]
}
 8006a52:	46c0      	nop			; (mov r8, r8)
 8006a54:	46bd      	mov	sp, r7
 8006a56:	b005      	add	sp, #20
 8006a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a5a:	46c0      	nop			; (mov r8, r8)
 8006a5c:	0800f4c4 	.word	0x0800f4c4
 8006a60:	0800f4cc 	.word	0x0800f4cc

08006a64 <set_my_rtc_from_nmea_rmc>:
*/

extern RTC_HandleTypeDef hrtc ;

void set_my_rtc_from_nmea_rmc ( const char* m )
{
 8006a64:	b5b0      	push	{r4, r5, r7, lr}
 8006a66:	b088      	sub	sp, #32
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime;
	  RTC_DateTypeDef sDate;

	  get_my_nmea_rmc_date_yy ( m , &sDate.Year ) ;
 8006a6c:	2508      	movs	r5, #8
 8006a6e:	197b      	adds	r3, r7, r5
 8006a70:	1cda      	adds	r2, r3, #3
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	0011      	movs	r1, r2
 8006a76:	0018      	movs	r0, r3
 8006a78:	f000 fafe 	bl	8007078 <get_my_nmea_rmc_date_yy>
	  get_my_nmea_rmc_date_mm ( m , &sDate.Month ) ;
 8006a7c:	197b      	adds	r3, r7, r5
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	0011      	movs	r1, r2
 8006a84:	0018      	movs	r0, r3
 8006a86:	f000 fb27 	bl	80070d8 <get_my_nmea_rmc_date_mm>
	  get_my_nmea_rmc_date_dd ( m , &sDate.Date ) ;
 8006a8a:	197b      	adds	r3, r7, r5
 8006a8c:	1c9a      	adds	r2, r3, #2
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	0011      	movs	r1, r2
 8006a92:	0018      	movs	r0, r3
 8006a94:	f000 fb50 	bl	8007138 <get_my_nmea_rmc_date_dd>
	  get_my_nmea_rmc_utc_hh ( m , &sTime.Hours ) ;
 8006a98:	240c      	movs	r4, #12
 8006a9a:	193a      	adds	r2, r7, r4
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	0011      	movs	r1, r2
 8006aa0:	0018      	movs	r0, r3
 8006aa2:	f000 fb79 	bl	8007198 <get_my_nmea_rmc_utc_hh>
	  get_my_nmea_rmc_utc_mm ( m , &sTime.Minutes ) ;
 8006aa6:	193b      	adds	r3, r7, r4
 8006aa8:	1c5a      	adds	r2, r3, #1
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	0011      	movs	r1, r2
 8006aae:	0018      	movs	r0, r3
 8006ab0:	f000 fba2 	bl	80071f8 <get_my_nmea_rmc_utc_mm>
	  get_my_nmea_rmc_utc_ss ( m , &sTime.Seconds ) ;
 8006ab4:	193b      	adds	r3, r7, r4
 8006ab6:	1c9a      	adds	r2, r3, #2
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	0011      	movs	r1, r2
 8006abc:	0018      	movs	r0, r3
 8006abe:	f000 fbcb 	bl	8007258 <get_my_nmea_rmc_utc_ss>
	  get_my_nmea_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 8006ac2:	193b      	adds	r3, r7, r4
 8006ac4:	1d1a      	adds	r2, r3, #4
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	0011      	movs	r1, r2
 8006aca:	0018      	movs	r0, r3
 8006acc:	f000 fbf4 	bl	80072b8 <get_my_nmea_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8006ad0:	193b      	adds	r3, r7, r4
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8006ad6:	193b      	adds	r3, r7, r4
 8006ad8:	2200      	movs	r2, #0
 8006ada:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8006adc:	4b0b      	ldr	r3, [pc, #44]	; (8006b0c <set_my_rtc_from_nmea_rmc+0xa8>)
 8006ade:	0018      	movs	r0, r3
 8006ae0:	f7fe fc68 	bl	80053b4 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8006ae4:	1939      	adds	r1, r7, r4
 8006ae6:	4b09      	ldr	r3, [pc, #36]	; (8006b0c <set_my_rtc_from_nmea_rmc+0xa8>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	0018      	movs	r0, r3
 8006aec:	f7fe f92c 	bl	8004d48 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8006af0:	1979      	adds	r1, r7, r5
 8006af2:	4b06      	ldr	r3, [pc, #24]	; (8006b0c <set_my_rtc_from_nmea_rmc+0xa8>)
 8006af4:	2200      	movs	r2, #0
 8006af6:	0018      	movs	r0, r3
 8006af8:	f7fe f9ce 	bl	8004e98 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8006afc:	4b03      	ldr	r3, [pc, #12]	; (8006b0c <set_my_rtc_from_nmea_rmc+0xa8>)
 8006afe:	0018      	movs	r0, r3
 8006b00:	f7fe fc8c 	bl	800541c <HAL_RTCEx_DisableBypassShadow>
}
 8006b04:	46c0      	nop			; (mov r8, r8)
 8006b06:	46bd      	mov	sp, r7
 8006b08:	b008      	add	sp, #32
 8006b0a:	bdb0      	pop	{r4, r5, r7, pc}
 8006b0c:	20000748 	.word	0x20000748

08006b10 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	f001 fc61 	bl	80083e4 <strtod>
 8006b22:	0002      	movs	r2, r0
 8006b24:	000b      	movs	r3, r1
 8006b26:	60ba      	str	r2, [r7, #8]
 8006b28:	60fb      	str	r3, [r7, #12]
    return d ;
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
}
 8006b2e:	0010      	movs	r0, r2
 8006b30:	0019      	movs	r1, r3
 8006b32:	46bd      	mov	sp, r7
 8006b34:	b004      	add	sp, #16
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	0008      	movs	r0, r1
 8006b42:	0011      	movs	r1, r2
 8006b44:	1cfb      	adds	r3, r7, #3
 8006b46:	1c02      	adds	r2, r0, #0
 8006b48:	701a      	strb	r2, [r3, #0]
 8006b4a:	1cbb      	adds	r3, r7, #2
 8006b4c:	1c0a      	adds	r2, r1, #0
 8006b4e:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8006b50:	230f      	movs	r3, #15
 8006b52:	18fb      	adds	r3, r7, r3
 8006b54:	2200      	movs	r2, #0
 8006b56:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8006b58:	230e      	movs	r3, #14
 8006b5a:	18fb      	adds	r3, r7, r3
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8006b60:	e01c      	b.n	8006b9c <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8006b62:	230f      	movs	r3, #15
 8006b64:	18fb      	adds	r3, r7, r3
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	18d3      	adds	r3, r2, r3
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	1cfa      	adds	r2, r7, #3
 8006b70:	7812      	ldrb	r2, [r2, #0]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d105      	bne.n	8006b82 <my_find_char_position+0x4a>
			p++ ;
 8006b76:	210e      	movs	r1, #14
 8006b78:	187b      	adds	r3, r7, r1
 8006b7a:	781a      	ldrb	r2, [r3, #0]
 8006b7c:	187b      	adds	r3, r7, r1
 8006b7e:	3201      	adds	r2, #1
 8006b80:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8006b82:	230e      	movs	r3, #14
 8006b84:	18fa      	adds	r2, r7, r3
 8006b86:	1cbb      	adds	r3, r7, #2
 8006b88:	7812      	ldrb	r2, [r2, #0]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d00e      	beq.n	8006bae <my_find_char_position+0x76>
			break ;
		i++ ;
 8006b90:	210f      	movs	r1, #15
 8006b92:	187b      	adds	r3, r7, r1
 8006b94:	781a      	ldrb	r2, [r3, #0]
 8006b96:	187b      	adds	r3, r7, r1
 8006b98:	3201      	adds	r2, #1
 8006b9a:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8006b9c:	230f      	movs	r3, #15
 8006b9e:	18fb      	adds	r3, r7, r3
 8006ba0:	781b      	ldrb	r3, [r3, #0]
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	18d3      	adds	r3, r2, r3
 8006ba6:	781b      	ldrb	r3, [r3, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1da      	bne.n	8006b62 <my_find_char_position+0x2a>
 8006bac:	e000      	b.n	8006bb0 <my_find_char_position+0x78>
			break ;
 8006bae:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8006bb0:	230f      	movs	r3, #15
 8006bb2:	18fb      	adds	r3, r7, r3
 8006bb4:	781b      	ldrb	r3, [r3, #0]
}
 8006bb6:	0018      	movs	r0, r3
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	b004      	add	sp, #16
 8006bbc:	bd80      	pop	{r7, pc}

08006bbe <my_nmea_message>:
    }
    return -1 ;
}
*/
int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8006bbe:	b580      	push	{r7, lr}
 8006bc0:	b084      	sub	sp, #16
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	60f8      	str	r0, [r7, #12]
 8006bc6:	60b9      	str	r1, [r7, #8]
 8006bc8:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	2b24      	cmp	r3, #36	; 0x24
 8006bd0:	d117      	bne.n	8006c02 <my_nmea_message+0x44>
    {
        *i = 0 ;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	1c5a      	adds	r2, r3, #1
 8006bde:	b2d1      	uxtb	r1, r2
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	7011      	strb	r1, [r2, #0]
 8006be4:	001a      	movs	r2, r3
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	189b      	adds	r3, r3, r2
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	7812      	ldrb	r2, [r2, #0]
 8006bee:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	001a      	movs	r2, r3
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	189b      	adds	r3, r3, r2
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	e045      	b.n	8006c8e <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	2b1f      	cmp	r3, #31
 8006c08:	d907      	bls.n	8006c1a <my_nmea_message+0x5c>
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	2b7e      	cmp	r3, #126	; 0x7e
 8006c10:	d803      	bhi.n	8006c1a <my_nmea_message+0x5c>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d103      	bne.n	8006c22 <my_nmea_message+0x64>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	2b0d      	cmp	r3, #13
 8006c20:	d114      	bne.n	8006c4c <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	1c5a      	adds	r2, r3, #1
 8006c28:	b2d1      	uxtb	r1, r2
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	7011      	strb	r1, [r2, #0]
 8006c2e:	001a      	movs	r2, r3
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	189b      	adds	r3, r3, r2
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	7812      	ldrb	r2, [r2, #0]
 8006c38:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	001a      	movs	r2, r3
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	189b      	adds	r3, r3, r2
 8006c44:	2200      	movs	r2, #0
 8006c46:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e020      	b.n	8006c8e <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	2b0a      	cmp	r3, #10
 8006c52:	d11a      	bne.n	8006c8a <my_nmea_message+0xcc>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d916      	bls.n	8006c8a <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	701a      	strb	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	001a      	movs	r2, r3
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	189b      	adds	r3, r3, r2
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	2b0d      	cmp	r3, #13
 8006c76:	d108      	bne.n	8006c8a <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	001a      	movs	r2, r3
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	189b      	adds	r3, r3, r2
 8006c82:	2200      	movs	r2, #0
 8006c84:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8006c86:	2302      	movs	r3, #2
 8006c88:	e001      	b.n	8006c8e <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	425b      	negs	r3, r3
}
 8006c8e:	0018      	movs	r0, r3
 8006c90:	46bd      	mov	sp, r7
 8006c92:	b004      	add	sp, #16
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b082      	sub	sp, #8
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	3309      	adds	r3, #9
 8006ca2:	781b      	ldrb	r3, [r3, #0]
}
 8006ca4:	0018      	movs	r0, r3
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	b002      	add	sp, #8
 8006caa:	bd80      	pop	{r7, pc}

08006cac <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8006cac:	b5b0      	push	{r4, r5, r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	220f      	movs	r2, #15
 8006cb8:	212c      	movs	r1, #44	; 0x2c
 8006cba:	0018      	movs	r0, r3
 8006cbc:	f7ff ff3c 	bl	8006b38 <my_find_char_position>
 8006cc0:	0003      	movs	r3, r0
 8006cc2:	001a      	movs	r2, r3
 8006cc4:	2517      	movs	r5, #23
 8006cc6:	197b      	adds	r3, r7, r5
 8006cc8:	3201      	adds	r2, #1
 8006cca:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2210      	movs	r2, #16
 8006cd0:	212c      	movs	r1, #44	; 0x2c
 8006cd2:	0018      	movs	r0, r3
 8006cd4:	f7ff ff30 	bl	8006b38 <my_find_char_position>
 8006cd8:	0003      	movs	r3, r0
 8006cda:	0019      	movs	r1, r3
 8006cdc:	2416      	movs	r4, #22
 8006cde:	193b      	adds	r3, r7, r4
 8006ce0:	197a      	adds	r2, r7, r5
 8006ce2:	7812      	ldrb	r2, [r2, #0]
 8006ce4:	1a8a      	subs	r2, r1, r2
 8006ce6:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8006ce8:	193b      	adds	r3, r7, r4
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	3301      	adds	r3, #1
 8006cee:	0018      	movs	r0, r3
 8006cf0:	f000 fb16 	bl	8007320 <malloc>
 8006cf4:	0003      	movs	r3, r0
 8006cf6:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 8006cf8:	197b      	adds	r3, r7, r5
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	18d1      	adds	r1, r2, r3
 8006d00:	193b      	adds	r3, r7, r4
 8006d02:	781a      	ldrb	r2, [r3, #0]
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	0018      	movs	r0, r3
 8006d08:	f001 fdb7 	bl	800887a <strncpy>
	pdop_s[pdop_length] = '\0';
 8006d0c:	193b      	adds	r3, r7, r4
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	18d3      	adds	r3, r2, r3
 8006d14:	2200      	movs	r2, #0
 8006d16:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	0018      	movs	r0, r3
 8006d1c:	f7ff fef8 	bl	8006b10 <my_string2double_conv>
 8006d20:	0002      	movs	r2, r0
 8006d22:	000b      	movs	r3, r1
 8006d24:	60ba      	str	r2, [r7, #8]
 8006d26:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	0018      	movs	r0, r3
 8006d2c:	f000 fb02 	bl	8007334 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 8006d30:	68ba      	ldr	r2, [r7, #8]
 8006d32:	68fb      	ldr	r3, [r7, #12]
}
 8006d34:	0010      	movs	r0, r2
 8006d36:	0019      	movs	r1, r3
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	b006      	add	sp, #24
 8006d3c:	bdb0      	pop	{r4, r5, r7, pc}

08006d3e <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 8006d3e:	b590      	push	{r4, r7, lr}
 8006d40:	b085      	sub	sp, #20
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 8006d46:	230f      	movs	r3, #15
 8006d48:	18fb      	adds	r3, r7, r3
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8006d4e:	230e      	movs	r3, #14
 8006d50:	18fb      	adds	r3, r7, r3
 8006d52:	2201      	movs	r2, #1
 8006d54:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8006d56:	e00f      	b.n	8006d78 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8006d58:	220e      	movs	r2, #14
 8006d5a:	18bb      	adds	r3, r7, r2
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	18ba      	adds	r2, r7, r2
 8006d60:	1c59      	adds	r1, r3, #1
 8006d62:	7011      	strb	r1, [r2, #0]
 8006d64:	001a      	movs	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	189b      	adds	r3, r3, r2
 8006d6a:	7819      	ldrb	r1, [r3, #0]
 8006d6c:	220f      	movs	r2, #15
 8006d6e:	18bb      	adds	r3, r7, r2
 8006d70:	18ba      	adds	r2, r7, r2
 8006d72:	7812      	ldrb	r2, [r2, #0]
 8006d74:	404a      	eors	r2, r1
 8006d76:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8006d78:	210e      	movs	r1, #14
 8006d7a:	187b      	adds	r3, r7, r1
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	18d3      	adds	r3, r2, r3
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	2b2a      	cmp	r3, #42	; 0x2a
 8006d86:	d00a      	beq.n	8006d9e <is_my_nmea_checksum_ok+0x60>
 8006d88:	187b      	adds	r3, r7, r1
 8006d8a:	781b      	ldrb	r3, [r3, #0]
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	18d3      	adds	r3, r2, r3
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <is_my_nmea_checksum_ok+0x60>
 8006d96:	187b      	adds	r3, r7, r1
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1dc      	bne.n	8006d58 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8006d9e:	230f      	movs	r3, #15
 8006da0:	18fb      	adds	r3, r7, r3
 8006da2:	781c      	ldrb	r4, [r3, #0]
 8006da4:	210e      	movs	r1, #14
 8006da6:	187b      	adds	r3, r7, r1
 8006da8:	187a      	adds	r2, r7, r1
 8006daa:	7812      	ldrb	r2, [r2, #0]
 8006dac:	3201      	adds	r2, #1
 8006dae:	701a      	strb	r2, [r3, #0]
 8006db0:	187b      	adds	r3, r7, r1
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	18d3      	adds	r3, r2, r3
 8006db8:	2210      	movs	r2, #16
 8006dba:	2100      	movs	r1, #0
 8006dbc:	0018      	movs	r0, r3
 8006dbe:	f001 fba9 	bl	8008514 <strtol>
 8006dc2:	0003      	movs	r3, r0
 8006dc4:	1ae3      	subs	r3, r4, r3
 8006dc6:	425a      	negs	r2, r3
 8006dc8:	4153      	adcs	r3, r2
 8006dca:	b2db      	uxtb	r3, r3
}
 8006dcc:	0018      	movs	r0, r3
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	b005      	add	sp, #20
 8006dd2:	bd90      	pop	{r4, r7, pc}

08006dd4 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 8006dd4:	b5b0      	push	{r4, r5, r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	000a      	movs	r2, r1
 8006dde:	1cfb      	adds	r3, r7, #3
 8006de0:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 8006de2:	2308      	movs	r3, #8
 8006de4:	18fa      	adds	r2, r7, r3
 8006de6:	492f      	ldr	r1, [pc, #188]	; (8006ea4 <nmea2decimal+0xd0>)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	0018      	movs	r0, r3
 8006dec:	f001 fcb6 	bl	800875c <sscanf>
    min = deg / 100 ;
 8006df0:	68b8      	ldr	r0, [r7, #8]
 8006df2:	68f9      	ldr	r1, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	4b2c      	ldr	r3, [pc, #176]	; (8006ea8 <nmea2decimal+0xd4>)
 8006df8:	f7fa f83e 	bl	8000e78 <__aeabi_ddiv>
 8006dfc:	0002      	movs	r2, r0
 8006dfe:	000b      	movs	r3, r1
 8006e00:	613a      	str	r2, [r7, #16]
 8006e02:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 8006e04:	6938      	ldr	r0, [r7, #16]
 8006e06:	6979      	ldr	r1, [r7, #20]
 8006e08:	f7fb fa92 	bl	8002330 <__aeabi_d2iz>
 8006e0c:	0003      	movs	r3, r0
 8006e0e:	0018      	movs	r0, r3
 8006e10:	f7fb fac4 	bl	800239c <__aeabi_i2d>
 8006e14:	0002      	movs	r2, r0
 8006e16:	000b      	movs	r3, r1
 8006e18:	60ba      	str	r2, [r7, #8]
 8006e1a:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 8006e1c:	68ba      	ldr	r2, [r7, #8]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6938      	ldr	r0, [r7, #16]
 8006e22:	6979      	ldr	r1, [r7, #20]
 8006e24:	f7fa fee4 	bl	8001bf0 <__aeabi_dsub>
 8006e28:	0002      	movs	r2, r0
 8006e2a:	000b      	movs	r3, r1
 8006e2c:	0010      	movs	r0, r2
 8006e2e:	0019      	movs	r1, r3
 8006e30:	2200      	movs	r2, #0
 8006e32:	4b1e      	ldr	r3, [pc, #120]	; (8006eac <nmea2decimal+0xd8>)
 8006e34:	f7fa fc1a 	bl	800166c <__aeabi_dmul>
 8006e38:	0002      	movs	r2, r0
 8006e3a:	000b      	movs	r3, r1
 8006e3c:	613a      	str	r2, [r7, #16]
 8006e3e:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 8006e40:	2200      	movs	r2, #0
 8006e42:	4b1b      	ldr	r3, [pc, #108]	; (8006eb0 <nmea2decimal+0xdc>)
 8006e44:	6938      	ldr	r0, [r7, #16]
 8006e46:	6979      	ldr	r1, [r7, #20]
 8006e48:	f7fa f816 	bl	8000e78 <__aeabi_ddiv>
 8006e4c:	0002      	movs	r2, r0
 8006e4e:	000b      	movs	r3, r1
 8006e50:	613a      	str	r2, [r7, #16]
 8006e52:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 8006e54:	1cfb      	adds	r3, r7, #3
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	2b53      	cmp	r3, #83	; 0x53
 8006e5a:	d003      	beq.n	8006e64 <nmea2decimal+0x90>
 8006e5c:	1cfb      	adds	r3, r7, #3
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	2b57      	cmp	r3, #87	; 0x57
 8006e62:	d10e      	bne.n	8006e82 <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 8006e64:	68b8      	ldr	r0, [r7, #8]
 8006e66:	68f9      	ldr	r1, [r7, #12]
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f7f9 fca4 	bl	80007b8 <__aeabi_dadd>
 8006e70:	0002      	movs	r2, r0
 8006e72:	000b      	movs	r3, r1
 8006e74:	0011      	movs	r1, r2
 8006e76:	000c      	movs	r4, r1
 8006e78:	2180      	movs	r1, #128	; 0x80
 8006e7a:	0609      	lsls	r1, r1, #24
 8006e7c:	4059      	eors	r1, r3
 8006e7e:	000d      	movs	r5, r1
 8006e80:	e009      	b.n	8006e96 <nmea2decimal+0xc2>
    else
    	return deg + min ;
 8006e82:	68b8      	ldr	r0, [r7, #8]
 8006e84:	68f9      	ldr	r1, [r7, #12]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f7f9 fc95 	bl	80007b8 <__aeabi_dadd>
 8006e8e:	0002      	movs	r2, r0
 8006e90:	000b      	movs	r3, r1
 8006e92:	0014      	movs	r4, r2
 8006e94:	001d      	movs	r5, r3
}
 8006e96:	0022      	movs	r2, r4
 8006e98:	002b      	movs	r3, r5
 8006e9a:	0010      	movs	r0, r2
 8006e9c:	0019      	movs	r1, r3
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	b006      	add	sp, #24
 8006ea2:	bdb0      	pop	{r4, r5, r7, pc}
 8006ea4:	0800f3f8 	.word	0x0800f3f8
 8006ea8:	40590000 	.word	0x40590000
 8006eac:	40240000 	.word	0x40240000
 8006eb0:	40180000 	.word	0x40180000

08006eb4 <get_my_nmea_gngll_coordinates_s>:
    //double c = ( deg + min / 0.6 ) * ( ( dir == 'S' || dir == 'W' ) ? -1 : 1 ) ;
    //return ( deg + min / 0.6 ) * ( ( dir == 'S' || dir == 'W' ) ? -1 : 1 ) ;
}
*/
void get_my_nmea_gngll_coordinates_s ( const char* m , char* latitude , char* longitude )
{
 8006eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006eb6:	b091      	sub	sp, #68	; 0x44
 8006eb8:	af02      	add	r7, sp, #8
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
	char direction ;

	//Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	212c      	movs	r1, #44	; 0x2c
 8006ec6:	0018      	movs	r0, r3
 8006ec8:	f7ff fe36 	bl	8006b38 <my_find_char_position>
 8006ecc:	0003      	movs	r3, r0
 8006ece:	001a      	movs	r2, r3
 8006ed0:	2537      	movs	r5, #55	; 0x37
 8006ed2:	197b      	adds	r3, r7, r5
 8006ed4:	3201      	adds	r2, #1
 8006ed6:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2202      	movs	r2, #2
 8006edc:	212c      	movs	r1, #44	; 0x2c
 8006ede:	0018      	movs	r0, r3
 8006ee0:	f7ff fe2a 	bl	8006b38 <my_find_char_position>
 8006ee4:	0003      	movs	r3, r0
 8006ee6:	0019      	movs	r1, r3
 8006ee8:	2436      	movs	r4, #54	; 0x36
 8006eea:	193b      	adds	r3, r7, r4
 8006eec:	197a      	adds	r2, r7, r5
 8006eee:	7812      	ldrb	r2, [r2, #0]
 8006ef0:	1a8a      	subs	r2, r1, r2
 8006ef2:	701a      	strb	r2, [r3, #0]

	char* latitude_s = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8006ef4:	193b      	adds	r3, r7, r4
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	3301      	adds	r3, #1
 8006efa:	0018      	movs	r0, r3
 8006efc:	f000 fa10 	bl	8007320 <malloc>
 8006f00:	0003      	movs	r3, r0
 8006f02:	633b      	str	r3, [r7, #48]	; 0x30
	strncpy ( latitude_s , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8006f04:	197b      	adds	r3, r7, r5
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	18d1      	adds	r1, r2, r3
 8006f0c:	193b      	adds	r3, r7, r4
 8006f0e:	781a      	ldrb	r2, [r3, #0]
 8006f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f12:	0018      	movs	r0, r3
 8006f14:	f001 fcb1 	bl	800887a <strncpy>
	latitude_s[coordinate_length] = '\0';
 8006f18:	193b      	adds	r3, r7, r4
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f1e:	18d3      	adds	r3, r2, r3
 8006f20:	2200      	movs	r2, #0
 8006f22:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8006f24:	197b      	adds	r3, r7, r5
 8006f26:	781a      	ldrb	r2, [r3, #0]
 8006f28:	193b      	adds	r3, r7, r4
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	18d3      	adds	r3, r2, r3
 8006f2e:	3301      	adds	r3, #1
 8006f30:	68fa      	ldr	r2, [r7, #12]
 8006f32:	18d2      	adds	r2, r2, r3
 8006f34:	262f      	movs	r6, #47	; 0x2f
 8006f36:	19bb      	adds	r3, r7, r6
 8006f38:	7812      	ldrb	r2, [r2, #0]
 8006f3a:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s , direction ) ;
 8006f3c:	19bb      	adds	r3, r7, r6
 8006f3e:	781a      	ldrb	r2, [r3, #0]
 8006f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f42:	0011      	movs	r1, r2
 8006f44:	0018      	movs	r0, r3
 8006f46:	f7ff ff45 	bl	8006dd4 <nmea2decimal>
 8006f4a:	0002      	movs	r2, r0
 8006f4c:	000b      	movs	r3, r1
 8006f4e:	623a      	str	r2, [r7, #32]
 8006f50:	627b      	str	r3, [r7, #36]	; 0x24
	free ( latitude_s ) ;
 8006f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f54:	0018      	movs	r0, r3
 8006f56:	f000 f9ed 	bl	8007334 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	4b44      	ldr	r3, [pc, #272]	; (8007070 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8006f5e:	6a38      	ldr	r0, [r7, #32]
 8006f60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f62:	f7fa fb83 	bl	800166c <__aeabi_dmul>
 8006f66:	0002      	movs	r2, r0
 8006f68:	000b      	movs	r3, r1
 8006f6a:	0010      	movs	r0, r2
 8006f6c:	0019      	movs	r1, r3
 8006f6e:	f008 f9a1 	bl	800f2b4 <round>
 8006f72:	2200      	movs	r2, #0
 8006f74:	4b3e      	ldr	r3, [pc, #248]	; (8007070 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8006f76:	f7f9 ff7f 	bl	8000e78 <__aeabi_ddiv>
 8006f7a:	0002      	movs	r2, r0
 8006f7c:	000b      	movs	r3, r1
 8006f7e:	623a      	str	r2, [r7, #32]
 8006f80:	627b      	str	r3, [r7, #36]	; 0x24
	snprintf ( latitude , 12 , "%.6lf" , latitude_d ) ;
 8006f82:	493c      	ldr	r1, [pc, #240]	; (8007074 <get_my_nmea_gngll_coordinates_s+0x1c0>)
 8006f84:	68b8      	ldr	r0, [r7, #8]
 8006f86:	6a3a      	ldr	r2, [r7, #32]
 8006f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8a:	9200      	str	r2, [sp, #0]
 8006f8c:	9301      	str	r3, [sp, #4]
 8006f8e:	000a      	movs	r2, r1
 8006f90:	210c      	movs	r1, #12
 8006f92:	f001 fb8f 	bl	80086b4 <snprintf>

	//Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2203      	movs	r2, #3
 8006f9a:	212c      	movs	r1, #44	; 0x2c
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	f7ff fdcb 	bl	8006b38 <my_find_char_position>
 8006fa2:	0003      	movs	r3, r0
 8006fa4:	001a      	movs	r2, r3
 8006fa6:	197b      	adds	r3, r7, r5
 8006fa8:	3201      	adds	r2, #1
 8006faa:	701a      	strb	r2, [r3, #0]
	//coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2204      	movs	r2, #4
 8006fb0:	212c      	movs	r1, #44	; 0x2c
 8006fb2:	0018      	movs	r0, r3
 8006fb4:	f7ff fdc0 	bl	8006b38 <my_find_char_position>
 8006fb8:	0003      	movs	r3, r0
 8006fba:	0019      	movs	r1, r3
 8006fbc:	193b      	adds	r3, r7, r4
 8006fbe:	197a      	adds	r2, r7, r5
 8006fc0:	7812      	ldrb	r2, [r2, #0]
 8006fc2:	1a8a      	subs	r2, r1, r2
 8006fc4:	701a      	strb	r2, [r3, #0]

	char* longitude_s = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8006fc6:	193b      	adds	r3, r7, r4
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	0018      	movs	r0, r3
 8006fce:	f000 f9a7 	bl	8007320 <malloc>
 8006fd2:	0003      	movs	r3, r0
 8006fd4:	61fb      	str	r3, [r7, #28]
	strncpy ( longitude_s , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8006fd6:	197b      	adds	r3, r7, r5
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	68fa      	ldr	r2, [r7, #12]
 8006fdc:	18d1      	adds	r1, r2, r3
 8006fde:	193b      	adds	r3, r7, r4
 8006fe0:	781a      	ldrb	r2, [r3, #0]
 8006fe2:	69fb      	ldr	r3, [r7, #28]
 8006fe4:	0018      	movs	r0, r3
 8006fe6:	f001 fc48 	bl	800887a <strncpy>
	longitude_s[coordinate_length] = '\0';
 8006fea:	193b      	adds	r3, r7, r4
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	69fa      	ldr	r2, [r7, #28]
 8006ff0:	18d3      	adds	r3, r2, r3
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8006ff6:	197b      	adds	r3, r7, r5
 8006ff8:	781a      	ldrb	r2, [r3, #0]
 8006ffa:	193b      	adds	r3, r7, r4
 8006ffc:	781b      	ldrb	r3, [r3, #0]
 8006ffe:	18d3      	adds	r3, r2, r3
 8007000:	3301      	adds	r3, #1
 8007002:	68fa      	ldr	r2, [r7, #12]
 8007004:	18d2      	adds	r2, r2, r3
 8007006:	19bb      	adds	r3, r7, r6
 8007008:	7812      	ldrb	r2, [r2, #0]
 800700a:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s , direction ) ;
 800700c:	19bb      	adds	r3, r7, r6
 800700e:	781a      	ldrb	r2, [r3, #0]
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	0011      	movs	r1, r2
 8007014:	0018      	movs	r0, r3
 8007016:	f7ff fedd 	bl	8006dd4 <nmea2decimal>
 800701a:	0002      	movs	r2, r0
 800701c:	000b      	movs	r3, r1
 800701e:	613a      	str	r2, [r7, #16]
 8007020:	617b      	str	r3, [r7, #20]
	free ( longitude_s ) ;
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	0018      	movs	r0, r3
 8007026:	f000 f985 	bl	8007334 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800702a:	2200      	movs	r2, #0
 800702c:	4b10      	ldr	r3, [pc, #64]	; (8007070 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 800702e:	6938      	ldr	r0, [r7, #16]
 8007030:	6979      	ldr	r1, [r7, #20]
 8007032:	f7fa fb1b 	bl	800166c <__aeabi_dmul>
 8007036:	0002      	movs	r2, r0
 8007038:	000b      	movs	r3, r1
 800703a:	0010      	movs	r0, r2
 800703c:	0019      	movs	r1, r3
 800703e:	f008 f939 	bl	800f2b4 <round>
 8007042:	2200      	movs	r2, #0
 8007044:	4b0a      	ldr	r3, [pc, #40]	; (8007070 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8007046:	f7f9 ff17 	bl	8000e78 <__aeabi_ddiv>
 800704a:	0002      	movs	r2, r0
 800704c:	000b      	movs	r3, r1
 800704e:	613a      	str	r2, [r7, #16]
 8007050:	617b      	str	r3, [r7, #20]
	snprintf ( longitude , 12 , "%.6lf" , longitude_d ) ;
 8007052:	4908      	ldr	r1, [pc, #32]	; (8007074 <get_my_nmea_gngll_coordinates_s+0x1c0>)
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	693a      	ldr	r2, [r7, #16]
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	9200      	str	r2, [sp, #0]
 800705c:	9301      	str	r3, [sp, #4]
 800705e:	000a      	movs	r2, r1
 8007060:	210c      	movs	r1, #12
 8007062:	f001 fb27 	bl	80086b4 <snprintf>
}
 8007066:	46c0      	nop			; (mov r8, r8)
 8007068:	46bd      	mov	sp, r7
 800706a:	b00f      	add	sp, #60	; 0x3c
 800706c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800706e:	46c0      	nop			; (mov r8, r8)
 8007070:	412e8480 	.word	0x412e8480
 8007074:	0800f3fc 	.word	0x0800f3fc

08007078 <get_my_nmea_rmc_date_yy>:

void get_my_nmea_rmc_date_yy ( const char* m , uint8_t* yy )
{
 8007078:	b590      	push	{r4, r7, lr}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2209      	movs	r2, #9
 8007086:	212c      	movs	r1, #44	; 0x2c
 8007088:	0018      	movs	r0, r3
 800708a:	f7ff fd55 	bl	8006b38 <my_find_char_position>
 800708e:	0003      	movs	r3, r0
 8007090:	001a      	movs	r2, r3
 8007092:	240f      	movs	r4, #15
 8007094:	193b      	adds	r3, r7, r4
 8007096:	3205      	adds	r2, #5
 8007098:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800709a:	2003      	movs	r0, #3
 800709c:	f000 f940 	bl	8007320 <malloc>
 80070a0:	0003      	movs	r3, r0
 80070a2:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 80070a4:	193b      	adds	r3, r7, r4
 80070a6:	781b      	ldrb	r3, [r3, #0]
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	18d1      	adds	r1, r2, r3
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	2202      	movs	r2, #2
 80070b0:	0018      	movs	r0, r3
 80070b2:	f001 fbe2 	bl	800887a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	3302      	adds	r3, #2
 80070ba:	2200      	movs	r2, #0
 80070bc:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	4904      	ldr	r1, [pc, #16]	; (80070d4 <get_my_nmea_rmc_date_yy+0x5c>)
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	0018      	movs	r0, r3
 80070c6:	f001 fb49 	bl	800875c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*yy = (uint8_t) temp ;
	*/
}
 80070ca:	46c0      	nop			; (mov r8, r8)
 80070cc:	46bd      	mov	sp, r7
 80070ce:	b005      	add	sp, #20
 80070d0:	bd90      	pop	{r4, r7, pc}
 80070d2:	46c0      	nop			; (mov r8, r8)
 80070d4:	0800f404 	.word	0x0800f404

080070d8 <get_my_nmea_rmc_date_mm>:
void get_my_nmea_rmc_date_mm ( const char* m , uint8_t* mm )
{
 80070d8:	b590      	push	{r4, r7, lr}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2209      	movs	r2, #9
 80070e6:	212c      	movs	r1, #44	; 0x2c
 80070e8:	0018      	movs	r0, r3
 80070ea:	f7ff fd25 	bl	8006b38 <my_find_char_position>
 80070ee:	0003      	movs	r3, r0
 80070f0:	001a      	movs	r2, r3
 80070f2:	240f      	movs	r4, #15
 80070f4:	193b      	adds	r3, r7, r4
 80070f6:	3203      	adds	r2, #3
 80070f8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80070fa:	2003      	movs	r0, #3
 80070fc:	f000 f910 	bl	8007320 <malloc>
 8007100:	0003      	movs	r3, r0
 8007102:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8007104:	193b      	adds	r3, r7, r4
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	18d1      	adds	r1, r2, r3
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	2202      	movs	r2, #2
 8007110:	0018      	movs	r0, r3
 8007112:	f001 fbb2 	bl	800887a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	3302      	adds	r3, #2
 800711a:	2200      	movs	r2, #0
 800711c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	4904      	ldr	r1, [pc, #16]	; (8007134 <get_my_nmea_rmc_date_mm+0x5c>)
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	0018      	movs	r0, r3
 8007126:	f001 fb19 	bl	800875c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*mm = (uint8_t) temp ;
	*/
}
 800712a:	46c0      	nop			; (mov r8, r8)
 800712c:	46bd      	mov	sp, r7
 800712e:	b005      	add	sp, #20
 8007130:	bd90      	pop	{r4, r7, pc}
 8007132:	46c0      	nop			; (mov r8, r8)
 8007134:	0800f404 	.word	0x0800f404

08007138 <get_my_nmea_rmc_date_dd>:
void get_my_nmea_rmc_date_dd ( const char* m , uint8_t* dd )
{
 8007138:	b590      	push	{r4, r7, lr}
 800713a:	b085      	sub	sp, #20
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2209      	movs	r2, #9
 8007146:	212c      	movs	r1, #44	; 0x2c
 8007148:	0018      	movs	r0, r3
 800714a:	f7ff fcf5 	bl	8006b38 <my_find_char_position>
 800714e:	0003      	movs	r3, r0
 8007150:	001a      	movs	r2, r3
 8007152:	240f      	movs	r4, #15
 8007154:	193b      	adds	r3, r7, r4
 8007156:	3201      	adds	r2, #1
 8007158:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800715a:	2003      	movs	r0, #3
 800715c:	f000 f8e0 	bl	8007320 <malloc>
 8007160:	0003      	movs	r3, r0
 8007162:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8007164:	193b      	adds	r3, r7, r4
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	18d1      	adds	r1, r2, r3
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	2202      	movs	r2, #2
 8007170:	0018      	movs	r0, r3
 8007172:	f001 fb82 	bl	800887a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	3302      	adds	r3, #2
 800717a:	2200      	movs	r2, #0
 800717c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 800717e:	683a      	ldr	r2, [r7, #0]
 8007180:	4904      	ldr	r1, [pc, #16]	; (8007194 <get_my_nmea_rmc_date_dd+0x5c>)
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	0018      	movs	r0, r3
 8007186:	f001 fae9 	bl	800875c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*dd = (uint8_t) temp ;
	*/
}
 800718a:	46c0      	nop			; (mov r8, r8)
 800718c:	46bd      	mov	sp, r7
 800718e:	b005      	add	sp, #20
 8007190:	bd90      	pop	{r4, r7, pc}
 8007192:	46c0      	nop			; (mov r8, r8)
 8007194:	0800f404 	.word	0x0800f404

08007198 <get_my_nmea_rmc_utc_hh>:
void get_my_nmea_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 8007198:	b590      	push	{r4, r7, lr}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2201      	movs	r2, #1
 80071a6:	212c      	movs	r1, #44	; 0x2c
 80071a8:	0018      	movs	r0, r3
 80071aa:	f7ff fcc5 	bl	8006b38 <my_find_char_position>
 80071ae:	0003      	movs	r3, r0
 80071b0:	001a      	movs	r2, r3
 80071b2:	240f      	movs	r4, #15
 80071b4:	193b      	adds	r3, r7, r4
 80071b6:	3201      	adds	r2, #1
 80071b8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80071ba:	2003      	movs	r0, #3
 80071bc:	f000 f8b0 	bl	8007320 <malloc>
 80071c0:	0003      	movs	r3, r0
 80071c2:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 80071c4:	193b      	adds	r3, r7, r4
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	18d1      	adds	r1, r2, r3
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	2202      	movs	r2, #2
 80071d0:	0018      	movs	r0, r3
 80071d2:	f001 fb52 	bl	800887a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	3302      	adds	r3, #2
 80071da:	2200      	movs	r2, #0
 80071dc:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 80071de:	683a      	ldr	r2, [r7, #0]
 80071e0:	4904      	ldr	r1, [pc, #16]	; (80071f4 <get_my_nmea_rmc_utc_hh+0x5c>)
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	0018      	movs	r0, r3
 80071e6:	f001 fab9 	bl	800875c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*hh = (uint8_t) temp ;
	*/
}
 80071ea:	46c0      	nop			; (mov r8, r8)
 80071ec:	46bd      	mov	sp, r7
 80071ee:	b005      	add	sp, #20
 80071f0:	bd90      	pop	{r4, r7, pc}
 80071f2:	46c0      	nop			; (mov r8, r8)
 80071f4:	0800f404 	.word	0x0800f404

080071f8 <get_my_nmea_rmc_utc_mm>:
void get_my_nmea_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 80071f8:	b590      	push	{r4, r7, lr}
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	212c      	movs	r1, #44	; 0x2c
 8007208:	0018      	movs	r0, r3
 800720a:	f7ff fc95 	bl	8006b38 <my_find_char_position>
 800720e:	0003      	movs	r3, r0
 8007210:	001a      	movs	r2, r3
 8007212:	240f      	movs	r4, #15
 8007214:	193b      	adds	r3, r7, r4
 8007216:	3203      	adds	r2, #3
 8007218:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800721a:	2003      	movs	r0, #3
 800721c:	f000 f880 	bl	8007320 <malloc>
 8007220:	0003      	movs	r3, r0
 8007222:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8007224:	193b      	adds	r3, r7, r4
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	18d1      	adds	r1, r2, r3
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	2202      	movs	r2, #2
 8007230:	0018      	movs	r0, r3
 8007232:	f001 fb22 	bl	800887a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	3302      	adds	r3, #2
 800723a:	2200      	movs	r2, #0
 800723c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 800723e:	683a      	ldr	r2, [r7, #0]
 8007240:	4904      	ldr	r1, [pc, #16]	; (8007254 <get_my_nmea_rmc_utc_mm+0x5c>)
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	0018      	movs	r0, r3
 8007246:	f001 fa89 	bl	800875c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*mm = (uint8_t) temp ;
	*/
}
 800724a:	46c0      	nop			; (mov r8, r8)
 800724c:	46bd      	mov	sp, r7
 800724e:	b005      	add	sp, #20
 8007250:	bd90      	pop	{r4, r7, pc}
 8007252:	46c0      	nop			; (mov r8, r8)
 8007254:	0800f404 	.word	0x0800f404

08007258 <get_my_nmea_rmc_utc_ss>:
void get_my_nmea_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 8007258:	b590      	push	{r4, r7, lr}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2201      	movs	r2, #1
 8007266:	212c      	movs	r1, #44	; 0x2c
 8007268:	0018      	movs	r0, r3
 800726a:	f7ff fc65 	bl	8006b38 <my_find_char_position>
 800726e:	0003      	movs	r3, r0
 8007270:	001a      	movs	r2, r3
 8007272:	240f      	movs	r4, #15
 8007274:	193b      	adds	r3, r7, r4
 8007276:	3205      	adds	r2, #5
 8007278:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800727a:	2003      	movs	r0, #3
 800727c:	f000 f850 	bl	8007320 <malloc>
 8007280:	0003      	movs	r3, r0
 8007282:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8007284:	193b      	adds	r3, r7, r4
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	18d1      	adds	r1, r2, r3
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	2202      	movs	r2, #2
 8007290:	0018      	movs	r0, r3
 8007292:	f001 faf2 	bl	800887a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	3302      	adds	r3, #2
 800729a:	2200      	movs	r2, #0
 800729c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	4904      	ldr	r1, [pc, #16]	; (80072b4 <get_my_nmea_rmc_utc_ss+0x5c>)
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	0018      	movs	r0, r3
 80072a6:	f001 fa59 	bl	800875c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*ss = (uint8_t) temp ;
	*/
}
 80072aa:	46c0      	nop			; (mov r8, r8)
 80072ac:	46bd      	mov	sp, r7
 80072ae:	b005      	add	sp, #20
 80072b0:	bd90      	pop	{r4, r7, pc}
 80072b2:	46c0      	nop			; (mov r8, r8)
 80072b4:	0800f404 	.word	0x0800f404

080072b8 <get_my_nmea_rmc_utc_sss>:
void get_my_nmea_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 80072b8:	b590      	push	{r4, r7, lr}
 80072ba:	b085      	sub	sp, #20
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	212c      	movs	r1, #44	; 0x2c
 80072c8:	0018      	movs	r0, r3
 80072ca:	f7ff fc35 	bl	8006b38 <my_find_char_position>
 80072ce:	0003      	movs	r3, r0
 80072d0:	001a      	movs	r2, r3
 80072d2:	240f      	movs	r4, #15
 80072d4:	193b      	adds	r3, r7, r4
 80072d6:	3208      	adds	r2, #8
 80072d8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80072da:	2004      	movs	r0, #4
 80072dc:	f000 f820 	bl	8007320 <malloc>
 80072e0:	0003      	movs	r3, r0
 80072e2:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 80072e4:	193b      	adds	r3, r7, r4
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	18d1      	adds	r1, r2, r3
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	2203      	movs	r2, #3
 80072f0:	0018      	movs	r0, r3
 80072f2:	f001 fac2 	bl	800887a <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	3303      	adds	r3, #3
 80072fa:	2200      	movs	r2, #0
 80072fc:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 80072fe:	683a      	ldr	r2, [r7, #0]
 8007300:	4906      	ldr	r1, [pc, #24]	; (800731c <get_my_nmea_rmc_utc_sss+0x64>)
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	0018      	movs	r0, r3
 8007306:	f001 fa29 	bl	800875c <sscanf>
	free ( s ) ;
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	0018      	movs	r0, r3
 800730e:	f000 f811 	bl	8007334 <free>
}
 8007312:	46c0      	nop			; (mov r8, r8)
 8007314:	46bd      	mov	sp, r7
 8007316:	b005      	add	sp, #20
 8007318:	bd90      	pop	{r4, r7, pc}
 800731a:	46c0      	nop			; (mov r8, r8)
 800731c:	0800f408 	.word	0x0800f408

08007320 <malloc>:
 8007320:	b510      	push	{r4, lr}
 8007322:	4b03      	ldr	r3, [pc, #12]	; (8007330 <malloc+0x10>)
 8007324:	0001      	movs	r1, r0
 8007326:	6818      	ldr	r0, [r3, #0]
 8007328:	f000 f80e 	bl	8007348 <_malloc_r>
 800732c:	bd10      	pop	{r4, pc}
 800732e:	46c0      	nop			; (mov r8, r8)
 8007330:	200006d0 	.word	0x200006d0

08007334 <free>:
 8007334:	b510      	push	{r4, lr}
 8007336:	4b03      	ldr	r3, [pc, #12]	; (8007344 <free+0x10>)
 8007338:	0001      	movs	r1, r0
 800733a:	6818      	ldr	r0, [r3, #0]
 800733c:	f001 fbe4 	bl	8008b08 <_free_r>
 8007340:	bd10      	pop	{r4, pc}
 8007342:	46c0      	nop			; (mov r8, r8)
 8007344:	200006d0 	.word	0x200006d0

08007348 <_malloc_r>:
 8007348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800734a:	000d      	movs	r5, r1
 800734c:	b087      	sub	sp, #28
 800734e:	350b      	adds	r5, #11
 8007350:	9001      	str	r0, [sp, #4]
 8007352:	2d16      	cmp	r5, #22
 8007354:	d908      	bls.n	8007368 <_malloc_r+0x20>
 8007356:	2207      	movs	r2, #7
 8007358:	4395      	bics	r5, r2
 800735a:	d506      	bpl.n	800736a <_malloc_r+0x22>
 800735c:	230c      	movs	r3, #12
 800735e:	9a01      	ldr	r2, [sp, #4]
 8007360:	6013      	str	r3, [r2, #0]
 8007362:	2000      	movs	r0, #0
 8007364:	b007      	add	sp, #28
 8007366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007368:	2510      	movs	r5, #16
 800736a:	42a9      	cmp	r1, r5
 800736c:	d8f6      	bhi.n	800735c <_malloc_r+0x14>
 800736e:	9801      	ldr	r0, [sp, #4]
 8007370:	f000 f9fe 	bl	8007770 <__malloc_lock>
 8007374:	23fc      	movs	r3, #252	; 0xfc
 8007376:	4ebe      	ldr	r6, [pc, #760]	; (8007670 <_malloc_r+0x328>)
 8007378:	005b      	lsls	r3, r3, #1
 800737a:	429d      	cmp	r5, r3
 800737c:	d219      	bcs.n	80073b2 <_malloc_r+0x6a>
 800737e:	002a      	movs	r2, r5
 8007380:	3208      	adds	r2, #8
 8007382:	18b2      	adds	r2, r6, r2
 8007384:	0011      	movs	r1, r2
 8007386:	6854      	ldr	r4, [r2, #4]
 8007388:	3908      	subs	r1, #8
 800738a:	08eb      	lsrs	r3, r5, #3
 800738c:	428c      	cmp	r4, r1
 800738e:	d103      	bne.n	8007398 <_malloc_r+0x50>
 8007390:	68d4      	ldr	r4, [r2, #12]
 8007392:	3302      	adds	r3, #2
 8007394:	42a2      	cmp	r2, r4
 8007396:	d022      	beq.n	80073de <_malloc_r+0x96>
 8007398:	2203      	movs	r2, #3
 800739a:	6863      	ldr	r3, [r4, #4]
 800739c:	68a1      	ldr	r1, [r4, #8]
 800739e:	4393      	bics	r3, r2
 80073a0:	68e2      	ldr	r2, [r4, #12]
 80073a2:	18e3      	adds	r3, r4, r3
 80073a4:	60ca      	str	r2, [r1, #12]
 80073a6:	6091      	str	r1, [r2, #8]
 80073a8:	2201      	movs	r2, #1
 80073aa:	6859      	ldr	r1, [r3, #4]
 80073ac:	430a      	orrs	r2, r1
 80073ae:	605a      	str	r2, [r3, #4]
 80073b0:	e02a      	b.n	8007408 <_malloc_r+0xc0>
 80073b2:	233f      	movs	r3, #63	; 0x3f
 80073b4:	0a6a      	lsrs	r2, r5, #9
 80073b6:	d003      	beq.n	80073c0 <_malloc_r+0x78>
 80073b8:	2a04      	cmp	r2, #4
 80073ba:	d82b      	bhi.n	8007414 <_malloc_r+0xcc>
 80073bc:	09ab      	lsrs	r3, r5, #6
 80073be:	3338      	adds	r3, #56	; 0x38
 80073c0:	2203      	movs	r2, #3
 80073c2:	4694      	mov	ip, r2
 80073c4:	00d9      	lsls	r1, r3, #3
 80073c6:	1989      	adds	r1, r1, r6
 80073c8:	68cc      	ldr	r4, [r1, #12]
 80073ca:	428c      	cmp	r4, r1
 80073cc:	d006      	beq.n	80073dc <_malloc_r+0x94>
 80073ce:	4660      	mov	r0, ip
 80073d0:	6862      	ldr	r2, [r4, #4]
 80073d2:	4382      	bics	r2, r0
 80073d4:	1b57      	subs	r7, r2, r5
 80073d6:	2f0f      	cmp	r7, #15
 80073d8:	dd34      	ble.n	8007444 <_malloc_r+0xfc>
 80073da:	3b01      	subs	r3, #1
 80073dc:	3301      	adds	r3, #1
 80073de:	6934      	ldr	r4, [r6, #16]
 80073e0:	49a4      	ldr	r1, [pc, #656]	; (8007674 <_malloc_r+0x32c>)
 80073e2:	428c      	cmp	r4, r1
 80073e4:	d055      	beq.n	8007492 <_malloc_r+0x14a>
 80073e6:	2003      	movs	r0, #3
 80073e8:	6862      	ldr	r2, [r4, #4]
 80073ea:	4382      	bics	r2, r0
 80073ec:	1b50      	subs	r0, r2, r5
 80073ee:	280f      	cmp	r0, #15
 80073f0:	dd36      	ble.n	8007460 <_malloc_r+0x118>
 80073f2:	2301      	movs	r3, #1
 80073f4:	1967      	adds	r7, r4, r5
 80073f6:	431d      	orrs	r5, r3
 80073f8:	4303      	orrs	r3, r0
 80073fa:	6065      	str	r5, [r4, #4]
 80073fc:	6177      	str	r7, [r6, #20]
 80073fe:	6137      	str	r7, [r6, #16]
 8007400:	60f9      	str	r1, [r7, #12]
 8007402:	60b9      	str	r1, [r7, #8]
 8007404:	607b      	str	r3, [r7, #4]
 8007406:	50a0      	str	r0, [r4, r2]
 8007408:	9801      	ldr	r0, [sp, #4]
 800740a:	f000 f9b9 	bl	8007780 <__malloc_unlock>
 800740e:	0020      	movs	r0, r4
 8007410:	3008      	adds	r0, #8
 8007412:	e7a7      	b.n	8007364 <_malloc_r+0x1c>
 8007414:	2a14      	cmp	r2, #20
 8007416:	d802      	bhi.n	800741e <_malloc_r+0xd6>
 8007418:	0013      	movs	r3, r2
 800741a:	335b      	adds	r3, #91	; 0x5b
 800741c:	e7d0      	b.n	80073c0 <_malloc_r+0x78>
 800741e:	2a54      	cmp	r2, #84	; 0x54
 8007420:	d802      	bhi.n	8007428 <_malloc_r+0xe0>
 8007422:	0b2b      	lsrs	r3, r5, #12
 8007424:	336e      	adds	r3, #110	; 0x6e
 8007426:	e7cb      	b.n	80073c0 <_malloc_r+0x78>
 8007428:	23aa      	movs	r3, #170	; 0xaa
 800742a:	005b      	lsls	r3, r3, #1
 800742c:	429a      	cmp	r2, r3
 800742e:	d802      	bhi.n	8007436 <_malloc_r+0xee>
 8007430:	0beb      	lsrs	r3, r5, #15
 8007432:	3377      	adds	r3, #119	; 0x77
 8007434:	e7c4      	b.n	80073c0 <_malloc_r+0x78>
 8007436:	4990      	ldr	r1, [pc, #576]	; (8007678 <_malloc_r+0x330>)
 8007438:	237e      	movs	r3, #126	; 0x7e
 800743a:	428a      	cmp	r2, r1
 800743c:	d8c0      	bhi.n	80073c0 <_malloc_r+0x78>
 800743e:	0cab      	lsrs	r3, r5, #18
 8007440:	337c      	adds	r3, #124	; 0x7c
 8007442:	e7bd      	b.n	80073c0 <_malloc_r+0x78>
 8007444:	68e0      	ldr	r0, [r4, #12]
 8007446:	2f00      	cmp	r7, #0
 8007448:	db08      	blt.n	800745c <_malloc_r+0x114>
 800744a:	68a3      	ldr	r3, [r4, #8]
 800744c:	60d8      	str	r0, [r3, #12]
 800744e:	6083      	str	r3, [r0, #8]
 8007450:	2301      	movs	r3, #1
 8007452:	18a2      	adds	r2, r4, r2
 8007454:	6851      	ldr	r1, [r2, #4]
 8007456:	430b      	orrs	r3, r1
 8007458:	6053      	str	r3, [r2, #4]
 800745a:	e7d5      	b.n	8007408 <_malloc_r+0xc0>
 800745c:	0004      	movs	r4, r0
 800745e:	e7b4      	b.n	80073ca <_malloc_r+0x82>
 8007460:	6171      	str	r1, [r6, #20]
 8007462:	6131      	str	r1, [r6, #16]
 8007464:	2800      	cmp	r0, #0
 8007466:	daf3      	bge.n	8007450 <_malloc_r+0x108>
 8007468:	6871      	ldr	r1, [r6, #4]
 800746a:	468c      	mov	ip, r1
 800746c:	2180      	movs	r1, #128	; 0x80
 800746e:	0089      	lsls	r1, r1, #2
 8007470:	428a      	cmp	r2, r1
 8007472:	d300      	bcc.n	8007476 <_malloc_r+0x12e>
 8007474:	e08c      	b.n	8007590 <_malloc_r+0x248>
 8007476:	08d1      	lsrs	r1, r2, #3
 8007478:	0950      	lsrs	r0, r2, #5
 800747a:	2201      	movs	r2, #1
 800747c:	4082      	lsls	r2, r0
 800747e:	4660      	mov	r0, ip
 8007480:	4302      	orrs	r2, r0
 8007482:	6072      	str	r2, [r6, #4]
 8007484:	00ca      	lsls	r2, r1, #3
 8007486:	1992      	adds	r2, r2, r6
 8007488:	6891      	ldr	r1, [r2, #8]
 800748a:	60e2      	str	r2, [r4, #12]
 800748c:	60a1      	str	r1, [r4, #8]
 800748e:	6094      	str	r4, [r2, #8]
 8007490:	60cc      	str	r4, [r1, #12]
 8007492:	2201      	movs	r2, #1
 8007494:	4876      	ldr	r0, [pc, #472]	; (8007670 <_malloc_r+0x328>)
 8007496:	1099      	asrs	r1, r3, #2
 8007498:	408a      	lsls	r2, r1
 800749a:	6841      	ldr	r1, [r0, #4]
 800749c:	4291      	cmp	r1, r2
 800749e:	d328      	bcc.n	80074f2 <_malloc_r+0x1aa>
 80074a0:	420a      	tst	r2, r1
 80074a2:	d105      	bne.n	80074b0 <_malloc_r+0x168>
 80074a4:	2403      	movs	r4, #3
 80074a6:	43a3      	bics	r3, r4
 80074a8:	0052      	lsls	r2, r2, #1
 80074aa:	3304      	adds	r3, #4
 80074ac:	420a      	tst	r2, r1
 80074ae:	d0fb      	beq.n	80074a8 <_malloc_r+0x160>
 80074b0:	496f      	ldr	r1, [pc, #444]	; (8007670 <_malloc_r+0x328>)
 80074b2:	9104      	str	r1, [sp, #16]
 80074b4:	00d9      	lsls	r1, r3, #3
 80074b6:	1841      	adds	r1, r0, r1
 80074b8:	468c      	mov	ip, r1
 80074ba:	000f      	movs	r7, r1
 80074bc:	9302      	str	r3, [sp, #8]
 80074be:	68fc      	ldr	r4, [r7, #12]
 80074c0:	42bc      	cmp	r4, r7
 80074c2:	d000      	beq.n	80074c6 <_malloc_r+0x17e>
 80074c4:	e09b      	b.n	80075fe <_malloc_r+0x2b6>
 80074c6:	2403      	movs	r4, #3
 80074c8:	9902      	ldr	r1, [sp, #8]
 80074ca:	3708      	adds	r7, #8
 80074cc:	3101      	adds	r1, #1
 80074ce:	9102      	str	r1, [sp, #8]
 80074d0:	4221      	tst	r1, r4
 80074d2:	d1f4      	bne.n	80074be <_malloc_r+0x176>
 80074d4:	2103      	movs	r1, #3
 80074d6:	420b      	tst	r3, r1
 80074d8:	d000      	beq.n	80074dc <_malloc_r+0x194>
 80074da:	e0b7      	b.n	800764c <_malloc_r+0x304>
 80074dc:	6843      	ldr	r3, [r0, #4]
 80074de:	4393      	bics	r3, r2
 80074e0:	6043      	str	r3, [r0, #4]
 80074e2:	9b04      	ldr	r3, [sp, #16]
 80074e4:	0052      	lsls	r2, r2, #1
 80074e6:	6859      	ldr	r1, [r3, #4]
 80074e8:	4291      	cmp	r1, r2
 80074ea:	d302      	bcc.n	80074f2 <_malloc_r+0x1aa>
 80074ec:	2a00      	cmp	r2, #0
 80074ee:	d000      	beq.n	80074f2 <_malloc_r+0x1aa>
 80074f0:	e0bb      	b.n	800766a <_malloc_r+0x322>
 80074f2:	2203      	movs	r2, #3
 80074f4:	6883      	ldr	r3, [r0, #8]
 80074f6:	9302      	str	r3, [sp, #8]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	4393      	bics	r3, r2
 80074fc:	9303      	str	r3, [sp, #12]
 80074fe:	42ab      	cmp	r3, r5
 8007500:	d303      	bcc.n	800750a <_malloc_r+0x1c2>
 8007502:	1b59      	subs	r1, r3, r5
 8007504:	290f      	cmp	r1, #15
 8007506:	dd00      	ble.n	800750a <_malloc_r+0x1c2>
 8007508:	e123      	b.n	8007752 <_malloc_r+0x40a>
 800750a:	9b02      	ldr	r3, [sp, #8]
 800750c:	9a03      	ldr	r2, [sp, #12]
 800750e:	2008      	movs	r0, #8
 8007510:	189e      	adds	r6, r3, r2
 8007512:	4b5a      	ldr	r3, [pc, #360]	; (800767c <_malloc_r+0x334>)
 8007514:	681f      	ldr	r7, [r3, #0]
 8007516:	f001 fa71 	bl	80089fc <sysconf>
 800751a:	4b59      	ldr	r3, [pc, #356]	; (8007680 <_malloc_r+0x338>)
 800751c:	3710      	adds	r7, #16
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	197f      	adds	r7, r7, r5
 8007522:	9004      	str	r0, [sp, #16]
 8007524:	3301      	adds	r3, #1
 8007526:	d003      	beq.n	8007530 <_malloc_r+0x1e8>
 8007528:	1e7b      	subs	r3, r7, #1
 800752a:	181b      	adds	r3, r3, r0
 800752c:	4247      	negs	r7, r0
 800752e:	401f      	ands	r7, r3
 8007530:	0039      	movs	r1, r7
 8007532:	9801      	ldr	r0, [sp, #4]
 8007534:	f001 fa0e 	bl	8008954 <_sbrk_r>
 8007538:	0004      	movs	r4, r0
 800753a:	1c43      	adds	r3, r0, #1
 800753c:	d100      	bne.n	8007540 <_malloc_r+0x1f8>
 800753e:	e0de      	b.n	80076fe <_malloc_r+0x3b6>
 8007540:	4286      	cmp	r6, r0
 8007542:	d904      	bls.n	800754e <_malloc_r+0x206>
 8007544:	4b4a      	ldr	r3, [pc, #296]	; (8007670 <_malloc_r+0x328>)
 8007546:	9a02      	ldr	r2, [sp, #8]
 8007548:	429a      	cmp	r2, r3
 800754a:	d000      	beq.n	800754e <_malloc_r+0x206>
 800754c:	e0d7      	b.n	80076fe <_malloc_r+0x3b6>
 800754e:	4a4d      	ldr	r2, [pc, #308]	; (8007684 <_malloc_r+0x33c>)
 8007550:	6813      	ldr	r3, [r2, #0]
 8007552:	18fb      	adds	r3, r7, r3
 8007554:	6013      	str	r3, [r2, #0]
 8007556:	9a04      	ldr	r2, [sp, #16]
 8007558:	3a01      	subs	r2, #1
 800755a:	42a6      	cmp	r6, r4
 800755c:	d000      	beq.n	8007560 <_malloc_r+0x218>
 800755e:	e097      	b.n	8007690 <_malloc_r+0x348>
 8007560:	4216      	tst	r6, r2
 8007562:	d000      	beq.n	8007566 <_malloc_r+0x21e>
 8007564:	e094      	b.n	8007690 <_malloc_r+0x348>
 8007566:	4b42      	ldr	r3, [pc, #264]	; (8007670 <_malloc_r+0x328>)
 8007568:	689a      	ldr	r2, [r3, #8]
 800756a:	9b03      	ldr	r3, [sp, #12]
 800756c:	19df      	adds	r7, r3, r7
 800756e:	2301      	movs	r3, #1
 8007570:	433b      	orrs	r3, r7
 8007572:	6053      	str	r3, [r2, #4]
 8007574:	4b43      	ldr	r3, [pc, #268]	; (8007684 <_malloc_r+0x33c>)
 8007576:	4a44      	ldr	r2, [pc, #272]	; (8007688 <_malloc_r+0x340>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	6811      	ldr	r1, [r2, #0]
 800757c:	428b      	cmp	r3, r1
 800757e:	d900      	bls.n	8007582 <_malloc_r+0x23a>
 8007580:	6013      	str	r3, [r2, #0]
 8007582:	4a42      	ldr	r2, [pc, #264]	; (800768c <_malloc_r+0x344>)
 8007584:	6811      	ldr	r1, [r2, #0]
 8007586:	428b      	cmp	r3, r1
 8007588:	d800      	bhi.n	800758c <_malloc_r+0x244>
 800758a:	e0b8      	b.n	80076fe <_malloc_r+0x3b6>
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	e0b6      	b.n	80076fe <_malloc_r+0x3b6>
 8007590:	0a50      	lsrs	r0, r2, #9
 8007592:	2804      	cmp	r0, #4
 8007594:	d811      	bhi.n	80075ba <_malloc_r+0x272>
 8007596:	0991      	lsrs	r1, r2, #6
 8007598:	3138      	adds	r1, #56	; 0x38
 800759a:	00cf      	lsls	r7, r1, #3
 800759c:	19bf      	adds	r7, r7, r6
 800759e:	68b8      	ldr	r0, [r7, #8]
 80075a0:	4287      	cmp	r7, r0
 80075a2:	d125      	bne.n	80075f0 <_malloc_r+0x2a8>
 80075a4:	2201      	movs	r2, #1
 80075a6:	1089      	asrs	r1, r1, #2
 80075a8:	408a      	lsls	r2, r1
 80075aa:	4661      	mov	r1, ip
 80075ac:	430a      	orrs	r2, r1
 80075ae:	6072      	str	r2, [r6, #4]
 80075b0:	60e7      	str	r7, [r4, #12]
 80075b2:	60a0      	str	r0, [r4, #8]
 80075b4:	60bc      	str	r4, [r7, #8]
 80075b6:	60c4      	str	r4, [r0, #12]
 80075b8:	e76b      	b.n	8007492 <_malloc_r+0x14a>
 80075ba:	2814      	cmp	r0, #20
 80075bc:	d802      	bhi.n	80075c4 <_malloc_r+0x27c>
 80075be:	0001      	movs	r1, r0
 80075c0:	315b      	adds	r1, #91	; 0x5b
 80075c2:	e7ea      	b.n	800759a <_malloc_r+0x252>
 80075c4:	2854      	cmp	r0, #84	; 0x54
 80075c6:	d802      	bhi.n	80075ce <_malloc_r+0x286>
 80075c8:	0b11      	lsrs	r1, r2, #12
 80075ca:	316e      	adds	r1, #110	; 0x6e
 80075cc:	e7e5      	b.n	800759a <_malloc_r+0x252>
 80075ce:	21aa      	movs	r1, #170	; 0xaa
 80075d0:	0049      	lsls	r1, r1, #1
 80075d2:	4288      	cmp	r0, r1
 80075d4:	d802      	bhi.n	80075dc <_malloc_r+0x294>
 80075d6:	0bd1      	lsrs	r1, r2, #15
 80075d8:	3177      	adds	r1, #119	; 0x77
 80075da:	e7de      	b.n	800759a <_malloc_r+0x252>
 80075dc:	4f26      	ldr	r7, [pc, #152]	; (8007678 <_malloc_r+0x330>)
 80075de:	217e      	movs	r1, #126	; 0x7e
 80075e0:	42b8      	cmp	r0, r7
 80075e2:	d8da      	bhi.n	800759a <_malloc_r+0x252>
 80075e4:	0c91      	lsrs	r1, r2, #18
 80075e6:	317c      	adds	r1, #124	; 0x7c
 80075e8:	e7d7      	b.n	800759a <_malloc_r+0x252>
 80075ea:	6880      	ldr	r0, [r0, #8]
 80075ec:	4287      	cmp	r7, r0
 80075ee:	d004      	beq.n	80075fa <_malloc_r+0x2b2>
 80075f0:	2603      	movs	r6, #3
 80075f2:	6841      	ldr	r1, [r0, #4]
 80075f4:	43b1      	bics	r1, r6
 80075f6:	4291      	cmp	r1, r2
 80075f8:	d8f7      	bhi.n	80075ea <_malloc_r+0x2a2>
 80075fa:	68c7      	ldr	r7, [r0, #12]
 80075fc:	e7d8      	b.n	80075b0 <_malloc_r+0x268>
 80075fe:	2603      	movs	r6, #3
 8007600:	6861      	ldr	r1, [r4, #4]
 8007602:	43b1      	bics	r1, r6
 8007604:	9103      	str	r1, [sp, #12]
 8007606:	68e6      	ldr	r6, [r4, #12]
 8007608:	1b49      	subs	r1, r1, r5
 800760a:	290f      	cmp	r1, #15
 800760c:	dd10      	ble.n	8007630 <_malloc_r+0x2e8>
 800760e:	2201      	movs	r2, #1
 8007610:	1963      	adds	r3, r4, r5
 8007612:	4315      	orrs	r5, r2
 8007614:	6065      	str	r5, [r4, #4]
 8007616:	68a5      	ldr	r5, [r4, #8]
 8007618:	430a      	orrs	r2, r1
 800761a:	60ee      	str	r6, [r5, #12]
 800761c:	60b5      	str	r5, [r6, #8]
 800761e:	6143      	str	r3, [r0, #20]
 8007620:	6103      	str	r3, [r0, #16]
 8007622:	4814      	ldr	r0, [pc, #80]	; (8007674 <_malloc_r+0x32c>)
 8007624:	605a      	str	r2, [r3, #4]
 8007626:	60d8      	str	r0, [r3, #12]
 8007628:	6098      	str	r0, [r3, #8]
 800762a:	9b03      	ldr	r3, [sp, #12]
 800762c:	50e1      	str	r1, [r4, r3]
 800762e:	e6eb      	b.n	8007408 <_malloc_r+0xc0>
 8007630:	2900      	cmp	r1, #0
 8007632:	db09      	blt.n	8007648 <_malloc_r+0x300>
 8007634:	9b03      	ldr	r3, [sp, #12]
 8007636:	18e1      	adds	r1, r4, r3
 8007638:	2301      	movs	r3, #1
 800763a:	684a      	ldr	r2, [r1, #4]
 800763c:	4313      	orrs	r3, r2
 800763e:	604b      	str	r3, [r1, #4]
 8007640:	68a3      	ldr	r3, [r4, #8]
 8007642:	60de      	str	r6, [r3, #12]
 8007644:	60b3      	str	r3, [r6, #8]
 8007646:	e6df      	b.n	8007408 <_malloc_r+0xc0>
 8007648:	0034      	movs	r4, r6
 800764a:	e739      	b.n	80074c0 <_malloc_r+0x178>
 800764c:	2108      	movs	r1, #8
 800764e:	4249      	negs	r1, r1
 8007650:	448c      	add	ip, r1
 8007652:	4661      	mov	r1, ip
 8007654:	6889      	ldr	r1, [r1, #8]
 8007656:	3b01      	subs	r3, #1
 8007658:	4561      	cmp	r1, ip
 800765a:	d100      	bne.n	800765e <_malloc_r+0x316>
 800765c:	e73a      	b.n	80074d4 <_malloc_r+0x18c>
 800765e:	e740      	b.n	80074e2 <_malloc_r+0x19a>
 8007660:	3304      	adds	r3, #4
 8007662:	0052      	lsls	r2, r2, #1
 8007664:	420a      	tst	r2, r1
 8007666:	d0fb      	beq.n	8007660 <_malloc_r+0x318>
 8007668:	e724      	b.n	80074b4 <_malloc_r+0x16c>
 800766a:	9b02      	ldr	r3, [sp, #8]
 800766c:	e7fa      	b.n	8007664 <_malloc_r+0x31c>
 800766e:	46c0      	nop			; (mov r8, r8)
 8007670:	20000024 	.word	0x20000024
 8007674:	2000002c 	.word	0x2000002c
 8007678:	00000554 	.word	0x00000554
 800767c:	20000c84 	.word	0x20000c84
 8007680:	2000042c 	.word	0x2000042c
 8007684:	20000c54 	.word	0x20000c54
 8007688:	20000c7c 	.word	0x20000c7c
 800768c:	20000c80 	.word	0x20000c80
 8007690:	4934      	ldr	r1, [pc, #208]	; (8007764 <_malloc_r+0x41c>)
 8007692:	6808      	ldr	r0, [r1, #0]
 8007694:	3001      	adds	r0, #1
 8007696:	d140      	bne.n	800771a <_malloc_r+0x3d2>
 8007698:	600c      	str	r4, [r1, #0]
 800769a:	2107      	movs	r1, #7
 800769c:	0026      	movs	r6, r4
 800769e:	2300      	movs	r3, #0
 80076a0:	400e      	ands	r6, r1
 80076a2:	420c      	tst	r4, r1
 80076a4:	d002      	beq.n	80076ac <_malloc_r+0x364>
 80076a6:	3308      	adds	r3, #8
 80076a8:	1b9b      	subs	r3, r3, r6
 80076aa:	18e4      	adds	r4, r4, r3
 80076ac:	19e1      	adds	r1, r4, r7
 80076ae:	9105      	str	r1, [sp, #20]
 80076b0:	9f05      	ldr	r7, [sp, #20]
 80076b2:	9904      	ldr	r1, [sp, #16]
 80076b4:	4017      	ands	r7, r2
 80076b6:	18cb      	adds	r3, r1, r3
 80076b8:	1bdf      	subs	r7, r3, r7
 80076ba:	4017      	ands	r7, r2
 80076bc:	0039      	movs	r1, r7
 80076be:	9801      	ldr	r0, [sp, #4]
 80076c0:	f001 f948 	bl	8008954 <_sbrk_r>
 80076c4:	1c43      	adds	r3, r0, #1
 80076c6:	d107      	bne.n	80076d8 <_malloc_r+0x390>
 80076c8:	1e37      	subs	r7, r6, #0
 80076ca:	9805      	ldr	r0, [sp, #20]
 80076cc:	d004      	beq.n	80076d8 <_malloc_r+0x390>
 80076ce:	0030      	movs	r0, r6
 80076d0:	2700      	movs	r7, #0
 80076d2:	9b05      	ldr	r3, [sp, #20]
 80076d4:	3808      	subs	r0, #8
 80076d6:	1818      	adds	r0, r3, r0
 80076d8:	4a23      	ldr	r2, [pc, #140]	; (8007768 <_malloc_r+0x420>)
 80076da:	1b00      	subs	r0, r0, r4
 80076dc:	6813      	ldr	r3, [r2, #0]
 80076de:	19c0      	adds	r0, r0, r7
 80076e0:	19db      	adds	r3, r3, r7
 80076e2:	6013      	str	r3, [r2, #0]
 80076e4:	2201      	movs	r2, #1
 80076e6:	4b21      	ldr	r3, [pc, #132]	; (800776c <_malloc_r+0x424>)
 80076e8:	9902      	ldr	r1, [sp, #8]
 80076ea:	4310      	orrs	r0, r2
 80076ec:	609c      	str	r4, [r3, #8]
 80076ee:	6060      	str	r0, [r4, #4]
 80076f0:	4299      	cmp	r1, r3
 80076f2:	d100      	bne.n	80076f6 <_malloc_r+0x3ae>
 80076f4:	e73e      	b.n	8007574 <_malloc_r+0x22c>
 80076f6:	9b03      	ldr	r3, [sp, #12]
 80076f8:	2b0f      	cmp	r3, #15
 80076fa:	d813      	bhi.n	8007724 <_malloc_r+0x3dc>
 80076fc:	6062      	str	r2, [r4, #4]
 80076fe:	2203      	movs	r2, #3
 8007700:	4b1a      	ldr	r3, [pc, #104]	; (800776c <_malloc_r+0x424>)
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	4393      	bics	r3, r2
 8007708:	1b59      	subs	r1, r3, r5
 800770a:	42ab      	cmp	r3, r5
 800770c:	d301      	bcc.n	8007712 <_malloc_r+0x3ca>
 800770e:	290f      	cmp	r1, #15
 8007710:	dc1f      	bgt.n	8007752 <_malloc_r+0x40a>
 8007712:	9801      	ldr	r0, [sp, #4]
 8007714:	f000 f834 	bl	8007780 <__malloc_unlock>
 8007718:	e623      	b.n	8007362 <_malloc_r+0x1a>
 800771a:	4913      	ldr	r1, [pc, #76]	; (8007768 <_malloc_r+0x420>)
 800771c:	1ba6      	subs	r6, r4, r6
 800771e:	18f6      	adds	r6, r6, r3
 8007720:	600e      	str	r6, [r1, #0]
 8007722:	e7ba      	b.n	800769a <_malloc_r+0x352>
 8007724:	2107      	movs	r1, #7
 8007726:	9b03      	ldr	r3, [sp, #12]
 8007728:	3b0c      	subs	r3, #12
 800772a:	438b      	bics	r3, r1
 800772c:	9902      	ldr	r1, [sp, #8]
 800772e:	6849      	ldr	r1, [r1, #4]
 8007730:	400a      	ands	r2, r1
 8007732:	9902      	ldr	r1, [sp, #8]
 8007734:	431a      	orrs	r2, r3
 8007736:	604a      	str	r2, [r1, #4]
 8007738:	18ca      	adds	r2, r1, r3
 800773a:	2105      	movs	r1, #5
 800773c:	6051      	str	r1, [r2, #4]
 800773e:	6091      	str	r1, [r2, #8]
 8007740:	2b0f      	cmp	r3, #15
 8007742:	d800      	bhi.n	8007746 <_malloc_r+0x3fe>
 8007744:	e716      	b.n	8007574 <_malloc_r+0x22c>
 8007746:	9902      	ldr	r1, [sp, #8]
 8007748:	9801      	ldr	r0, [sp, #4]
 800774a:	3108      	adds	r1, #8
 800774c:	f001 f9dc 	bl	8008b08 <_free_r>
 8007750:	e710      	b.n	8007574 <_malloc_r+0x22c>
 8007752:	2201      	movs	r2, #1
 8007754:	0013      	movs	r3, r2
 8007756:	4805      	ldr	r0, [pc, #20]	; (800776c <_malloc_r+0x424>)
 8007758:	432b      	orrs	r3, r5
 800775a:	6884      	ldr	r4, [r0, #8]
 800775c:	6063      	str	r3, [r4, #4]
 800775e:	1963      	adds	r3, r4, r5
 8007760:	6083      	str	r3, [r0, #8]
 8007762:	e623      	b.n	80073ac <_malloc_r+0x64>
 8007764:	2000042c 	.word	0x2000042c
 8007768:	20000c54 	.word	0x20000c54
 800776c:	20000024 	.word	0x20000024

08007770 <__malloc_lock>:
 8007770:	b510      	push	{r4, lr}
 8007772:	4802      	ldr	r0, [pc, #8]	; (800777c <__malloc_lock+0xc>)
 8007774:	f001 f940 	bl	80089f8 <__retarget_lock_acquire_recursive>
 8007778:	bd10      	pop	{r4, pc}
 800777a:	46c0      	nop			; (mov r8, r8)
 800777c:	20000dc9 	.word	0x20000dc9

08007780 <__malloc_unlock>:
 8007780:	b510      	push	{r4, lr}
 8007782:	4802      	ldr	r0, [pc, #8]	; (800778c <__malloc_unlock+0xc>)
 8007784:	f001 f939 	bl	80089fa <__retarget_lock_release_recursive>
 8007788:	bd10      	pop	{r4, pc}
 800778a:	46c0      	nop			; (mov r8, r8)
 800778c:	20000dc9 	.word	0x20000dc9

08007790 <sulp>:
 8007790:	b570      	push	{r4, r5, r6, lr}
 8007792:	0016      	movs	r6, r2
 8007794:	000d      	movs	r5, r1
 8007796:	f002 f90d 	bl	80099b4 <__ulp>
 800779a:	2e00      	cmp	r6, #0
 800779c:	d00d      	beq.n	80077ba <sulp+0x2a>
 800779e:	236b      	movs	r3, #107	; 0x6b
 80077a0:	006a      	lsls	r2, r5, #1
 80077a2:	0d52      	lsrs	r2, r2, #21
 80077a4:	1a9b      	subs	r3, r3, r2
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	dd07      	ble.n	80077ba <sulp+0x2a>
 80077aa:	2400      	movs	r4, #0
 80077ac:	4a03      	ldr	r2, [pc, #12]	; (80077bc <sulp+0x2c>)
 80077ae:	051b      	lsls	r3, r3, #20
 80077b0:	189d      	adds	r5, r3, r2
 80077b2:	002b      	movs	r3, r5
 80077b4:	0022      	movs	r2, r4
 80077b6:	f7f9 ff59 	bl	800166c <__aeabi_dmul>
 80077ba:	bd70      	pop	{r4, r5, r6, pc}
 80077bc:	3ff00000 	.word	0x3ff00000

080077c0 <_strtod_l>:
 80077c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077c2:	b0a1      	sub	sp, #132	; 0x84
 80077c4:	9219      	str	r2, [sp, #100]	; 0x64
 80077c6:	2200      	movs	r2, #0
 80077c8:	2600      	movs	r6, #0
 80077ca:	2700      	movs	r7, #0
 80077cc:	9004      	str	r0, [sp, #16]
 80077ce:	9107      	str	r1, [sp, #28]
 80077d0:	921c      	str	r2, [sp, #112]	; 0x70
 80077d2:	911b      	str	r1, [sp, #108]	; 0x6c
 80077d4:	780a      	ldrb	r2, [r1, #0]
 80077d6:	2a2b      	cmp	r2, #43	; 0x2b
 80077d8:	d055      	beq.n	8007886 <_strtod_l+0xc6>
 80077da:	d841      	bhi.n	8007860 <_strtod_l+0xa0>
 80077dc:	2a0d      	cmp	r2, #13
 80077de:	d83b      	bhi.n	8007858 <_strtod_l+0x98>
 80077e0:	2a08      	cmp	r2, #8
 80077e2:	d83b      	bhi.n	800785c <_strtod_l+0x9c>
 80077e4:	2a00      	cmp	r2, #0
 80077e6:	d044      	beq.n	8007872 <_strtod_l+0xb2>
 80077e8:	2200      	movs	r2, #0
 80077ea:	920f      	str	r2, [sp, #60]	; 0x3c
 80077ec:	2100      	movs	r1, #0
 80077ee:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80077f0:	9109      	str	r1, [sp, #36]	; 0x24
 80077f2:	782a      	ldrb	r2, [r5, #0]
 80077f4:	2a30      	cmp	r2, #48	; 0x30
 80077f6:	d000      	beq.n	80077fa <_strtod_l+0x3a>
 80077f8:	e085      	b.n	8007906 <_strtod_l+0x146>
 80077fa:	786a      	ldrb	r2, [r5, #1]
 80077fc:	3120      	adds	r1, #32
 80077fe:	438a      	bics	r2, r1
 8007800:	2a58      	cmp	r2, #88	; 0x58
 8007802:	d000      	beq.n	8007806 <_strtod_l+0x46>
 8007804:	e075      	b.n	80078f2 <_strtod_l+0x132>
 8007806:	9302      	str	r3, [sp, #8]
 8007808:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800780a:	4a97      	ldr	r2, [pc, #604]	; (8007a68 <_strtod_l+0x2a8>)
 800780c:	9301      	str	r3, [sp, #4]
 800780e:	ab1c      	add	r3, sp, #112	; 0x70
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	9804      	ldr	r0, [sp, #16]
 8007814:	ab1d      	add	r3, sp, #116	; 0x74
 8007816:	a91b      	add	r1, sp, #108	; 0x6c
 8007818:	f001 fa92 	bl	8008d40 <__gethex>
 800781c:	230f      	movs	r3, #15
 800781e:	0002      	movs	r2, r0
 8007820:	401a      	ands	r2, r3
 8007822:	0004      	movs	r4, r0
 8007824:	9205      	str	r2, [sp, #20]
 8007826:	4218      	tst	r0, r3
 8007828:	d005      	beq.n	8007836 <_strtod_l+0x76>
 800782a:	2a06      	cmp	r2, #6
 800782c:	d12d      	bne.n	800788a <_strtod_l+0xca>
 800782e:	1c6b      	adds	r3, r5, #1
 8007830:	931b      	str	r3, [sp, #108]	; 0x6c
 8007832:	2300      	movs	r3, #0
 8007834:	930f      	str	r3, [sp, #60]	; 0x3c
 8007836:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007838:	2b00      	cmp	r3, #0
 800783a:	d002      	beq.n	8007842 <_strtod_l+0x82>
 800783c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800783e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007840:	6013      	str	r3, [r2, #0]
 8007842:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007844:	2b00      	cmp	r3, #0
 8007846:	d01b      	beq.n	8007880 <_strtod_l+0xc0>
 8007848:	2380      	movs	r3, #128	; 0x80
 800784a:	0032      	movs	r2, r6
 800784c:	061b      	lsls	r3, r3, #24
 800784e:	18fb      	adds	r3, r7, r3
 8007850:	0010      	movs	r0, r2
 8007852:	0019      	movs	r1, r3
 8007854:	b021      	add	sp, #132	; 0x84
 8007856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007858:	2a20      	cmp	r2, #32
 800785a:	d1c5      	bne.n	80077e8 <_strtod_l+0x28>
 800785c:	3101      	adds	r1, #1
 800785e:	e7b8      	b.n	80077d2 <_strtod_l+0x12>
 8007860:	2a2d      	cmp	r2, #45	; 0x2d
 8007862:	d1c1      	bne.n	80077e8 <_strtod_l+0x28>
 8007864:	3a2c      	subs	r2, #44	; 0x2c
 8007866:	920f      	str	r2, [sp, #60]	; 0x3c
 8007868:	1c4a      	adds	r2, r1, #1
 800786a:	921b      	str	r2, [sp, #108]	; 0x6c
 800786c:	784a      	ldrb	r2, [r1, #1]
 800786e:	2a00      	cmp	r2, #0
 8007870:	d1bc      	bne.n	80077ec <_strtod_l+0x2c>
 8007872:	9b07      	ldr	r3, [sp, #28]
 8007874:	931b      	str	r3, [sp, #108]	; 0x6c
 8007876:	2300      	movs	r3, #0
 8007878:	930f      	str	r3, [sp, #60]	; 0x3c
 800787a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1dd      	bne.n	800783c <_strtod_l+0x7c>
 8007880:	0032      	movs	r2, r6
 8007882:	003b      	movs	r3, r7
 8007884:	e7e4      	b.n	8007850 <_strtod_l+0x90>
 8007886:	2200      	movs	r2, #0
 8007888:	e7ed      	b.n	8007866 <_strtod_l+0xa6>
 800788a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800788c:	2a00      	cmp	r2, #0
 800788e:	d007      	beq.n	80078a0 <_strtod_l+0xe0>
 8007890:	2135      	movs	r1, #53	; 0x35
 8007892:	a81e      	add	r0, sp, #120	; 0x78
 8007894:	f002 f97f 	bl	8009b96 <__copybits>
 8007898:	991c      	ldr	r1, [sp, #112]	; 0x70
 800789a:	9804      	ldr	r0, [sp, #16]
 800789c:	f001 fd7c 	bl	8009398 <_Bfree>
 80078a0:	9805      	ldr	r0, [sp, #20]
 80078a2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80078a4:	3801      	subs	r0, #1
 80078a6:	2804      	cmp	r0, #4
 80078a8:	d806      	bhi.n	80078b8 <_strtod_l+0xf8>
 80078aa:	f7f8 fc33 	bl	8000114 <__gnu_thumb1_case_uqi>
 80078ae:	0312      	.short	0x0312
 80078b0:	1e1c      	.short	0x1e1c
 80078b2:	12          	.byte	0x12
 80078b3:	00          	.byte	0x00
 80078b4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80078b6:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 80078b8:	05e4      	lsls	r4, r4, #23
 80078ba:	d502      	bpl.n	80078c2 <_strtod_l+0x102>
 80078bc:	2380      	movs	r3, #128	; 0x80
 80078be:	061b      	lsls	r3, r3, #24
 80078c0:	431f      	orrs	r7, r3
 80078c2:	4b6a      	ldr	r3, [pc, #424]	; (8007a6c <_strtod_l+0x2ac>)
 80078c4:	423b      	tst	r3, r7
 80078c6:	d1b6      	bne.n	8007836 <_strtod_l+0x76>
 80078c8:	f001 f86a 	bl	80089a0 <__errno>
 80078cc:	2322      	movs	r3, #34	; 0x22
 80078ce:	6003      	str	r3, [r0, #0]
 80078d0:	e7b1      	b.n	8007836 <_strtod_l+0x76>
 80078d2:	4967      	ldr	r1, [pc, #412]	; (8007a70 <_strtod_l+0x2b0>)
 80078d4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80078d6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80078d8:	400a      	ands	r2, r1
 80078da:	4966      	ldr	r1, [pc, #408]	; (8007a74 <_strtod_l+0x2b4>)
 80078dc:	185b      	adds	r3, r3, r1
 80078de:	051b      	lsls	r3, r3, #20
 80078e0:	431a      	orrs	r2, r3
 80078e2:	0017      	movs	r7, r2
 80078e4:	e7e8      	b.n	80078b8 <_strtod_l+0xf8>
 80078e6:	4f61      	ldr	r7, [pc, #388]	; (8007a6c <_strtod_l+0x2ac>)
 80078e8:	e7e6      	b.n	80078b8 <_strtod_l+0xf8>
 80078ea:	2601      	movs	r6, #1
 80078ec:	4f62      	ldr	r7, [pc, #392]	; (8007a78 <_strtod_l+0x2b8>)
 80078ee:	4276      	negs	r6, r6
 80078f0:	e7e2      	b.n	80078b8 <_strtod_l+0xf8>
 80078f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078f4:	1c5a      	adds	r2, r3, #1
 80078f6:	921b      	str	r2, [sp, #108]	; 0x6c
 80078f8:	785b      	ldrb	r3, [r3, #1]
 80078fa:	2b30      	cmp	r3, #48	; 0x30
 80078fc:	d0f9      	beq.n	80078f2 <_strtod_l+0x132>
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d099      	beq.n	8007836 <_strtod_l+0x76>
 8007902:	2301      	movs	r3, #1
 8007904:	9309      	str	r3, [sp, #36]	; 0x24
 8007906:	2500      	movs	r5, #0
 8007908:	220a      	movs	r2, #10
 800790a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800790c:	950d      	str	r5, [sp, #52]	; 0x34
 800790e:	9310      	str	r3, [sp, #64]	; 0x40
 8007910:	9508      	str	r5, [sp, #32]
 8007912:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007914:	7804      	ldrb	r4, [r0, #0]
 8007916:	0023      	movs	r3, r4
 8007918:	3b30      	subs	r3, #48	; 0x30
 800791a:	b2d9      	uxtb	r1, r3
 800791c:	2909      	cmp	r1, #9
 800791e:	d927      	bls.n	8007970 <_strtod_l+0x1b0>
 8007920:	2201      	movs	r2, #1
 8007922:	4956      	ldr	r1, [pc, #344]	; (8007a7c <_strtod_l+0x2bc>)
 8007924:	f000 ff98 	bl	8008858 <strncmp>
 8007928:	2800      	cmp	r0, #0
 800792a:	d031      	beq.n	8007990 <_strtod_l+0x1d0>
 800792c:	2000      	movs	r0, #0
 800792e:	0023      	movs	r3, r4
 8007930:	4684      	mov	ip, r0
 8007932:	9a08      	ldr	r2, [sp, #32]
 8007934:	900c      	str	r0, [sp, #48]	; 0x30
 8007936:	9205      	str	r2, [sp, #20]
 8007938:	2220      	movs	r2, #32
 800793a:	0019      	movs	r1, r3
 800793c:	4391      	bics	r1, r2
 800793e:	000a      	movs	r2, r1
 8007940:	2100      	movs	r1, #0
 8007942:	9106      	str	r1, [sp, #24]
 8007944:	2a45      	cmp	r2, #69	; 0x45
 8007946:	d000      	beq.n	800794a <_strtod_l+0x18a>
 8007948:	e0c2      	b.n	8007ad0 <_strtod_l+0x310>
 800794a:	9b05      	ldr	r3, [sp, #20]
 800794c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800794e:	4303      	orrs	r3, r0
 8007950:	4313      	orrs	r3, r2
 8007952:	428b      	cmp	r3, r1
 8007954:	d08d      	beq.n	8007872 <_strtod_l+0xb2>
 8007956:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007958:	9307      	str	r3, [sp, #28]
 800795a:	3301      	adds	r3, #1
 800795c:	931b      	str	r3, [sp, #108]	; 0x6c
 800795e:	9b07      	ldr	r3, [sp, #28]
 8007960:	785b      	ldrb	r3, [r3, #1]
 8007962:	2b2b      	cmp	r3, #43	; 0x2b
 8007964:	d071      	beq.n	8007a4a <_strtod_l+0x28a>
 8007966:	000c      	movs	r4, r1
 8007968:	2b2d      	cmp	r3, #45	; 0x2d
 800796a:	d174      	bne.n	8007a56 <_strtod_l+0x296>
 800796c:	2401      	movs	r4, #1
 800796e:	e06d      	b.n	8007a4c <_strtod_l+0x28c>
 8007970:	9908      	ldr	r1, [sp, #32]
 8007972:	2908      	cmp	r1, #8
 8007974:	dc09      	bgt.n	800798a <_strtod_l+0x1ca>
 8007976:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007978:	4351      	muls	r1, r2
 800797a:	185b      	adds	r3, r3, r1
 800797c:	930d      	str	r3, [sp, #52]	; 0x34
 800797e:	9b08      	ldr	r3, [sp, #32]
 8007980:	3001      	adds	r0, #1
 8007982:	3301      	adds	r3, #1
 8007984:	9308      	str	r3, [sp, #32]
 8007986:	901b      	str	r0, [sp, #108]	; 0x6c
 8007988:	e7c3      	b.n	8007912 <_strtod_l+0x152>
 800798a:	4355      	muls	r5, r2
 800798c:	195d      	adds	r5, r3, r5
 800798e:	e7f6      	b.n	800797e <_strtod_l+0x1be>
 8007990:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007992:	1c5a      	adds	r2, r3, #1
 8007994:	921b      	str	r2, [sp, #108]	; 0x6c
 8007996:	9a08      	ldr	r2, [sp, #32]
 8007998:	785b      	ldrb	r3, [r3, #1]
 800799a:	2a00      	cmp	r2, #0
 800799c:	d03a      	beq.n	8007a14 <_strtod_l+0x254>
 800799e:	900c      	str	r0, [sp, #48]	; 0x30
 80079a0:	9205      	str	r2, [sp, #20]
 80079a2:	001a      	movs	r2, r3
 80079a4:	3a30      	subs	r2, #48	; 0x30
 80079a6:	2a09      	cmp	r2, #9
 80079a8:	d912      	bls.n	80079d0 <_strtod_l+0x210>
 80079aa:	2201      	movs	r2, #1
 80079ac:	4694      	mov	ip, r2
 80079ae:	e7c3      	b.n	8007938 <_strtod_l+0x178>
 80079b0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079b2:	3001      	adds	r0, #1
 80079b4:	1c5a      	adds	r2, r3, #1
 80079b6:	921b      	str	r2, [sp, #108]	; 0x6c
 80079b8:	785b      	ldrb	r3, [r3, #1]
 80079ba:	2b30      	cmp	r3, #48	; 0x30
 80079bc:	d0f8      	beq.n	80079b0 <_strtod_l+0x1f0>
 80079be:	001a      	movs	r2, r3
 80079c0:	3a31      	subs	r2, #49	; 0x31
 80079c2:	2a08      	cmp	r2, #8
 80079c4:	d83c      	bhi.n	8007a40 <_strtod_l+0x280>
 80079c6:	900c      	str	r0, [sp, #48]	; 0x30
 80079c8:	2000      	movs	r0, #0
 80079ca:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80079cc:	9005      	str	r0, [sp, #20]
 80079ce:	9210      	str	r2, [sp, #64]	; 0x40
 80079d0:	001a      	movs	r2, r3
 80079d2:	1c41      	adds	r1, r0, #1
 80079d4:	3a30      	subs	r2, #48	; 0x30
 80079d6:	2b30      	cmp	r3, #48	; 0x30
 80079d8:	d016      	beq.n	8007a08 <_strtod_l+0x248>
 80079da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079dc:	185b      	adds	r3, r3, r1
 80079de:	930c      	str	r3, [sp, #48]	; 0x30
 80079e0:	9b05      	ldr	r3, [sp, #20]
 80079e2:	210a      	movs	r1, #10
 80079e4:	469c      	mov	ip, r3
 80079e6:	4484      	add	ip, r0
 80079e8:	4563      	cmp	r3, ip
 80079ea:	d115      	bne.n	8007a18 <_strtod_l+0x258>
 80079ec:	9905      	ldr	r1, [sp, #20]
 80079ee:	9b05      	ldr	r3, [sp, #20]
 80079f0:	3101      	adds	r1, #1
 80079f2:	1809      	adds	r1, r1, r0
 80079f4:	181b      	adds	r3, r3, r0
 80079f6:	9105      	str	r1, [sp, #20]
 80079f8:	2b08      	cmp	r3, #8
 80079fa:	dc19      	bgt.n	8007a30 <_strtod_l+0x270>
 80079fc:	230a      	movs	r3, #10
 80079fe:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007a00:	434b      	muls	r3, r1
 8007a02:	2100      	movs	r1, #0
 8007a04:	18d3      	adds	r3, r2, r3
 8007a06:	930d      	str	r3, [sp, #52]	; 0x34
 8007a08:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a0a:	0008      	movs	r0, r1
 8007a0c:	1c5a      	adds	r2, r3, #1
 8007a0e:	921b      	str	r2, [sp, #108]	; 0x6c
 8007a10:	785b      	ldrb	r3, [r3, #1]
 8007a12:	e7c6      	b.n	80079a2 <_strtod_l+0x1e2>
 8007a14:	9808      	ldr	r0, [sp, #32]
 8007a16:	e7d0      	b.n	80079ba <_strtod_l+0x1fa>
 8007a18:	1c5c      	adds	r4, r3, #1
 8007a1a:	2b08      	cmp	r3, #8
 8007a1c:	dc04      	bgt.n	8007a28 <_strtod_l+0x268>
 8007a1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a20:	434b      	muls	r3, r1
 8007a22:	930d      	str	r3, [sp, #52]	; 0x34
 8007a24:	0023      	movs	r3, r4
 8007a26:	e7df      	b.n	80079e8 <_strtod_l+0x228>
 8007a28:	2c10      	cmp	r4, #16
 8007a2a:	dcfb      	bgt.n	8007a24 <_strtod_l+0x264>
 8007a2c:	434d      	muls	r5, r1
 8007a2e:	e7f9      	b.n	8007a24 <_strtod_l+0x264>
 8007a30:	9b05      	ldr	r3, [sp, #20]
 8007a32:	2100      	movs	r1, #0
 8007a34:	2b10      	cmp	r3, #16
 8007a36:	dce7      	bgt.n	8007a08 <_strtod_l+0x248>
 8007a38:	230a      	movs	r3, #10
 8007a3a:	435d      	muls	r5, r3
 8007a3c:	1955      	adds	r5, r2, r5
 8007a3e:	e7e3      	b.n	8007a08 <_strtod_l+0x248>
 8007a40:	2200      	movs	r2, #0
 8007a42:	920c      	str	r2, [sp, #48]	; 0x30
 8007a44:	9205      	str	r2, [sp, #20]
 8007a46:	3201      	adds	r2, #1
 8007a48:	e7b0      	b.n	80079ac <_strtod_l+0x1ec>
 8007a4a:	2400      	movs	r4, #0
 8007a4c:	9b07      	ldr	r3, [sp, #28]
 8007a4e:	3302      	adds	r3, #2
 8007a50:	931b      	str	r3, [sp, #108]	; 0x6c
 8007a52:	9b07      	ldr	r3, [sp, #28]
 8007a54:	789b      	ldrb	r3, [r3, #2]
 8007a56:	001a      	movs	r2, r3
 8007a58:	3a30      	subs	r2, #48	; 0x30
 8007a5a:	2a09      	cmp	r2, #9
 8007a5c:	d914      	bls.n	8007a88 <_strtod_l+0x2c8>
 8007a5e:	9a07      	ldr	r2, [sp, #28]
 8007a60:	921b      	str	r2, [sp, #108]	; 0x6c
 8007a62:	2200      	movs	r2, #0
 8007a64:	e033      	b.n	8007ace <_strtod_l+0x30e>
 8007a66:	46c0      	nop			; (mov r8, r8)
 8007a68:	0800f4d8 	.word	0x0800f4d8
 8007a6c:	7ff00000 	.word	0x7ff00000
 8007a70:	ffefffff 	.word	0xffefffff
 8007a74:	00000433 	.word	0x00000433
 8007a78:	7fffffff 	.word	0x7fffffff
 8007a7c:	0800f4d4 	.word	0x0800f4d4
 8007a80:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a82:	1c5a      	adds	r2, r3, #1
 8007a84:	921b      	str	r2, [sp, #108]	; 0x6c
 8007a86:	785b      	ldrb	r3, [r3, #1]
 8007a88:	2b30      	cmp	r3, #48	; 0x30
 8007a8a:	d0f9      	beq.n	8007a80 <_strtod_l+0x2c0>
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	9206      	str	r2, [sp, #24]
 8007a90:	001a      	movs	r2, r3
 8007a92:	3a31      	subs	r2, #49	; 0x31
 8007a94:	2a08      	cmp	r2, #8
 8007a96:	d81b      	bhi.n	8007ad0 <_strtod_l+0x310>
 8007a98:	3b30      	subs	r3, #48	; 0x30
 8007a9a:	930e      	str	r3, [sp, #56]	; 0x38
 8007a9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a9e:	9306      	str	r3, [sp, #24]
 8007aa0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007aa2:	1c59      	adds	r1, r3, #1
 8007aa4:	911b      	str	r1, [sp, #108]	; 0x6c
 8007aa6:	785b      	ldrb	r3, [r3, #1]
 8007aa8:	001a      	movs	r2, r3
 8007aaa:	3a30      	subs	r2, #48	; 0x30
 8007aac:	2a09      	cmp	r2, #9
 8007aae:	d93a      	bls.n	8007b26 <_strtod_l+0x366>
 8007ab0:	9a06      	ldr	r2, [sp, #24]
 8007ab2:	1a8a      	subs	r2, r1, r2
 8007ab4:	49b2      	ldr	r1, [pc, #712]	; (8007d80 <_strtod_l+0x5c0>)
 8007ab6:	9106      	str	r1, [sp, #24]
 8007ab8:	2a08      	cmp	r2, #8
 8007aba:	dc04      	bgt.n	8007ac6 <_strtod_l+0x306>
 8007abc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007abe:	9206      	str	r2, [sp, #24]
 8007ac0:	428a      	cmp	r2, r1
 8007ac2:	dd00      	ble.n	8007ac6 <_strtod_l+0x306>
 8007ac4:	9106      	str	r1, [sp, #24]
 8007ac6:	2c00      	cmp	r4, #0
 8007ac8:	d002      	beq.n	8007ad0 <_strtod_l+0x310>
 8007aca:	9a06      	ldr	r2, [sp, #24]
 8007acc:	4252      	negs	r2, r2
 8007ace:	9206      	str	r2, [sp, #24]
 8007ad0:	9a05      	ldr	r2, [sp, #20]
 8007ad2:	2a00      	cmp	r2, #0
 8007ad4:	d14d      	bne.n	8007b72 <_strtod_l+0x3b2>
 8007ad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ad8:	4310      	orrs	r0, r2
 8007ada:	d000      	beq.n	8007ade <_strtod_l+0x31e>
 8007adc:	e6ab      	b.n	8007836 <_strtod_l+0x76>
 8007ade:	4662      	mov	r2, ip
 8007ae0:	2a00      	cmp	r2, #0
 8007ae2:	d000      	beq.n	8007ae6 <_strtod_l+0x326>
 8007ae4:	e6c5      	b.n	8007872 <_strtod_l+0xb2>
 8007ae6:	2b69      	cmp	r3, #105	; 0x69
 8007ae8:	d027      	beq.n	8007b3a <_strtod_l+0x37a>
 8007aea:	dc23      	bgt.n	8007b34 <_strtod_l+0x374>
 8007aec:	2b49      	cmp	r3, #73	; 0x49
 8007aee:	d024      	beq.n	8007b3a <_strtod_l+0x37a>
 8007af0:	2b4e      	cmp	r3, #78	; 0x4e
 8007af2:	d000      	beq.n	8007af6 <_strtod_l+0x336>
 8007af4:	e6bd      	b.n	8007872 <_strtod_l+0xb2>
 8007af6:	49a3      	ldr	r1, [pc, #652]	; (8007d84 <_strtod_l+0x5c4>)
 8007af8:	a81b      	add	r0, sp, #108	; 0x6c
 8007afa:	f001 fb57 	bl	80091ac <__match>
 8007afe:	2800      	cmp	r0, #0
 8007b00:	d100      	bne.n	8007b04 <_strtod_l+0x344>
 8007b02:	e6b6      	b.n	8007872 <_strtod_l+0xb2>
 8007b04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	2b28      	cmp	r3, #40	; 0x28
 8007b0a:	d12c      	bne.n	8007b66 <_strtod_l+0x3a6>
 8007b0c:	499e      	ldr	r1, [pc, #632]	; (8007d88 <_strtod_l+0x5c8>)
 8007b0e:	aa1e      	add	r2, sp, #120	; 0x78
 8007b10:	a81b      	add	r0, sp, #108	; 0x6c
 8007b12:	f001 fb5f 	bl	80091d4 <__hexnan>
 8007b16:	2805      	cmp	r0, #5
 8007b18:	d125      	bne.n	8007b66 <_strtod_l+0x3a6>
 8007b1a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b1c:	4a9b      	ldr	r2, [pc, #620]	; (8007d8c <_strtod_l+0x5cc>)
 8007b1e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8007b20:	431a      	orrs	r2, r3
 8007b22:	0017      	movs	r7, r2
 8007b24:	e687      	b.n	8007836 <_strtod_l+0x76>
 8007b26:	220a      	movs	r2, #10
 8007b28:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007b2a:	434a      	muls	r2, r1
 8007b2c:	18d2      	adds	r2, r2, r3
 8007b2e:	3a30      	subs	r2, #48	; 0x30
 8007b30:	920e      	str	r2, [sp, #56]	; 0x38
 8007b32:	e7b5      	b.n	8007aa0 <_strtod_l+0x2e0>
 8007b34:	2b6e      	cmp	r3, #110	; 0x6e
 8007b36:	d0de      	beq.n	8007af6 <_strtod_l+0x336>
 8007b38:	e69b      	b.n	8007872 <_strtod_l+0xb2>
 8007b3a:	4995      	ldr	r1, [pc, #596]	; (8007d90 <_strtod_l+0x5d0>)
 8007b3c:	a81b      	add	r0, sp, #108	; 0x6c
 8007b3e:	f001 fb35 	bl	80091ac <__match>
 8007b42:	2800      	cmp	r0, #0
 8007b44:	d100      	bne.n	8007b48 <_strtod_l+0x388>
 8007b46:	e694      	b.n	8007872 <_strtod_l+0xb2>
 8007b48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b4a:	4992      	ldr	r1, [pc, #584]	; (8007d94 <_strtod_l+0x5d4>)
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	a81b      	add	r0, sp, #108	; 0x6c
 8007b50:	931b      	str	r3, [sp, #108]	; 0x6c
 8007b52:	f001 fb2b 	bl	80091ac <__match>
 8007b56:	2800      	cmp	r0, #0
 8007b58:	d102      	bne.n	8007b60 <_strtod_l+0x3a0>
 8007b5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007b60:	2600      	movs	r6, #0
 8007b62:	4f8a      	ldr	r7, [pc, #552]	; (8007d8c <_strtod_l+0x5cc>)
 8007b64:	e667      	b.n	8007836 <_strtod_l+0x76>
 8007b66:	488c      	ldr	r0, [pc, #560]	; (8007d98 <_strtod_l+0x5d8>)
 8007b68:	f000 ff5c 	bl	8008a24 <nan>
 8007b6c:	0006      	movs	r6, r0
 8007b6e:	000f      	movs	r7, r1
 8007b70:	e661      	b.n	8007836 <_strtod_l+0x76>
 8007b72:	9b06      	ldr	r3, [sp, #24]
 8007b74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b76:	1a9b      	subs	r3, r3, r2
 8007b78:	9309      	str	r3, [sp, #36]	; 0x24
 8007b7a:	9b08      	ldr	r3, [sp, #32]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d101      	bne.n	8007b84 <_strtod_l+0x3c4>
 8007b80:	9b05      	ldr	r3, [sp, #20]
 8007b82:	9308      	str	r3, [sp, #32]
 8007b84:	9c05      	ldr	r4, [sp, #20]
 8007b86:	2c10      	cmp	r4, #16
 8007b88:	dd00      	ble.n	8007b8c <_strtod_l+0x3cc>
 8007b8a:	2410      	movs	r4, #16
 8007b8c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007b8e:	f7fa fc35 	bl	80023fc <__aeabi_ui2d>
 8007b92:	9b05      	ldr	r3, [sp, #20]
 8007b94:	0006      	movs	r6, r0
 8007b96:	000f      	movs	r7, r1
 8007b98:	2b09      	cmp	r3, #9
 8007b9a:	dd15      	ble.n	8007bc8 <_strtod_l+0x408>
 8007b9c:	0022      	movs	r2, r4
 8007b9e:	4b7f      	ldr	r3, [pc, #508]	; (8007d9c <_strtod_l+0x5dc>)
 8007ba0:	3a09      	subs	r2, #9
 8007ba2:	00d2      	lsls	r2, r2, #3
 8007ba4:	189b      	adds	r3, r3, r2
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	f7f9 fd5f 	bl	800166c <__aeabi_dmul>
 8007bae:	0006      	movs	r6, r0
 8007bb0:	0028      	movs	r0, r5
 8007bb2:	000f      	movs	r7, r1
 8007bb4:	f7fa fc22 	bl	80023fc <__aeabi_ui2d>
 8007bb8:	0002      	movs	r2, r0
 8007bba:	000b      	movs	r3, r1
 8007bbc:	0030      	movs	r0, r6
 8007bbe:	0039      	movs	r1, r7
 8007bc0:	f7f8 fdfa 	bl	80007b8 <__aeabi_dadd>
 8007bc4:	0006      	movs	r6, r0
 8007bc6:	000f      	movs	r7, r1
 8007bc8:	9b05      	ldr	r3, [sp, #20]
 8007bca:	2b0f      	cmp	r3, #15
 8007bcc:	dc39      	bgt.n	8007c42 <_strtod_l+0x482>
 8007bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d100      	bne.n	8007bd6 <_strtod_l+0x416>
 8007bd4:	e62f      	b.n	8007836 <_strtod_l+0x76>
 8007bd6:	dd24      	ble.n	8007c22 <_strtod_l+0x462>
 8007bd8:	2b16      	cmp	r3, #22
 8007bda:	dc09      	bgt.n	8007bf0 <_strtod_l+0x430>
 8007bdc:	496f      	ldr	r1, [pc, #444]	; (8007d9c <_strtod_l+0x5dc>)
 8007bde:	00db      	lsls	r3, r3, #3
 8007be0:	18c9      	adds	r1, r1, r3
 8007be2:	0032      	movs	r2, r6
 8007be4:	6808      	ldr	r0, [r1, #0]
 8007be6:	6849      	ldr	r1, [r1, #4]
 8007be8:	003b      	movs	r3, r7
 8007bea:	f7f9 fd3f 	bl	800166c <__aeabi_dmul>
 8007bee:	e7bd      	b.n	8007b6c <_strtod_l+0x3ac>
 8007bf0:	2325      	movs	r3, #37	; 0x25
 8007bf2:	9a05      	ldr	r2, [sp, #20]
 8007bf4:	1a9b      	subs	r3, r3, r2
 8007bf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	db22      	blt.n	8007c42 <_strtod_l+0x482>
 8007bfc:	240f      	movs	r4, #15
 8007bfe:	9b05      	ldr	r3, [sp, #20]
 8007c00:	4d66      	ldr	r5, [pc, #408]	; (8007d9c <_strtod_l+0x5dc>)
 8007c02:	1ae4      	subs	r4, r4, r3
 8007c04:	00e1      	lsls	r1, r4, #3
 8007c06:	1869      	adds	r1, r5, r1
 8007c08:	0032      	movs	r2, r6
 8007c0a:	6808      	ldr	r0, [r1, #0]
 8007c0c:	6849      	ldr	r1, [r1, #4]
 8007c0e:	003b      	movs	r3, r7
 8007c10:	f7f9 fd2c 	bl	800166c <__aeabi_dmul>
 8007c14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c16:	1b1c      	subs	r4, r3, r4
 8007c18:	00e4      	lsls	r4, r4, #3
 8007c1a:	192d      	adds	r5, r5, r4
 8007c1c:	682a      	ldr	r2, [r5, #0]
 8007c1e:	686b      	ldr	r3, [r5, #4]
 8007c20:	e7e3      	b.n	8007bea <_strtod_l+0x42a>
 8007c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c24:	3316      	adds	r3, #22
 8007c26:	db0c      	blt.n	8007c42 <_strtod_l+0x482>
 8007c28:	9906      	ldr	r1, [sp, #24]
 8007c2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c2c:	4b5b      	ldr	r3, [pc, #364]	; (8007d9c <_strtod_l+0x5dc>)
 8007c2e:	1a52      	subs	r2, r2, r1
 8007c30:	00d2      	lsls	r2, r2, #3
 8007c32:	189b      	adds	r3, r3, r2
 8007c34:	0030      	movs	r0, r6
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	0039      	movs	r1, r7
 8007c3c:	f7f9 f91c 	bl	8000e78 <__aeabi_ddiv>
 8007c40:	e794      	b.n	8007b6c <_strtod_l+0x3ac>
 8007c42:	9b05      	ldr	r3, [sp, #20]
 8007c44:	1b1c      	subs	r4, r3, r4
 8007c46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c48:	18e4      	adds	r4, r4, r3
 8007c4a:	2c00      	cmp	r4, #0
 8007c4c:	dd72      	ble.n	8007d34 <_strtod_l+0x574>
 8007c4e:	220f      	movs	r2, #15
 8007c50:	0023      	movs	r3, r4
 8007c52:	4013      	ands	r3, r2
 8007c54:	4214      	tst	r4, r2
 8007c56:	d00a      	beq.n	8007c6e <_strtod_l+0x4ae>
 8007c58:	4950      	ldr	r1, [pc, #320]	; (8007d9c <_strtod_l+0x5dc>)
 8007c5a:	00db      	lsls	r3, r3, #3
 8007c5c:	18c9      	adds	r1, r1, r3
 8007c5e:	0032      	movs	r2, r6
 8007c60:	6808      	ldr	r0, [r1, #0]
 8007c62:	6849      	ldr	r1, [r1, #4]
 8007c64:	003b      	movs	r3, r7
 8007c66:	f7f9 fd01 	bl	800166c <__aeabi_dmul>
 8007c6a:	0006      	movs	r6, r0
 8007c6c:	000f      	movs	r7, r1
 8007c6e:	230f      	movs	r3, #15
 8007c70:	439c      	bics	r4, r3
 8007c72:	d04a      	beq.n	8007d0a <_strtod_l+0x54a>
 8007c74:	3326      	adds	r3, #38	; 0x26
 8007c76:	33ff      	adds	r3, #255	; 0xff
 8007c78:	429c      	cmp	r4, r3
 8007c7a:	dd22      	ble.n	8007cc2 <_strtod_l+0x502>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	9305      	str	r3, [sp, #20]
 8007c80:	9306      	str	r3, [sp, #24]
 8007c82:	930d      	str	r3, [sp, #52]	; 0x34
 8007c84:	9308      	str	r3, [sp, #32]
 8007c86:	2322      	movs	r3, #34	; 0x22
 8007c88:	2600      	movs	r6, #0
 8007c8a:	9a04      	ldr	r2, [sp, #16]
 8007c8c:	4f3f      	ldr	r7, [pc, #252]	; (8007d8c <_strtod_l+0x5cc>)
 8007c8e:	6013      	str	r3, [r2, #0]
 8007c90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c92:	42b3      	cmp	r3, r6
 8007c94:	d100      	bne.n	8007c98 <_strtod_l+0x4d8>
 8007c96:	e5ce      	b.n	8007836 <_strtod_l+0x76>
 8007c98:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007c9a:	9804      	ldr	r0, [sp, #16]
 8007c9c:	f001 fb7c 	bl	8009398 <_Bfree>
 8007ca0:	9908      	ldr	r1, [sp, #32]
 8007ca2:	9804      	ldr	r0, [sp, #16]
 8007ca4:	f001 fb78 	bl	8009398 <_Bfree>
 8007ca8:	9906      	ldr	r1, [sp, #24]
 8007caa:	9804      	ldr	r0, [sp, #16]
 8007cac:	f001 fb74 	bl	8009398 <_Bfree>
 8007cb0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007cb2:	9804      	ldr	r0, [sp, #16]
 8007cb4:	f001 fb70 	bl	8009398 <_Bfree>
 8007cb8:	9905      	ldr	r1, [sp, #20]
 8007cba:	9804      	ldr	r0, [sp, #16]
 8007cbc:	f001 fb6c 	bl	8009398 <_Bfree>
 8007cc0:	e5b9      	b.n	8007836 <_strtod_l+0x76>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	0030      	movs	r0, r6
 8007cc6:	0039      	movs	r1, r7
 8007cc8:	4d35      	ldr	r5, [pc, #212]	; (8007da0 <_strtod_l+0x5e0>)
 8007cca:	1124      	asrs	r4, r4, #4
 8007ccc:	9307      	str	r3, [sp, #28]
 8007cce:	2c01      	cmp	r4, #1
 8007cd0:	dc1e      	bgt.n	8007d10 <_strtod_l+0x550>
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d001      	beq.n	8007cda <_strtod_l+0x51a>
 8007cd6:	0006      	movs	r6, r0
 8007cd8:	000f      	movs	r7, r1
 8007cda:	4b32      	ldr	r3, [pc, #200]	; (8007da4 <_strtod_l+0x5e4>)
 8007cdc:	9a07      	ldr	r2, [sp, #28]
 8007cde:	18ff      	adds	r7, r7, r3
 8007ce0:	4b2f      	ldr	r3, [pc, #188]	; (8007da0 <_strtod_l+0x5e0>)
 8007ce2:	00d2      	lsls	r2, r2, #3
 8007ce4:	189d      	adds	r5, r3, r2
 8007ce6:	6828      	ldr	r0, [r5, #0]
 8007ce8:	6869      	ldr	r1, [r5, #4]
 8007cea:	0032      	movs	r2, r6
 8007cec:	003b      	movs	r3, r7
 8007cee:	f7f9 fcbd 	bl	800166c <__aeabi_dmul>
 8007cf2:	4b26      	ldr	r3, [pc, #152]	; (8007d8c <_strtod_l+0x5cc>)
 8007cf4:	4a2c      	ldr	r2, [pc, #176]	; (8007da8 <_strtod_l+0x5e8>)
 8007cf6:	0006      	movs	r6, r0
 8007cf8:	400b      	ands	r3, r1
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d8be      	bhi.n	8007c7c <_strtod_l+0x4bc>
 8007cfe:	4a2b      	ldr	r2, [pc, #172]	; (8007dac <_strtod_l+0x5ec>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d913      	bls.n	8007d2c <_strtod_l+0x56c>
 8007d04:	2601      	movs	r6, #1
 8007d06:	4f2a      	ldr	r7, [pc, #168]	; (8007db0 <_strtod_l+0x5f0>)
 8007d08:	4276      	negs	r6, r6
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	9307      	str	r3, [sp, #28]
 8007d0e:	e088      	b.n	8007e22 <_strtod_l+0x662>
 8007d10:	2201      	movs	r2, #1
 8007d12:	4214      	tst	r4, r2
 8007d14:	d004      	beq.n	8007d20 <_strtod_l+0x560>
 8007d16:	682a      	ldr	r2, [r5, #0]
 8007d18:	686b      	ldr	r3, [r5, #4]
 8007d1a:	f7f9 fca7 	bl	800166c <__aeabi_dmul>
 8007d1e:	2301      	movs	r3, #1
 8007d20:	9a07      	ldr	r2, [sp, #28]
 8007d22:	1064      	asrs	r4, r4, #1
 8007d24:	3201      	adds	r2, #1
 8007d26:	9207      	str	r2, [sp, #28]
 8007d28:	3508      	adds	r5, #8
 8007d2a:	e7d0      	b.n	8007cce <_strtod_l+0x50e>
 8007d2c:	23d4      	movs	r3, #212	; 0xd4
 8007d2e:	049b      	lsls	r3, r3, #18
 8007d30:	18cf      	adds	r7, r1, r3
 8007d32:	e7ea      	b.n	8007d0a <_strtod_l+0x54a>
 8007d34:	2c00      	cmp	r4, #0
 8007d36:	d0e8      	beq.n	8007d0a <_strtod_l+0x54a>
 8007d38:	4264      	negs	r4, r4
 8007d3a:	230f      	movs	r3, #15
 8007d3c:	0022      	movs	r2, r4
 8007d3e:	401a      	ands	r2, r3
 8007d40:	421c      	tst	r4, r3
 8007d42:	d00a      	beq.n	8007d5a <_strtod_l+0x59a>
 8007d44:	4b15      	ldr	r3, [pc, #84]	; (8007d9c <_strtod_l+0x5dc>)
 8007d46:	00d2      	lsls	r2, r2, #3
 8007d48:	189b      	adds	r3, r3, r2
 8007d4a:	0030      	movs	r0, r6
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	0039      	movs	r1, r7
 8007d52:	f7f9 f891 	bl	8000e78 <__aeabi_ddiv>
 8007d56:	0006      	movs	r6, r0
 8007d58:	000f      	movs	r7, r1
 8007d5a:	1124      	asrs	r4, r4, #4
 8007d5c:	d0d5      	beq.n	8007d0a <_strtod_l+0x54a>
 8007d5e:	2c1f      	cmp	r4, #31
 8007d60:	dd28      	ble.n	8007db4 <_strtod_l+0x5f4>
 8007d62:	2300      	movs	r3, #0
 8007d64:	9305      	str	r3, [sp, #20]
 8007d66:	9306      	str	r3, [sp, #24]
 8007d68:	930d      	str	r3, [sp, #52]	; 0x34
 8007d6a:	9308      	str	r3, [sp, #32]
 8007d6c:	2322      	movs	r3, #34	; 0x22
 8007d6e:	9a04      	ldr	r2, [sp, #16]
 8007d70:	2600      	movs	r6, #0
 8007d72:	6013      	str	r3, [r2, #0]
 8007d74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d76:	2700      	movs	r7, #0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d18d      	bne.n	8007c98 <_strtod_l+0x4d8>
 8007d7c:	e55b      	b.n	8007836 <_strtod_l+0x76>
 8007d7e:	46c0      	nop			; (mov r8, r8)
 8007d80:	00004e1f 	.word	0x00004e1f
 8007d84:	0800f809 	.word	0x0800f809
 8007d88:	0800f4ec 	.word	0x0800f4ec
 8007d8c:	7ff00000 	.word	0x7ff00000
 8007d90:	0800f801 	.word	0x0800f801
 8007d94:	0800f8b7 	.word	0x0800f8b7
 8007d98:	0800f8b3 	.word	0x0800f8b3
 8007d9c:	0800f728 	.word	0x0800f728
 8007da0:	0800f700 	.word	0x0800f700
 8007da4:	fcb00000 	.word	0xfcb00000
 8007da8:	7ca00000 	.word	0x7ca00000
 8007dac:	7c900000 	.word	0x7c900000
 8007db0:	7fefffff 	.word	0x7fefffff
 8007db4:	2310      	movs	r3, #16
 8007db6:	0022      	movs	r2, r4
 8007db8:	401a      	ands	r2, r3
 8007dba:	9207      	str	r2, [sp, #28]
 8007dbc:	421c      	tst	r4, r3
 8007dbe:	d001      	beq.n	8007dc4 <_strtod_l+0x604>
 8007dc0:	335a      	adds	r3, #90	; 0x5a
 8007dc2:	9307      	str	r3, [sp, #28]
 8007dc4:	0030      	movs	r0, r6
 8007dc6:	0039      	movs	r1, r7
 8007dc8:	2300      	movs	r3, #0
 8007dca:	4dc4      	ldr	r5, [pc, #784]	; (80080dc <_strtod_l+0x91c>)
 8007dcc:	2201      	movs	r2, #1
 8007dce:	4214      	tst	r4, r2
 8007dd0:	d004      	beq.n	8007ddc <_strtod_l+0x61c>
 8007dd2:	682a      	ldr	r2, [r5, #0]
 8007dd4:	686b      	ldr	r3, [r5, #4]
 8007dd6:	f7f9 fc49 	bl	800166c <__aeabi_dmul>
 8007dda:	2301      	movs	r3, #1
 8007ddc:	1064      	asrs	r4, r4, #1
 8007dde:	3508      	adds	r5, #8
 8007de0:	2c00      	cmp	r4, #0
 8007de2:	d1f3      	bne.n	8007dcc <_strtod_l+0x60c>
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d001      	beq.n	8007dec <_strtod_l+0x62c>
 8007de8:	0006      	movs	r6, r0
 8007dea:	000f      	movs	r7, r1
 8007dec:	9b07      	ldr	r3, [sp, #28]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00f      	beq.n	8007e12 <_strtod_l+0x652>
 8007df2:	236b      	movs	r3, #107	; 0x6b
 8007df4:	007a      	lsls	r2, r7, #1
 8007df6:	0d52      	lsrs	r2, r2, #21
 8007df8:	0039      	movs	r1, r7
 8007dfa:	1a9b      	subs	r3, r3, r2
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	dd08      	ble.n	8007e12 <_strtod_l+0x652>
 8007e00:	2b1f      	cmp	r3, #31
 8007e02:	dc00      	bgt.n	8007e06 <_strtod_l+0x646>
 8007e04:	e121      	b.n	800804a <_strtod_l+0x88a>
 8007e06:	2600      	movs	r6, #0
 8007e08:	2b34      	cmp	r3, #52	; 0x34
 8007e0a:	dc00      	bgt.n	8007e0e <_strtod_l+0x64e>
 8007e0c:	e116      	b.n	800803c <_strtod_l+0x87c>
 8007e0e:	27dc      	movs	r7, #220	; 0xdc
 8007e10:	04bf      	lsls	r7, r7, #18
 8007e12:	2200      	movs	r2, #0
 8007e14:	2300      	movs	r3, #0
 8007e16:	0030      	movs	r0, r6
 8007e18:	0039      	movs	r1, r7
 8007e1a:	f7f8 fb15 	bl	8000448 <__aeabi_dcmpeq>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	d19f      	bne.n	8007d62 <_strtod_l+0x5a2>
 8007e22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e24:	9a08      	ldr	r2, [sp, #32]
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007e2a:	9b05      	ldr	r3, [sp, #20]
 8007e2c:	9804      	ldr	r0, [sp, #16]
 8007e2e:	f001 fb01 	bl	8009434 <__s2b>
 8007e32:	900d      	str	r0, [sp, #52]	; 0x34
 8007e34:	2800      	cmp	r0, #0
 8007e36:	d100      	bne.n	8007e3a <_strtod_l+0x67a>
 8007e38:	e720      	b.n	8007c7c <_strtod_l+0x4bc>
 8007e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e3c:	9906      	ldr	r1, [sp, #24]
 8007e3e:	17da      	asrs	r2, r3, #31
 8007e40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e42:	1a5b      	subs	r3, r3, r1
 8007e44:	401a      	ands	r2, r3
 8007e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e48:	9215      	str	r2, [sp, #84]	; 0x54
 8007e4a:	43db      	mvns	r3, r3
 8007e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e4e:	17db      	asrs	r3, r3, #31
 8007e50:	401a      	ands	r2, r3
 8007e52:	2300      	movs	r3, #0
 8007e54:	9218      	str	r2, [sp, #96]	; 0x60
 8007e56:	9305      	str	r3, [sp, #20]
 8007e58:	9306      	str	r3, [sp, #24]
 8007e5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e5c:	9804      	ldr	r0, [sp, #16]
 8007e5e:	6859      	ldr	r1, [r3, #4]
 8007e60:	f001 fa72 	bl	8009348 <_Balloc>
 8007e64:	9008      	str	r0, [sp, #32]
 8007e66:	2800      	cmp	r0, #0
 8007e68:	d100      	bne.n	8007e6c <_strtod_l+0x6ac>
 8007e6a:	e70c      	b.n	8007c86 <_strtod_l+0x4c6>
 8007e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e6e:	300c      	adds	r0, #12
 8007e70:	0019      	movs	r1, r3
 8007e72:	691a      	ldr	r2, [r3, #16]
 8007e74:	310c      	adds	r1, #12
 8007e76:	3202      	adds	r2, #2
 8007e78:	0092      	lsls	r2, r2, #2
 8007e7a:	f000 fdca 	bl	8008a12 <memcpy>
 8007e7e:	ab1e      	add	r3, sp, #120	; 0x78
 8007e80:	9301      	str	r3, [sp, #4]
 8007e82:	ab1d      	add	r3, sp, #116	; 0x74
 8007e84:	9300      	str	r3, [sp, #0]
 8007e86:	0032      	movs	r2, r6
 8007e88:	003b      	movs	r3, r7
 8007e8a:	9804      	ldr	r0, [sp, #16]
 8007e8c:	9610      	str	r6, [sp, #64]	; 0x40
 8007e8e:	9711      	str	r7, [sp, #68]	; 0x44
 8007e90:	f001 fdf8 	bl	8009a84 <__d2b>
 8007e94:	901c      	str	r0, [sp, #112]	; 0x70
 8007e96:	2800      	cmp	r0, #0
 8007e98:	d100      	bne.n	8007e9c <_strtod_l+0x6dc>
 8007e9a:	e6f4      	b.n	8007c86 <_strtod_l+0x4c6>
 8007e9c:	2101      	movs	r1, #1
 8007e9e:	9804      	ldr	r0, [sp, #16]
 8007ea0:	f001 fb5c 	bl	800955c <__i2b>
 8007ea4:	9006      	str	r0, [sp, #24]
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	d100      	bne.n	8007eac <_strtod_l+0x6ec>
 8007eaa:	e6ec      	b.n	8007c86 <_strtod_l+0x4c6>
 8007eac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007eae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007eb0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007eb2:	1ad4      	subs	r4, r2, r3
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	db01      	blt.n	8007ebc <_strtod_l+0x6fc>
 8007eb8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8007eba:	195d      	adds	r5, r3, r5
 8007ebc:	9907      	ldr	r1, [sp, #28]
 8007ebe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007ec0:	1a5b      	subs	r3, r3, r1
 8007ec2:	2136      	movs	r1, #54	; 0x36
 8007ec4:	189b      	adds	r3, r3, r2
 8007ec6:	1a8a      	subs	r2, r1, r2
 8007ec8:	4985      	ldr	r1, [pc, #532]	; (80080e0 <_strtod_l+0x920>)
 8007eca:	2001      	movs	r0, #1
 8007ecc:	468c      	mov	ip, r1
 8007ece:	2100      	movs	r1, #0
 8007ed0:	3b01      	subs	r3, #1
 8007ed2:	9114      	str	r1, [sp, #80]	; 0x50
 8007ed4:	9012      	str	r0, [sp, #72]	; 0x48
 8007ed6:	4563      	cmp	r3, ip
 8007ed8:	da07      	bge.n	8007eea <_strtod_l+0x72a>
 8007eda:	4661      	mov	r1, ip
 8007edc:	1ac9      	subs	r1, r1, r3
 8007ede:	1a52      	subs	r2, r2, r1
 8007ee0:	291f      	cmp	r1, #31
 8007ee2:	dd00      	ble.n	8007ee6 <_strtod_l+0x726>
 8007ee4:	e0b6      	b.n	8008054 <_strtod_l+0x894>
 8007ee6:	4088      	lsls	r0, r1
 8007ee8:	9012      	str	r0, [sp, #72]	; 0x48
 8007eea:	18ab      	adds	r3, r5, r2
 8007eec:	930c      	str	r3, [sp, #48]	; 0x30
 8007eee:	18a4      	adds	r4, r4, r2
 8007ef0:	9b07      	ldr	r3, [sp, #28]
 8007ef2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ef4:	191c      	adds	r4, r3, r4
 8007ef6:	002b      	movs	r3, r5
 8007ef8:	4295      	cmp	r5, r2
 8007efa:	dd00      	ble.n	8007efe <_strtod_l+0x73e>
 8007efc:	0013      	movs	r3, r2
 8007efe:	42a3      	cmp	r3, r4
 8007f00:	dd00      	ble.n	8007f04 <_strtod_l+0x744>
 8007f02:	0023      	movs	r3, r4
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	dd04      	ble.n	8007f12 <_strtod_l+0x752>
 8007f08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007f0a:	1ae4      	subs	r4, r4, r3
 8007f0c:	1ad2      	subs	r2, r2, r3
 8007f0e:	920c      	str	r2, [sp, #48]	; 0x30
 8007f10:	1aed      	subs	r5, r5, r3
 8007f12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	dd17      	ble.n	8007f48 <_strtod_l+0x788>
 8007f18:	001a      	movs	r2, r3
 8007f1a:	9906      	ldr	r1, [sp, #24]
 8007f1c:	9804      	ldr	r0, [sp, #16]
 8007f1e:	f001 fbe5 	bl	80096ec <__pow5mult>
 8007f22:	9006      	str	r0, [sp, #24]
 8007f24:	2800      	cmp	r0, #0
 8007f26:	d100      	bne.n	8007f2a <_strtod_l+0x76a>
 8007f28:	e6ad      	b.n	8007c86 <_strtod_l+0x4c6>
 8007f2a:	0001      	movs	r1, r0
 8007f2c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007f2e:	9804      	ldr	r0, [sp, #16]
 8007f30:	f001 fb2c 	bl	800958c <__multiply>
 8007f34:	900e      	str	r0, [sp, #56]	; 0x38
 8007f36:	2800      	cmp	r0, #0
 8007f38:	d100      	bne.n	8007f3c <_strtod_l+0x77c>
 8007f3a:	e6a4      	b.n	8007c86 <_strtod_l+0x4c6>
 8007f3c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007f3e:	9804      	ldr	r0, [sp, #16]
 8007f40:	f001 fa2a 	bl	8009398 <_Bfree>
 8007f44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f46:	931c      	str	r3, [sp, #112]	; 0x70
 8007f48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	dd00      	ble.n	8007f50 <_strtod_l+0x790>
 8007f4e:	e087      	b.n	8008060 <_strtod_l+0x8a0>
 8007f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	dd08      	ble.n	8007f68 <_strtod_l+0x7a8>
 8007f56:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007f58:	9908      	ldr	r1, [sp, #32]
 8007f5a:	9804      	ldr	r0, [sp, #16]
 8007f5c:	f001 fbc6 	bl	80096ec <__pow5mult>
 8007f60:	9008      	str	r0, [sp, #32]
 8007f62:	2800      	cmp	r0, #0
 8007f64:	d100      	bne.n	8007f68 <_strtod_l+0x7a8>
 8007f66:	e68e      	b.n	8007c86 <_strtod_l+0x4c6>
 8007f68:	2c00      	cmp	r4, #0
 8007f6a:	dd08      	ble.n	8007f7e <_strtod_l+0x7be>
 8007f6c:	0022      	movs	r2, r4
 8007f6e:	9908      	ldr	r1, [sp, #32]
 8007f70:	9804      	ldr	r0, [sp, #16]
 8007f72:	f001 fbfd 	bl	8009770 <__lshift>
 8007f76:	9008      	str	r0, [sp, #32]
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	d100      	bne.n	8007f7e <_strtod_l+0x7be>
 8007f7c:	e683      	b.n	8007c86 <_strtod_l+0x4c6>
 8007f7e:	2d00      	cmp	r5, #0
 8007f80:	dd08      	ble.n	8007f94 <_strtod_l+0x7d4>
 8007f82:	002a      	movs	r2, r5
 8007f84:	9906      	ldr	r1, [sp, #24]
 8007f86:	9804      	ldr	r0, [sp, #16]
 8007f88:	f001 fbf2 	bl	8009770 <__lshift>
 8007f8c:	9006      	str	r0, [sp, #24]
 8007f8e:	2800      	cmp	r0, #0
 8007f90:	d100      	bne.n	8007f94 <_strtod_l+0x7d4>
 8007f92:	e678      	b.n	8007c86 <_strtod_l+0x4c6>
 8007f94:	9a08      	ldr	r2, [sp, #32]
 8007f96:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007f98:	9804      	ldr	r0, [sp, #16]
 8007f9a:	f001 fc73 	bl	8009884 <__mdiff>
 8007f9e:	9005      	str	r0, [sp, #20]
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	d100      	bne.n	8007fa6 <_strtod_l+0x7e6>
 8007fa4:	e66f      	b.n	8007c86 <_strtod_l+0x4c6>
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	68c3      	ldr	r3, [r0, #12]
 8007faa:	9906      	ldr	r1, [sp, #24]
 8007fac:	60c2      	str	r2, [r0, #12]
 8007fae:	930c      	str	r3, [sp, #48]	; 0x30
 8007fb0:	f001 fc4c 	bl	800984c <__mcmp>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	da5d      	bge.n	8008074 <_strtod_l+0x8b4>
 8007fb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fba:	4333      	orrs	r3, r6
 8007fbc:	d000      	beq.n	8007fc0 <_strtod_l+0x800>
 8007fbe:	e088      	b.n	80080d2 <_strtod_l+0x912>
 8007fc0:	033b      	lsls	r3, r7, #12
 8007fc2:	d000      	beq.n	8007fc6 <_strtod_l+0x806>
 8007fc4:	e085      	b.n	80080d2 <_strtod_l+0x912>
 8007fc6:	22d6      	movs	r2, #214	; 0xd6
 8007fc8:	4b46      	ldr	r3, [pc, #280]	; (80080e4 <_strtod_l+0x924>)
 8007fca:	04d2      	lsls	r2, r2, #19
 8007fcc:	403b      	ands	r3, r7
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d97f      	bls.n	80080d2 <_strtod_l+0x912>
 8007fd2:	9b05      	ldr	r3, [sp, #20]
 8007fd4:	695b      	ldr	r3, [r3, #20]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d103      	bne.n	8007fe2 <_strtod_l+0x822>
 8007fda:	9b05      	ldr	r3, [sp, #20]
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	2b01      	cmp	r3, #1
 8007fe0:	dd77      	ble.n	80080d2 <_strtod_l+0x912>
 8007fe2:	9905      	ldr	r1, [sp, #20]
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	9804      	ldr	r0, [sp, #16]
 8007fe8:	f001 fbc2 	bl	8009770 <__lshift>
 8007fec:	9906      	ldr	r1, [sp, #24]
 8007fee:	9005      	str	r0, [sp, #20]
 8007ff0:	f001 fc2c 	bl	800984c <__mcmp>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	dd6c      	ble.n	80080d2 <_strtod_l+0x912>
 8007ff8:	9907      	ldr	r1, [sp, #28]
 8007ffa:	003b      	movs	r3, r7
 8007ffc:	4a39      	ldr	r2, [pc, #228]	; (80080e4 <_strtod_l+0x924>)
 8007ffe:	2900      	cmp	r1, #0
 8008000:	d100      	bne.n	8008004 <_strtod_l+0x844>
 8008002:	e094      	b.n	800812e <_strtod_l+0x96e>
 8008004:	0011      	movs	r1, r2
 8008006:	20d6      	movs	r0, #214	; 0xd6
 8008008:	4039      	ands	r1, r7
 800800a:	04c0      	lsls	r0, r0, #19
 800800c:	4281      	cmp	r1, r0
 800800e:	dd00      	ble.n	8008012 <_strtod_l+0x852>
 8008010:	e08d      	b.n	800812e <_strtod_l+0x96e>
 8008012:	23dc      	movs	r3, #220	; 0xdc
 8008014:	049b      	lsls	r3, r3, #18
 8008016:	4299      	cmp	r1, r3
 8008018:	dc00      	bgt.n	800801c <_strtod_l+0x85c>
 800801a:	e6a7      	b.n	8007d6c <_strtod_l+0x5ac>
 800801c:	0030      	movs	r0, r6
 800801e:	0039      	movs	r1, r7
 8008020:	4b31      	ldr	r3, [pc, #196]	; (80080e8 <_strtod_l+0x928>)
 8008022:	2200      	movs	r2, #0
 8008024:	f7f9 fb22 	bl	800166c <__aeabi_dmul>
 8008028:	4b2e      	ldr	r3, [pc, #184]	; (80080e4 <_strtod_l+0x924>)
 800802a:	0006      	movs	r6, r0
 800802c:	000f      	movs	r7, r1
 800802e:	420b      	tst	r3, r1
 8008030:	d000      	beq.n	8008034 <_strtod_l+0x874>
 8008032:	e631      	b.n	8007c98 <_strtod_l+0x4d8>
 8008034:	2322      	movs	r3, #34	; 0x22
 8008036:	9a04      	ldr	r2, [sp, #16]
 8008038:	6013      	str	r3, [r2, #0]
 800803a:	e62d      	b.n	8007c98 <_strtod_l+0x4d8>
 800803c:	234b      	movs	r3, #75	; 0x4b
 800803e:	1a9a      	subs	r2, r3, r2
 8008040:	3b4c      	subs	r3, #76	; 0x4c
 8008042:	4093      	lsls	r3, r2
 8008044:	4019      	ands	r1, r3
 8008046:	000f      	movs	r7, r1
 8008048:	e6e3      	b.n	8007e12 <_strtod_l+0x652>
 800804a:	2201      	movs	r2, #1
 800804c:	4252      	negs	r2, r2
 800804e:	409a      	lsls	r2, r3
 8008050:	4016      	ands	r6, r2
 8008052:	e6de      	b.n	8007e12 <_strtod_l+0x652>
 8008054:	4925      	ldr	r1, [pc, #148]	; (80080ec <_strtod_l+0x92c>)
 8008056:	1acb      	subs	r3, r1, r3
 8008058:	0001      	movs	r1, r0
 800805a:	4099      	lsls	r1, r3
 800805c:	9114      	str	r1, [sp, #80]	; 0x50
 800805e:	e743      	b.n	8007ee8 <_strtod_l+0x728>
 8008060:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008062:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008064:	9804      	ldr	r0, [sp, #16]
 8008066:	f001 fb83 	bl	8009770 <__lshift>
 800806a:	901c      	str	r0, [sp, #112]	; 0x70
 800806c:	2800      	cmp	r0, #0
 800806e:	d000      	beq.n	8008072 <_strtod_l+0x8b2>
 8008070:	e76e      	b.n	8007f50 <_strtod_l+0x790>
 8008072:	e608      	b.n	8007c86 <_strtod_l+0x4c6>
 8008074:	970e      	str	r7, [sp, #56]	; 0x38
 8008076:	2800      	cmp	r0, #0
 8008078:	d177      	bne.n	800816a <_strtod_l+0x9aa>
 800807a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800807c:	033b      	lsls	r3, r7, #12
 800807e:	0b1b      	lsrs	r3, r3, #12
 8008080:	2a00      	cmp	r2, #0
 8008082:	d039      	beq.n	80080f8 <_strtod_l+0x938>
 8008084:	4a1a      	ldr	r2, [pc, #104]	; (80080f0 <_strtod_l+0x930>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d139      	bne.n	80080fe <_strtod_l+0x93e>
 800808a:	2101      	movs	r1, #1
 800808c:	9b07      	ldr	r3, [sp, #28]
 800808e:	4249      	negs	r1, r1
 8008090:	0032      	movs	r2, r6
 8008092:	0008      	movs	r0, r1
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00b      	beq.n	80080b0 <_strtod_l+0x8f0>
 8008098:	24d4      	movs	r4, #212	; 0xd4
 800809a:	4b12      	ldr	r3, [pc, #72]	; (80080e4 <_strtod_l+0x924>)
 800809c:	0008      	movs	r0, r1
 800809e:	403b      	ands	r3, r7
 80080a0:	04e4      	lsls	r4, r4, #19
 80080a2:	42a3      	cmp	r3, r4
 80080a4:	d804      	bhi.n	80080b0 <_strtod_l+0x8f0>
 80080a6:	306c      	adds	r0, #108	; 0x6c
 80080a8:	0d1b      	lsrs	r3, r3, #20
 80080aa:	1ac3      	subs	r3, r0, r3
 80080ac:	4099      	lsls	r1, r3
 80080ae:	0008      	movs	r0, r1
 80080b0:	4282      	cmp	r2, r0
 80080b2:	d124      	bne.n	80080fe <_strtod_l+0x93e>
 80080b4:	4b0f      	ldr	r3, [pc, #60]	; (80080f4 <_strtod_l+0x934>)
 80080b6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80080b8:	4299      	cmp	r1, r3
 80080ba:	d102      	bne.n	80080c2 <_strtod_l+0x902>
 80080bc:	3201      	adds	r2, #1
 80080be:	d100      	bne.n	80080c2 <_strtod_l+0x902>
 80080c0:	e5e1      	b.n	8007c86 <_strtod_l+0x4c6>
 80080c2:	4b08      	ldr	r3, [pc, #32]	; (80080e4 <_strtod_l+0x924>)
 80080c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80080c6:	2600      	movs	r6, #0
 80080c8:	401a      	ands	r2, r3
 80080ca:	0013      	movs	r3, r2
 80080cc:	2280      	movs	r2, #128	; 0x80
 80080ce:	0352      	lsls	r2, r2, #13
 80080d0:	189f      	adds	r7, r3, r2
 80080d2:	9b07      	ldr	r3, [sp, #28]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1a1      	bne.n	800801c <_strtod_l+0x85c>
 80080d8:	e5de      	b.n	8007c98 <_strtod_l+0x4d8>
 80080da:	46c0      	nop			; (mov r8, r8)
 80080dc:	0800f500 	.word	0x0800f500
 80080e0:	fffffc02 	.word	0xfffffc02
 80080e4:	7ff00000 	.word	0x7ff00000
 80080e8:	39500000 	.word	0x39500000
 80080ec:	fffffbe2 	.word	0xfffffbe2
 80080f0:	000fffff 	.word	0x000fffff
 80080f4:	7fefffff 	.word	0x7fefffff
 80080f8:	4333      	orrs	r3, r6
 80080fa:	d100      	bne.n	80080fe <_strtod_l+0x93e>
 80080fc:	e77c      	b.n	8007ff8 <_strtod_l+0x838>
 80080fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008100:	2b00      	cmp	r3, #0
 8008102:	d01d      	beq.n	8008140 <_strtod_l+0x980>
 8008104:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008106:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008108:	4213      	tst	r3, r2
 800810a:	d0e2      	beq.n	80080d2 <_strtod_l+0x912>
 800810c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800810e:	0030      	movs	r0, r6
 8008110:	0039      	movs	r1, r7
 8008112:	9a07      	ldr	r2, [sp, #28]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d017      	beq.n	8008148 <_strtod_l+0x988>
 8008118:	f7ff fb3a 	bl	8007790 <sulp>
 800811c:	0002      	movs	r2, r0
 800811e:	000b      	movs	r3, r1
 8008120:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008122:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008124:	f7f8 fb48 	bl	80007b8 <__aeabi_dadd>
 8008128:	0006      	movs	r6, r0
 800812a:	000f      	movs	r7, r1
 800812c:	e7d1      	b.n	80080d2 <_strtod_l+0x912>
 800812e:	2601      	movs	r6, #1
 8008130:	4013      	ands	r3, r2
 8008132:	4a98      	ldr	r2, [pc, #608]	; (8008394 <_strtod_l+0xbd4>)
 8008134:	4276      	negs	r6, r6
 8008136:	189b      	adds	r3, r3, r2
 8008138:	4a97      	ldr	r2, [pc, #604]	; (8008398 <_strtod_l+0xbd8>)
 800813a:	431a      	orrs	r2, r3
 800813c:	0017      	movs	r7, r2
 800813e:	e7c8      	b.n	80080d2 <_strtod_l+0x912>
 8008140:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008142:	4233      	tst	r3, r6
 8008144:	d0c5      	beq.n	80080d2 <_strtod_l+0x912>
 8008146:	e7e1      	b.n	800810c <_strtod_l+0x94c>
 8008148:	f7ff fb22 	bl	8007790 <sulp>
 800814c:	0002      	movs	r2, r0
 800814e:	000b      	movs	r3, r1
 8008150:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008152:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008154:	f7f9 fd4c 	bl	8001bf0 <__aeabi_dsub>
 8008158:	2200      	movs	r2, #0
 800815a:	2300      	movs	r3, #0
 800815c:	0006      	movs	r6, r0
 800815e:	000f      	movs	r7, r1
 8008160:	f7f8 f972 	bl	8000448 <__aeabi_dcmpeq>
 8008164:	2800      	cmp	r0, #0
 8008166:	d0b4      	beq.n	80080d2 <_strtod_l+0x912>
 8008168:	e600      	b.n	8007d6c <_strtod_l+0x5ac>
 800816a:	9906      	ldr	r1, [sp, #24]
 800816c:	9805      	ldr	r0, [sp, #20]
 800816e:	f001 fce9 	bl	8009b44 <__ratio>
 8008172:	2380      	movs	r3, #128	; 0x80
 8008174:	2200      	movs	r2, #0
 8008176:	05db      	lsls	r3, r3, #23
 8008178:	0004      	movs	r4, r0
 800817a:	000d      	movs	r5, r1
 800817c:	f7f8 f974 	bl	8000468 <__aeabi_dcmple>
 8008180:	2800      	cmp	r0, #0
 8008182:	d06d      	beq.n	8008260 <_strtod_l+0xaa0>
 8008184:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008186:	2b00      	cmp	r3, #0
 8008188:	d000      	beq.n	800818c <_strtod_l+0x9cc>
 800818a:	e07e      	b.n	800828a <_strtod_l+0xaca>
 800818c:	2e00      	cmp	r6, #0
 800818e:	d158      	bne.n	8008242 <_strtod_l+0xa82>
 8008190:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008192:	031b      	lsls	r3, r3, #12
 8008194:	d000      	beq.n	8008198 <_strtod_l+0x9d8>
 8008196:	e07f      	b.n	8008298 <_strtod_l+0xad8>
 8008198:	2200      	movs	r2, #0
 800819a:	0020      	movs	r0, r4
 800819c:	0029      	movs	r1, r5
 800819e:	4b7f      	ldr	r3, [pc, #508]	; (800839c <_strtod_l+0xbdc>)
 80081a0:	f7f8 f958 	bl	8000454 <__aeabi_dcmplt>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d158      	bne.n	800825a <_strtod_l+0xa9a>
 80081a8:	0020      	movs	r0, r4
 80081aa:	0029      	movs	r1, r5
 80081ac:	2200      	movs	r2, #0
 80081ae:	4b7c      	ldr	r3, [pc, #496]	; (80083a0 <_strtod_l+0xbe0>)
 80081b0:	f7f9 fa5c 	bl	800166c <__aeabi_dmul>
 80081b4:	0004      	movs	r4, r0
 80081b6:	000d      	movs	r5, r1
 80081b8:	2380      	movs	r3, #128	; 0x80
 80081ba:	061b      	lsls	r3, r3, #24
 80081bc:	940a      	str	r4, [sp, #40]	; 0x28
 80081be:	18eb      	adds	r3, r5, r3
 80081c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80081c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081c6:	9212      	str	r2, [sp, #72]	; 0x48
 80081c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80081ca:	4a76      	ldr	r2, [pc, #472]	; (80083a4 <_strtod_l+0xbe4>)
 80081cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081ce:	4013      	ands	r3, r2
 80081d0:	9314      	str	r3, [sp, #80]	; 0x50
 80081d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80081d4:	4b74      	ldr	r3, [pc, #464]	; (80083a8 <_strtod_l+0xbe8>)
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d000      	beq.n	80081dc <_strtod_l+0xa1c>
 80081da:	e091      	b.n	8008300 <_strtod_l+0xb40>
 80081dc:	4a73      	ldr	r2, [pc, #460]	; (80083ac <_strtod_l+0xbec>)
 80081de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081e0:	4694      	mov	ip, r2
 80081e2:	4463      	add	r3, ip
 80081e4:	001f      	movs	r7, r3
 80081e6:	0030      	movs	r0, r6
 80081e8:	0019      	movs	r1, r3
 80081ea:	f001 fbe3 	bl	80099b4 <__ulp>
 80081ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081f2:	f7f9 fa3b 	bl	800166c <__aeabi_dmul>
 80081f6:	0032      	movs	r2, r6
 80081f8:	003b      	movs	r3, r7
 80081fa:	f7f8 fadd 	bl	80007b8 <__aeabi_dadd>
 80081fe:	4a69      	ldr	r2, [pc, #420]	; (80083a4 <_strtod_l+0xbe4>)
 8008200:	4b6b      	ldr	r3, [pc, #428]	; (80083b0 <_strtod_l+0xbf0>)
 8008202:	0006      	movs	r6, r0
 8008204:	400a      	ands	r2, r1
 8008206:	429a      	cmp	r2, r3
 8008208:	d949      	bls.n	800829e <_strtod_l+0xade>
 800820a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800820c:	4b69      	ldr	r3, [pc, #420]	; (80083b4 <_strtod_l+0xbf4>)
 800820e:	429a      	cmp	r2, r3
 8008210:	d103      	bne.n	800821a <_strtod_l+0xa5a>
 8008212:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008214:	3301      	adds	r3, #1
 8008216:	d100      	bne.n	800821a <_strtod_l+0xa5a>
 8008218:	e535      	b.n	8007c86 <_strtod_l+0x4c6>
 800821a:	2601      	movs	r6, #1
 800821c:	4f65      	ldr	r7, [pc, #404]	; (80083b4 <_strtod_l+0xbf4>)
 800821e:	4276      	negs	r6, r6
 8008220:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008222:	9804      	ldr	r0, [sp, #16]
 8008224:	f001 f8b8 	bl	8009398 <_Bfree>
 8008228:	9908      	ldr	r1, [sp, #32]
 800822a:	9804      	ldr	r0, [sp, #16]
 800822c:	f001 f8b4 	bl	8009398 <_Bfree>
 8008230:	9906      	ldr	r1, [sp, #24]
 8008232:	9804      	ldr	r0, [sp, #16]
 8008234:	f001 f8b0 	bl	8009398 <_Bfree>
 8008238:	9905      	ldr	r1, [sp, #20]
 800823a:	9804      	ldr	r0, [sp, #16]
 800823c:	f001 f8ac 	bl	8009398 <_Bfree>
 8008240:	e60b      	b.n	8007e5a <_strtod_l+0x69a>
 8008242:	2e01      	cmp	r6, #1
 8008244:	d103      	bne.n	800824e <_strtod_l+0xa8e>
 8008246:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008248:	2b00      	cmp	r3, #0
 800824a:	d100      	bne.n	800824e <_strtod_l+0xa8e>
 800824c:	e58e      	b.n	8007d6c <_strtod_l+0x5ac>
 800824e:	2300      	movs	r3, #0
 8008250:	4c59      	ldr	r4, [pc, #356]	; (80083b8 <_strtod_l+0xbf8>)
 8008252:	930a      	str	r3, [sp, #40]	; 0x28
 8008254:	940b      	str	r4, [sp, #44]	; 0x2c
 8008256:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008258:	e01c      	b.n	8008294 <_strtod_l+0xad4>
 800825a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800825c:	4d50      	ldr	r5, [pc, #320]	; (80083a0 <_strtod_l+0xbe0>)
 800825e:	e7ab      	b.n	80081b8 <_strtod_l+0x9f8>
 8008260:	2200      	movs	r2, #0
 8008262:	0020      	movs	r0, r4
 8008264:	0029      	movs	r1, r5
 8008266:	4b4e      	ldr	r3, [pc, #312]	; (80083a0 <_strtod_l+0xbe0>)
 8008268:	f7f9 fa00 	bl	800166c <__aeabi_dmul>
 800826c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800826e:	0004      	movs	r4, r0
 8008270:	000b      	movs	r3, r1
 8008272:	000d      	movs	r5, r1
 8008274:	2a00      	cmp	r2, #0
 8008276:	d104      	bne.n	8008282 <_strtod_l+0xac2>
 8008278:	2280      	movs	r2, #128	; 0x80
 800827a:	0612      	lsls	r2, r2, #24
 800827c:	900a      	str	r0, [sp, #40]	; 0x28
 800827e:	188b      	adds	r3, r1, r2
 8008280:	e79e      	b.n	80081c0 <_strtod_l+0xa00>
 8008282:	0002      	movs	r2, r0
 8008284:	920a      	str	r2, [sp, #40]	; 0x28
 8008286:	930b      	str	r3, [sp, #44]	; 0x2c
 8008288:	e79b      	b.n	80081c2 <_strtod_l+0xa02>
 800828a:	2300      	movs	r3, #0
 800828c:	4c43      	ldr	r4, [pc, #268]	; (800839c <_strtod_l+0xbdc>)
 800828e:	930a      	str	r3, [sp, #40]	; 0x28
 8008290:	940b      	str	r4, [sp, #44]	; 0x2c
 8008292:	2400      	movs	r4, #0
 8008294:	4d41      	ldr	r5, [pc, #260]	; (800839c <_strtod_l+0xbdc>)
 8008296:	e794      	b.n	80081c2 <_strtod_l+0xa02>
 8008298:	2300      	movs	r3, #0
 800829a:	4c47      	ldr	r4, [pc, #284]	; (80083b8 <_strtod_l+0xbf8>)
 800829c:	e7f7      	b.n	800828e <_strtod_l+0xace>
 800829e:	23d4      	movs	r3, #212	; 0xd4
 80082a0:	049b      	lsls	r3, r3, #18
 80082a2:	18cf      	adds	r7, r1, r3
 80082a4:	9b07      	ldr	r3, [sp, #28]
 80082a6:	970e      	str	r7, [sp, #56]	; 0x38
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1b9      	bne.n	8008220 <_strtod_l+0xa60>
 80082ac:	4b3d      	ldr	r3, [pc, #244]	; (80083a4 <_strtod_l+0xbe4>)
 80082ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80082b0:	403b      	ands	r3, r7
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d1b4      	bne.n	8008220 <_strtod_l+0xa60>
 80082b6:	0020      	movs	r0, r4
 80082b8:	0029      	movs	r1, r5
 80082ba:	f7f8 f95f 	bl	800057c <__aeabi_d2lz>
 80082be:	f7f8 f999 	bl	80005f4 <__aeabi_l2d>
 80082c2:	0002      	movs	r2, r0
 80082c4:	000b      	movs	r3, r1
 80082c6:	0020      	movs	r0, r4
 80082c8:	0029      	movs	r1, r5
 80082ca:	f7f9 fc91 	bl	8001bf0 <__aeabi_dsub>
 80082ce:	033b      	lsls	r3, r7, #12
 80082d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082d2:	0b1b      	lsrs	r3, r3, #12
 80082d4:	4333      	orrs	r3, r6
 80082d6:	4313      	orrs	r3, r2
 80082d8:	0004      	movs	r4, r0
 80082da:	000d      	movs	r5, r1
 80082dc:	4a37      	ldr	r2, [pc, #220]	; (80083bc <_strtod_l+0xbfc>)
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d054      	beq.n	800838c <_strtod_l+0xbcc>
 80082e2:	4b37      	ldr	r3, [pc, #220]	; (80083c0 <_strtod_l+0xc00>)
 80082e4:	f7f8 f8b6 	bl	8000454 <__aeabi_dcmplt>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	d000      	beq.n	80082ee <_strtod_l+0xb2e>
 80082ec:	e4d4      	b.n	8007c98 <_strtod_l+0x4d8>
 80082ee:	0020      	movs	r0, r4
 80082f0:	0029      	movs	r1, r5
 80082f2:	4a34      	ldr	r2, [pc, #208]	; (80083c4 <_strtod_l+0xc04>)
 80082f4:	4b2a      	ldr	r3, [pc, #168]	; (80083a0 <_strtod_l+0xbe0>)
 80082f6:	f7f8 f8c1 	bl	800047c <__aeabi_dcmpgt>
 80082fa:	2800      	cmp	r0, #0
 80082fc:	d090      	beq.n	8008220 <_strtod_l+0xa60>
 80082fe:	e4cb      	b.n	8007c98 <_strtod_l+0x4d8>
 8008300:	9b07      	ldr	r3, [sp, #28]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d02b      	beq.n	800835e <_strtod_l+0xb9e>
 8008306:	23d4      	movs	r3, #212	; 0xd4
 8008308:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800830a:	04db      	lsls	r3, r3, #19
 800830c:	429a      	cmp	r2, r3
 800830e:	d826      	bhi.n	800835e <_strtod_l+0xb9e>
 8008310:	0020      	movs	r0, r4
 8008312:	0029      	movs	r1, r5
 8008314:	4a2c      	ldr	r2, [pc, #176]	; (80083c8 <_strtod_l+0xc08>)
 8008316:	4b2d      	ldr	r3, [pc, #180]	; (80083cc <_strtod_l+0xc0c>)
 8008318:	f7f8 f8a6 	bl	8000468 <__aeabi_dcmple>
 800831c:	2800      	cmp	r0, #0
 800831e:	d017      	beq.n	8008350 <_strtod_l+0xb90>
 8008320:	0020      	movs	r0, r4
 8008322:	0029      	movs	r1, r5
 8008324:	f7f8 f90c 	bl	8000540 <__aeabi_d2uiz>
 8008328:	2800      	cmp	r0, #0
 800832a:	d100      	bne.n	800832e <_strtod_l+0xb6e>
 800832c:	3001      	adds	r0, #1
 800832e:	f7fa f865 	bl	80023fc <__aeabi_ui2d>
 8008332:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008334:	0004      	movs	r4, r0
 8008336:	000b      	movs	r3, r1
 8008338:	000d      	movs	r5, r1
 800833a:	2a00      	cmp	r2, #0
 800833c:	d122      	bne.n	8008384 <_strtod_l+0xbc4>
 800833e:	2280      	movs	r2, #128	; 0x80
 8008340:	0612      	lsls	r2, r2, #24
 8008342:	188b      	adds	r3, r1, r2
 8008344:	9016      	str	r0, [sp, #88]	; 0x58
 8008346:	9317      	str	r3, [sp, #92]	; 0x5c
 8008348:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800834a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800834c:	9212      	str	r2, [sp, #72]	; 0x48
 800834e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008350:	22d6      	movs	r2, #214	; 0xd6
 8008352:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008354:	04d2      	lsls	r2, r2, #19
 8008356:	189b      	adds	r3, r3, r2
 8008358:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800835a:	1a9b      	subs	r3, r3, r2
 800835c:	9313      	str	r3, [sp, #76]	; 0x4c
 800835e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008360:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008362:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008364:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8008366:	f001 fb25 	bl	80099b4 <__ulp>
 800836a:	0002      	movs	r2, r0
 800836c:	000b      	movs	r3, r1
 800836e:	0030      	movs	r0, r6
 8008370:	0039      	movs	r1, r7
 8008372:	f7f9 f97b 	bl	800166c <__aeabi_dmul>
 8008376:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008378:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800837a:	f7f8 fa1d 	bl	80007b8 <__aeabi_dadd>
 800837e:	0006      	movs	r6, r0
 8008380:	000f      	movs	r7, r1
 8008382:	e78f      	b.n	80082a4 <_strtod_l+0xae4>
 8008384:	0002      	movs	r2, r0
 8008386:	9216      	str	r2, [sp, #88]	; 0x58
 8008388:	9317      	str	r3, [sp, #92]	; 0x5c
 800838a:	e7dd      	b.n	8008348 <_strtod_l+0xb88>
 800838c:	4b10      	ldr	r3, [pc, #64]	; (80083d0 <_strtod_l+0xc10>)
 800838e:	f7f8 f861 	bl	8000454 <__aeabi_dcmplt>
 8008392:	e7b2      	b.n	80082fa <_strtod_l+0xb3a>
 8008394:	fff00000 	.word	0xfff00000
 8008398:	000fffff 	.word	0x000fffff
 800839c:	3ff00000 	.word	0x3ff00000
 80083a0:	3fe00000 	.word	0x3fe00000
 80083a4:	7ff00000 	.word	0x7ff00000
 80083a8:	7fe00000 	.word	0x7fe00000
 80083ac:	fcb00000 	.word	0xfcb00000
 80083b0:	7c9fffff 	.word	0x7c9fffff
 80083b4:	7fefffff 	.word	0x7fefffff
 80083b8:	bff00000 	.word	0xbff00000
 80083bc:	94a03595 	.word	0x94a03595
 80083c0:	3fdfffff 	.word	0x3fdfffff
 80083c4:	35afe535 	.word	0x35afe535
 80083c8:	ffc00000 	.word	0xffc00000
 80083cc:	41dfffff 	.word	0x41dfffff
 80083d0:	3fcfffff 	.word	0x3fcfffff

080083d4 <_strtod_r>:
 80083d4:	b510      	push	{r4, lr}
 80083d6:	4b02      	ldr	r3, [pc, #8]	; (80083e0 <_strtod_r+0xc>)
 80083d8:	f7ff f9f2 	bl	80077c0 <_strtod_l>
 80083dc:	bd10      	pop	{r4, pc}
 80083de:	46c0      	nop			; (mov r8, r8)
 80083e0:	20000440 	.word	0x20000440

080083e4 <strtod>:
 80083e4:	b510      	push	{r4, lr}
 80083e6:	4c04      	ldr	r4, [pc, #16]	; (80083f8 <strtod+0x14>)
 80083e8:	000a      	movs	r2, r1
 80083ea:	0001      	movs	r1, r0
 80083ec:	4b03      	ldr	r3, [pc, #12]	; (80083fc <strtod+0x18>)
 80083ee:	6820      	ldr	r0, [r4, #0]
 80083f0:	f7ff f9e6 	bl	80077c0 <_strtod_l>
 80083f4:	bd10      	pop	{r4, pc}
 80083f6:	46c0      	nop			; (mov r8, r8)
 80083f8:	200006d0 	.word	0x200006d0
 80083fc:	20000440 	.word	0x20000440

08008400 <_strtol_l.constprop.0>:
 8008400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008402:	b087      	sub	sp, #28
 8008404:	001e      	movs	r6, r3
 8008406:	9005      	str	r0, [sp, #20]
 8008408:	9101      	str	r1, [sp, #4]
 800840a:	9202      	str	r2, [sp, #8]
 800840c:	2b01      	cmp	r3, #1
 800840e:	d048      	beq.n	80084a2 <_strtol_l.constprop.0+0xa2>
 8008410:	000b      	movs	r3, r1
 8008412:	2e24      	cmp	r6, #36	; 0x24
 8008414:	d845      	bhi.n	80084a2 <_strtol_l.constprop.0+0xa2>
 8008416:	4a3b      	ldr	r2, [pc, #236]	; (8008504 <_strtol_l.constprop.0+0x104>)
 8008418:	2108      	movs	r1, #8
 800841a:	4694      	mov	ip, r2
 800841c:	001a      	movs	r2, r3
 800841e:	4660      	mov	r0, ip
 8008420:	7814      	ldrb	r4, [r2, #0]
 8008422:	3301      	adds	r3, #1
 8008424:	5d00      	ldrb	r0, [r0, r4]
 8008426:	001d      	movs	r5, r3
 8008428:	0007      	movs	r7, r0
 800842a:	400f      	ands	r7, r1
 800842c:	4208      	tst	r0, r1
 800842e:	d1f5      	bne.n	800841c <_strtol_l.constprop.0+0x1c>
 8008430:	2c2d      	cmp	r4, #45	; 0x2d
 8008432:	d13d      	bne.n	80084b0 <_strtol_l.constprop.0+0xb0>
 8008434:	2701      	movs	r7, #1
 8008436:	781c      	ldrb	r4, [r3, #0]
 8008438:	1c95      	adds	r5, r2, #2
 800843a:	2e00      	cmp	r6, #0
 800843c:	d05e      	beq.n	80084fc <_strtol_l.constprop.0+0xfc>
 800843e:	2e10      	cmp	r6, #16
 8008440:	d109      	bne.n	8008456 <_strtol_l.constprop.0+0x56>
 8008442:	2c30      	cmp	r4, #48	; 0x30
 8008444:	d107      	bne.n	8008456 <_strtol_l.constprop.0+0x56>
 8008446:	2220      	movs	r2, #32
 8008448:	782b      	ldrb	r3, [r5, #0]
 800844a:	4393      	bics	r3, r2
 800844c:	2b58      	cmp	r3, #88	; 0x58
 800844e:	d150      	bne.n	80084f2 <_strtol_l.constprop.0+0xf2>
 8008450:	2610      	movs	r6, #16
 8008452:	786c      	ldrb	r4, [r5, #1]
 8008454:	3502      	adds	r5, #2
 8008456:	4b2c      	ldr	r3, [pc, #176]	; (8008508 <_strtol_l.constprop.0+0x108>)
 8008458:	0031      	movs	r1, r6
 800845a:	18fb      	adds	r3, r7, r3
 800845c:	0018      	movs	r0, r3
 800845e:	9303      	str	r3, [sp, #12]
 8008460:	f7f7 fef2 	bl	8000248 <__aeabi_uidivmod>
 8008464:	2200      	movs	r2, #0
 8008466:	9104      	str	r1, [sp, #16]
 8008468:	2101      	movs	r1, #1
 800846a:	4684      	mov	ip, r0
 800846c:	0010      	movs	r0, r2
 800846e:	4249      	negs	r1, r1
 8008470:	0023      	movs	r3, r4
 8008472:	3b30      	subs	r3, #48	; 0x30
 8008474:	2b09      	cmp	r3, #9
 8008476:	d903      	bls.n	8008480 <_strtol_l.constprop.0+0x80>
 8008478:	3b11      	subs	r3, #17
 800847a:	2b19      	cmp	r3, #25
 800847c:	d81d      	bhi.n	80084ba <_strtol_l.constprop.0+0xba>
 800847e:	330a      	adds	r3, #10
 8008480:	429e      	cmp	r6, r3
 8008482:	dd1e      	ble.n	80084c2 <_strtol_l.constprop.0+0xc2>
 8008484:	1c54      	adds	r4, r2, #1
 8008486:	d009      	beq.n	800849c <_strtol_l.constprop.0+0x9c>
 8008488:	000a      	movs	r2, r1
 800848a:	4584      	cmp	ip, r0
 800848c:	d306      	bcc.n	800849c <_strtol_l.constprop.0+0x9c>
 800848e:	d102      	bne.n	8008496 <_strtol_l.constprop.0+0x96>
 8008490:	9c04      	ldr	r4, [sp, #16]
 8008492:	429c      	cmp	r4, r3
 8008494:	db02      	blt.n	800849c <_strtol_l.constprop.0+0x9c>
 8008496:	2201      	movs	r2, #1
 8008498:	4370      	muls	r0, r6
 800849a:	1818      	adds	r0, r3, r0
 800849c:	782c      	ldrb	r4, [r5, #0]
 800849e:	3501      	adds	r5, #1
 80084a0:	e7e6      	b.n	8008470 <_strtol_l.constprop.0+0x70>
 80084a2:	f000 fa7d 	bl	80089a0 <__errno>
 80084a6:	2316      	movs	r3, #22
 80084a8:	6003      	str	r3, [r0, #0]
 80084aa:	2000      	movs	r0, #0
 80084ac:	b007      	add	sp, #28
 80084ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084b0:	2c2b      	cmp	r4, #43	; 0x2b
 80084b2:	d1c2      	bne.n	800843a <_strtol_l.constprop.0+0x3a>
 80084b4:	781c      	ldrb	r4, [r3, #0]
 80084b6:	1c95      	adds	r5, r2, #2
 80084b8:	e7bf      	b.n	800843a <_strtol_l.constprop.0+0x3a>
 80084ba:	0023      	movs	r3, r4
 80084bc:	3b61      	subs	r3, #97	; 0x61
 80084be:	2b19      	cmp	r3, #25
 80084c0:	d9dd      	bls.n	800847e <_strtol_l.constprop.0+0x7e>
 80084c2:	1c53      	adds	r3, r2, #1
 80084c4:	d109      	bne.n	80084da <_strtol_l.constprop.0+0xda>
 80084c6:	2322      	movs	r3, #34	; 0x22
 80084c8:	9a05      	ldr	r2, [sp, #20]
 80084ca:	9803      	ldr	r0, [sp, #12]
 80084cc:	6013      	str	r3, [r2, #0]
 80084ce:	9b02      	ldr	r3, [sp, #8]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d0eb      	beq.n	80084ac <_strtol_l.constprop.0+0xac>
 80084d4:	1e6b      	subs	r3, r5, #1
 80084d6:	9301      	str	r3, [sp, #4]
 80084d8:	e007      	b.n	80084ea <_strtol_l.constprop.0+0xea>
 80084da:	2f00      	cmp	r7, #0
 80084dc:	d000      	beq.n	80084e0 <_strtol_l.constprop.0+0xe0>
 80084de:	4240      	negs	r0, r0
 80084e0:	9b02      	ldr	r3, [sp, #8]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d0e2      	beq.n	80084ac <_strtol_l.constprop.0+0xac>
 80084e6:	2a00      	cmp	r2, #0
 80084e8:	d1f4      	bne.n	80084d4 <_strtol_l.constprop.0+0xd4>
 80084ea:	9b02      	ldr	r3, [sp, #8]
 80084ec:	9a01      	ldr	r2, [sp, #4]
 80084ee:	601a      	str	r2, [r3, #0]
 80084f0:	e7dc      	b.n	80084ac <_strtol_l.constprop.0+0xac>
 80084f2:	2430      	movs	r4, #48	; 0x30
 80084f4:	2e00      	cmp	r6, #0
 80084f6:	d1ae      	bne.n	8008456 <_strtol_l.constprop.0+0x56>
 80084f8:	3608      	adds	r6, #8
 80084fa:	e7ac      	b.n	8008456 <_strtol_l.constprop.0+0x56>
 80084fc:	2c30      	cmp	r4, #48	; 0x30
 80084fe:	d0a2      	beq.n	8008446 <_strtol_l.constprop.0+0x46>
 8008500:	260a      	movs	r6, #10
 8008502:	e7a8      	b.n	8008456 <_strtol_l.constprop.0+0x56>
 8008504:	0800f529 	.word	0x0800f529
 8008508:	7fffffff 	.word	0x7fffffff

0800850c <_strtol_r>:
 800850c:	b510      	push	{r4, lr}
 800850e:	f7ff ff77 	bl	8008400 <_strtol_l.constprop.0>
 8008512:	bd10      	pop	{r4, pc}

08008514 <strtol>:
 8008514:	b510      	push	{r4, lr}
 8008516:	4c04      	ldr	r4, [pc, #16]	; (8008528 <strtol+0x14>)
 8008518:	0013      	movs	r3, r2
 800851a:	000a      	movs	r2, r1
 800851c:	0001      	movs	r1, r0
 800851e:	6820      	ldr	r0, [r4, #0]
 8008520:	f7ff ff6e 	bl	8008400 <_strtol_l.constprop.0>
 8008524:	bd10      	pop	{r4, pc}
 8008526:	46c0      	nop			; (mov r8, r8)
 8008528:	200006d0 	.word	0x200006d0

0800852c <std>:
 800852c:	2300      	movs	r3, #0
 800852e:	b510      	push	{r4, lr}
 8008530:	0004      	movs	r4, r0
 8008532:	6003      	str	r3, [r0, #0]
 8008534:	6043      	str	r3, [r0, #4]
 8008536:	6083      	str	r3, [r0, #8]
 8008538:	8181      	strh	r1, [r0, #12]
 800853a:	6643      	str	r3, [r0, #100]	; 0x64
 800853c:	81c2      	strh	r2, [r0, #14]
 800853e:	6103      	str	r3, [r0, #16]
 8008540:	6143      	str	r3, [r0, #20]
 8008542:	6183      	str	r3, [r0, #24]
 8008544:	0019      	movs	r1, r3
 8008546:	2208      	movs	r2, #8
 8008548:	305c      	adds	r0, #92	; 0x5c
 800854a:	f000 f97d 	bl	8008848 <memset>
 800854e:	4b0b      	ldr	r3, [pc, #44]	; (800857c <std+0x50>)
 8008550:	61e4      	str	r4, [r4, #28]
 8008552:	6223      	str	r3, [r4, #32]
 8008554:	4b0a      	ldr	r3, [pc, #40]	; (8008580 <std+0x54>)
 8008556:	6263      	str	r3, [r4, #36]	; 0x24
 8008558:	4b0a      	ldr	r3, [pc, #40]	; (8008584 <std+0x58>)
 800855a:	62a3      	str	r3, [r4, #40]	; 0x28
 800855c:	4b0a      	ldr	r3, [pc, #40]	; (8008588 <std+0x5c>)
 800855e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008560:	4b0a      	ldr	r3, [pc, #40]	; (800858c <std+0x60>)
 8008562:	429c      	cmp	r4, r3
 8008564:	d005      	beq.n	8008572 <std+0x46>
 8008566:	4b0a      	ldr	r3, [pc, #40]	; (8008590 <std+0x64>)
 8008568:	429c      	cmp	r4, r3
 800856a:	d002      	beq.n	8008572 <std+0x46>
 800856c:	4b09      	ldr	r3, [pc, #36]	; (8008594 <std+0x68>)
 800856e:	429c      	cmp	r4, r3
 8008570:	d103      	bne.n	800857a <std+0x4e>
 8008572:	0020      	movs	r0, r4
 8008574:	3058      	adds	r0, #88	; 0x58
 8008576:	f000 fa3d 	bl	80089f4 <__retarget_lock_init_recursive>
 800857a:	bd10      	pop	{r4, pc}
 800857c:	080087ad 	.word	0x080087ad
 8008580:	080087d9 	.word	0x080087d9
 8008584:	08008811 	.word	0x08008811
 8008588:	0800883d 	.word	0x0800883d
 800858c:	20000c88 	.word	0x20000c88
 8008590:	20000cf0 	.word	0x20000cf0
 8008594:	20000d58 	.word	0x20000d58

08008598 <stdio_exit_handler>:
 8008598:	b510      	push	{r4, lr}
 800859a:	4a03      	ldr	r2, [pc, #12]	; (80085a8 <stdio_exit_handler+0x10>)
 800859c:	4903      	ldr	r1, [pc, #12]	; (80085ac <stdio_exit_handler+0x14>)
 800859e:	4804      	ldr	r0, [pc, #16]	; (80085b0 <stdio_exit_handler+0x18>)
 80085a0:	f000 f86c 	bl	800867c <_fwalk_sglue>
 80085a4:	bd10      	pop	{r4, pc}
 80085a6:	46c0      	nop			; (mov r8, r8)
 80085a8:	20000434 	.word	0x20000434
 80085ac:	0800c4f5 	.word	0x0800c4f5
 80085b0:	200005b0 	.word	0x200005b0

080085b4 <cleanup_stdio>:
 80085b4:	6841      	ldr	r1, [r0, #4]
 80085b6:	4b0b      	ldr	r3, [pc, #44]	; (80085e4 <cleanup_stdio+0x30>)
 80085b8:	b510      	push	{r4, lr}
 80085ba:	0004      	movs	r4, r0
 80085bc:	4299      	cmp	r1, r3
 80085be:	d001      	beq.n	80085c4 <cleanup_stdio+0x10>
 80085c0:	f003 ff98 	bl	800c4f4 <_fclose_r>
 80085c4:	68a1      	ldr	r1, [r4, #8]
 80085c6:	4b08      	ldr	r3, [pc, #32]	; (80085e8 <cleanup_stdio+0x34>)
 80085c8:	4299      	cmp	r1, r3
 80085ca:	d002      	beq.n	80085d2 <cleanup_stdio+0x1e>
 80085cc:	0020      	movs	r0, r4
 80085ce:	f003 ff91 	bl	800c4f4 <_fclose_r>
 80085d2:	68e1      	ldr	r1, [r4, #12]
 80085d4:	4b05      	ldr	r3, [pc, #20]	; (80085ec <cleanup_stdio+0x38>)
 80085d6:	4299      	cmp	r1, r3
 80085d8:	d002      	beq.n	80085e0 <cleanup_stdio+0x2c>
 80085da:	0020      	movs	r0, r4
 80085dc:	f003 ff8a 	bl	800c4f4 <_fclose_r>
 80085e0:	bd10      	pop	{r4, pc}
 80085e2:	46c0      	nop			; (mov r8, r8)
 80085e4:	20000c88 	.word	0x20000c88
 80085e8:	20000cf0 	.word	0x20000cf0
 80085ec:	20000d58 	.word	0x20000d58

080085f0 <global_stdio_init.part.0>:
 80085f0:	b510      	push	{r4, lr}
 80085f2:	4b09      	ldr	r3, [pc, #36]	; (8008618 <global_stdio_init.part.0+0x28>)
 80085f4:	4a09      	ldr	r2, [pc, #36]	; (800861c <global_stdio_init.part.0+0x2c>)
 80085f6:	2104      	movs	r1, #4
 80085f8:	601a      	str	r2, [r3, #0]
 80085fa:	4809      	ldr	r0, [pc, #36]	; (8008620 <global_stdio_init.part.0+0x30>)
 80085fc:	2200      	movs	r2, #0
 80085fe:	f7ff ff95 	bl	800852c <std>
 8008602:	2201      	movs	r2, #1
 8008604:	2109      	movs	r1, #9
 8008606:	4807      	ldr	r0, [pc, #28]	; (8008624 <global_stdio_init.part.0+0x34>)
 8008608:	f7ff ff90 	bl	800852c <std>
 800860c:	2202      	movs	r2, #2
 800860e:	2112      	movs	r1, #18
 8008610:	4805      	ldr	r0, [pc, #20]	; (8008628 <global_stdio_init.part.0+0x38>)
 8008612:	f7ff ff8b 	bl	800852c <std>
 8008616:	bd10      	pop	{r4, pc}
 8008618:	20000dc0 	.word	0x20000dc0
 800861c:	08008599 	.word	0x08008599
 8008620:	20000c88 	.word	0x20000c88
 8008624:	20000cf0 	.word	0x20000cf0
 8008628:	20000d58 	.word	0x20000d58

0800862c <__sfp_lock_acquire>:
 800862c:	b510      	push	{r4, lr}
 800862e:	4802      	ldr	r0, [pc, #8]	; (8008638 <__sfp_lock_acquire+0xc>)
 8008630:	f000 f9e2 	bl	80089f8 <__retarget_lock_acquire_recursive>
 8008634:	bd10      	pop	{r4, pc}
 8008636:	46c0      	nop			; (mov r8, r8)
 8008638:	20000dca 	.word	0x20000dca

0800863c <__sfp_lock_release>:
 800863c:	b510      	push	{r4, lr}
 800863e:	4802      	ldr	r0, [pc, #8]	; (8008648 <__sfp_lock_release+0xc>)
 8008640:	f000 f9db 	bl	80089fa <__retarget_lock_release_recursive>
 8008644:	bd10      	pop	{r4, pc}
 8008646:	46c0      	nop			; (mov r8, r8)
 8008648:	20000dca 	.word	0x20000dca

0800864c <__sinit>:
 800864c:	b510      	push	{r4, lr}
 800864e:	0004      	movs	r4, r0
 8008650:	f7ff ffec 	bl	800862c <__sfp_lock_acquire>
 8008654:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008656:	2b00      	cmp	r3, #0
 8008658:	d002      	beq.n	8008660 <__sinit+0x14>
 800865a:	f7ff ffef 	bl	800863c <__sfp_lock_release>
 800865e:	bd10      	pop	{r4, pc}
 8008660:	4b04      	ldr	r3, [pc, #16]	; (8008674 <__sinit+0x28>)
 8008662:	6363      	str	r3, [r4, #52]	; 0x34
 8008664:	4b04      	ldr	r3, [pc, #16]	; (8008678 <__sinit+0x2c>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1f6      	bne.n	800865a <__sinit+0xe>
 800866c:	f7ff ffc0 	bl	80085f0 <global_stdio_init.part.0>
 8008670:	e7f3      	b.n	800865a <__sinit+0xe>
 8008672:	46c0      	nop			; (mov r8, r8)
 8008674:	080085b5 	.word	0x080085b5
 8008678:	20000dc0 	.word	0x20000dc0

0800867c <_fwalk_sglue>:
 800867c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800867e:	0014      	movs	r4, r2
 8008680:	2600      	movs	r6, #0
 8008682:	9000      	str	r0, [sp, #0]
 8008684:	9101      	str	r1, [sp, #4]
 8008686:	68a5      	ldr	r5, [r4, #8]
 8008688:	6867      	ldr	r7, [r4, #4]
 800868a:	3f01      	subs	r7, #1
 800868c:	d504      	bpl.n	8008698 <_fwalk_sglue+0x1c>
 800868e:	6824      	ldr	r4, [r4, #0]
 8008690:	2c00      	cmp	r4, #0
 8008692:	d1f8      	bne.n	8008686 <_fwalk_sglue+0xa>
 8008694:	0030      	movs	r0, r6
 8008696:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008698:	89ab      	ldrh	r3, [r5, #12]
 800869a:	2b01      	cmp	r3, #1
 800869c:	d908      	bls.n	80086b0 <_fwalk_sglue+0x34>
 800869e:	220e      	movs	r2, #14
 80086a0:	5eab      	ldrsh	r3, [r5, r2]
 80086a2:	3301      	adds	r3, #1
 80086a4:	d004      	beq.n	80086b0 <_fwalk_sglue+0x34>
 80086a6:	0029      	movs	r1, r5
 80086a8:	9800      	ldr	r0, [sp, #0]
 80086aa:	9b01      	ldr	r3, [sp, #4]
 80086ac:	4798      	blx	r3
 80086ae:	4306      	orrs	r6, r0
 80086b0:	3568      	adds	r5, #104	; 0x68
 80086b2:	e7ea      	b.n	800868a <_fwalk_sglue+0xe>

080086b4 <snprintf>:
 80086b4:	b40c      	push	{r2, r3}
 80086b6:	b530      	push	{r4, r5, lr}
 80086b8:	4b17      	ldr	r3, [pc, #92]	; (8008718 <snprintf+0x64>)
 80086ba:	000c      	movs	r4, r1
 80086bc:	681d      	ldr	r5, [r3, #0]
 80086be:	b09d      	sub	sp, #116	; 0x74
 80086c0:	2900      	cmp	r1, #0
 80086c2:	da08      	bge.n	80086d6 <snprintf+0x22>
 80086c4:	238b      	movs	r3, #139	; 0x8b
 80086c6:	2001      	movs	r0, #1
 80086c8:	602b      	str	r3, [r5, #0]
 80086ca:	4240      	negs	r0, r0
 80086cc:	b01d      	add	sp, #116	; 0x74
 80086ce:	bc30      	pop	{r4, r5}
 80086d0:	bc08      	pop	{r3}
 80086d2:	b002      	add	sp, #8
 80086d4:	4718      	bx	r3
 80086d6:	2382      	movs	r3, #130	; 0x82
 80086d8:	466a      	mov	r2, sp
 80086da:	009b      	lsls	r3, r3, #2
 80086dc:	8293      	strh	r3, [r2, #20]
 80086de:	2300      	movs	r3, #0
 80086e0:	9002      	str	r0, [sp, #8]
 80086e2:	9006      	str	r0, [sp, #24]
 80086e4:	4299      	cmp	r1, r3
 80086e6:	d000      	beq.n	80086ea <snprintf+0x36>
 80086e8:	1e4b      	subs	r3, r1, #1
 80086ea:	9304      	str	r3, [sp, #16]
 80086ec:	9307      	str	r3, [sp, #28]
 80086ee:	2301      	movs	r3, #1
 80086f0:	466a      	mov	r2, sp
 80086f2:	425b      	negs	r3, r3
 80086f4:	82d3      	strh	r3, [r2, #22]
 80086f6:	0028      	movs	r0, r5
 80086f8:	ab21      	add	r3, sp, #132	; 0x84
 80086fa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80086fc:	a902      	add	r1, sp, #8
 80086fe:	9301      	str	r3, [sp, #4]
 8008700:	f001 fa9a 	bl	8009c38 <_svfprintf_r>
 8008704:	1c43      	adds	r3, r0, #1
 8008706:	da01      	bge.n	800870c <snprintf+0x58>
 8008708:	238b      	movs	r3, #139	; 0x8b
 800870a:	602b      	str	r3, [r5, #0]
 800870c:	2c00      	cmp	r4, #0
 800870e:	d0dd      	beq.n	80086cc <snprintf+0x18>
 8008710:	2200      	movs	r2, #0
 8008712:	9b02      	ldr	r3, [sp, #8]
 8008714:	701a      	strb	r2, [r3, #0]
 8008716:	e7d9      	b.n	80086cc <snprintf+0x18>
 8008718:	200006d0 	.word	0x200006d0

0800871c <sprintf>:
 800871c:	b40e      	push	{r1, r2, r3}
 800871e:	b500      	push	{lr}
 8008720:	490b      	ldr	r1, [pc, #44]	; (8008750 <sprintf+0x34>)
 8008722:	b09c      	sub	sp, #112	; 0x70
 8008724:	ab1d      	add	r3, sp, #116	; 0x74
 8008726:	9002      	str	r0, [sp, #8]
 8008728:	9006      	str	r0, [sp, #24]
 800872a:	9107      	str	r1, [sp, #28]
 800872c:	9104      	str	r1, [sp, #16]
 800872e:	4809      	ldr	r0, [pc, #36]	; (8008754 <sprintf+0x38>)
 8008730:	4909      	ldr	r1, [pc, #36]	; (8008758 <sprintf+0x3c>)
 8008732:	cb04      	ldmia	r3!, {r2}
 8008734:	9105      	str	r1, [sp, #20]
 8008736:	6800      	ldr	r0, [r0, #0]
 8008738:	a902      	add	r1, sp, #8
 800873a:	9301      	str	r3, [sp, #4]
 800873c:	f001 fa7c 	bl	8009c38 <_svfprintf_r>
 8008740:	2200      	movs	r2, #0
 8008742:	9b02      	ldr	r3, [sp, #8]
 8008744:	701a      	strb	r2, [r3, #0]
 8008746:	b01c      	add	sp, #112	; 0x70
 8008748:	bc08      	pop	{r3}
 800874a:	b003      	add	sp, #12
 800874c:	4718      	bx	r3
 800874e:	46c0      	nop			; (mov r8, r8)
 8008750:	7fffffff 	.word	0x7fffffff
 8008754:	200006d0 	.word	0x200006d0
 8008758:	ffff0208 	.word	0xffff0208

0800875c <sscanf>:
 800875c:	b40e      	push	{r1, r2, r3}
 800875e:	b530      	push	{r4, r5, lr}
 8008760:	2381      	movs	r3, #129	; 0x81
 8008762:	b09c      	sub	sp, #112	; 0x70
 8008764:	466a      	mov	r2, sp
 8008766:	ac1f      	add	r4, sp, #124	; 0x7c
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	cc20      	ldmia	r4!, {r5}
 800876c:	8293      	strh	r3, [r2, #20]
 800876e:	9002      	str	r0, [sp, #8]
 8008770:	9006      	str	r0, [sp, #24]
 8008772:	f7f7 fcc7 	bl	8000104 <strlen>
 8008776:	4b0b      	ldr	r3, [pc, #44]	; (80087a4 <sscanf+0x48>)
 8008778:	466a      	mov	r2, sp
 800877a:	930a      	str	r3, [sp, #40]	; 0x28
 800877c:	2300      	movs	r3, #0
 800877e:	9003      	str	r0, [sp, #12]
 8008780:	9007      	str	r0, [sp, #28]
 8008782:	4809      	ldr	r0, [pc, #36]	; (80087a8 <sscanf+0x4c>)
 8008784:	930e      	str	r3, [sp, #56]	; 0x38
 8008786:	9313      	str	r3, [sp, #76]	; 0x4c
 8008788:	3b01      	subs	r3, #1
 800878a:	82d3      	strh	r3, [r2, #22]
 800878c:	a902      	add	r1, sp, #8
 800878e:	0023      	movs	r3, r4
 8008790:	002a      	movs	r2, r5
 8008792:	6800      	ldr	r0, [r0, #0]
 8008794:	9401      	str	r4, [sp, #4]
 8008796:	f002 fc91 	bl	800b0bc <__ssvfscanf_r>
 800879a:	b01c      	add	sp, #112	; 0x70
 800879c:	bc30      	pop	{r4, r5}
 800879e:	bc08      	pop	{r3}
 80087a0:	b003      	add	sp, #12
 80087a2:	4718      	bx	r3
 80087a4:	080087d5 	.word	0x080087d5
 80087a8:	200006d0 	.word	0x200006d0

080087ac <__sread>:
 80087ac:	b570      	push	{r4, r5, r6, lr}
 80087ae:	000c      	movs	r4, r1
 80087b0:	250e      	movs	r5, #14
 80087b2:	5f49      	ldrsh	r1, [r1, r5]
 80087b4:	f000 f8ba 	bl	800892c <_read_r>
 80087b8:	2800      	cmp	r0, #0
 80087ba:	db03      	blt.n	80087c4 <__sread+0x18>
 80087bc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80087be:	181b      	adds	r3, r3, r0
 80087c0:	6523      	str	r3, [r4, #80]	; 0x50
 80087c2:	bd70      	pop	{r4, r5, r6, pc}
 80087c4:	89a3      	ldrh	r3, [r4, #12]
 80087c6:	4a02      	ldr	r2, [pc, #8]	; (80087d0 <__sread+0x24>)
 80087c8:	4013      	ands	r3, r2
 80087ca:	81a3      	strh	r3, [r4, #12]
 80087cc:	e7f9      	b.n	80087c2 <__sread+0x16>
 80087ce:	46c0      	nop			; (mov r8, r8)
 80087d0:	ffffefff 	.word	0xffffefff

080087d4 <__seofread>:
 80087d4:	2000      	movs	r0, #0
 80087d6:	4770      	bx	lr

080087d8 <__swrite>:
 80087d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087da:	001f      	movs	r7, r3
 80087dc:	898b      	ldrh	r3, [r1, #12]
 80087de:	0005      	movs	r5, r0
 80087e0:	000c      	movs	r4, r1
 80087e2:	0016      	movs	r6, r2
 80087e4:	05db      	lsls	r3, r3, #23
 80087e6:	d505      	bpl.n	80087f4 <__swrite+0x1c>
 80087e8:	230e      	movs	r3, #14
 80087ea:	5ec9      	ldrsh	r1, [r1, r3]
 80087ec:	2200      	movs	r2, #0
 80087ee:	2302      	movs	r3, #2
 80087f0:	f000 f888 	bl	8008904 <_lseek_r>
 80087f4:	89a3      	ldrh	r3, [r4, #12]
 80087f6:	4a05      	ldr	r2, [pc, #20]	; (800880c <__swrite+0x34>)
 80087f8:	0028      	movs	r0, r5
 80087fa:	4013      	ands	r3, r2
 80087fc:	81a3      	strh	r3, [r4, #12]
 80087fe:	0032      	movs	r2, r6
 8008800:	230e      	movs	r3, #14
 8008802:	5ee1      	ldrsh	r1, [r4, r3]
 8008804:	003b      	movs	r3, r7
 8008806:	f000 f8b7 	bl	8008978 <_write_r>
 800880a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800880c:	ffffefff 	.word	0xffffefff

08008810 <__sseek>:
 8008810:	b570      	push	{r4, r5, r6, lr}
 8008812:	000c      	movs	r4, r1
 8008814:	250e      	movs	r5, #14
 8008816:	5f49      	ldrsh	r1, [r1, r5]
 8008818:	f000 f874 	bl	8008904 <_lseek_r>
 800881c:	89a3      	ldrh	r3, [r4, #12]
 800881e:	1c42      	adds	r2, r0, #1
 8008820:	d103      	bne.n	800882a <__sseek+0x1a>
 8008822:	4a05      	ldr	r2, [pc, #20]	; (8008838 <__sseek+0x28>)
 8008824:	4013      	ands	r3, r2
 8008826:	81a3      	strh	r3, [r4, #12]
 8008828:	bd70      	pop	{r4, r5, r6, pc}
 800882a:	2280      	movs	r2, #128	; 0x80
 800882c:	0152      	lsls	r2, r2, #5
 800882e:	4313      	orrs	r3, r2
 8008830:	81a3      	strh	r3, [r4, #12]
 8008832:	6520      	str	r0, [r4, #80]	; 0x50
 8008834:	e7f8      	b.n	8008828 <__sseek+0x18>
 8008836:	46c0      	nop			; (mov r8, r8)
 8008838:	ffffefff 	.word	0xffffefff

0800883c <__sclose>:
 800883c:	b510      	push	{r4, lr}
 800883e:	230e      	movs	r3, #14
 8008840:	5ec9      	ldrsh	r1, [r1, r3]
 8008842:	f000 f84d 	bl	80088e0 <_close_r>
 8008846:	bd10      	pop	{r4, pc}

08008848 <memset>:
 8008848:	0003      	movs	r3, r0
 800884a:	1882      	adds	r2, r0, r2
 800884c:	4293      	cmp	r3, r2
 800884e:	d100      	bne.n	8008852 <memset+0xa>
 8008850:	4770      	bx	lr
 8008852:	7019      	strb	r1, [r3, #0]
 8008854:	3301      	adds	r3, #1
 8008856:	e7f9      	b.n	800884c <memset+0x4>

08008858 <strncmp>:
 8008858:	b530      	push	{r4, r5, lr}
 800885a:	0005      	movs	r5, r0
 800885c:	1e10      	subs	r0, r2, #0
 800885e:	d00b      	beq.n	8008878 <strncmp+0x20>
 8008860:	2400      	movs	r4, #0
 8008862:	3a01      	subs	r2, #1
 8008864:	5d2b      	ldrb	r3, [r5, r4]
 8008866:	5d08      	ldrb	r0, [r1, r4]
 8008868:	4283      	cmp	r3, r0
 800886a:	d104      	bne.n	8008876 <strncmp+0x1e>
 800886c:	42a2      	cmp	r2, r4
 800886e:	d002      	beq.n	8008876 <strncmp+0x1e>
 8008870:	3401      	adds	r4, #1
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1f6      	bne.n	8008864 <strncmp+0xc>
 8008876:	1a18      	subs	r0, r3, r0
 8008878:	bd30      	pop	{r4, r5, pc}

0800887a <strncpy>:
 800887a:	0003      	movs	r3, r0
 800887c:	b530      	push	{r4, r5, lr}
 800887e:	001d      	movs	r5, r3
 8008880:	2a00      	cmp	r2, #0
 8008882:	d006      	beq.n	8008892 <strncpy+0x18>
 8008884:	780c      	ldrb	r4, [r1, #0]
 8008886:	3a01      	subs	r2, #1
 8008888:	3301      	adds	r3, #1
 800888a:	702c      	strb	r4, [r5, #0]
 800888c:	3101      	adds	r1, #1
 800888e:	2c00      	cmp	r4, #0
 8008890:	d1f5      	bne.n	800887e <strncpy+0x4>
 8008892:	2100      	movs	r1, #0
 8008894:	189a      	adds	r2, r3, r2
 8008896:	4293      	cmp	r3, r2
 8008898:	d100      	bne.n	800889c <strncpy+0x22>
 800889a:	bd30      	pop	{r4, r5, pc}
 800889c:	7019      	strb	r1, [r3, #0]
 800889e:	3301      	adds	r3, #1
 80088a0:	e7f9      	b.n	8008896 <strncpy+0x1c>

080088a2 <strstr>:
 80088a2:	780a      	ldrb	r2, [r1, #0]
 80088a4:	b530      	push	{r4, r5, lr}
 80088a6:	2a00      	cmp	r2, #0
 80088a8:	d10c      	bne.n	80088c4 <strstr+0x22>
 80088aa:	bd30      	pop	{r4, r5, pc}
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d108      	bne.n	80088c2 <strstr+0x20>
 80088b0:	2301      	movs	r3, #1
 80088b2:	5ccc      	ldrb	r4, [r1, r3]
 80088b4:	2c00      	cmp	r4, #0
 80088b6:	d0f8      	beq.n	80088aa <strstr+0x8>
 80088b8:	5cc5      	ldrb	r5, [r0, r3]
 80088ba:	42a5      	cmp	r5, r4
 80088bc:	d101      	bne.n	80088c2 <strstr+0x20>
 80088be:	3301      	adds	r3, #1
 80088c0:	e7f7      	b.n	80088b2 <strstr+0x10>
 80088c2:	3001      	adds	r0, #1
 80088c4:	7803      	ldrb	r3, [r0, #0]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d1f0      	bne.n	80088ac <strstr+0xa>
 80088ca:	0018      	movs	r0, r3
 80088cc:	e7ed      	b.n	80088aa <strstr+0x8>
	...

080088d0 <__locale_mb_cur_max>:
 80088d0:	2294      	movs	r2, #148	; 0x94
 80088d2:	4b02      	ldr	r3, [pc, #8]	; (80088dc <__locale_mb_cur_max+0xc>)
 80088d4:	0052      	lsls	r2, r2, #1
 80088d6:	5c98      	ldrb	r0, [r3, r2]
 80088d8:	4770      	bx	lr
 80088da:	46c0      	nop			; (mov r8, r8)
 80088dc:	20000440 	.word	0x20000440

080088e0 <_close_r>:
 80088e0:	2300      	movs	r3, #0
 80088e2:	b570      	push	{r4, r5, r6, lr}
 80088e4:	4d06      	ldr	r5, [pc, #24]	; (8008900 <_close_r+0x20>)
 80088e6:	0004      	movs	r4, r0
 80088e8:	0008      	movs	r0, r1
 80088ea:	602b      	str	r3, [r5, #0]
 80088ec:	f7fa fd4b 	bl	8003386 <_close>
 80088f0:	1c43      	adds	r3, r0, #1
 80088f2:	d103      	bne.n	80088fc <_close_r+0x1c>
 80088f4:	682b      	ldr	r3, [r5, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d000      	beq.n	80088fc <_close_r+0x1c>
 80088fa:	6023      	str	r3, [r4, #0]
 80088fc:	bd70      	pop	{r4, r5, r6, pc}
 80088fe:	46c0      	nop			; (mov r8, r8)
 8008900:	20000dc4 	.word	0x20000dc4

08008904 <_lseek_r>:
 8008904:	b570      	push	{r4, r5, r6, lr}
 8008906:	0004      	movs	r4, r0
 8008908:	0008      	movs	r0, r1
 800890a:	0011      	movs	r1, r2
 800890c:	001a      	movs	r2, r3
 800890e:	2300      	movs	r3, #0
 8008910:	4d05      	ldr	r5, [pc, #20]	; (8008928 <_lseek_r+0x24>)
 8008912:	602b      	str	r3, [r5, #0]
 8008914:	f7fa fd58 	bl	80033c8 <_lseek>
 8008918:	1c43      	adds	r3, r0, #1
 800891a:	d103      	bne.n	8008924 <_lseek_r+0x20>
 800891c:	682b      	ldr	r3, [r5, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d000      	beq.n	8008924 <_lseek_r+0x20>
 8008922:	6023      	str	r3, [r4, #0]
 8008924:	bd70      	pop	{r4, r5, r6, pc}
 8008926:	46c0      	nop			; (mov r8, r8)
 8008928:	20000dc4 	.word	0x20000dc4

0800892c <_read_r>:
 800892c:	b570      	push	{r4, r5, r6, lr}
 800892e:	0004      	movs	r4, r0
 8008930:	0008      	movs	r0, r1
 8008932:	0011      	movs	r1, r2
 8008934:	001a      	movs	r2, r3
 8008936:	2300      	movs	r3, #0
 8008938:	4d05      	ldr	r5, [pc, #20]	; (8008950 <_read_r+0x24>)
 800893a:	602b      	str	r3, [r5, #0]
 800893c:	f7fa fcea 	bl	8003314 <_read>
 8008940:	1c43      	adds	r3, r0, #1
 8008942:	d103      	bne.n	800894c <_read_r+0x20>
 8008944:	682b      	ldr	r3, [r5, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d000      	beq.n	800894c <_read_r+0x20>
 800894a:	6023      	str	r3, [r4, #0]
 800894c:	bd70      	pop	{r4, r5, r6, pc}
 800894e:	46c0      	nop			; (mov r8, r8)
 8008950:	20000dc4 	.word	0x20000dc4

08008954 <_sbrk_r>:
 8008954:	2300      	movs	r3, #0
 8008956:	b570      	push	{r4, r5, r6, lr}
 8008958:	4d06      	ldr	r5, [pc, #24]	; (8008974 <_sbrk_r+0x20>)
 800895a:	0004      	movs	r4, r0
 800895c:	0008      	movs	r0, r1
 800895e:	602b      	str	r3, [r5, #0]
 8008960:	f7fa fd3e 	bl	80033e0 <_sbrk>
 8008964:	1c43      	adds	r3, r0, #1
 8008966:	d103      	bne.n	8008970 <_sbrk_r+0x1c>
 8008968:	682b      	ldr	r3, [r5, #0]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d000      	beq.n	8008970 <_sbrk_r+0x1c>
 800896e:	6023      	str	r3, [r4, #0]
 8008970:	bd70      	pop	{r4, r5, r6, pc}
 8008972:	46c0      	nop			; (mov r8, r8)
 8008974:	20000dc4 	.word	0x20000dc4

08008978 <_write_r>:
 8008978:	b570      	push	{r4, r5, r6, lr}
 800897a:	0004      	movs	r4, r0
 800897c:	0008      	movs	r0, r1
 800897e:	0011      	movs	r1, r2
 8008980:	001a      	movs	r2, r3
 8008982:	2300      	movs	r3, #0
 8008984:	4d05      	ldr	r5, [pc, #20]	; (800899c <_write_r+0x24>)
 8008986:	602b      	str	r3, [r5, #0]
 8008988:	f7fa fce1 	bl	800334e <_write>
 800898c:	1c43      	adds	r3, r0, #1
 800898e:	d103      	bne.n	8008998 <_write_r+0x20>
 8008990:	682b      	ldr	r3, [r5, #0]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d000      	beq.n	8008998 <_write_r+0x20>
 8008996:	6023      	str	r3, [r4, #0]
 8008998:	bd70      	pop	{r4, r5, r6, pc}
 800899a:	46c0      	nop			; (mov r8, r8)
 800899c:	20000dc4 	.word	0x20000dc4

080089a0 <__errno>:
 80089a0:	4b01      	ldr	r3, [pc, #4]	; (80089a8 <__errno+0x8>)
 80089a2:	6818      	ldr	r0, [r3, #0]
 80089a4:	4770      	bx	lr
 80089a6:	46c0      	nop			; (mov r8, r8)
 80089a8:	200006d0 	.word	0x200006d0

080089ac <__libc_init_array>:
 80089ac:	b570      	push	{r4, r5, r6, lr}
 80089ae:	2600      	movs	r6, #0
 80089b0:	4c0c      	ldr	r4, [pc, #48]	; (80089e4 <__libc_init_array+0x38>)
 80089b2:	4d0d      	ldr	r5, [pc, #52]	; (80089e8 <__libc_init_array+0x3c>)
 80089b4:	1b64      	subs	r4, r4, r5
 80089b6:	10a4      	asrs	r4, r4, #2
 80089b8:	42a6      	cmp	r6, r4
 80089ba:	d109      	bne.n	80089d0 <__libc_init_array+0x24>
 80089bc:	2600      	movs	r6, #0
 80089be:	f006 fcc5 	bl	800f34c <_init>
 80089c2:	4c0a      	ldr	r4, [pc, #40]	; (80089ec <__libc_init_array+0x40>)
 80089c4:	4d0a      	ldr	r5, [pc, #40]	; (80089f0 <__libc_init_array+0x44>)
 80089c6:	1b64      	subs	r4, r4, r5
 80089c8:	10a4      	asrs	r4, r4, #2
 80089ca:	42a6      	cmp	r6, r4
 80089cc:	d105      	bne.n	80089da <__libc_init_array+0x2e>
 80089ce:	bd70      	pop	{r4, r5, r6, pc}
 80089d0:	00b3      	lsls	r3, r6, #2
 80089d2:	58eb      	ldr	r3, [r5, r3]
 80089d4:	4798      	blx	r3
 80089d6:	3601      	adds	r6, #1
 80089d8:	e7ee      	b.n	80089b8 <__libc_init_array+0xc>
 80089da:	00b3      	lsls	r3, r6, #2
 80089dc:	58eb      	ldr	r3, [r5, r3]
 80089de:	4798      	blx	r3
 80089e0:	3601      	adds	r6, #1
 80089e2:	e7f2      	b.n	80089ca <__libc_init_array+0x1e>
 80089e4:	0800f944 	.word	0x0800f944
 80089e8:	0800f944 	.word	0x0800f944
 80089ec:	0800f94c 	.word	0x0800f94c
 80089f0:	0800f944 	.word	0x0800f944

080089f4 <__retarget_lock_init_recursive>:
 80089f4:	4770      	bx	lr

080089f6 <__retarget_lock_close_recursive>:
 80089f6:	4770      	bx	lr

080089f8 <__retarget_lock_acquire_recursive>:
 80089f8:	4770      	bx	lr

080089fa <__retarget_lock_release_recursive>:
 80089fa:	4770      	bx	lr

080089fc <sysconf>:
 80089fc:	2380      	movs	r3, #128	; 0x80
 80089fe:	b510      	push	{r4, lr}
 8008a00:	2808      	cmp	r0, #8
 8008a02:	d004      	beq.n	8008a0e <sysconf+0x12>
 8008a04:	f7ff ffcc 	bl	80089a0 <__errno>
 8008a08:	2316      	movs	r3, #22
 8008a0a:	6003      	str	r3, [r0, #0]
 8008a0c:	3b17      	subs	r3, #23
 8008a0e:	0018      	movs	r0, r3
 8008a10:	bd10      	pop	{r4, pc}

08008a12 <memcpy>:
 8008a12:	2300      	movs	r3, #0
 8008a14:	b510      	push	{r4, lr}
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d100      	bne.n	8008a1c <memcpy+0xa>
 8008a1a:	bd10      	pop	{r4, pc}
 8008a1c:	5ccc      	ldrb	r4, [r1, r3]
 8008a1e:	54c4      	strb	r4, [r0, r3]
 8008a20:	3301      	adds	r3, #1
 8008a22:	e7f8      	b.n	8008a16 <memcpy+0x4>

08008a24 <nan>:
 8008a24:	2000      	movs	r0, #0
 8008a26:	4901      	ldr	r1, [pc, #4]	; (8008a2c <nan+0x8>)
 8008a28:	4770      	bx	lr
 8008a2a:	46c0      	nop			; (mov r8, r8)
 8008a2c:	7ff80000 	.word	0x7ff80000

08008a30 <nanf>:
 8008a30:	4800      	ldr	r0, [pc, #0]	; (8008a34 <nanf+0x4>)
 8008a32:	4770      	bx	lr
 8008a34:	7fc00000 	.word	0x7fc00000

08008a38 <register_fini>:
 8008a38:	4b03      	ldr	r3, [pc, #12]	; (8008a48 <register_fini+0x10>)
 8008a3a:	b510      	push	{r4, lr}
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d002      	beq.n	8008a46 <register_fini+0xe>
 8008a40:	4802      	ldr	r0, [pc, #8]	; (8008a4c <register_fini+0x14>)
 8008a42:	f000 f805 	bl	8008a50 <atexit>
 8008a46:	bd10      	pop	{r4, pc}
 8008a48:	00000000 	.word	0x00000000
 8008a4c:	0800c7ad 	.word	0x0800c7ad

08008a50 <atexit>:
 8008a50:	2300      	movs	r3, #0
 8008a52:	b510      	push	{r4, lr}
 8008a54:	0001      	movs	r1, r0
 8008a56:	001a      	movs	r2, r3
 8008a58:	0018      	movs	r0, r3
 8008a5a:	f003 fef9 	bl	800c850 <__register_exitproc>
 8008a5e:	bd10      	pop	{r4, pc}

08008a60 <_malloc_trim_r>:
 8008a60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a62:	0004      	movs	r4, r0
 8008a64:	2008      	movs	r0, #8
 8008a66:	000d      	movs	r5, r1
 8008a68:	f7ff ffc8 	bl	80089fc <sysconf>
 8008a6c:	0006      	movs	r6, r0
 8008a6e:	0020      	movs	r0, r4
 8008a70:	f7fe fe7e 	bl	8007770 <__malloc_lock>
 8008a74:	2203      	movs	r2, #3
 8008a76:	4f21      	ldr	r7, [pc, #132]	; (8008afc <_malloc_trim_r+0x9c>)
 8008a78:	0031      	movs	r1, r6
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	4393      	bics	r3, r2
 8008a80:	1b58      	subs	r0, r3, r5
 8008a82:	3811      	subs	r0, #17
 8008a84:	1980      	adds	r0, r0, r6
 8008a86:	9301      	str	r3, [sp, #4]
 8008a88:	f7f7 fb58 	bl	800013c <__udivsi3>
 8008a8c:	1e45      	subs	r5, r0, #1
 8008a8e:	4375      	muls	r5, r6
 8008a90:	42ae      	cmp	r6, r5
 8008a92:	dd04      	ble.n	8008a9e <_malloc_trim_r+0x3e>
 8008a94:	0020      	movs	r0, r4
 8008a96:	f7fe fe73 	bl	8007780 <__malloc_unlock>
 8008a9a:	2000      	movs	r0, #0
 8008a9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a9e:	2100      	movs	r1, #0
 8008aa0:	0020      	movs	r0, r4
 8008aa2:	f7ff ff57 	bl	8008954 <_sbrk_r>
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	9a01      	ldr	r2, [sp, #4]
 8008aaa:	189b      	adds	r3, r3, r2
 8008aac:	4298      	cmp	r0, r3
 8008aae:	d1f1      	bne.n	8008a94 <_malloc_trim_r+0x34>
 8008ab0:	0020      	movs	r0, r4
 8008ab2:	4269      	negs	r1, r5
 8008ab4:	f7ff ff4e 	bl	8008954 <_sbrk_r>
 8008ab8:	3001      	adds	r0, #1
 8008aba:	d110      	bne.n	8008ade <_malloc_trim_r+0x7e>
 8008abc:	2100      	movs	r1, #0
 8008abe:	0020      	movs	r0, r4
 8008ac0:	f7ff ff48 	bl	8008954 <_sbrk_r>
 8008ac4:	68ba      	ldr	r2, [r7, #8]
 8008ac6:	1a81      	subs	r1, r0, r2
 8008ac8:	290f      	cmp	r1, #15
 8008aca:	dde3      	ble.n	8008a94 <_malloc_trim_r+0x34>
 8008acc:	4d0c      	ldr	r5, [pc, #48]	; (8008b00 <_malloc_trim_r+0xa0>)
 8008ace:	4b0d      	ldr	r3, [pc, #52]	; (8008b04 <_malloc_trim_r+0xa4>)
 8008ad0:	682d      	ldr	r5, [r5, #0]
 8008ad2:	1b40      	subs	r0, r0, r5
 8008ad4:	6018      	str	r0, [r3, #0]
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	430b      	orrs	r3, r1
 8008ada:	6053      	str	r3, [r2, #4]
 8008adc:	e7da      	b.n	8008a94 <_malloc_trim_r+0x34>
 8008ade:	2601      	movs	r6, #1
 8008ae0:	9b01      	ldr	r3, [sp, #4]
 8008ae2:	68ba      	ldr	r2, [r7, #8]
 8008ae4:	1b5b      	subs	r3, r3, r5
 8008ae6:	4333      	orrs	r3, r6
 8008ae8:	6053      	str	r3, [r2, #4]
 8008aea:	4a06      	ldr	r2, [pc, #24]	; (8008b04 <_malloc_trim_r+0xa4>)
 8008aec:	0020      	movs	r0, r4
 8008aee:	6813      	ldr	r3, [r2, #0]
 8008af0:	1b5b      	subs	r3, r3, r5
 8008af2:	6013      	str	r3, [r2, #0]
 8008af4:	f7fe fe44 	bl	8007780 <__malloc_unlock>
 8008af8:	0030      	movs	r0, r6
 8008afa:	e7cf      	b.n	8008a9c <_malloc_trim_r+0x3c>
 8008afc:	20000024 	.word	0x20000024
 8008b00:	2000042c 	.word	0x2000042c
 8008b04:	20000c54 	.word	0x20000c54

08008b08 <_free_r>:
 8008b08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b0a:	1e0d      	subs	r5, r1, #0
 8008b0c:	9001      	str	r0, [sp, #4]
 8008b0e:	d02d      	beq.n	8008b6c <_free_r+0x64>
 8008b10:	f7fe fe2e 	bl	8007770 <__malloc_lock>
 8008b14:	2301      	movs	r3, #1
 8008b16:	0029      	movs	r1, r5
 8008b18:	469c      	mov	ip, r3
 8008b1a:	3908      	subs	r1, #8
 8008b1c:	684f      	ldr	r7, [r1, #4]
 8008b1e:	4662      	mov	r2, ip
 8008b20:	003b      	movs	r3, r7
 8008b22:	4664      	mov	r4, ip
 8008b24:	4393      	bics	r3, r2
 8008b26:	18c8      	adds	r0, r1, r3
 8008b28:	6845      	ldr	r5, [r0, #4]
 8008b2a:	3202      	adds	r2, #2
 8008b2c:	4395      	bics	r5, r2
 8008b2e:	4a4a      	ldr	r2, [pc, #296]	; (8008c58 <_free_r+0x150>)
 8008b30:	4027      	ands	r7, r4
 8008b32:	6896      	ldr	r6, [r2, #8]
 8008b34:	4286      	cmp	r6, r0
 8008b36:	d11a      	bne.n	8008b6e <_free_r+0x66>
 8008b38:	195b      	adds	r3, r3, r5
 8008b3a:	2f00      	cmp	r7, #0
 8008b3c:	d106      	bne.n	8008b4c <_free_r+0x44>
 8008b3e:	6808      	ldr	r0, [r1, #0]
 8008b40:	1a09      	subs	r1, r1, r0
 8008b42:	688d      	ldr	r5, [r1, #8]
 8008b44:	181b      	adds	r3, r3, r0
 8008b46:	68c8      	ldr	r0, [r1, #12]
 8008b48:	60e8      	str	r0, [r5, #12]
 8008b4a:	6085      	str	r5, [r0, #8]
 8008b4c:	2001      	movs	r0, #1
 8008b4e:	4318      	orrs	r0, r3
 8008b50:	6048      	str	r0, [r1, #4]
 8008b52:	6091      	str	r1, [r2, #8]
 8008b54:	4a41      	ldr	r2, [pc, #260]	; (8008c5c <_free_r+0x154>)
 8008b56:	6812      	ldr	r2, [r2, #0]
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d804      	bhi.n	8008b66 <_free_r+0x5e>
 8008b5c:	4b40      	ldr	r3, [pc, #256]	; (8008c60 <_free_r+0x158>)
 8008b5e:	9801      	ldr	r0, [sp, #4]
 8008b60:	6819      	ldr	r1, [r3, #0]
 8008b62:	f7ff ff7d 	bl	8008a60 <_malloc_trim_r>
 8008b66:	9801      	ldr	r0, [sp, #4]
 8008b68:	f7fe fe0a 	bl	8007780 <__malloc_unlock>
 8008b6c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008b6e:	2600      	movs	r6, #0
 8008b70:	6045      	str	r5, [r0, #4]
 8008b72:	42b7      	cmp	r7, r6
 8008b74:	d109      	bne.n	8008b8a <_free_r+0x82>
 8008b76:	680f      	ldr	r7, [r1, #0]
 8008b78:	4c3a      	ldr	r4, [pc, #232]	; (8008c64 <_free_r+0x15c>)
 8008b7a:	1bc9      	subs	r1, r1, r7
 8008b7c:	19db      	adds	r3, r3, r7
 8008b7e:	688f      	ldr	r7, [r1, #8]
 8008b80:	42a7      	cmp	r7, r4
 8008b82:	d02c      	beq.n	8008bde <_free_r+0xd6>
 8008b84:	68cc      	ldr	r4, [r1, #12]
 8008b86:	60fc      	str	r4, [r7, #12]
 8008b88:	60a7      	str	r7, [r4, #8]
 8008b8a:	1947      	adds	r7, r0, r5
 8008b8c:	687c      	ldr	r4, [r7, #4]
 8008b8e:	2701      	movs	r7, #1
 8008b90:	423c      	tst	r4, r7
 8008b92:	d10b      	bne.n	8008bac <_free_r+0xa4>
 8008b94:	195b      	adds	r3, r3, r5
 8008b96:	6885      	ldr	r5, [r0, #8]
 8008b98:	2e00      	cmp	r6, #0
 8008b9a:	d122      	bne.n	8008be2 <_free_r+0xda>
 8008b9c:	4c31      	ldr	r4, [pc, #196]	; (8008c64 <_free_r+0x15c>)
 8008b9e:	42a5      	cmp	r5, r4
 8008ba0:	d11f      	bne.n	8008be2 <_free_r+0xda>
 8008ba2:	003e      	movs	r6, r7
 8008ba4:	6151      	str	r1, [r2, #20]
 8008ba6:	6111      	str	r1, [r2, #16]
 8008ba8:	60cd      	str	r5, [r1, #12]
 8008baa:	608d      	str	r5, [r1, #8]
 8008bac:	2501      	movs	r5, #1
 8008bae:	0028      	movs	r0, r5
 8008bb0:	4318      	orrs	r0, r3
 8008bb2:	6048      	str	r0, [r1, #4]
 8008bb4:	50cb      	str	r3, [r1, r3]
 8008bb6:	2e00      	cmp	r6, #0
 8008bb8:	d1d5      	bne.n	8008b66 <_free_r+0x5e>
 8008bba:	2080      	movs	r0, #128	; 0x80
 8008bbc:	0080      	lsls	r0, r0, #2
 8008bbe:	4283      	cmp	r3, r0
 8008bc0:	d213      	bcs.n	8008bea <_free_r+0xe2>
 8008bc2:	08d8      	lsrs	r0, r3, #3
 8008bc4:	095b      	lsrs	r3, r3, #5
 8008bc6:	409d      	lsls	r5, r3
 8008bc8:	6853      	ldr	r3, [r2, #4]
 8008bca:	431d      	orrs	r5, r3
 8008bcc:	00c3      	lsls	r3, r0, #3
 8008bce:	189b      	adds	r3, r3, r2
 8008bd0:	6055      	str	r5, [r2, #4]
 8008bd2:	689a      	ldr	r2, [r3, #8]
 8008bd4:	60cb      	str	r3, [r1, #12]
 8008bd6:	608a      	str	r2, [r1, #8]
 8008bd8:	6099      	str	r1, [r3, #8]
 8008bda:	60d1      	str	r1, [r2, #12]
 8008bdc:	e7c3      	b.n	8008b66 <_free_r+0x5e>
 8008bde:	4666      	mov	r6, ip
 8008be0:	e7d3      	b.n	8008b8a <_free_r+0x82>
 8008be2:	68c0      	ldr	r0, [r0, #12]
 8008be4:	60e8      	str	r0, [r5, #12]
 8008be6:	6085      	str	r5, [r0, #8]
 8008be8:	e7e0      	b.n	8008bac <_free_r+0xa4>
 8008bea:	0a5d      	lsrs	r5, r3, #9
 8008bec:	2d04      	cmp	r5, #4
 8008bee:	d812      	bhi.n	8008c16 <_free_r+0x10e>
 8008bf0:	0998      	lsrs	r0, r3, #6
 8008bf2:	3038      	adds	r0, #56	; 0x38
 8008bf4:	00c6      	lsls	r6, r0, #3
 8008bf6:	18b6      	adds	r6, r6, r2
 8008bf8:	68b5      	ldr	r5, [r6, #8]
 8008bfa:	2703      	movs	r7, #3
 8008bfc:	42ae      	cmp	r6, r5
 8008bfe:	d125      	bne.n	8008c4c <_free_r+0x144>
 8008c00:	2301      	movs	r3, #1
 8008c02:	1080      	asrs	r0, r0, #2
 8008c04:	4083      	lsls	r3, r0
 8008c06:	6850      	ldr	r0, [r2, #4]
 8008c08:	4303      	orrs	r3, r0
 8008c0a:	6053      	str	r3, [r2, #4]
 8008c0c:	60ce      	str	r6, [r1, #12]
 8008c0e:	608d      	str	r5, [r1, #8]
 8008c10:	60b1      	str	r1, [r6, #8]
 8008c12:	60e9      	str	r1, [r5, #12]
 8008c14:	e7a7      	b.n	8008b66 <_free_r+0x5e>
 8008c16:	2d14      	cmp	r5, #20
 8008c18:	d802      	bhi.n	8008c20 <_free_r+0x118>
 8008c1a:	0028      	movs	r0, r5
 8008c1c:	305b      	adds	r0, #91	; 0x5b
 8008c1e:	e7e9      	b.n	8008bf4 <_free_r+0xec>
 8008c20:	2d54      	cmp	r5, #84	; 0x54
 8008c22:	d802      	bhi.n	8008c2a <_free_r+0x122>
 8008c24:	0b18      	lsrs	r0, r3, #12
 8008c26:	306e      	adds	r0, #110	; 0x6e
 8008c28:	e7e4      	b.n	8008bf4 <_free_r+0xec>
 8008c2a:	20aa      	movs	r0, #170	; 0xaa
 8008c2c:	0040      	lsls	r0, r0, #1
 8008c2e:	4285      	cmp	r5, r0
 8008c30:	d802      	bhi.n	8008c38 <_free_r+0x130>
 8008c32:	0bd8      	lsrs	r0, r3, #15
 8008c34:	3077      	adds	r0, #119	; 0x77
 8008c36:	e7dd      	b.n	8008bf4 <_free_r+0xec>
 8008c38:	4e0b      	ldr	r6, [pc, #44]	; (8008c68 <_free_r+0x160>)
 8008c3a:	207e      	movs	r0, #126	; 0x7e
 8008c3c:	42b5      	cmp	r5, r6
 8008c3e:	d8d9      	bhi.n	8008bf4 <_free_r+0xec>
 8008c40:	0c98      	lsrs	r0, r3, #18
 8008c42:	307c      	adds	r0, #124	; 0x7c
 8008c44:	e7d6      	b.n	8008bf4 <_free_r+0xec>
 8008c46:	68ad      	ldr	r5, [r5, #8]
 8008c48:	42ae      	cmp	r6, r5
 8008c4a:	d003      	beq.n	8008c54 <_free_r+0x14c>
 8008c4c:	686a      	ldr	r2, [r5, #4]
 8008c4e:	43ba      	bics	r2, r7
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d8f8      	bhi.n	8008c46 <_free_r+0x13e>
 8008c54:	68ee      	ldr	r6, [r5, #12]
 8008c56:	e7d9      	b.n	8008c0c <_free_r+0x104>
 8008c58:	20000024 	.word	0x20000024
 8008c5c:	20000430 	.word	0x20000430
 8008c60:	20000c84 	.word	0x20000c84
 8008c64:	2000002c 	.word	0x2000002c
 8008c68:	00000554 	.word	0x00000554

08008c6c <rshift>:
 8008c6c:	0002      	movs	r2, r0
 8008c6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c70:	6904      	ldr	r4, [r0, #16]
 8008c72:	114b      	asrs	r3, r1, #5
 8008c74:	b085      	sub	sp, #20
 8008c76:	3214      	adds	r2, #20
 8008c78:	9302      	str	r3, [sp, #8]
 8008c7a:	114d      	asrs	r5, r1, #5
 8008c7c:	0013      	movs	r3, r2
 8008c7e:	42ac      	cmp	r4, r5
 8008c80:	dd32      	ble.n	8008ce8 <rshift+0x7c>
 8008c82:	261f      	movs	r6, #31
 8008c84:	000f      	movs	r7, r1
 8008c86:	114b      	asrs	r3, r1, #5
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	00a5      	lsls	r5, r4, #2
 8008c8c:	18d3      	adds	r3, r2, r3
 8008c8e:	4037      	ands	r7, r6
 8008c90:	1955      	adds	r5, r2, r5
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	9701      	str	r7, [sp, #4]
 8008c96:	4231      	tst	r1, r6
 8008c98:	d10d      	bne.n	8008cb6 <rshift+0x4a>
 8008c9a:	0016      	movs	r6, r2
 8008c9c:	0019      	movs	r1, r3
 8008c9e:	428d      	cmp	r5, r1
 8008ca0:	d836      	bhi.n	8008d10 <rshift+0xa4>
 8008ca2:	9900      	ldr	r1, [sp, #0]
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	3903      	subs	r1, #3
 8008ca8:	428d      	cmp	r5, r1
 8008caa:	d302      	bcc.n	8008cb2 <rshift+0x46>
 8008cac:	9b02      	ldr	r3, [sp, #8]
 8008cae:	1ae4      	subs	r4, r4, r3
 8008cb0:	00a3      	lsls	r3, r4, #2
 8008cb2:	18d3      	adds	r3, r2, r3
 8008cb4:	e018      	b.n	8008ce8 <rshift+0x7c>
 8008cb6:	2120      	movs	r1, #32
 8008cb8:	9e01      	ldr	r6, [sp, #4]
 8008cba:	9f01      	ldr	r7, [sp, #4]
 8008cbc:	1b89      	subs	r1, r1, r6
 8008cbe:	9e00      	ldr	r6, [sp, #0]
 8008cc0:	9103      	str	r1, [sp, #12]
 8008cc2:	ce02      	ldmia	r6!, {r1}
 8008cc4:	4694      	mov	ip, r2
 8008cc6:	40f9      	lsrs	r1, r7
 8008cc8:	42b5      	cmp	r5, r6
 8008cca:	d816      	bhi.n	8008cfa <rshift+0x8e>
 8008ccc:	9e00      	ldr	r6, [sp, #0]
 8008cce:	2300      	movs	r3, #0
 8008cd0:	3601      	adds	r6, #1
 8008cd2:	42b5      	cmp	r5, r6
 8008cd4:	d303      	bcc.n	8008cde <rshift+0x72>
 8008cd6:	9b02      	ldr	r3, [sp, #8]
 8008cd8:	1ae3      	subs	r3, r4, r3
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	3b04      	subs	r3, #4
 8008cde:	18d3      	adds	r3, r2, r3
 8008ce0:	6019      	str	r1, [r3, #0]
 8008ce2:	2900      	cmp	r1, #0
 8008ce4:	d000      	beq.n	8008ce8 <rshift+0x7c>
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	1a99      	subs	r1, r3, r2
 8008cea:	1089      	asrs	r1, r1, #2
 8008cec:	6101      	str	r1, [r0, #16]
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d101      	bne.n	8008cf6 <rshift+0x8a>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	6143      	str	r3, [r0, #20]
 8008cf6:	b005      	add	sp, #20
 8008cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cfa:	6837      	ldr	r7, [r6, #0]
 8008cfc:	9b03      	ldr	r3, [sp, #12]
 8008cfe:	409f      	lsls	r7, r3
 8008d00:	430f      	orrs	r7, r1
 8008d02:	4661      	mov	r1, ip
 8008d04:	c180      	stmia	r1!, {r7}
 8008d06:	468c      	mov	ip, r1
 8008d08:	9b01      	ldr	r3, [sp, #4]
 8008d0a:	ce02      	ldmia	r6!, {r1}
 8008d0c:	40d9      	lsrs	r1, r3
 8008d0e:	e7db      	b.n	8008cc8 <rshift+0x5c>
 8008d10:	c980      	ldmia	r1!, {r7}
 8008d12:	c680      	stmia	r6!, {r7}
 8008d14:	e7c3      	b.n	8008c9e <rshift+0x32>

08008d16 <__hexdig_fun>:
 8008d16:	0002      	movs	r2, r0
 8008d18:	3a30      	subs	r2, #48	; 0x30
 8008d1a:	0003      	movs	r3, r0
 8008d1c:	2a09      	cmp	r2, #9
 8008d1e:	d802      	bhi.n	8008d26 <__hexdig_fun+0x10>
 8008d20:	3b20      	subs	r3, #32
 8008d22:	b2d8      	uxtb	r0, r3
 8008d24:	4770      	bx	lr
 8008d26:	0002      	movs	r2, r0
 8008d28:	3a61      	subs	r2, #97	; 0x61
 8008d2a:	2a05      	cmp	r2, #5
 8008d2c:	d801      	bhi.n	8008d32 <__hexdig_fun+0x1c>
 8008d2e:	3b47      	subs	r3, #71	; 0x47
 8008d30:	e7f7      	b.n	8008d22 <__hexdig_fun+0xc>
 8008d32:	001a      	movs	r2, r3
 8008d34:	3a41      	subs	r2, #65	; 0x41
 8008d36:	2000      	movs	r0, #0
 8008d38:	2a05      	cmp	r2, #5
 8008d3a:	d8f3      	bhi.n	8008d24 <__hexdig_fun+0xe>
 8008d3c:	3b27      	subs	r3, #39	; 0x27
 8008d3e:	e7f0      	b.n	8008d22 <__hexdig_fun+0xc>

08008d40 <__gethex>:
 8008d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d42:	b089      	sub	sp, #36	; 0x24
 8008d44:	9307      	str	r3, [sp, #28]
 8008d46:	2302      	movs	r3, #2
 8008d48:	9201      	str	r2, [sp, #4]
 8008d4a:	680a      	ldr	r2, [r1, #0]
 8008d4c:	425b      	negs	r3, r3
 8008d4e:	9003      	str	r0, [sp, #12]
 8008d50:	9106      	str	r1, [sp, #24]
 8008d52:	1c96      	adds	r6, r2, #2
 8008d54:	1a9b      	subs	r3, r3, r2
 8008d56:	199a      	adds	r2, r3, r6
 8008d58:	9600      	str	r6, [sp, #0]
 8008d5a:	9205      	str	r2, [sp, #20]
 8008d5c:	9a00      	ldr	r2, [sp, #0]
 8008d5e:	3601      	adds	r6, #1
 8008d60:	7810      	ldrb	r0, [r2, #0]
 8008d62:	2830      	cmp	r0, #48	; 0x30
 8008d64:	d0f7      	beq.n	8008d56 <__gethex+0x16>
 8008d66:	f7ff ffd6 	bl	8008d16 <__hexdig_fun>
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	001d      	movs	r5, r3
 8008d6e:	9302      	str	r3, [sp, #8]
 8008d70:	4298      	cmp	r0, r3
 8008d72:	d11d      	bne.n	8008db0 <__gethex+0x70>
 8008d74:	2201      	movs	r2, #1
 8008d76:	49a6      	ldr	r1, [pc, #664]	; (8009010 <__gethex+0x2d0>)
 8008d78:	9800      	ldr	r0, [sp, #0]
 8008d7a:	f7ff fd6d 	bl	8008858 <strncmp>
 8008d7e:	0007      	movs	r7, r0
 8008d80:	42a8      	cmp	r0, r5
 8008d82:	d169      	bne.n	8008e58 <__gethex+0x118>
 8008d84:	9b00      	ldr	r3, [sp, #0]
 8008d86:	0034      	movs	r4, r6
 8008d88:	7858      	ldrb	r0, [r3, #1]
 8008d8a:	f7ff ffc4 	bl	8008d16 <__hexdig_fun>
 8008d8e:	2301      	movs	r3, #1
 8008d90:	9302      	str	r3, [sp, #8]
 8008d92:	42a8      	cmp	r0, r5
 8008d94:	d02f      	beq.n	8008df6 <__gethex+0xb6>
 8008d96:	9600      	str	r6, [sp, #0]
 8008d98:	9b00      	ldr	r3, [sp, #0]
 8008d9a:	7818      	ldrb	r0, [r3, #0]
 8008d9c:	2830      	cmp	r0, #48	; 0x30
 8008d9e:	d009      	beq.n	8008db4 <__gethex+0x74>
 8008da0:	f7ff ffb9 	bl	8008d16 <__hexdig_fun>
 8008da4:	4242      	negs	r2, r0
 8008da6:	4142      	adcs	r2, r0
 8008da8:	2301      	movs	r3, #1
 8008daa:	0035      	movs	r5, r6
 8008dac:	9202      	str	r2, [sp, #8]
 8008dae:	9305      	str	r3, [sp, #20]
 8008db0:	9c00      	ldr	r4, [sp, #0]
 8008db2:	e004      	b.n	8008dbe <__gethex+0x7e>
 8008db4:	9b00      	ldr	r3, [sp, #0]
 8008db6:	3301      	adds	r3, #1
 8008db8:	9300      	str	r3, [sp, #0]
 8008dba:	e7ed      	b.n	8008d98 <__gethex+0x58>
 8008dbc:	3401      	adds	r4, #1
 8008dbe:	7820      	ldrb	r0, [r4, #0]
 8008dc0:	f7ff ffa9 	bl	8008d16 <__hexdig_fun>
 8008dc4:	1e07      	subs	r7, r0, #0
 8008dc6:	d1f9      	bne.n	8008dbc <__gethex+0x7c>
 8008dc8:	2201      	movs	r2, #1
 8008dca:	0020      	movs	r0, r4
 8008dcc:	4990      	ldr	r1, [pc, #576]	; (8009010 <__gethex+0x2d0>)
 8008dce:	f7ff fd43 	bl	8008858 <strncmp>
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	d10d      	bne.n	8008df2 <__gethex+0xb2>
 8008dd6:	2d00      	cmp	r5, #0
 8008dd8:	d106      	bne.n	8008de8 <__gethex+0xa8>
 8008dda:	3401      	adds	r4, #1
 8008ddc:	0025      	movs	r5, r4
 8008dde:	7820      	ldrb	r0, [r4, #0]
 8008de0:	f7ff ff99 	bl	8008d16 <__hexdig_fun>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d102      	bne.n	8008dee <__gethex+0xae>
 8008de8:	1b2d      	subs	r5, r5, r4
 8008dea:	00af      	lsls	r7, r5, #2
 8008dec:	e003      	b.n	8008df6 <__gethex+0xb6>
 8008dee:	3401      	adds	r4, #1
 8008df0:	e7f5      	b.n	8008dde <__gethex+0x9e>
 8008df2:	2d00      	cmp	r5, #0
 8008df4:	d1f8      	bne.n	8008de8 <__gethex+0xa8>
 8008df6:	2220      	movs	r2, #32
 8008df8:	7823      	ldrb	r3, [r4, #0]
 8008dfa:	0026      	movs	r6, r4
 8008dfc:	4393      	bics	r3, r2
 8008dfe:	2b50      	cmp	r3, #80	; 0x50
 8008e00:	d11d      	bne.n	8008e3e <__gethex+0xfe>
 8008e02:	7863      	ldrb	r3, [r4, #1]
 8008e04:	2b2b      	cmp	r3, #43	; 0x2b
 8008e06:	d02c      	beq.n	8008e62 <__gethex+0x122>
 8008e08:	2b2d      	cmp	r3, #45	; 0x2d
 8008e0a:	d02e      	beq.n	8008e6a <__gethex+0x12a>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	1c66      	adds	r6, r4, #1
 8008e10:	9304      	str	r3, [sp, #16]
 8008e12:	7830      	ldrb	r0, [r6, #0]
 8008e14:	f7ff ff7f 	bl	8008d16 <__hexdig_fun>
 8008e18:	1e43      	subs	r3, r0, #1
 8008e1a:	b2db      	uxtb	r3, r3
 8008e1c:	2b18      	cmp	r3, #24
 8008e1e:	d82b      	bhi.n	8008e78 <__gethex+0x138>
 8008e20:	3810      	subs	r0, #16
 8008e22:	0005      	movs	r5, r0
 8008e24:	7870      	ldrb	r0, [r6, #1]
 8008e26:	f7ff ff76 	bl	8008d16 <__hexdig_fun>
 8008e2a:	1e43      	subs	r3, r0, #1
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	3601      	adds	r6, #1
 8008e30:	2b18      	cmp	r3, #24
 8008e32:	d91c      	bls.n	8008e6e <__gethex+0x12e>
 8008e34:	9b04      	ldr	r3, [sp, #16]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d000      	beq.n	8008e3c <__gethex+0xfc>
 8008e3a:	426d      	negs	r5, r5
 8008e3c:	197f      	adds	r7, r7, r5
 8008e3e:	9b06      	ldr	r3, [sp, #24]
 8008e40:	601e      	str	r6, [r3, #0]
 8008e42:	9b02      	ldr	r3, [sp, #8]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d019      	beq.n	8008e7c <__gethex+0x13c>
 8008e48:	2600      	movs	r6, #0
 8008e4a:	9b05      	ldr	r3, [sp, #20]
 8008e4c:	42b3      	cmp	r3, r6
 8008e4e:	d100      	bne.n	8008e52 <__gethex+0x112>
 8008e50:	3606      	adds	r6, #6
 8008e52:	0030      	movs	r0, r6
 8008e54:	b009      	add	sp, #36	; 0x24
 8008e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e58:	2301      	movs	r3, #1
 8008e5a:	2700      	movs	r7, #0
 8008e5c:	9c00      	ldr	r4, [sp, #0]
 8008e5e:	9302      	str	r3, [sp, #8]
 8008e60:	e7c9      	b.n	8008df6 <__gethex+0xb6>
 8008e62:	2300      	movs	r3, #0
 8008e64:	9304      	str	r3, [sp, #16]
 8008e66:	1ca6      	adds	r6, r4, #2
 8008e68:	e7d3      	b.n	8008e12 <__gethex+0xd2>
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e7fa      	b.n	8008e64 <__gethex+0x124>
 8008e6e:	230a      	movs	r3, #10
 8008e70:	435d      	muls	r5, r3
 8008e72:	182d      	adds	r5, r5, r0
 8008e74:	3d10      	subs	r5, #16
 8008e76:	e7d5      	b.n	8008e24 <__gethex+0xe4>
 8008e78:	0026      	movs	r6, r4
 8008e7a:	e7e0      	b.n	8008e3e <__gethex+0xfe>
 8008e7c:	9b00      	ldr	r3, [sp, #0]
 8008e7e:	9902      	ldr	r1, [sp, #8]
 8008e80:	1ae3      	subs	r3, r4, r3
 8008e82:	3b01      	subs	r3, #1
 8008e84:	2b07      	cmp	r3, #7
 8008e86:	dc0a      	bgt.n	8008e9e <__gethex+0x15e>
 8008e88:	9803      	ldr	r0, [sp, #12]
 8008e8a:	f000 fa5d 	bl	8009348 <_Balloc>
 8008e8e:	1e05      	subs	r5, r0, #0
 8008e90:	d108      	bne.n	8008ea4 <__gethex+0x164>
 8008e92:	002a      	movs	r2, r5
 8008e94:	21e4      	movs	r1, #228	; 0xe4
 8008e96:	4b5f      	ldr	r3, [pc, #380]	; (8009014 <__gethex+0x2d4>)
 8008e98:	485f      	ldr	r0, [pc, #380]	; (8009018 <__gethex+0x2d8>)
 8008e9a:	f003 fd19 	bl	800c8d0 <__assert_func>
 8008e9e:	3101      	adds	r1, #1
 8008ea0:	105b      	asrs	r3, r3, #1
 8008ea2:	e7ef      	b.n	8008e84 <__gethex+0x144>
 8008ea4:	0003      	movs	r3, r0
 8008ea6:	3314      	adds	r3, #20
 8008ea8:	9302      	str	r3, [sp, #8]
 8008eaa:	9305      	str	r3, [sp, #20]
 8008eac:	2300      	movs	r3, #0
 8008eae:	001e      	movs	r6, r3
 8008eb0:	9304      	str	r3, [sp, #16]
 8008eb2:	9b00      	ldr	r3, [sp, #0]
 8008eb4:	42a3      	cmp	r3, r4
 8008eb6:	d33f      	bcc.n	8008f38 <__gethex+0x1f8>
 8008eb8:	9c05      	ldr	r4, [sp, #20]
 8008eba:	9b02      	ldr	r3, [sp, #8]
 8008ebc:	c440      	stmia	r4!, {r6}
 8008ebe:	1ae4      	subs	r4, r4, r3
 8008ec0:	10a4      	asrs	r4, r4, #2
 8008ec2:	0030      	movs	r0, r6
 8008ec4:	612c      	str	r4, [r5, #16]
 8008ec6:	f000 fb01 	bl	80094cc <__hi0bits>
 8008eca:	9b01      	ldr	r3, [sp, #4]
 8008ecc:	0164      	lsls	r4, r4, #5
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	1a26      	subs	r6, r4, r0
 8008ed2:	9300      	str	r3, [sp, #0]
 8008ed4:	429e      	cmp	r6, r3
 8008ed6:	dd51      	ble.n	8008f7c <__gethex+0x23c>
 8008ed8:	1af6      	subs	r6, r6, r3
 8008eda:	0031      	movs	r1, r6
 8008edc:	0028      	movs	r0, r5
 8008ede:	f000 fe7b 	bl	8009bd8 <__any_on>
 8008ee2:	1e04      	subs	r4, r0, #0
 8008ee4:	d016      	beq.n	8008f14 <__gethex+0x1d4>
 8008ee6:	2401      	movs	r4, #1
 8008ee8:	231f      	movs	r3, #31
 8008eea:	0020      	movs	r0, r4
 8008eec:	1e72      	subs	r2, r6, #1
 8008eee:	4013      	ands	r3, r2
 8008ef0:	4098      	lsls	r0, r3
 8008ef2:	0003      	movs	r3, r0
 8008ef4:	1151      	asrs	r1, r2, #5
 8008ef6:	9802      	ldr	r0, [sp, #8]
 8008ef8:	0089      	lsls	r1, r1, #2
 8008efa:	5809      	ldr	r1, [r1, r0]
 8008efc:	4219      	tst	r1, r3
 8008efe:	d009      	beq.n	8008f14 <__gethex+0x1d4>
 8008f00:	42a2      	cmp	r2, r4
 8008f02:	dd06      	ble.n	8008f12 <__gethex+0x1d2>
 8008f04:	0028      	movs	r0, r5
 8008f06:	1eb1      	subs	r1, r6, #2
 8008f08:	f000 fe66 	bl	8009bd8 <__any_on>
 8008f0c:	3402      	adds	r4, #2
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	d100      	bne.n	8008f14 <__gethex+0x1d4>
 8008f12:	2402      	movs	r4, #2
 8008f14:	0031      	movs	r1, r6
 8008f16:	0028      	movs	r0, r5
 8008f18:	f7ff fea8 	bl	8008c6c <rshift>
 8008f1c:	19bf      	adds	r7, r7, r6
 8008f1e:	9b01      	ldr	r3, [sp, #4]
 8008f20:	689b      	ldr	r3, [r3, #8]
 8008f22:	42bb      	cmp	r3, r7
 8008f24:	da3a      	bge.n	8008f9c <__gethex+0x25c>
 8008f26:	0029      	movs	r1, r5
 8008f28:	9803      	ldr	r0, [sp, #12]
 8008f2a:	f000 fa35 	bl	8009398 <_Bfree>
 8008f2e:	2300      	movs	r3, #0
 8008f30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f32:	26a3      	movs	r6, #163	; 0xa3
 8008f34:	6013      	str	r3, [r2, #0]
 8008f36:	e78c      	b.n	8008e52 <__gethex+0x112>
 8008f38:	3c01      	subs	r4, #1
 8008f3a:	7823      	ldrb	r3, [r4, #0]
 8008f3c:	2b2e      	cmp	r3, #46	; 0x2e
 8008f3e:	d012      	beq.n	8008f66 <__gethex+0x226>
 8008f40:	9b04      	ldr	r3, [sp, #16]
 8008f42:	2b20      	cmp	r3, #32
 8008f44:	d104      	bne.n	8008f50 <__gethex+0x210>
 8008f46:	9b05      	ldr	r3, [sp, #20]
 8008f48:	c340      	stmia	r3!, {r6}
 8008f4a:	2600      	movs	r6, #0
 8008f4c:	9305      	str	r3, [sp, #20]
 8008f4e:	9604      	str	r6, [sp, #16]
 8008f50:	7820      	ldrb	r0, [r4, #0]
 8008f52:	f7ff fee0 	bl	8008d16 <__hexdig_fun>
 8008f56:	230f      	movs	r3, #15
 8008f58:	4018      	ands	r0, r3
 8008f5a:	9b04      	ldr	r3, [sp, #16]
 8008f5c:	4098      	lsls	r0, r3
 8008f5e:	3304      	adds	r3, #4
 8008f60:	4306      	orrs	r6, r0
 8008f62:	9304      	str	r3, [sp, #16]
 8008f64:	e7a5      	b.n	8008eb2 <__gethex+0x172>
 8008f66:	9b00      	ldr	r3, [sp, #0]
 8008f68:	42a3      	cmp	r3, r4
 8008f6a:	d8e9      	bhi.n	8008f40 <__gethex+0x200>
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	0020      	movs	r0, r4
 8008f70:	4927      	ldr	r1, [pc, #156]	; (8009010 <__gethex+0x2d0>)
 8008f72:	f7ff fc71 	bl	8008858 <strncmp>
 8008f76:	2800      	cmp	r0, #0
 8008f78:	d1e2      	bne.n	8008f40 <__gethex+0x200>
 8008f7a:	e79a      	b.n	8008eb2 <__gethex+0x172>
 8008f7c:	9b00      	ldr	r3, [sp, #0]
 8008f7e:	2400      	movs	r4, #0
 8008f80:	429e      	cmp	r6, r3
 8008f82:	dacc      	bge.n	8008f1e <__gethex+0x1de>
 8008f84:	1b9e      	subs	r6, r3, r6
 8008f86:	0029      	movs	r1, r5
 8008f88:	0032      	movs	r2, r6
 8008f8a:	9803      	ldr	r0, [sp, #12]
 8008f8c:	f000 fbf0 	bl	8009770 <__lshift>
 8008f90:	0003      	movs	r3, r0
 8008f92:	3314      	adds	r3, #20
 8008f94:	0005      	movs	r5, r0
 8008f96:	1bbf      	subs	r7, r7, r6
 8008f98:	9302      	str	r3, [sp, #8]
 8008f9a:	e7c0      	b.n	8008f1e <__gethex+0x1de>
 8008f9c:	9b01      	ldr	r3, [sp, #4]
 8008f9e:	685e      	ldr	r6, [r3, #4]
 8008fa0:	42be      	cmp	r6, r7
 8008fa2:	dd70      	ble.n	8009086 <__gethex+0x346>
 8008fa4:	9b00      	ldr	r3, [sp, #0]
 8008fa6:	1bf6      	subs	r6, r6, r7
 8008fa8:	42b3      	cmp	r3, r6
 8008faa:	dc37      	bgt.n	800901c <__gethex+0x2dc>
 8008fac:	9b01      	ldr	r3, [sp, #4]
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	2b02      	cmp	r3, #2
 8008fb2:	d024      	beq.n	8008ffe <__gethex+0x2be>
 8008fb4:	2b03      	cmp	r3, #3
 8008fb6:	d026      	beq.n	8009006 <__gethex+0x2c6>
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d117      	bne.n	8008fec <__gethex+0x2ac>
 8008fbc:	9b00      	ldr	r3, [sp, #0]
 8008fbe:	42b3      	cmp	r3, r6
 8008fc0:	d114      	bne.n	8008fec <__gethex+0x2ac>
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d10b      	bne.n	8008fde <__gethex+0x29e>
 8008fc6:	9b01      	ldr	r3, [sp, #4]
 8008fc8:	9a07      	ldr	r2, [sp, #28]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	2662      	movs	r6, #98	; 0x62
 8008fce:	6013      	str	r3, [r2, #0]
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	9a02      	ldr	r2, [sp, #8]
 8008fd4:	612b      	str	r3, [r5, #16]
 8008fd6:	6013      	str	r3, [r2, #0]
 8008fd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fda:	601d      	str	r5, [r3, #0]
 8008fdc:	e739      	b.n	8008e52 <__gethex+0x112>
 8008fde:	9900      	ldr	r1, [sp, #0]
 8008fe0:	0028      	movs	r0, r5
 8008fe2:	3901      	subs	r1, #1
 8008fe4:	f000 fdf8 	bl	8009bd8 <__any_on>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	d1ec      	bne.n	8008fc6 <__gethex+0x286>
 8008fec:	0029      	movs	r1, r5
 8008fee:	9803      	ldr	r0, [sp, #12]
 8008ff0:	f000 f9d2 	bl	8009398 <_Bfree>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ff8:	2650      	movs	r6, #80	; 0x50
 8008ffa:	6013      	str	r3, [r2, #0]
 8008ffc:	e729      	b.n	8008e52 <__gethex+0x112>
 8008ffe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1f3      	bne.n	8008fec <__gethex+0x2ac>
 8009004:	e7df      	b.n	8008fc6 <__gethex+0x286>
 8009006:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009008:	2b00      	cmp	r3, #0
 800900a:	d1dc      	bne.n	8008fc6 <__gethex+0x286>
 800900c:	e7ee      	b.n	8008fec <__gethex+0x2ac>
 800900e:	46c0      	nop			; (mov r8, r8)
 8009010:	0800f4d4 	.word	0x0800f4d4
 8009014:	0800f631 	.word	0x0800f631
 8009018:	0800f642 	.word	0x0800f642
 800901c:	1e77      	subs	r7, r6, #1
 800901e:	2c00      	cmp	r4, #0
 8009020:	d12f      	bne.n	8009082 <__gethex+0x342>
 8009022:	2f00      	cmp	r7, #0
 8009024:	d004      	beq.n	8009030 <__gethex+0x2f0>
 8009026:	0039      	movs	r1, r7
 8009028:	0028      	movs	r0, r5
 800902a:	f000 fdd5 	bl	8009bd8 <__any_on>
 800902e:	0004      	movs	r4, r0
 8009030:	231f      	movs	r3, #31
 8009032:	117a      	asrs	r2, r7, #5
 8009034:	401f      	ands	r7, r3
 8009036:	3b1e      	subs	r3, #30
 8009038:	40bb      	lsls	r3, r7
 800903a:	9902      	ldr	r1, [sp, #8]
 800903c:	0092      	lsls	r2, r2, #2
 800903e:	5852      	ldr	r2, [r2, r1]
 8009040:	421a      	tst	r2, r3
 8009042:	d001      	beq.n	8009048 <__gethex+0x308>
 8009044:	2302      	movs	r3, #2
 8009046:	431c      	orrs	r4, r3
 8009048:	9b00      	ldr	r3, [sp, #0]
 800904a:	0031      	movs	r1, r6
 800904c:	1b9b      	subs	r3, r3, r6
 800904e:	2602      	movs	r6, #2
 8009050:	0028      	movs	r0, r5
 8009052:	9300      	str	r3, [sp, #0]
 8009054:	f7ff fe0a 	bl	8008c6c <rshift>
 8009058:	9b01      	ldr	r3, [sp, #4]
 800905a:	685f      	ldr	r7, [r3, #4]
 800905c:	2c00      	cmp	r4, #0
 800905e:	d041      	beq.n	80090e4 <__gethex+0x3a4>
 8009060:	9b01      	ldr	r3, [sp, #4]
 8009062:	68db      	ldr	r3, [r3, #12]
 8009064:	2b02      	cmp	r3, #2
 8009066:	d010      	beq.n	800908a <__gethex+0x34a>
 8009068:	2b03      	cmp	r3, #3
 800906a:	d012      	beq.n	8009092 <__gethex+0x352>
 800906c:	2b01      	cmp	r3, #1
 800906e:	d106      	bne.n	800907e <__gethex+0x33e>
 8009070:	07a2      	lsls	r2, r4, #30
 8009072:	d504      	bpl.n	800907e <__gethex+0x33e>
 8009074:	9a02      	ldr	r2, [sp, #8]
 8009076:	6812      	ldr	r2, [r2, #0]
 8009078:	4314      	orrs	r4, r2
 800907a:	421c      	tst	r4, r3
 800907c:	d10c      	bne.n	8009098 <__gethex+0x358>
 800907e:	2310      	movs	r3, #16
 8009080:	e02f      	b.n	80090e2 <__gethex+0x3a2>
 8009082:	2401      	movs	r4, #1
 8009084:	e7d4      	b.n	8009030 <__gethex+0x2f0>
 8009086:	2601      	movs	r6, #1
 8009088:	e7e8      	b.n	800905c <__gethex+0x31c>
 800908a:	2301      	movs	r3, #1
 800908c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800908e:	1a9b      	subs	r3, r3, r2
 8009090:	930f      	str	r3, [sp, #60]	; 0x3c
 8009092:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009094:	2b00      	cmp	r3, #0
 8009096:	d0f2      	beq.n	800907e <__gethex+0x33e>
 8009098:	692b      	ldr	r3, [r5, #16]
 800909a:	2000      	movs	r0, #0
 800909c:	9302      	str	r3, [sp, #8]
 800909e:	009b      	lsls	r3, r3, #2
 80090a0:	9304      	str	r3, [sp, #16]
 80090a2:	002b      	movs	r3, r5
 80090a4:	9a04      	ldr	r2, [sp, #16]
 80090a6:	3314      	adds	r3, #20
 80090a8:	1899      	adds	r1, r3, r2
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	1c54      	adds	r4, r2, #1
 80090ae:	d01e      	beq.n	80090ee <__gethex+0x3ae>
 80090b0:	3201      	adds	r2, #1
 80090b2:	601a      	str	r2, [r3, #0]
 80090b4:	002b      	movs	r3, r5
 80090b6:	3314      	adds	r3, #20
 80090b8:	2e02      	cmp	r6, #2
 80090ba:	d141      	bne.n	8009140 <__gethex+0x400>
 80090bc:	9a01      	ldr	r2, [sp, #4]
 80090be:	9900      	ldr	r1, [sp, #0]
 80090c0:	6812      	ldr	r2, [r2, #0]
 80090c2:	3a01      	subs	r2, #1
 80090c4:	428a      	cmp	r2, r1
 80090c6:	d10b      	bne.n	80090e0 <__gethex+0x3a0>
 80090c8:	221f      	movs	r2, #31
 80090ca:	9800      	ldr	r0, [sp, #0]
 80090cc:	1149      	asrs	r1, r1, #5
 80090ce:	4002      	ands	r2, r0
 80090d0:	2001      	movs	r0, #1
 80090d2:	0004      	movs	r4, r0
 80090d4:	4094      	lsls	r4, r2
 80090d6:	0089      	lsls	r1, r1, #2
 80090d8:	58cb      	ldr	r3, [r1, r3]
 80090da:	4223      	tst	r3, r4
 80090dc:	d000      	beq.n	80090e0 <__gethex+0x3a0>
 80090de:	2601      	movs	r6, #1
 80090e0:	2320      	movs	r3, #32
 80090e2:	431e      	orrs	r6, r3
 80090e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090e6:	601d      	str	r5, [r3, #0]
 80090e8:	9b07      	ldr	r3, [sp, #28]
 80090ea:	601f      	str	r7, [r3, #0]
 80090ec:	e6b1      	b.n	8008e52 <__gethex+0x112>
 80090ee:	c301      	stmia	r3!, {r0}
 80090f0:	4299      	cmp	r1, r3
 80090f2:	d8da      	bhi.n	80090aa <__gethex+0x36a>
 80090f4:	68ab      	ldr	r3, [r5, #8]
 80090f6:	9a02      	ldr	r2, [sp, #8]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	db18      	blt.n	800912e <__gethex+0x3ee>
 80090fc:	6869      	ldr	r1, [r5, #4]
 80090fe:	9803      	ldr	r0, [sp, #12]
 8009100:	3101      	adds	r1, #1
 8009102:	f000 f921 	bl	8009348 <_Balloc>
 8009106:	1e04      	subs	r4, r0, #0
 8009108:	d104      	bne.n	8009114 <__gethex+0x3d4>
 800910a:	0022      	movs	r2, r4
 800910c:	2184      	movs	r1, #132	; 0x84
 800910e:	4b1c      	ldr	r3, [pc, #112]	; (8009180 <__gethex+0x440>)
 8009110:	481c      	ldr	r0, [pc, #112]	; (8009184 <__gethex+0x444>)
 8009112:	e6c2      	b.n	8008e9a <__gethex+0x15a>
 8009114:	0029      	movs	r1, r5
 8009116:	692a      	ldr	r2, [r5, #16]
 8009118:	310c      	adds	r1, #12
 800911a:	3202      	adds	r2, #2
 800911c:	0092      	lsls	r2, r2, #2
 800911e:	300c      	adds	r0, #12
 8009120:	f7ff fc77 	bl	8008a12 <memcpy>
 8009124:	0029      	movs	r1, r5
 8009126:	9803      	ldr	r0, [sp, #12]
 8009128:	f000 f936 	bl	8009398 <_Bfree>
 800912c:	0025      	movs	r5, r4
 800912e:	692b      	ldr	r3, [r5, #16]
 8009130:	1c5a      	adds	r2, r3, #1
 8009132:	612a      	str	r2, [r5, #16]
 8009134:	2201      	movs	r2, #1
 8009136:	3304      	adds	r3, #4
 8009138:	009b      	lsls	r3, r3, #2
 800913a:	18eb      	adds	r3, r5, r3
 800913c:	605a      	str	r2, [r3, #4]
 800913e:	e7b9      	b.n	80090b4 <__gethex+0x374>
 8009140:	692a      	ldr	r2, [r5, #16]
 8009142:	9902      	ldr	r1, [sp, #8]
 8009144:	428a      	cmp	r2, r1
 8009146:	dd09      	ble.n	800915c <__gethex+0x41c>
 8009148:	2101      	movs	r1, #1
 800914a:	0028      	movs	r0, r5
 800914c:	f7ff fd8e 	bl	8008c6c <rshift>
 8009150:	9b01      	ldr	r3, [sp, #4]
 8009152:	3701      	adds	r7, #1
 8009154:	689b      	ldr	r3, [r3, #8]
 8009156:	42bb      	cmp	r3, r7
 8009158:	dac1      	bge.n	80090de <__gethex+0x39e>
 800915a:	e6e4      	b.n	8008f26 <__gethex+0x1e6>
 800915c:	221f      	movs	r2, #31
 800915e:	9c00      	ldr	r4, [sp, #0]
 8009160:	9900      	ldr	r1, [sp, #0]
 8009162:	2601      	movs	r6, #1
 8009164:	4014      	ands	r4, r2
 8009166:	4211      	tst	r1, r2
 8009168:	d0ba      	beq.n	80090e0 <__gethex+0x3a0>
 800916a:	9a04      	ldr	r2, [sp, #16]
 800916c:	189b      	adds	r3, r3, r2
 800916e:	3b04      	subs	r3, #4
 8009170:	6818      	ldr	r0, [r3, #0]
 8009172:	f000 f9ab 	bl	80094cc <__hi0bits>
 8009176:	2320      	movs	r3, #32
 8009178:	1b1b      	subs	r3, r3, r4
 800917a:	4298      	cmp	r0, r3
 800917c:	dbe4      	blt.n	8009148 <__gethex+0x408>
 800917e:	e7af      	b.n	80090e0 <__gethex+0x3a0>
 8009180:	0800f631 	.word	0x0800f631
 8009184:	0800f642 	.word	0x0800f642

08009188 <L_shift>:
 8009188:	2308      	movs	r3, #8
 800918a:	b570      	push	{r4, r5, r6, lr}
 800918c:	2520      	movs	r5, #32
 800918e:	1a9a      	subs	r2, r3, r2
 8009190:	0092      	lsls	r2, r2, #2
 8009192:	1aad      	subs	r5, r5, r2
 8009194:	6843      	ldr	r3, [r0, #4]
 8009196:	6804      	ldr	r4, [r0, #0]
 8009198:	001e      	movs	r6, r3
 800919a:	40ae      	lsls	r6, r5
 800919c:	40d3      	lsrs	r3, r2
 800919e:	4334      	orrs	r4, r6
 80091a0:	6004      	str	r4, [r0, #0]
 80091a2:	6043      	str	r3, [r0, #4]
 80091a4:	3004      	adds	r0, #4
 80091a6:	4288      	cmp	r0, r1
 80091a8:	d3f4      	bcc.n	8009194 <L_shift+0xc>
 80091aa:	bd70      	pop	{r4, r5, r6, pc}

080091ac <__match>:
 80091ac:	b530      	push	{r4, r5, lr}
 80091ae:	6803      	ldr	r3, [r0, #0]
 80091b0:	780c      	ldrb	r4, [r1, #0]
 80091b2:	3301      	adds	r3, #1
 80091b4:	2c00      	cmp	r4, #0
 80091b6:	d102      	bne.n	80091be <__match+0x12>
 80091b8:	6003      	str	r3, [r0, #0]
 80091ba:	2001      	movs	r0, #1
 80091bc:	bd30      	pop	{r4, r5, pc}
 80091be:	781a      	ldrb	r2, [r3, #0]
 80091c0:	0015      	movs	r5, r2
 80091c2:	3d41      	subs	r5, #65	; 0x41
 80091c4:	2d19      	cmp	r5, #25
 80091c6:	d800      	bhi.n	80091ca <__match+0x1e>
 80091c8:	3220      	adds	r2, #32
 80091ca:	3101      	adds	r1, #1
 80091cc:	42a2      	cmp	r2, r4
 80091ce:	d0ef      	beq.n	80091b0 <__match+0x4>
 80091d0:	2000      	movs	r0, #0
 80091d2:	e7f3      	b.n	80091bc <__match+0x10>

080091d4 <__hexnan>:
 80091d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091d6:	680b      	ldr	r3, [r1, #0]
 80091d8:	b08b      	sub	sp, #44	; 0x2c
 80091da:	9201      	str	r2, [sp, #4]
 80091dc:	9901      	ldr	r1, [sp, #4]
 80091de:	115a      	asrs	r2, r3, #5
 80091e0:	0092      	lsls	r2, r2, #2
 80091e2:	188a      	adds	r2, r1, r2
 80091e4:	9202      	str	r2, [sp, #8]
 80091e6:	0019      	movs	r1, r3
 80091e8:	221f      	movs	r2, #31
 80091ea:	4011      	ands	r1, r2
 80091ec:	9008      	str	r0, [sp, #32]
 80091ee:	9106      	str	r1, [sp, #24]
 80091f0:	4213      	tst	r3, r2
 80091f2:	d002      	beq.n	80091fa <__hexnan+0x26>
 80091f4:	9b02      	ldr	r3, [sp, #8]
 80091f6:	3304      	adds	r3, #4
 80091f8:	9302      	str	r3, [sp, #8]
 80091fa:	9b02      	ldr	r3, [sp, #8]
 80091fc:	2500      	movs	r5, #0
 80091fe:	1f1f      	subs	r7, r3, #4
 8009200:	003e      	movs	r6, r7
 8009202:	003c      	movs	r4, r7
 8009204:	9b08      	ldr	r3, [sp, #32]
 8009206:	603d      	str	r5, [r7, #0]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	9507      	str	r5, [sp, #28]
 800920c:	9305      	str	r3, [sp, #20]
 800920e:	9503      	str	r5, [sp, #12]
 8009210:	9b05      	ldr	r3, [sp, #20]
 8009212:	3301      	adds	r3, #1
 8009214:	9309      	str	r3, [sp, #36]	; 0x24
 8009216:	9b05      	ldr	r3, [sp, #20]
 8009218:	785b      	ldrb	r3, [r3, #1]
 800921a:	9304      	str	r3, [sp, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d028      	beq.n	8009272 <__hexnan+0x9e>
 8009220:	9804      	ldr	r0, [sp, #16]
 8009222:	f7ff fd78 	bl	8008d16 <__hexdig_fun>
 8009226:	2800      	cmp	r0, #0
 8009228:	d154      	bne.n	80092d4 <__hexnan+0x100>
 800922a:	9b04      	ldr	r3, [sp, #16]
 800922c:	2b20      	cmp	r3, #32
 800922e:	d819      	bhi.n	8009264 <__hexnan+0x90>
 8009230:	9b03      	ldr	r3, [sp, #12]
 8009232:	9a07      	ldr	r2, [sp, #28]
 8009234:	4293      	cmp	r3, r2
 8009236:	dd12      	ble.n	800925e <__hexnan+0x8a>
 8009238:	42b4      	cmp	r4, r6
 800923a:	d206      	bcs.n	800924a <__hexnan+0x76>
 800923c:	2d07      	cmp	r5, #7
 800923e:	dc04      	bgt.n	800924a <__hexnan+0x76>
 8009240:	002a      	movs	r2, r5
 8009242:	0031      	movs	r1, r6
 8009244:	0020      	movs	r0, r4
 8009246:	f7ff ff9f 	bl	8009188 <L_shift>
 800924a:	9b01      	ldr	r3, [sp, #4]
 800924c:	2508      	movs	r5, #8
 800924e:	429c      	cmp	r4, r3
 8009250:	d905      	bls.n	800925e <__hexnan+0x8a>
 8009252:	1f26      	subs	r6, r4, #4
 8009254:	2500      	movs	r5, #0
 8009256:	0034      	movs	r4, r6
 8009258:	9b03      	ldr	r3, [sp, #12]
 800925a:	6035      	str	r5, [r6, #0]
 800925c:	9307      	str	r3, [sp, #28]
 800925e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009260:	9305      	str	r3, [sp, #20]
 8009262:	e7d5      	b.n	8009210 <__hexnan+0x3c>
 8009264:	9b04      	ldr	r3, [sp, #16]
 8009266:	2b29      	cmp	r3, #41	; 0x29
 8009268:	d159      	bne.n	800931e <__hexnan+0x14a>
 800926a:	9b05      	ldr	r3, [sp, #20]
 800926c:	9a08      	ldr	r2, [sp, #32]
 800926e:	3302      	adds	r3, #2
 8009270:	6013      	str	r3, [r2, #0]
 8009272:	9b03      	ldr	r3, [sp, #12]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d052      	beq.n	800931e <__hexnan+0x14a>
 8009278:	42b4      	cmp	r4, r6
 800927a:	d206      	bcs.n	800928a <__hexnan+0xb6>
 800927c:	2d07      	cmp	r5, #7
 800927e:	dc04      	bgt.n	800928a <__hexnan+0xb6>
 8009280:	002a      	movs	r2, r5
 8009282:	0031      	movs	r1, r6
 8009284:	0020      	movs	r0, r4
 8009286:	f7ff ff7f 	bl	8009188 <L_shift>
 800928a:	9b01      	ldr	r3, [sp, #4]
 800928c:	429c      	cmp	r4, r3
 800928e:	d935      	bls.n	80092fc <__hexnan+0x128>
 8009290:	001a      	movs	r2, r3
 8009292:	0023      	movs	r3, r4
 8009294:	cb02      	ldmia	r3!, {r1}
 8009296:	c202      	stmia	r2!, {r1}
 8009298:	429f      	cmp	r7, r3
 800929a:	d2fb      	bcs.n	8009294 <__hexnan+0xc0>
 800929c:	9b02      	ldr	r3, [sp, #8]
 800929e:	1c62      	adds	r2, r4, #1
 80092a0:	1ed9      	subs	r1, r3, #3
 80092a2:	2304      	movs	r3, #4
 80092a4:	4291      	cmp	r1, r2
 80092a6:	d305      	bcc.n	80092b4 <__hexnan+0xe0>
 80092a8:	9b02      	ldr	r3, [sp, #8]
 80092aa:	3b04      	subs	r3, #4
 80092ac:	1b1b      	subs	r3, r3, r4
 80092ae:	089b      	lsrs	r3, r3, #2
 80092b0:	3301      	adds	r3, #1
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	9a01      	ldr	r2, [sp, #4]
 80092b6:	18d3      	adds	r3, r2, r3
 80092b8:	2200      	movs	r2, #0
 80092ba:	c304      	stmia	r3!, {r2}
 80092bc:	429f      	cmp	r7, r3
 80092be:	d2fc      	bcs.n	80092ba <__hexnan+0xe6>
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d104      	bne.n	80092d0 <__hexnan+0xfc>
 80092c6:	9b01      	ldr	r3, [sp, #4]
 80092c8:	429f      	cmp	r7, r3
 80092ca:	d126      	bne.n	800931a <__hexnan+0x146>
 80092cc:	2301      	movs	r3, #1
 80092ce:	603b      	str	r3, [r7, #0]
 80092d0:	2005      	movs	r0, #5
 80092d2:	e025      	b.n	8009320 <__hexnan+0x14c>
 80092d4:	9b03      	ldr	r3, [sp, #12]
 80092d6:	3501      	adds	r5, #1
 80092d8:	3301      	adds	r3, #1
 80092da:	9303      	str	r3, [sp, #12]
 80092dc:	2d08      	cmp	r5, #8
 80092de:	dd06      	ble.n	80092ee <__hexnan+0x11a>
 80092e0:	9b01      	ldr	r3, [sp, #4]
 80092e2:	429c      	cmp	r4, r3
 80092e4:	d9bb      	bls.n	800925e <__hexnan+0x8a>
 80092e6:	2300      	movs	r3, #0
 80092e8:	2501      	movs	r5, #1
 80092ea:	3c04      	subs	r4, #4
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	220f      	movs	r2, #15
 80092f0:	6823      	ldr	r3, [r4, #0]
 80092f2:	4010      	ands	r0, r2
 80092f4:	011b      	lsls	r3, r3, #4
 80092f6:	4303      	orrs	r3, r0
 80092f8:	6023      	str	r3, [r4, #0]
 80092fa:	e7b0      	b.n	800925e <__hexnan+0x8a>
 80092fc:	9b06      	ldr	r3, [sp, #24]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d0de      	beq.n	80092c0 <__hexnan+0xec>
 8009302:	2320      	movs	r3, #32
 8009304:	9a06      	ldr	r2, [sp, #24]
 8009306:	9902      	ldr	r1, [sp, #8]
 8009308:	1a9b      	subs	r3, r3, r2
 800930a:	2201      	movs	r2, #1
 800930c:	4252      	negs	r2, r2
 800930e:	40da      	lsrs	r2, r3
 8009310:	3904      	subs	r1, #4
 8009312:	680b      	ldr	r3, [r1, #0]
 8009314:	4013      	ands	r3, r2
 8009316:	600b      	str	r3, [r1, #0]
 8009318:	e7d2      	b.n	80092c0 <__hexnan+0xec>
 800931a:	3f04      	subs	r7, #4
 800931c:	e7d0      	b.n	80092c0 <__hexnan+0xec>
 800931e:	2004      	movs	r0, #4
 8009320:	b00b      	add	sp, #44	; 0x2c
 8009322:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009324 <__ascii_mbtowc>:
 8009324:	b082      	sub	sp, #8
 8009326:	2900      	cmp	r1, #0
 8009328:	d100      	bne.n	800932c <__ascii_mbtowc+0x8>
 800932a:	a901      	add	r1, sp, #4
 800932c:	1e10      	subs	r0, r2, #0
 800932e:	d006      	beq.n	800933e <__ascii_mbtowc+0x1a>
 8009330:	2b00      	cmp	r3, #0
 8009332:	d006      	beq.n	8009342 <__ascii_mbtowc+0x1e>
 8009334:	7813      	ldrb	r3, [r2, #0]
 8009336:	600b      	str	r3, [r1, #0]
 8009338:	7810      	ldrb	r0, [r2, #0]
 800933a:	1e43      	subs	r3, r0, #1
 800933c:	4198      	sbcs	r0, r3
 800933e:	b002      	add	sp, #8
 8009340:	4770      	bx	lr
 8009342:	2002      	movs	r0, #2
 8009344:	4240      	negs	r0, r0
 8009346:	e7fa      	b.n	800933e <__ascii_mbtowc+0x1a>

08009348 <_Balloc>:
 8009348:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800934a:	b570      	push	{r4, r5, r6, lr}
 800934c:	0006      	movs	r6, r0
 800934e:	000c      	movs	r4, r1
 8009350:	2b00      	cmp	r3, #0
 8009352:	d012      	beq.n	800937a <_Balloc+0x32>
 8009354:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8009356:	00a2      	lsls	r2, r4, #2
 8009358:	189b      	adds	r3, r3, r2
 800935a:	6818      	ldr	r0, [r3, #0]
 800935c:	2800      	cmp	r0, #0
 800935e:	d115      	bne.n	800938c <_Balloc+0x44>
 8009360:	2101      	movs	r1, #1
 8009362:	000d      	movs	r5, r1
 8009364:	40a5      	lsls	r5, r4
 8009366:	1d6a      	adds	r2, r5, #5
 8009368:	0030      	movs	r0, r6
 800936a:	0092      	lsls	r2, r2, #2
 800936c:	f003 face 	bl	800c90c <_calloc_r>
 8009370:	2800      	cmp	r0, #0
 8009372:	d009      	beq.n	8009388 <_Balloc+0x40>
 8009374:	6044      	str	r4, [r0, #4]
 8009376:	6085      	str	r5, [r0, #8]
 8009378:	e00a      	b.n	8009390 <_Balloc+0x48>
 800937a:	2221      	movs	r2, #33	; 0x21
 800937c:	2104      	movs	r1, #4
 800937e:	f003 fac5 	bl	800c90c <_calloc_r>
 8009382:	6470      	str	r0, [r6, #68]	; 0x44
 8009384:	2800      	cmp	r0, #0
 8009386:	d1e5      	bne.n	8009354 <_Balloc+0xc>
 8009388:	2000      	movs	r0, #0
 800938a:	bd70      	pop	{r4, r5, r6, pc}
 800938c:	6802      	ldr	r2, [r0, #0]
 800938e:	601a      	str	r2, [r3, #0]
 8009390:	2300      	movs	r3, #0
 8009392:	6103      	str	r3, [r0, #16]
 8009394:	60c3      	str	r3, [r0, #12]
 8009396:	e7f8      	b.n	800938a <_Balloc+0x42>

08009398 <_Bfree>:
 8009398:	2900      	cmp	r1, #0
 800939a:	d006      	beq.n	80093aa <_Bfree+0x12>
 800939c:	684a      	ldr	r2, [r1, #4]
 800939e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80093a0:	0092      	lsls	r2, r2, #2
 80093a2:	189b      	adds	r3, r3, r2
 80093a4:	681a      	ldr	r2, [r3, #0]
 80093a6:	600a      	str	r2, [r1, #0]
 80093a8:	6019      	str	r1, [r3, #0]
 80093aa:	4770      	bx	lr

080093ac <__multadd>:
 80093ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093ae:	000e      	movs	r6, r1
 80093b0:	9001      	str	r0, [sp, #4]
 80093b2:	000c      	movs	r4, r1
 80093b4:	001d      	movs	r5, r3
 80093b6:	2000      	movs	r0, #0
 80093b8:	690f      	ldr	r7, [r1, #16]
 80093ba:	3614      	adds	r6, #20
 80093bc:	6833      	ldr	r3, [r6, #0]
 80093be:	3001      	adds	r0, #1
 80093c0:	b299      	uxth	r1, r3
 80093c2:	4351      	muls	r1, r2
 80093c4:	0c1b      	lsrs	r3, r3, #16
 80093c6:	4353      	muls	r3, r2
 80093c8:	1949      	adds	r1, r1, r5
 80093ca:	0c0d      	lsrs	r5, r1, #16
 80093cc:	195b      	adds	r3, r3, r5
 80093ce:	0c1d      	lsrs	r5, r3, #16
 80093d0:	b289      	uxth	r1, r1
 80093d2:	041b      	lsls	r3, r3, #16
 80093d4:	185b      	adds	r3, r3, r1
 80093d6:	c608      	stmia	r6!, {r3}
 80093d8:	4287      	cmp	r7, r0
 80093da:	dcef      	bgt.n	80093bc <__multadd+0x10>
 80093dc:	2d00      	cmp	r5, #0
 80093de:	d022      	beq.n	8009426 <__multadd+0x7a>
 80093e0:	68a3      	ldr	r3, [r4, #8]
 80093e2:	42bb      	cmp	r3, r7
 80093e4:	dc19      	bgt.n	800941a <__multadd+0x6e>
 80093e6:	6861      	ldr	r1, [r4, #4]
 80093e8:	9801      	ldr	r0, [sp, #4]
 80093ea:	3101      	adds	r1, #1
 80093ec:	f7ff ffac 	bl	8009348 <_Balloc>
 80093f0:	1e06      	subs	r6, r0, #0
 80093f2:	d105      	bne.n	8009400 <__multadd+0x54>
 80093f4:	0032      	movs	r2, r6
 80093f6:	21ba      	movs	r1, #186	; 0xba
 80093f8:	4b0c      	ldr	r3, [pc, #48]	; (800942c <__multadd+0x80>)
 80093fa:	480d      	ldr	r0, [pc, #52]	; (8009430 <__multadd+0x84>)
 80093fc:	f003 fa68 	bl	800c8d0 <__assert_func>
 8009400:	0021      	movs	r1, r4
 8009402:	6922      	ldr	r2, [r4, #16]
 8009404:	310c      	adds	r1, #12
 8009406:	3202      	adds	r2, #2
 8009408:	0092      	lsls	r2, r2, #2
 800940a:	300c      	adds	r0, #12
 800940c:	f7ff fb01 	bl	8008a12 <memcpy>
 8009410:	0021      	movs	r1, r4
 8009412:	9801      	ldr	r0, [sp, #4]
 8009414:	f7ff ffc0 	bl	8009398 <_Bfree>
 8009418:	0034      	movs	r4, r6
 800941a:	1d3b      	adds	r3, r7, #4
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	18e3      	adds	r3, r4, r3
 8009420:	605d      	str	r5, [r3, #4]
 8009422:	1c7b      	adds	r3, r7, #1
 8009424:	6123      	str	r3, [r4, #16]
 8009426:	0020      	movs	r0, r4
 8009428:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800942a:	46c0      	nop			; (mov r8, r8)
 800942c:	0800f631 	.word	0x0800f631
 8009430:	0800f6a2 	.word	0x0800f6a2

08009434 <__s2b>:
 8009434:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009436:	0006      	movs	r6, r0
 8009438:	0018      	movs	r0, r3
 800943a:	000c      	movs	r4, r1
 800943c:	3008      	adds	r0, #8
 800943e:	2109      	movs	r1, #9
 8009440:	9301      	str	r3, [sp, #4]
 8009442:	0015      	movs	r5, r2
 8009444:	f7f6 ff04 	bl	8000250 <__divsi3>
 8009448:	2301      	movs	r3, #1
 800944a:	2100      	movs	r1, #0
 800944c:	4283      	cmp	r3, r0
 800944e:	db0a      	blt.n	8009466 <__s2b+0x32>
 8009450:	0030      	movs	r0, r6
 8009452:	f7ff ff79 	bl	8009348 <_Balloc>
 8009456:	1e01      	subs	r1, r0, #0
 8009458:	d108      	bne.n	800946c <__s2b+0x38>
 800945a:	000a      	movs	r2, r1
 800945c:	4b19      	ldr	r3, [pc, #100]	; (80094c4 <__s2b+0x90>)
 800945e:	481a      	ldr	r0, [pc, #104]	; (80094c8 <__s2b+0x94>)
 8009460:	31d3      	adds	r1, #211	; 0xd3
 8009462:	f003 fa35 	bl	800c8d0 <__assert_func>
 8009466:	005b      	lsls	r3, r3, #1
 8009468:	3101      	adds	r1, #1
 800946a:	e7ef      	b.n	800944c <__s2b+0x18>
 800946c:	9b08      	ldr	r3, [sp, #32]
 800946e:	6143      	str	r3, [r0, #20]
 8009470:	2301      	movs	r3, #1
 8009472:	6103      	str	r3, [r0, #16]
 8009474:	2d09      	cmp	r5, #9
 8009476:	dd18      	ble.n	80094aa <__s2b+0x76>
 8009478:	0023      	movs	r3, r4
 800947a:	3309      	adds	r3, #9
 800947c:	001f      	movs	r7, r3
 800947e:	9300      	str	r3, [sp, #0]
 8009480:	1964      	adds	r4, r4, r5
 8009482:	783b      	ldrb	r3, [r7, #0]
 8009484:	220a      	movs	r2, #10
 8009486:	0030      	movs	r0, r6
 8009488:	3b30      	subs	r3, #48	; 0x30
 800948a:	f7ff ff8f 	bl	80093ac <__multadd>
 800948e:	3701      	adds	r7, #1
 8009490:	0001      	movs	r1, r0
 8009492:	42a7      	cmp	r7, r4
 8009494:	d1f5      	bne.n	8009482 <__s2b+0x4e>
 8009496:	002c      	movs	r4, r5
 8009498:	9b00      	ldr	r3, [sp, #0]
 800949a:	3c08      	subs	r4, #8
 800949c:	191c      	adds	r4, r3, r4
 800949e:	002f      	movs	r7, r5
 80094a0:	9b01      	ldr	r3, [sp, #4]
 80094a2:	429f      	cmp	r7, r3
 80094a4:	db04      	blt.n	80094b0 <__s2b+0x7c>
 80094a6:	0008      	movs	r0, r1
 80094a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80094aa:	2509      	movs	r5, #9
 80094ac:	340a      	adds	r4, #10
 80094ae:	e7f6      	b.n	800949e <__s2b+0x6a>
 80094b0:	1b63      	subs	r3, r4, r5
 80094b2:	5ddb      	ldrb	r3, [r3, r7]
 80094b4:	220a      	movs	r2, #10
 80094b6:	0030      	movs	r0, r6
 80094b8:	3b30      	subs	r3, #48	; 0x30
 80094ba:	f7ff ff77 	bl	80093ac <__multadd>
 80094be:	3701      	adds	r7, #1
 80094c0:	0001      	movs	r1, r0
 80094c2:	e7ed      	b.n	80094a0 <__s2b+0x6c>
 80094c4:	0800f631 	.word	0x0800f631
 80094c8:	0800f6a2 	.word	0x0800f6a2

080094cc <__hi0bits>:
 80094cc:	0003      	movs	r3, r0
 80094ce:	0c02      	lsrs	r2, r0, #16
 80094d0:	2000      	movs	r0, #0
 80094d2:	4282      	cmp	r2, r0
 80094d4:	d101      	bne.n	80094da <__hi0bits+0xe>
 80094d6:	041b      	lsls	r3, r3, #16
 80094d8:	3010      	adds	r0, #16
 80094da:	0e1a      	lsrs	r2, r3, #24
 80094dc:	d101      	bne.n	80094e2 <__hi0bits+0x16>
 80094de:	3008      	adds	r0, #8
 80094e0:	021b      	lsls	r3, r3, #8
 80094e2:	0f1a      	lsrs	r2, r3, #28
 80094e4:	d101      	bne.n	80094ea <__hi0bits+0x1e>
 80094e6:	3004      	adds	r0, #4
 80094e8:	011b      	lsls	r3, r3, #4
 80094ea:	0f9a      	lsrs	r2, r3, #30
 80094ec:	d101      	bne.n	80094f2 <__hi0bits+0x26>
 80094ee:	3002      	adds	r0, #2
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	db03      	blt.n	80094fe <__hi0bits+0x32>
 80094f6:	3001      	adds	r0, #1
 80094f8:	005b      	lsls	r3, r3, #1
 80094fa:	d400      	bmi.n	80094fe <__hi0bits+0x32>
 80094fc:	2020      	movs	r0, #32
 80094fe:	4770      	bx	lr

08009500 <__lo0bits>:
 8009500:	6803      	ldr	r3, [r0, #0]
 8009502:	0001      	movs	r1, r0
 8009504:	2207      	movs	r2, #7
 8009506:	0018      	movs	r0, r3
 8009508:	4010      	ands	r0, r2
 800950a:	4213      	tst	r3, r2
 800950c:	d00d      	beq.n	800952a <__lo0bits+0x2a>
 800950e:	3a06      	subs	r2, #6
 8009510:	2000      	movs	r0, #0
 8009512:	4213      	tst	r3, r2
 8009514:	d105      	bne.n	8009522 <__lo0bits+0x22>
 8009516:	3002      	adds	r0, #2
 8009518:	4203      	tst	r3, r0
 800951a:	d003      	beq.n	8009524 <__lo0bits+0x24>
 800951c:	40d3      	lsrs	r3, r2
 800951e:	0010      	movs	r0, r2
 8009520:	600b      	str	r3, [r1, #0]
 8009522:	4770      	bx	lr
 8009524:	089b      	lsrs	r3, r3, #2
 8009526:	600b      	str	r3, [r1, #0]
 8009528:	e7fb      	b.n	8009522 <__lo0bits+0x22>
 800952a:	b29a      	uxth	r2, r3
 800952c:	2a00      	cmp	r2, #0
 800952e:	d101      	bne.n	8009534 <__lo0bits+0x34>
 8009530:	2010      	movs	r0, #16
 8009532:	0c1b      	lsrs	r3, r3, #16
 8009534:	b2da      	uxtb	r2, r3
 8009536:	2a00      	cmp	r2, #0
 8009538:	d101      	bne.n	800953e <__lo0bits+0x3e>
 800953a:	3008      	adds	r0, #8
 800953c:	0a1b      	lsrs	r3, r3, #8
 800953e:	071a      	lsls	r2, r3, #28
 8009540:	d101      	bne.n	8009546 <__lo0bits+0x46>
 8009542:	3004      	adds	r0, #4
 8009544:	091b      	lsrs	r3, r3, #4
 8009546:	079a      	lsls	r2, r3, #30
 8009548:	d101      	bne.n	800954e <__lo0bits+0x4e>
 800954a:	3002      	adds	r0, #2
 800954c:	089b      	lsrs	r3, r3, #2
 800954e:	07da      	lsls	r2, r3, #31
 8009550:	d4e9      	bmi.n	8009526 <__lo0bits+0x26>
 8009552:	3001      	adds	r0, #1
 8009554:	085b      	lsrs	r3, r3, #1
 8009556:	d1e6      	bne.n	8009526 <__lo0bits+0x26>
 8009558:	2020      	movs	r0, #32
 800955a:	e7e2      	b.n	8009522 <__lo0bits+0x22>

0800955c <__i2b>:
 800955c:	b510      	push	{r4, lr}
 800955e:	000c      	movs	r4, r1
 8009560:	2101      	movs	r1, #1
 8009562:	f7ff fef1 	bl	8009348 <_Balloc>
 8009566:	2800      	cmp	r0, #0
 8009568:	d107      	bne.n	800957a <__i2b+0x1e>
 800956a:	2146      	movs	r1, #70	; 0x46
 800956c:	4c05      	ldr	r4, [pc, #20]	; (8009584 <__i2b+0x28>)
 800956e:	0002      	movs	r2, r0
 8009570:	4b05      	ldr	r3, [pc, #20]	; (8009588 <__i2b+0x2c>)
 8009572:	0020      	movs	r0, r4
 8009574:	31ff      	adds	r1, #255	; 0xff
 8009576:	f003 f9ab 	bl	800c8d0 <__assert_func>
 800957a:	2301      	movs	r3, #1
 800957c:	6144      	str	r4, [r0, #20]
 800957e:	6103      	str	r3, [r0, #16]
 8009580:	bd10      	pop	{r4, pc}
 8009582:	46c0      	nop			; (mov r8, r8)
 8009584:	0800f6a2 	.word	0x0800f6a2
 8009588:	0800f631 	.word	0x0800f631

0800958c <__multiply>:
 800958c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800958e:	0015      	movs	r5, r2
 8009590:	690a      	ldr	r2, [r1, #16]
 8009592:	692b      	ldr	r3, [r5, #16]
 8009594:	000c      	movs	r4, r1
 8009596:	b08b      	sub	sp, #44	; 0x2c
 8009598:	429a      	cmp	r2, r3
 800959a:	da01      	bge.n	80095a0 <__multiply+0x14>
 800959c:	002c      	movs	r4, r5
 800959e:	000d      	movs	r5, r1
 80095a0:	6927      	ldr	r7, [r4, #16]
 80095a2:	692e      	ldr	r6, [r5, #16]
 80095a4:	6861      	ldr	r1, [r4, #4]
 80095a6:	19bb      	adds	r3, r7, r6
 80095a8:	9303      	str	r3, [sp, #12]
 80095aa:	68a3      	ldr	r3, [r4, #8]
 80095ac:	19ba      	adds	r2, r7, r6
 80095ae:	4293      	cmp	r3, r2
 80095b0:	da00      	bge.n	80095b4 <__multiply+0x28>
 80095b2:	3101      	adds	r1, #1
 80095b4:	f7ff fec8 	bl	8009348 <_Balloc>
 80095b8:	9002      	str	r0, [sp, #8]
 80095ba:	2800      	cmp	r0, #0
 80095bc:	d106      	bne.n	80095cc <__multiply+0x40>
 80095be:	21b1      	movs	r1, #177	; 0xb1
 80095c0:	4b48      	ldr	r3, [pc, #288]	; (80096e4 <__multiply+0x158>)
 80095c2:	4849      	ldr	r0, [pc, #292]	; (80096e8 <__multiply+0x15c>)
 80095c4:	9a02      	ldr	r2, [sp, #8]
 80095c6:	0049      	lsls	r1, r1, #1
 80095c8:	f003 f982 	bl	800c8d0 <__assert_func>
 80095cc:	9b02      	ldr	r3, [sp, #8]
 80095ce:	2200      	movs	r2, #0
 80095d0:	3314      	adds	r3, #20
 80095d2:	469c      	mov	ip, r3
 80095d4:	19bb      	adds	r3, r7, r6
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	4463      	add	r3, ip
 80095da:	9304      	str	r3, [sp, #16]
 80095dc:	4663      	mov	r3, ip
 80095de:	9904      	ldr	r1, [sp, #16]
 80095e0:	428b      	cmp	r3, r1
 80095e2:	d32a      	bcc.n	800963a <__multiply+0xae>
 80095e4:	0023      	movs	r3, r4
 80095e6:	00bf      	lsls	r7, r7, #2
 80095e8:	3314      	adds	r3, #20
 80095ea:	3514      	adds	r5, #20
 80095ec:	9308      	str	r3, [sp, #32]
 80095ee:	00b6      	lsls	r6, r6, #2
 80095f0:	19db      	adds	r3, r3, r7
 80095f2:	9305      	str	r3, [sp, #20]
 80095f4:	19ab      	adds	r3, r5, r6
 80095f6:	9309      	str	r3, [sp, #36]	; 0x24
 80095f8:	2304      	movs	r3, #4
 80095fa:	9306      	str	r3, [sp, #24]
 80095fc:	0023      	movs	r3, r4
 80095fe:	9a05      	ldr	r2, [sp, #20]
 8009600:	3315      	adds	r3, #21
 8009602:	9501      	str	r5, [sp, #4]
 8009604:	429a      	cmp	r2, r3
 8009606:	d305      	bcc.n	8009614 <__multiply+0x88>
 8009608:	1b13      	subs	r3, r2, r4
 800960a:	3b15      	subs	r3, #21
 800960c:	089b      	lsrs	r3, r3, #2
 800960e:	3301      	adds	r3, #1
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	9306      	str	r3, [sp, #24]
 8009614:	9b01      	ldr	r3, [sp, #4]
 8009616:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009618:	4293      	cmp	r3, r2
 800961a:	d310      	bcc.n	800963e <__multiply+0xb2>
 800961c:	9b03      	ldr	r3, [sp, #12]
 800961e:	2b00      	cmp	r3, #0
 8009620:	dd05      	ble.n	800962e <__multiply+0xa2>
 8009622:	9b04      	ldr	r3, [sp, #16]
 8009624:	3b04      	subs	r3, #4
 8009626:	9304      	str	r3, [sp, #16]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d056      	beq.n	80096dc <__multiply+0x150>
 800962e:	9b02      	ldr	r3, [sp, #8]
 8009630:	9a03      	ldr	r2, [sp, #12]
 8009632:	0018      	movs	r0, r3
 8009634:	611a      	str	r2, [r3, #16]
 8009636:	b00b      	add	sp, #44	; 0x2c
 8009638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800963a:	c304      	stmia	r3!, {r2}
 800963c:	e7cf      	b.n	80095de <__multiply+0x52>
 800963e:	9b01      	ldr	r3, [sp, #4]
 8009640:	6818      	ldr	r0, [r3, #0]
 8009642:	b280      	uxth	r0, r0
 8009644:	2800      	cmp	r0, #0
 8009646:	d01e      	beq.n	8009686 <__multiply+0xfa>
 8009648:	4667      	mov	r7, ip
 800964a:	2500      	movs	r5, #0
 800964c:	9e08      	ldr	r6, [sp, #32]
 800964e:	ce02      	ldmia	r6!, {r1}
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	9307      	str	r3, [sp, #28]
 8009654:	b28b      	uxth	r3, r1
 8009656:	4343      	muls	r3, r0
 8009658:	001a      	movs	r2, r3
 800965a:	466b      	mov	r3, sp
 800965c:	8b9b      	ldrh	r3, [r3, #28]
 800965e:	18d3      	adds	r3, r2, r3
 8009660:	195b      	adds	r3, r3, r5
 8009662:	0c0d      	lsrs	r5, r1, #16
 8009664:	4345      	muls	r5, r0
 8009666:	9a07      	ldr	r2, [sp, #28]
 8009668:	0c11      	lsrs	r1, r2, #16
 800966a:	1869      	adds	r1, r5, r1
 800966c:	0c1a      	lsrs	r2, r3, #16
 800966e:	188a      	adds	r2, r1, r2
 8009670:	b29b      	uxth	r3, r3
 8009672:	0c15      	lsrs	r5, r2, #16
 8009674:	0412      	lsls	r2, r2, #16
 8009676:	431a      	orrs	r2, r3
 8009678:	9b05      	ldr	r3, [sp, #20]
 800967a:	c704      	stmia	r7!, {r2}
 800967c:	42b3      	cmp	r3, r6
 800967e:	d8e6      	bhi.n	800964e <__multiply+0xc2>
 8009680:	4663      	mov	r3, ip
 8009682:	9a06      	ldr	r2, [sp, #24]
 8009684:	509d      	str	r5, [r3, r2]
 8009686:	9b01      	ldr	r3, [sp, #4]
 8009688:	6818      	ldr	r0, [r3, #0]
 800968a:	0c00      	lsrs	r0, r0, #16
 800968c:	d020      	beq.n	80096d0 <__multiply+0x144>
 800968e:	4663      	mov	r3, ip
 8009690:	0025      	movs	r5, r4
 8009692:	4661      	mov	r1, ip
 8009694:	2700      	movs	r7, #0
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	3514      	adds	r5, #20
 800969a:	682a      	ldr	r2, [r5, #0]
 800969c:	680e      	ldr	r6, [r1, #0]
 800969e:	b292      	uxth	r2, r2
 80096a0:	4342      	muls	r2, r0
 80096a2:	0c36      	lsrs	r6, r6, #16
 80096a4:	1992      	adds	r2, r2, r6
 80096a6:	19d2      	adds	r2, r2, r7
 80096a8:	0416      	lsls	r6, r2, #16
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	431e      	orrs	r6, r3
 80096ae:	600e      	str	r6, [r1, #0]
 80096b0:	cd40      	ldmia	r5!, {r6}
 80096b2:	684b      	ldr	r3, [r1, #4]
 80096b4:	0c36      	lsrs	r6, r6, #16
 80096b6:	4346      	muls	r6, r0
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	0c12      	lsrs	r2, r2, #16
 80096bc:	18f3      	adds	r3, r6, r3
 80096be:	189b      	adds	r3, r3, r2
 80096c0:	9a05      	ldr	r2, [sp, #20]
 80096c2:	0c1f      	lsrs	r7, r3, #16
 80096c4:	3104      	adds	r1, #4
 80096c6:	42aa      	cmp	r2, r5
 80096c8:	d8e7      	bhi.n	800969a <__multiply+0x10e>
 80096ca:	4662      	mov	r2, ip
 80096cc:	9906      	ldr	r1, [sp, #24]
 80096ce:	5053      	str	r3, [r2, r1]
 80096d0:	9b01      	ldr	r3, [sp, #4]
 80096d2:	3304      	adds	r3, #4
 80096d4:	9301      	str	r3, [sp, #4]
 80096d6:	2304      	movs	r3, #4
 80096d8:	449c      	add	ip, r3
 80096da:	e79b      	b.n	8009614 <__multiply+0x88>
 80096dc:	9b03      	ldr	r3, [sp, #12]
 80096de:	3b01      	subs	r3, #1
 80096e0:	9303      	str	r3, [sp, #12]
 80096e2:	e79b      	b.n	800961c <__multiply+0x90>
 80096e4:	0800f631 	.word	0x0800f631
 80096e8:	0800f6a2 	.word	0x0800f6a2

080096ec <__pow5mult>:
 80096ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096ee:	2303      	movs	r3, #3
 80096f0:	0015      	movs	r5, r2
 80096f2:	0007      	movs	r7, r0
 80096f4:	000e      	movs	r6, r1
 80096f6:	401a      	ands	r2, r3
 80096f8:	421d      	tst	r5, r3
 80096fa:	d008      	beq.n	800970e <__pow5mult+0x22>
 80096fc:	491a      	ldr	r1, [pc, #104]	; (8009768 <__pow5mult+0x7c>)
 80096fe:	3a01      	subs	r2, #1
 8009700:	0092      	lsls	r2, r2, #2
 8009702:	5852      	ldr	r2, [r2, r1]
 8009704:	2300      	movs	r3, #0
 8009706:	0031      	movs	r1, r6
 8009708:	f7ff fe50 	bl	80093ac <__multadd>
 800970c:	0006      	movs	r6, r0
 800970e:	10ad      	asrs	r5, r5, #2
 8009710:	d027      	beq.n	8009762 <__pow5mult+0x76>
 8009712:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8009714:	2c00      	cmp	r4, #0
 8009716:	d107      	bne.n	8009728 <__pow5mult+0x3c>
 8009718:	0038      	movs	r0, r7
 800971a:	4914      	ldr	r1, [pc, #80]	; (800976c <__pow5mult+0x80>)
 800971c:	f7ff ff1e 	bl	800955c <__i2b>
 8009720:	2300      	movs	r3, #0
 8009722:	0004      	movs	r4, r0
 8009724:	6438      	str	r0, [r7, #64]	; 0x40
 8009726:	6003      	str	r3, [r0, #0]
 8009728:	2301      	movs	r3, #1
 800972a:	421d      	tst	r5, r3
 800972c:	d00a      	beq.n	8009744 <__pow5mult+0x58>
 800972e:	0031      	movs	r1, r6
 8009730:	0022      	movs	r2, r4
 8009732:	0038      	movs	r0, r7
 8009734:	f7ff ff2a 	bl	800958c <__multiply>
 8009738:	0031      	movs	r1, r6
 800973a:	9001      	str	r0, [sp, #4]
 800973c:	0038      	movs	r0, r7
 800973e:	f7ff fe2b 	bl	8009398 <_Bfree>
 8009742:	9e01      	ldr	r6, [sp, #4]
 8009744:	106d      	asrs	r5, r5, #1
 8009746:	d00c      	beq.n	8009762 <__pow5mult+0x76>
 8009748:	6820      	ldr	r0, [r4, #0]
 800974a:	2800      	cmp	r0, #0
 800974c:	d107      	bne.n	800975e <__pow5mult+0x72>
 800974e:	0022      	movs	r2, r4
 8009750:	0021      	movs	r1, r4
 8009752:	0038      	movs	r0, r7
 8009754:	f7ff ff1a 	bl	800958c <__multiply>
 8009758:	2300      	movs	r3, #0
 800975a:	6020      	str	r0, [r4, #0]
 800975c:	6003      	str	r3, [r0, #0]
 800975e:	0004      	movs	r4, r0
 8009760:	e7e2      	b.n	8009728 <__pow5mult+0x3c>
 8009762:	0030      	movs	r0, r6
 8009764:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009766:	46c0      	nop			; (mov r8, r8)
 8009768:	0800f7f0 	.word	0x0800f7f0
 800976c:	00000271 	.word	0x00000271

08009770 <__lshift>:
 8009770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009772:	000c      	movs	r4, r1
 8009774:	0017      	movs	r7, r2
 8009776:	6923      	ldr	r3, [r4, #16]
 8009778:	1155      	asrs	r5, r2, #5
 800977a:	b087      	sub	sp, #28
 800977c:	18eb      	adds	r3, r5, r3
 800977e:	9302      	str	r3, [sp, #8]
 8009780:	3301      	adds	r3, #1
 8009782:	9301      	str	r3, [sp, #4]
 8009784:	6849      	ldr	r1, [r1, #4]
 8009786:	68a3      	ldr	r3, [r4, #8]
 8009788:	9004      	str	r0, [sp, #16]
 800978a:	9a01      	ldr	r2, [sp, #4]
 800978c:	4293      	cmp	r3, r2
 800978e:	db10      	blt.n	80097b2 <__lshift+0x42>
 8009790:	9804      	ldr	r0, [sp, #16]
 8009792:	f7ff fdd9 	bl	8009348 <_Balloc>
 8009796:	2300      	movs	r3, #0
 8009798:	0002      	movs	r2, r0
 800979a:	0006      	movs	r6, r0
 800979c:	0019      	movs	r1, r3
 800979e:	3214      	adds	r2, #20
 80097a0:	4298      	cmp	r0, r3
 80097a2:	d10c      	bne.n	80097be <__lshift+0x4e>
 80097a4:	31df      	adds	r1, #223	; 0xdf
 80097a6:	0032      	movs	r2, r6
 80097a8:	4b26      	ldr	r3, [pc, #152]	; (8009844 <__lshift+0xd4>)
 80097aa:	4827      	ldr	r0, [pc, #156]	; (8009848 <__lshift+0xd8>)
 80097ac:	31ff      	adds	r1, #255	; 0xff
 80097ae:	f003 f88f 	bl	800c8d0 <__assert_func>
 80097b2:	3101      	adds	r1, #1
 80097b4:	005b      	lsls	r3, r3, #1
 80097b6:	e7e8      	b.n	800978a <__lshift+0x1a>
 80097b8:	0098      	lsls	r0, r3, #2
 80097ba:	5011      	str	r1, [r2, r0]
 80097bc:	3301      	adds	r3, #1
 80097be:	42ab      	cmp	r3, r5
 80097c0:	dbfa      	blt.n	80097b8 <__lshift+0x48>
 80097c2:	43eb      	mvns	r3, r5
 80097c4:	17db      	asrs	r3, r3, #31
 80097c6:	401d      	ands	r5, r3
 80097c8:	211f      	movs	r1, #31
 80097ca:	0023      	movs	r3, r4
 80097cc:	0038      	movs	r0, r7
 80097ce:	00ad      	lsls	r5, r5, #2
 80097d0:	1955      	adds	r5, r2, r5
 80097d2:	6922      	ldr	r2, [r4, #16]
 80097d4:	3314      	adds	r3, #20
 80097d6:	0092      	lsls	r2, r2, #2
 80097d8:	4008      	ands	r0, r1
 80097da:	4684      	mov	ip, r0
 80097dc:	189a      	adds	r2, r3, r2
 80097de:	420f      	tst	r7, r1
 80097e0:	d02a      	beq.n	8009838 <__lshift+0xc8>
 80097e2:	3101      	adds	r1, #1
 80097e4:	1a09      	subs	r1, r1, r0
 80097e6:	9105      	str	r1, [sp, #20]
 80097e8:	2100      	movs	r1, #0
 80097ea:	9503      	str	r5, [sp, #12]
 80097ec:	4667      	mov	r7, ip
 80097ee:	6818      	ldr	r0, [r3, #0]
 80097f0:	40b8      	lsls	r0, r7
 80097f2:	4308      	orrs	r0, r1
 80097f4:	9903      	ldr	r1, [sp, #12]
 80097f6:	c101      	stmia	r1!, {r0}
 80097f8:	9103      	str	r1, [sp, #12]
 80097fa:	9805      	ldr	r0, [sp, #20]
 80097fc:	cb02      	ldmia	r3!, {r1}
 80097fe:	40c1      	lsrs	r1, r0
 8009800:	429a      	cmp	r2, r3
 8009802:	d8f3      	bhi.n	80097ec <__lshift+0x7c>
 8009804:	0020      	movs	r0, r4
 8009806:	3015      	adds	r0, #21
 8009808:	2304      	movs	r3, #4
 800980a:	4282      	cmp	r2, r0
 800980c:	d304      	bcc.n	8009818 <__lshift+0xa8>
 800980e:	1b13      	subs	r3, r2, r4
 8009810:	3b15      	subs	r3, #21
 8009812:	089b      	lsrs	r3, r3, #2
 8009814:	3301      	adds	r3, #1
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	50e9      	str	r1, [r5, r3]
 800981a:	2900      	cmp	r1, #0
 800981c:	d002      	beq.n	8009824 <__lshift+0xb4>
 800981e:	9b02      	ldr	r3, [sp, #8]
 8009820:	3302      	adds	r3, #2
 8009822:	9301      	str	r3, [sp, #4]
 8009824:	9b01      	ldr	r3, [sp, #4]
 8009826:	9804      	ldr	r0, [sp, #16]
 8009828:	3b01      	subs	r3, #1
 800982a:	0021      	movs	r1, r4
 800982c:	6133      	str	r3, [r6, #16]
 800982e:	f7ff fdb3 	bl	8009398 <_Bfree>
 8009832:	0030      	movs	r0, r6
 8009834:	b007      	add	sp, #28
 8009836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009838:	cb02      	ldmia	r3!, {r1}
 800983a:	c502      	stmia	r5!, {r1}
 800983c:	429a      	cmp	r2, r3
 800983e:	d8fb      	bhi.n	8009838 <__lshift+0xc8>
 8009840:	e7f0      	b.n	8009824 <__lshift+0xb4>
 8009842:	46c0      	nop			; (mov r8, r8)
 8009844:	0800f631 	.word	0x0800f631
 8009848:	0800f6a2 	.word	0x0800f6a2

0800984c <__mcmp>:
 800984c:	b530      	push	{r4, r5, lr}
 800984e:	690b      	ldr	r3, [r1, #16]
 8009850:	6904      	ldr	r4, [r0, #16]
 8009852:	0002      	movs	r2, r0
 8009854:	1ae0      	subs	r0, r4, r3
 8009856:	429c      	cmp	r4, r3
 8009858:	d10e      	bne.n	8009878 <__mcmp+0x2c>
 800985a:	3214      	adds	r2, #20
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	3114      	adds	r1, #20
 8009860:	0014      	movs	r4, r2
 8009862:	18c9      	adds	r1, r1, r3
 8009864:	18d2      	adds	r2, r2, r3
 8009866:	3a04      	subs	r2, #4
 8009868:	3904      	subs	r1, #4
 800986a:	6815      	ldr	r5, [r2, #0]
 800986c:	680b      	ldr	r3, [r1, #0]
 800986e:	429d      	cmp	r5, r3
 8009870:	d003      	beq.n	800987a <__mcmp+0x2e>
 8009872:	2001      	movs	r0, #1
 8009874:	429d      	cmp	r5, r3
 8009876:	d303      	bcc.n	8009880 <__mcmp+0x34>
 8009878:	bd30      	pop	{r4, r5, pc}
 800987a:	4294      	cmp	r4, r2
 800987c:	d3f3      	bcc.n	8009866 <__mcmp+0x1a>
 800987e:	e7fb      	b.n	8009878 <__mcmp+0x2c>
 8009880:	4240      	negs	r0, r0
 8009882:	e7f9      	b.n	8009878 <__mcmp+0x2c>

08009884 <__mdiff>:
 8009884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009886:	000e      	movs	r6, r1
 8009888:	0007      	movs	r7, r0
 800988a:	0011      	movs	r1, r2
 800988c:	0030      	movs	r0, r6
 800988e:	b087      	sub	sp, #28
 8009890:	0014      	movs	r4, r2
 8009892:	f7ff ffdb 	bl	800984c <__mcmp>
 8009896:	1e05      	subs	r5, r0, #0
 8009898:	d110      	bne.n	80098bc <__mdiff+0x38>
 800989a:	0001      	movs	r1, r0
 800989c:	0038      	movs	r0, r7
 800989e:	f7ff fd53 	bl	8009348 <_Balloc>
 80098a2:	1e02      	subs	r2, r0, #0
 80098a4:	d104      	bne.n	80098b0 <__mdiff+0x2c>
 80098a6:	4b3f      	ldr	r3, [pc, #252]	; (80099a4 <__mdiff+0x120>)
 80098a8:	483f      	ldr	r0, [pc, #252]	; (80099a8 <__mdiff+0x124>)
 80098aa:	4940      	ldr	r1, [pc, #256]	; (80099ac <__mdiff+0x128>)
 80098ac:	f003 f810 	bl	800c8d0 <__assert_func>
 80098b0:	2301      	movs	r3, #1
 80098b2:	6145      	str	r5, [r0, #20]
 80098b4:	6103      	str	r3, [r0, #16]
 80098b6:	0010      	movs	r0, r2
 80098b8:	b007      	add	sp, #28
 80098ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098bc:	2301      	movs	r3, #1
 80098be:	9301      	str	r3, [sp, #4]
 80098c0:	2800      	cmp	r0, #0
 80098c2:	db04      	blt.n	80098ce <__mdiff+0x4a>
 80098c4:	0023      	movs	r3, r4
 80098c6:	0034      	movs	r4, r6
 80098c8:	001e      	movs	r6, r3
 80098ca:	2300      	movs	r3, #0
 80098cc:	9301      	str	r3, [sp, #4]
 80098ce:	0038      	movs	r0, r7
 80098d0:	6861      	ldr	r1, [r4, #4]
 80098d2:	f7ff fd39 	bl	8009348 <_Balloc>
 80098d6:	1e02      	subs	r2, r0, #0
 80098d8:	d103      	bne.n	80098e2 <__mdiff+0x5e>
 80098da:	4b32      	ldr	r3, [pc, #200]	; (80099a4 <__mdiff+0x120>)
 80098dc:	4832      	ldr	r0, [pc, #200]	; (80099a8 <__mdiff+0x124>)
 80098de:	4934      	ldr	r1, [pc, #208]	; (80099b0 <__mdiff+0x12c>)
 80098e0:	e7e4      	b.n	80098ac <__mdiff+0x28>
 80098e2:	9b01      	ldr	r3, [sp, #4]
 80098e4:	2700      	movs	r7, #0
 80098e6:	60c3      	str	r3, [r0, #12]
 80098e8:	6920      	ldr	r0, [r4, #16]
 80098ea:	3414      	adds	r4, #20
 80098ec:	0083      	lsls	r3, r0, #2
 80098ee:	18e3      	adds	r3, r4, r3
 80098f0:	0021      	movs	r1, r4
 80098f2:	9401      	str	r4, [sp, #4]
 80098f4:	0034      	movs	r4, r6
 80098f6:	9302      	str	r3, [sp, #8]
 80098f8:	6933      	ldr	r3, [r6, #16]
 80098fa:	3414      	adds	r4, #20
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	18e3      	adds	r3, r4, r3
 8009900:	9303      	str	r3, [sp, #12]
 8009902:	0013      	movs	r3, r2
 8009904:	3314      	adds	r3, #20
 8009906:	469c      	mov	ip, r3
 8009908:	9305      	str	r3, [sp, #20]
 800990a:	9104      	str	r1, [sp, #16]
 800990c:	9b04      	ldr	r3, [sp, #16]
 800990e:	cc02      	ldmia	r4!, {r1}
 8009910:	cb20      	ldmia	r3!, {r5}
 8009912:	9304      	str	r3, [sp, #16]
 8009914:	b2ab      	uxth	r3, r5
 8009916:	19df      	adds	r7, r3, r7
 8009918:	b28b      	uxth	r3, r1
 800991a:	1afb      	subs	r3, r7, r3
 800991c:	0c09      	lsrs	r1, r1, #16
 800991e:	0c2d      	lsrs	r5, r5, #16
 8009920:	1a6d      	subs	r5, r5, r1
 8009922:	1419      	asrs	r1, r3, #16
 8009924:	1869      	adds	r1, r5, r1
 8009926:	b29b      	uxth	r3, r3
 8009928:	140f      	asrs	r7, r1, #16
 800992a:	0409      	lsls	r1, r1, #16
 800992c:	4319      	orrs	r1, r3
 800992e:	4663      	mov	r3, ip
 8009930:	c302      	stmia	r3!, {r1}
 8009932:	469c      	mov	ip, r3
 8009934:	9b03      	ldr	r3, [sp, #12]
 8009936:	42a3      	cmp	r3, r4
 8009938:	d8e8      	bhi.n	800990c <__mdiff+0x88>
 800993a:	0031      	movs	r1, r6
 800993c:	9c03      	ldr	r4, [sp, #12]
 800993e:	3115      	adds	r1, #21
 8009940:	2304      	movs	r3, #4
 8009942:	428c      	cmp	r4, r1
 8009944:	d304      	bcc.n	8009950 <__mdiff+0xcc>
 8009946:	1ba3      	subs	r3, r4, r6
 8009948:	3b15      	subs	r3, #21
 800994a:	089b      	lsrs	r3, r3, #2
 800994c:	3301      	adds	r3, #1
 800994e:	009b      	lsls	r3, r3, #2
 8009950:	9901      	ldr	r1, [sp, #4]
 8009952:	18cd      	adds	r5, r1, r3
 8009954:	9905      	ldr	r1, [sp, #20]
 8009956:	002e      	movs	r6, r5
 8009958:	18cb      	adds	r3, r1, r3
 800995a:	469c      	mov	ip, r3
 800995c:	9902      	ldr	r1, [sp, #8]
 800995e:	428e      	cmp	r6, r1
 8009960:	d310      	bcc.n	8009984 <__mdiff+0x100>
 8009962:	9e02      	ldr	r6, [sp, #8]
 8009964:	1ee9      	subs	r1, r5, #3
 8009966:	2400      	movs	r4, #0
 8009968:	428e      	cmp	r6, r1
 800996a:	d304      	bcc.n	8009976 <__mdiff+0xf2>
 800996c:	0031      	movs	r1, r6
 800996e:	3103      	adds	r1, #3
 8009970:	1b49      	subs	r1, r1, r5
 8009972:	0889      	lsrs	r1, r1, #2
 8009974:	008c      	lsls	r4, r1, #2
 8009976:	191b      	adds	r3, r3, r4
 8009978:	3b04      	subs	r3, #4
 800997a:	6819      	ldr	r1, [r3, #0]
 800997c:	2900      	cmp	r1, #0
 800997e:	d00f      	beq.n	80099a0 <__mdiff+0x11c>
 8009980:	6110      	str	r0, [r2, #16]
 8009982:	e798      	b.n	80098b6 <__mdiff+0x32>
 8009984:	ce02      	ldmia	r6!, {r1}
 8009986:	b28c      	uxth	r4, r1
 8009988:	19e4      	adds	r4, r4, r7
 800998a:	0c0f      	lsrs	r7, r1, #16
 800998c:	1421      	asrs	r1, r4, #16
 800998e:	1879      	adds	r1, r7, r1
 8009990:	b2a4      	uxth	r4, r4
 8009992:	140f      	asrs	r7, r1, #16
 8009994:	0409      	lsls	r1, r1, #16
 8009996:	4321      	orrs	r1, r4
 8009998:	4664      	mov	r4, ip
 800999a:	c402      	stmia	r4!, {r1}
 800999c:	46a4      	mov	ip, r4
 800999e:	e7dd      	b.n	800995c <__mdiff+0xd8>
 80099a0:	3801      	subs	r0, #1
 80099a2:	e7e9      	b.n	8009978 <__mdiff+0xf4>
 80099a4:	0800f631 	.word	0x0800f631
 80099a8:	0800f6a2 	.word	0x0800f6a2
 80099ac:	00000237 	.word	0x00000237
 80099b0:	00000245 	.word	0x00000245

080099b4 <__ulp>:
 80099b4:	2000      	movs	r0, #0
 80099b6:	4b0b      	ldr	r3, [pc, #44]	; (80099e4 <__ulp+0x30>)
 80099b8:	4019      	ands	r1, r3
 80099ba:	4b0b      	ldr	r3, [pc, #44]	; (80099e8 <__ulp+0x34>)
 80099bc:	18c9      	adds	r1, r1, r3
 80099be:	4281      	cmp	r1, r0
 80099c0:	dc06      	bgt.n	80099d0 <__ulp+0x1c>
 80099c2:	4249      	negs	r1, r1
 80099c4:	150b      	asrs	r3, r1, #20
 80099c6:	2b13      	cmp	r3, #19
 80099c8:	dc03      	bgt.n	80099d2 <__ulp+0x1e>
 80099ca:	2180      	movs	r1, #128	; 0x80
 80099cc:	0309      	lsls	r1, r1, #12
 80099ce:	4119      	asrs	r1, r3
 80099d0:	4770      	bx	lr
 80099d2:	3b14      	subs	r3, #20
 80099d4:	2001      	movs	r0, #1
 80099d6:	2b1e      	cmp	r3, #30
 80099d8:	dc02      	bgt.n	80099e0 <__ulp+0x2c>
 80099da:	2080      	movs	r0, #128	; 0x80
 80099dc:	0600      	lsls	r0, r0, #24
 80099de:	40d8      	lsrs	r0, r3
 80099e0:	2100      	movs	r1, #0
 80099e2:	e7f5      	b.n	80099d0 <__ulp+0x1c>
 80099e4:	7ff00000 	.word	0x7ff00000
 80099e8:	fcc00000 	.word	0xfcc00000

080099ec <__b2d>:
 80099ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099ee:	0006      	movs	r6, r0
 80099f0:	6903      	ldr	r3, [r0, #16]
 80099f2:	3614      	adds	r6, #20
 80099f4:	009b      	lsls	r3, r3, #2
 80099f6:	18f3      	adds	r3, r6, r3
 80099f8:	1f1d      	subs	r5, r3, #4
 80099fa:	682c      	ldr	r4, [r5, #0]
 80099fc:	000f      	movs	r7, r1
 80099fe:	0020      	movs	r0, r4
 8009a00:	9301      	str	r3, [sp, #4]
 8009a02:	f7ff fd63 	bl	80094cc <__hi0bits>
 8009a06:	2220      	movs	r2, #32
 8009a08:	1a12      	subs	r2, r2, r0
 8009a0a:	603a      	str	r2, [r7, #0]
 8009a0c:	0003      	movs	r3, r0
 8009a0e:	4a1c      	ldr	r2, [pc, #112]	; (8009a80 <__b2d+0x94>)
 8009a10:	280a      	cmp	r0, #10
 8009a12:	dc15      	bgt.n	8009a40 <__b2d+0x54>
 8009a14:	210b      	movs	r1, #11
 8009a16:	0027      	movs	r7, r4
 8009a18:	1a09      	subs	r1, r1, r0
 8009a1a:	40cf      	lsrs	r7, r1
 8009a1c:	433a      	orrs	r2, r7
 8009a1e:	468c      	mov	ip, r1
 8009a20:	0011      	movs	r1, r2
 8009a22:	2200      	movs	r2, #0
 8009a24:	42ae      	cmp	r6, r5
 8009a26:	d202      	bcs.n	8009a2e <__b2d+0x42>
 8009a28:	9a01      	ldr	r2, [sp, #4]
 8009a2a:	3a08      	subs	r2, #8
 8009a2c:	6812      	ldr	r2, [r2, #0]
 8009a2e:	3315      	adds	r3, #21
 8009a30:	409c      	lsls	r4, r3
 8009a32:	4663      	mov	r3, ip
 8009a34:	0027      	movs	r7, r4
 8009a36:	40da      	lsrs	r2, r3
 8009a38:	4317      	orrs	r7, r2
 8009a3a:	0038      	movs	r0, r7
 8009a3c:	b003      	add	sp, #12
 8009a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a40:	2700      	movs	r7, #0
 8009a42:	42ae      	cmp	r6, r5
 8009a44:	d202      	bcs.n	8009a4c <__b2d+0x60>
 8009a46:	9d01      	ldr	r5, [sp, #4]
 8009a48:	3d08      	subs	r5, #8
 8009a4a:	682f      	ldr	r7, [r5, #0]
 8009a4c:	210b      	movs	r1, #11
 8009a4e:	4249      	negs	r1, r1
 8009a50:	468c      	mov	ip, r1
 8009a52:	449c      	add	ip, r3
 8009a54:	2b0b      	cmp	r3, #11
 8009a56:	d010      	beq.n	8009a7a <__b2d+0x8e>
 8009a58:	4661      	mov	r1, ip
 8009a5a:	2320      	movs	r3, #32
 8009a5c:	408c      	lsls	r4, r1
 8009a5e:	1a5b      	subs	r3, r3, r1
 8009a60:	0039      	movs	r1, r7
 8009a62:	40d9      	lsrs	r1, r3
 8009a64:	430c      	orrs	r4, r1
 8009a66:	4322      	orrs	r2, r4
 8009a68:	0011      	movs	r1, r2
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	42b5      	cmp	r5, r6
 8009a6e:	d901      	bls.n	8009a74 <__b2d+0x88>
 8009a70:	3d04      	subs	r5, #4
 8009a72:	682a      	ldr	r2, [r5, #0]
 8009a74:	4664      	mov	r4, ip
 8009a76:	40a7      	lsls	r7, r4
 8009a78:	e7dd      	b.n	8009a36 <__b2d+0x4a>
 8009a7a:	4322      	orrs	r2, r4
 8009a7c:	0011      	movs	r1, r2
 8009a7e:	e7dc      	b.n	8009a3a <__b2d+0x4e>
 8009a80:	3ff00000 	.word	0x3ff00000

08009a84 <__d2b>:
 8009a84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a86:	2101      	movs	r1, #1
 8009a88:	0014      	movs	r4, r2
 8009a8a:	001d      	movs	r5, r3
 8009a8c:	9f08      	ldr	r7, [sp, #32]
 8009a8e:	f7ff fc5b 	bl	8009348 <_Balloc>
 8009a92:	1e06      	subs	r6, r0, #0
 8009a94:	d105      	bne.n	8009aa2 <__d2b+0x1e>
 8009a96:	0032      	movs	r2, r6
 8009a98:	4b24      	ldr	r3, [pc, #144]	; (8009b2c <__d2b+0xa8>)
 8009a9a:	4825      	ldr	r0, [pc, #148]	; (8009b30 <__d2b+0xac>)
 8009a9c:	4925      	ldr	r1, [pc, #148]	; (8009b34 <__d2b+0xb0>)
 8009a9e:	f002 ff17 	bl	800c8d0 <__assert_func>
 8009aa2:	032b      	lsls	r3, r5, #12
 8009aa4:	006d      	lsls	r5, r5, #1
 8009aa6:	0b1b      	lsrs	r3, r3, #12
 8009aa8:	0d6d      	lsrs	r5, r5, #21
 8009aaa:	d125      	bne.n	8009af8 <__d2b+0x74>
 8009aac:	9301      	str	r3, [sp, #4]
 8009aae:	2c00      	cmp	r4, #0
 8009ab0:	d028      	beq.n	8009b04 <__d2b+0x80>
 8009ab2:	4668      	mov	r0, sp
 8009ab4:	9400      	str	r4, [sp, #0]
 8009ab6:	f7ff fd23 	bl	8009500 <__lo0bits>
 8009aba:	9b01      	ldr	r3, [sp, #4]
 8009abc:	9900      	ldr	r1, [sp, #0]
 8009abe:	2800      	cmp	r0, #0
 8009ac0:	d01e      	beq.n	8009b00 <__d2b+0x7c>
 8009ac2:	2220      	movs	r2, #32
 8009ac4:	001c      	movs	r4, r3
 8009ac6:	1a12      	subs	r2, r2, r0
 8009ac8:	4094      	lsls	r4, r2
 8009aca:	0022      	movs	r2, r4
 8009acc:	40c3      	lsrs	r3, r0
 8009ace:	430a      	orrs	r2, r1
 8009ad0:	6172      	str	r2, [r6, #20]
 8009ad2:	9301      	str	r3, [sp, #4]
 8009ad4:	9c01      	ldr	r4, [sp, #4]
 8009ad6:	61b4      	str	r4, [r6, #24]
 8009ad8:	1e63      	subs	r3, r4, #1
 8009ada:	419c      	sbcs	r4, r3
 8009adc:	3401      	adds	r4, #1
 8009ade:	6134      	str	r4, [r6, #16]
 8009ae0:	2d00      	cmp	r5, #0
 8009ae2:	d017      	beq.n	8009b14 <__d2b+0x90>
 8009ae4:	2435      	movs	r4, #53	; 0x35
 8009ae6:	4b14      	ldr	r3, [pc, #80]	; (8009b38 <__d2b+0xb4>)
 8009ae8:	18ed      	adds	r5, r5, r3
 8009aea:	182d      	adds	r5, r5, r0
 8009aec:	603d      	str	r5, [r7, #0]
 8009aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009af0:	1a24      	subs	r4, r4, r0
 8009af2:	601c      	str	r4, [r3, #0]
 8009af4:	0030      	movs	r0, r6
 8009af6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009af8:	2280      	movs	r2, #128	; 0x80
 8009afa:	0352      	lsls	r2, r2, #13
 8009afc:	4313      	orrs	r3, r2
 8009afe:	e7d5      	b.n	8009aac <__d2b+0x28>
 8009b00:	6171      	str	r1, [r6, #20]
 8009b02:	e7e7      	b.n	8009ad4 <__d2b+0x50>
 8009b04:	a801      	add	r0, sp, #4
 8009b06:	f7ff fcfb 	bl	8009500 <__lo0bits>
 8009b0a:	9b01      	ldr	r3, [sp, #4]
 8009b0c:	2401      	movs	r4, #1
 8009b0e:	6173      	str	r3, [r6, #20]
 8009b10:	3020      	adds	r0, #32
 8009b12:	e7e4      	b.n	8009ade <__d2b+0x5a>
 8009b14:	4b09      	ldr	r3, [pc, #36]	; (8009b3c <__d2b+0xb8>)
 8009b16:	18c0      	adds	r0, r0, r3
 8009b18:	4b09      	ldr	r3, [pc, #36]	; (8009b40 <__d2b+0xbc>)
 8009b1a:	6038      	str	r0, [r7, #0]
 8009b1c:	18e3      	adds	r3, r4, r3
 8009b1e:	009b      	lsls	r3, r3, #2
 8009b20:	18f3      	adds	r3, r6, r3
 8009b22:	6958      	ldr	r0, [r3, #20]
 8009b24:	f7ff fcd2 	bl	80094cc <__hi0bits>
 8009b28:	0164      	lsls	r4, r4, #5
 8009b2a:	e7e0      	b.n	8009aee <__d2b+0x6a>
 8009b2c:	0800f631 	.word	0x0800f631
 8009b30:	0800f6a2 	.word	0x0800f6a2
 8009b34:	0000030f 	.word	0x0000030f
 8009b38:	fffffbcd 	.word	0xfffffbcd
 8009b3c:	fffffbce 	.word	0xfffffbce
 8009b40:	3fffffff 	.word	0x3fffffff

08009b44 <__ratio>:
 8009b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b46:	b087      	sub	sp, #28
 8009b48:	000f      	movs	r7, r1
 8009b4a:	a904      	add	r1, sp, #16
 8009b4c:	0006      	movs	r6, r0
 8009b4e:	f7ff ff4d 	bl	80099ec <__b2d>
 8009b52:	9000      	str	r0, [sp, #0]
 8009b54:	9101      	str	r1, [sp, #4]
 8009b56:	9c00      	ldr	r4, [sp, #0]
 8009b58:	9d01      	ldr	r5, [sp, #4]
 8009b5a:	0038      	movs	r0, r7
 8009b5c:	a905      	add	r1, sp, #20
 8009b5e:	f7ff ff45 	bl	80099ec <__b2d>
 8009b62:	9002      	str	r0, [sp, #8]
 8009b64:	9103      	str	r1, [sp, #12]
 8009b66:	9a02      	ldr	r2, [sp, #8]
 8009b68:	9b03      	ldr	r3, [sp, #12]
 8009b6a:	6930      	ldr	r0, [r6, #16]
 8009b6c:	6939      	ldr	r1, [r7, #16]
 8009b6e:	9e04      	ldr	r6, [sp, #16]
 8009b70:	1a40      	subs	r0, r0, r1
 8009b72:	9905      	ldr	r1, [sp, #20]
 8009b74:	0140      	lsls	r0, r0, #5
 8009b76:	1a71      	subs	r1, r6, r1
 8009b78:	1841      	adds	r1, r0, r1
 8009b7a:	0508      	lsls	r0, r1, #20
 8009b7c:	2900      	cmp	r1, #0
 8009b7e:	dd07      	ble.n	8009b90 <__ratio+0x4c>
 8009b80:	9901      	ldr	r1, [sp, #4]
 8009b82:	1845      	adds	r5, r0, r1
 8009b84:	0020      	movs	r0, r4
 8009b86:	0029      	movs	r1, r5
 8009b88:	f7f7 f976 	bl	8000e78 <__aeabi_ddiv>
 8009b8c:	b007      	add	sp, #28
 8009b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b90:	9903      	ldr	r1, [sp, #12]
 8009b92:	1a0b      	subs	r3, r1, r0
 8009b94:	e7f6      	b.n	8009b84 <__ratio+0x40>

08009b96 <__copybits>:
 8009b96:	b570      	push	{r4, r5, r6, lr}
 8009b98:	0014      	movs	r4, r2
 8009b9a:	0005      	movs	r5, r0
 8009b9c:	3901      	subs	r1, #1
 8009b9e:	6913      	ldr	r3, [r2, #16]
 8009ba0:	1149      	asrs	r1, r1, #5
 8009ba2:	3101      	adds	r1, #1
 8009ba4:	0089      	lsls	r1, r1, #2
 8009ba6:	3414      	adds	r4, #20
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	1841      	adds	r1, r0, r1
 8009bac:	18e3      	adds	r3, r4, r3
 8009bae:	42a3      	cmp	r3, r4
 8009bb0:	d80d      	bhi.n	8009bce <__copybits+0x38>
 8009bb2:	0014      	movs	r4, r2
 8009bb4:	3411      	adds	r4, #17
 8009bb6:	2500      	movs	r5, #0
 8009bb8:	429c      	cmp	r4, r3
 8009bba:	d803      	bhi.n	8009bc4 <__copybits+0x2e>
 8009bbc:	1a9b      	subs	r3, r3, r2
 8009bbe:	3b11      	subs	r3, #17
 8009bc0:	089b      	lsrs	r3, r3, #2
 8009bc2:	009d      	lsls	r5, r3, #2
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	1940      	adds	r0, r0, r5
 8009bc8:	4281      	cmp	r1, r0
 8009bca:	d803      	bhi.n	8009bd4 <__copybits+0x3e>
 8009bcc:	bd70      	pop	{r4, r5, r6, pc}
 8009bce:	cc40      	ldmia	r4!, {r6}
 8009bd0:	c540      	stmia	r5!, {r6}
 8009bd2:	e7ec      	b.n	8009bae <__copybits+0x18>
 8009bd4:	c008      	stmia	r0!, {r3}
 8009bd6:	e7f7      	b.n	8009bc8 <__copybits+0x32>

08009bd8 <__any_on>:
 8009bd8:	0002      	movs	r2, r0
 8009bda:	6900      	ldr	r0, [r0, #16]
 8009bdc:	b510      	push	{r4, lr}
 8009bde:	3214      	adds	r2, #20
 8009be0:	114b      	asrs	r3, r1, #5
 8009be2:	4298      	cmp	r0, r3
 8009be4:	db13      	blt.n	8009c0e <__any_on+0x36>
 8009be6:	dd0c      	ble.n	8009c02 <__any_on+0x2a>
 8009be8:	241f      	movs	r4, #31
 8009bea:	0008      	movs	r0, r1
 8009bec:	4020      	ands	r0, r4
 8009bee:	4221      	tst	r1, r4
 8009bf0:	d007      	beq.n	8009c02 <__any_on+0x2a>
 8009bf2:	0099      	lsls	r1, r3, #2
 8009bf4:	588c      	ldr	r4, [r1, r2]
 8009bf6:	0021      	movs	r1, r4
 8009bf8:	40c1      	lsrs	r1, r0
 8009bfa:	4081      	lsls	r1, r0
 8009bfc:	2001      	movs	r0, #1
 8009bfe:	428c      	cmp	r4, r1
 8009c00:	d104      	bne.n	8009c0c <__any_on+0x34>
 8009c02:	009b      	lsls	r3, r3, #2
 8009c04:	18d3      	adds	r3, r2, r3
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d803      	bhi.n	8009c12 <__any_on+0x3a>
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	bd10      	pop	{r4, pc}
 8009c0e:	0003      	movs	r3, r0
 8009c10:	e7f7      	b.n	8009c02 <__any_on+0x2a>
 8009c12:	3b04      	subs	r3, #4
 8009c14:	6819      	ldr	r1, [r3, #0]
 8009c16:	2900      	cmp	r1, #0
 8009c18:	d0f5      	beq.n	8009c06 <__any_on+0x2e>
 8009c1a:	2001      	movs	r0, #1
 8009c1c:	e7f6      	b.n	8009c0c <__any_on+0x34>

08009c1e <__ascii_wctomb>:
 8009c1e:	0003      	movs	r3, r0
 8009c20:	1e08      	subs	r0, r1, #0
 8009c22:	d005      	beq.n	8009c30 <__ascii_wctomb+0x12>
 8009c24:	2aff      	cmp	r2, #255	; 0xff
 8009c26:	d904      	bls.n	8009c32 <__ascii_wctomb+0x14>
 8009c28:	228a      	movs	r2, #138	; 0x8a
 8009c2a:	2001      	movs	r0, #1
 8009c2c:	601a      	str	r2, [r3, #0]
 8009c2e:	4240      	negs	r0, r0
 8009c30:	4770      	bx	lr
 8009c32:	2001      	movs	r0, #1
 8009c34:	700a      	strb	r2, [r1, #0]
 8009c36:	e7fb      	b.n	8009c30 <__ascii_wctomb+0x12>

08009c38 <_svfprintf_r>:
 8009c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c3a:	b0d9      	sub	sp, #356	; 0x164
 8009c3c:	001c      	movs	r4, r3
 8009c3e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009c40:	9208      	str	r2, [sp, #32]
 8009c42:	900a      	str	r0, [sp, #40]	; 0x28
 8009c44:	f002 fdae 	bl	800c7a4 <_localeconv_r>
 8009c48:	6803      	ldr	r3, [r0, #0]
 8009c4a:	0018      	movs	r0, r3
 8009c4c:	931c      	str	r3, [sp, #112]	; 0x70
 8009c4e:	f7f6 fa59 	bl	8000104 <strlen>
 8009c52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c54:	9016      	str	r0, [sp, #88]	; 0x58
 8009c56:	899b      	ldrh	r3, [r3, #12]
 8009c58:	061b      	lsls	r3, r3, #24
 8009c5a:	d517      	bpl.n	8009c8c <_svfprintf_r+0x54>
 8009c5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c5e:	691b      	ldr	r3, [r3, #16]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d113      	bne.n	8009c8c <_svfprintf_r+0x54>
 8009c64:	2140      	movs	r1, #64	; 0x40
 8009c66:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009c68:	f7fd fb6e 	bl	8007348 <_malloc_r>
 8009c6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c6e:	6018      	str	r0, [r3, #0]
 8009c70:	6118      	str	r0, [r3, #16]
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d107      	bne.n	8009c86 <_svfprintf_r+0x4e>
 8009c76:	230c      	movs	r3, #12
 8009c78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c7a:	6013      	str	r3, [r2, #0]
 8009c7c:	3b0d      	subs	r3, #13
 8009c7e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009c80:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009c82:	b059      	add	sp, #356	; 0x164
 8009c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c86:	2340      	movs	r3, #64	; 0x40
 8009c88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c8a:	6153      	str	r3, [r2, #20]
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	2200      	movs	r2, #0
 8009c90:	932e      	str	r3, [sp, #184]	; 0xb8
 8009c92:	932d      	str	r3, [sp, #180]	; 0xb4
 8009c94:	930e      	str	r3, [sp, #56]	; 0x38
 8009c96:	2300      	movs	r3, #0
 8009c98:	9214      	str	r2, [sp, #80]	; 0x50
 8009c9a:	9315      	str	r3, [sp, #84]	; 0x54
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	af2f      	add	r7, sp, #188	; 0xbc
 8009ca0:	972c      	str	r7, [sp, #176]	; 0xb0
 8009ca2:	931f      	str	r3, [sp, #124]	; 0x7c
 8009ca4:	931e      	str	r3, [sp, #120]	; 0x78
 8009ca6:	9312      	str	r3, [sp, #72]	; 0x48
 8009ca8:	931b      	str	r3, [sp, #108]	; 0x6c
 8009caa:	931d      	str	r3, [sp, #116]	; 0x74
 8009cac:	9317      	str	r3, [sp, #92]	; 0x5c
 8009cae:	9d08      	ldr	r5, [sp, #32]
 8009cb0:	782b      	ldrb	r3, [r5, #0]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d002      	beq.n	8009cbc <_svfprintf_r+0x84>
 8009cb6:	2b25      	cmp	r3, #37	; 0x25
 8009cb8:	d000      	beq.n	8009cbc <_svfprintf_r+0x84>
 8009cba:	e091      	b.n	8009de0 <_svfprintf_r+0x1a8>
 8009cbc:	9b08      	ldr	r3, [sp, #32]
 8009cbe:	1aee      	subs	r6, r5, r3
 8009cc0:	429d      	cmp	r5, r3
 8009cc2:	d016      	beq.n	8009cf2 <_svfprintf_r+0xba>
 8009cc4:	603b      	str	r3, [r7, #0]
 8009cc6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8009cc8:	607e      	str	r6, [r7, #4]
 8009cca:	199b      	adds	r3, r3, r6
 8009ccc:	932e      	str	r3, [sp, #184]	; 0xb8
 8009cce:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009cd0:	3708      	adds	r7, #8
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	932d      	str	r3, [sp, #180]	; 0xb4
 8009cd6:	2b07      	cmp	r3, #7
 8009cd8:	dd08      	ble.n	8009cec <_svfprintf_r+0xb4>
 8009cda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009cdc:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009cde:	aa2c      	add	r2, sp, #176	; 0xb0
 8009ce0:	f004 f8c0 	bl	800de64 <__ssprint_r>
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	d000      	beq.n	8009cea <_svfprintf_r+0xb2>
 8009ce8:	e1cf      	b.n	800a08a <_svfprintf_r+0x452>
 8009cea:	af2f      	add	r7, sp, #188	; 0xbc
 8009cec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cee:	199b      	adds	r3, r3, r6
 8009cf0:	9317      	str	r3, [sp, #92]	; 0x5c
 8009cf2:	782b      	ldrb	r3, [r5, #0]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d101      	bne.n	8009cfc <_svfprintf_r+0xc4>
 8009cf8:	f001 f99e 	bl	800b038 <_svfprintf_r+0x1400>
 8009cfc:	221b      	movs	r2, #27
 8009cfe:	2300      	movs	r3, #0
 8009d00:	a91e      	add	r1, sp, #120	; 0x78
 8009d02:	1852      	adds	r2, r2, r1
 8009d04:	7013      	strb	r3, [r2, #0]
 8009d06:	2201      	movs	r2, #1
 8009d08:	001e      	movs	r6, r3
 8009d0a:	4252      	negs	r2, r2
 8009d0c:	3501      	adds	r5, #1
 8009d0e:	9209      	str	r2, [sp, #36]	; 0x24
 8009d10:	9318      	str	r3, [sp, #96]	; 0x60
 8009d12:	1c6b      	adds	r3, r5, #1
 8009d14:	9313      	str	r3, [sp, #76]	; 0x4c
 8009d16:	782b      	ldrb	r3, [r5, #0]
 8009d18:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d1a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009d1c:	3820      	subs	r0, #32
 8009d1e:	285a      	cmp	r0, #90	; 0x5a
 8009d20:	d901      	bls.n	8009d26 <_svfprintf_r+0xee>
 8009d22:	f000 fe20 	bl	800a966 <_svfprintf_r+0xd2e>
 8009d26:	f7f6 f9ff 	bl	8000128 <__gnu_thumb1_case_uhi>
 8009d2a:	0078      	.short	0x0078
 8009d2c:	061e061e 	.word	0x061e061e
 8009d30:	061e0082 	.word	0x061e0082
 8009d34:	061e061e 	.word	0x061e061e
 8009d38:	061e005d 	.word	0x061e005d
 8009d3c:	0084061e 	.word	0x0084061e
 8009d40:	061e008c 	.word	0x061e008c
 8009d44:	0091008a 	.word	0x0091008a
 8009d48:	00b2061e 	.word	0x00b2061e
 8009d4c:	00b400b4 	.word	0x00b400b4
 8009d50:	00b400b4 	.word	0x00b400b4
 8009d54:	00b400b4 	.word	0x00b400b4
 8009d58:	00b400b4 	.word	0x00b400b4
 8009d5c:	061e00b4 	.word	0x061e00b4
 8009d60:	061e061e 	.word	0x061e061e
 8009d64:	061e061e 	.word	0x061e061e
 8009d68:	061e061e 	.word	0x061e061e
 8009d6c:	061e013b 	.word	0x061e013b
 8009d70:	00f400e0 	.word	0x00f400e0
 8009d74:	013b013b 	.word	0x013b013b
 8009d78:	061e013b 	.word	0x061e013b
 8009d7c:	061e061e 	.word	0x061e061e
 8009d80:	00c7061e 	.word	0x00c7061e
 8009d84:	061e061e 	.word	0x061e061e
 8009d88:	061e04c7 	.word	0x061e04c7
 8009d8c:	061e061e 	.word	0x061e061e
 8009d90:	061e050a 	.word	0x061e050a
 8009d94:	061e052a 	.word	0x061e052a
 8009d98:	055c061e 	.word	0x055c061e
 8009d9c:	061e061e 	.word	0x061e061e
 8009da0:	061e061e 	.word	0x061e061e
 8009da4:	061e061e 	.word	0x061e061e
 8009da8:	061e061e 	.word	0x061e061e
 8009dac:	061e013b 	.word	0x061e013b
 8009db0:	00f600e0 	.word	0x00f600e0
 8009db4:	013b013b 	.word	0x013b013b
 8009db8:	00c9013b 	.word	0x00c9013b
 8009dbc:	00dc00f6 	.word	0x00dc00f6
 8009dc0:	00d5061e 	.word	0x00d5061e
 8009dc4:	04a7061e 	.word	0x04a7061e
 8009dc8:	04fa04c9 	.word	0x04fa04c9
 8009dcc:	061e00dc 	.word	0x061e00dc
 8009dd0:	0080050a 	.word	0x0080050a
 8009dd4:	061e052c 	.word	0x061e052c
 8009dd8:	057c061e 	.word	0x057c061e
 8009ddc:	0080061e 	.word	0x0080061e
 8009de0:	3501      	adds	r5, #1
 8009de2:	e765      	b.n	8009cb0 <_svfprintf_r+0x78>
 8009de4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009de6:	f002 fcdd 	bl	800c7a4 <_localeconv_r>
 8009dea:	6843      	ldr	r3, [r0, #4]
 8009dec:	0018      	movs	r0, r3
 8009dee:	931d      	str	r3, [sp, #116]	; 0x74
 8009df0:	f7f6 f988 	bl	8000104 <strlen>
 8009df4:	901b      	str	r0, [sp, #108]	; 0x6c
 8009df6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009df8:	f002 fcd4 	bl	800c7a4 <_localeconv_r>
 8009dfc:	6883      	ldr	r3, [r0, #8]
 8009dfe:	9312      	str	r3, [sp, #72]	; 0x48
 8009e00:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d011      	beq.n	8009e2a <_svfprintf_r+0x1f2>
 8009e06:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d00e      	beq.n	8009e2a <_svfprintf_r+0x1f2>
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d00b      	beq.n	8009e2a <_svfprintf_r+0x1f2>
 8009e12:	2380      	movs	r3, #128	; 0x80
 8009e14:	00db      	lsls	r3, r3, #3
 8009e16:	431e      	orrs	r6, r3
 8009e18:	e007      	b.n	8009e2a <_svfprintf_r+0x1f2>
 8009e1a:	231b      	movs	r3, #27
 8009e1c:	aa1e      	add	r2, sp, #120	; 0x78
 8009e1e:	189b      	adds	r3, r3, r2
 8009e20:	781a      	ldrb	r2, [r3, #0]
 8009e22:	2a00      	cmp	r2, #0
 8009e24:	d101      	bne.n	8009e2a <_svfprintf_r+0x1f2>
 8009e26:	3220      	adds	r2, #32
 8009e28:	701a      	strb	r2, [r3, #0]
 8009e2a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8009e2c:	e771      	b.n	8009d12 <_svfprintf_r+0xda>
 8009e2e:	2301      	movs	r3, #1
 8009e30:	e7f1      	b.n	8009e16 <_svfprintf_r+0x1de>
 8009e32:	cc08      	ldmia	r4!, {r3}
 8009e34:	9318      	str	r3, [sp, #96]	; 0x60
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	daf7      	bge.n	8009e2a <_svfprintf_r+0x1f2>
 8009e3a:	425b      	negs	r3, r3
 8009e3c:	9318      	str	r3, [sp, #96]	; 0x60
 8009e3e:	2304      	movs	r3, #4
 8009e40:	e7e9      	b.n	8009e16 <_svfprintf_r+0x1de>
 8009e42:	231b      	movs	r3, #27
 8009e44:	aa1e      	add	r2, sp, #120	; 0x78
 8009e46:	189b      	adds	r3, r3, r2
 8009e48:	222b      	movs	r2, #43	; 0x2b
 8009e4a:	e7ed      	b.n	8009e28 <_svfprintf_r+0x1f0>
 8009e4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e50:	7812      	ldrb	r2, [r2, #0]
 8009e52:	3301      	adds	r3, #1
 8009e54:	920f      	str	r2, [sp, #60]	; 0x3c
 8009e56:	2a2a      	cmp	r2, #42	; 0x2a
 8009e58:	d010      	beq.n	8009e7c <_svfprintf_r+0x244>
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	9209      	str	r2, [sp, #36]	; 0x24
 8009e5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e60:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e62:	3a30      	subs	r2, #48	; 0x30
 8009e64:	2a09      	cmp	r2, #9
 8009e66:	d900      	bls.n	8009e6a <_svfprintf_r+0x232>
 8009e68:	e757      	b.n	8009d1a <_svfprintf_r+0xe2>
 8009e6a:	200a      	movs	r0, #10
 8009e6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e6e:	4341      	muls	r1, r0
 8009e70:	188a      	adds	r2, r1, r2
 8009e72:	9209      	str	r2, [sp, #36]	; 0x24
 8009e74:	781a      	ldrb	r2, [r3, #0]
 8009e76:	3301      	adds	r3, #1
 8009e78:	920f      	str	r2, [sp, #60]	; 0x3c
 8009e7a:	e7f0      	b.n	8009e5e <_svfprintf_r+0x226>
 8009e7c:	cc04      	ldmia	r4!, {r2}
 8009e7e:	9209      	str	r2, [sp, #36]	; 0x24
 8009e80:	2a00      	cmp	r2, #0
 8009e82:	da02      	bge.n	8009e8a <_svfprintf_r+0x252>
 8009e84:	2201      	movs	r2, #1
 8009e86:	4252      	negs	r2, r2
 8009e88:	9209      	str	r2, [sp, #36]	; 0x24
 8009e8a:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e8c:	e7cd      	b.n	8009e2a <_svfprintf_r+0x1f2>
 8009e8e:	2380      	movs	r3, #128	; 0x80
 8009e90:	e7c1      	b.n	8009e16 <_svfprintf_r+0x1de>
 8009e92:	2200      	movs	r2, #0
 8009e94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e96:	9218      	str	r2, [sp, #96]	; 0x60
 8009e98:	210a      	movs	r1, #10
 8009e9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009e9c:	434a      	muls	r2, r1
 8009e9e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009ea0:	3930      	subs	r1, #48	; 0x30
 8009ea2:	188a      	adds	r2, r1, r2
 8009ea4:	9218      	str	r2, [sp, #96]	; 0x60
 8009ea6:	001a      	movs	r2, r3
 8009ea8:	7812      	ldrb	r2, [r2, #0]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	920f      	str	r2, [sp, #60]	; 0x3c
 8009eae:	3a30      	subs	r2, #48	; 0x30
 8009eb0:	9313      	str	r3, [sp, #76]	; 0x4c
 8009eb2:	2a09      	cmp	r2, #9
 8009eb4:	d9f0      	bls.n	8009e98 <_svfprintf_r+0x260>
 8009eb6:	e730      	b.n	8009d1a <_svfprintf_r+0xe2>
 8009eb8:	2308      	movs	r3, #8
 8009eba:	e7ac      	b.n	8009e16 <_svfprintf_r+0x1de>
 8009ebc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	2b68      	cmp	r3, #104	; 0x68
 8009ec2:	d105      	bne.n	8009ed0 <_svfprintf_r+0x298>
 8009ec4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	9313      	str	r3, [sp, #76]	; 0x4c
 8009eca:	2380      	movs	r3, #128	; 0x80
 8009ecc:	009b      	lsls	r3, r3, #2
 8009ece:	e7a2      	b.n	8009e16 <_svfprintf_r+0x1de>
 8009ed0:	2340      	movs	r3, #64	; 0x40
 8009ed2:	e7a0      	b.n	8009e16 <_svfprintf_r+0x1de>
 8009ed4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	2b6c      	cmp	r3, #108	; 0x6c
 8009eda:	d104      	bne.n	8009ee6 <_svfprintf_r+0x2ae>
 8009edc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009ede:	3301      	adds	r3, #1
 8009ee0:	9313      	str	r3, [sp, #76]	; 0x4c
 8009ee2:	2320      	movs	r3, #32
 8009ee4:	e797      	b.n	8009e16 <_svfprintf_r+0x1de>
 8009ee6:	2310      	movs	r3, #16
 8009ee8:	e795      	b.n	8009e16 <_svfprintf_r+0x1de>
 8009eea:	0021      	movs	r1, r4
 8009eec:	c904      	ldmia	r1!, {r2}
 8009eee:	ab3f      	add	r3, sp, #252	; 0xfc
 8009ef0:	910d      	str	r1, [sp, #52]	; 0x34
 8009ef2:	211b      	movs	r1, #27
 8009ef4:	701a      	strb	r2, [r3, #0]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	a81e      	add	r0, sp, #120	; 0x78
 8009efa:	1809      	adds	r1, r1, r0
 8009efc:	700a      	strb	r2, [r1, #0]
 8009efe:	920c      	str	r2, [sp, #48]	; 0x30
 8009f00:	3201      	adds	r2, #1
 8009f02:	9209      	str	r2, [sp, #36]	; 0x24
 8009f04:	2200      	movs	r2, #0
 8009f06:	9308      	str	r3, [sp, #32]
 8009f08:	0015      	movs	r5, r2
 8009f0a:	9219      	str	r2, [sp, #100]	; 0x64
 8009f0c:	9210      	str	r2, [sp, #64]	; 0x40
 8009f0e:	9211      	str	r2, [sp, #68]	; 0x44
 8009f10:	e1f1      	b.n	800a2f6 <_svfprintf_r+0x6be>
 8009f12:	2310      	movs	r3, #16
 8009f14:	431e      	orrs	r6, r3
 8009f16:	06b3      	lsls	r3, r6, #26
 8009f18:	d531      	bpl.n	8009f7e <_svfprintf_r+0x346>
 8009f1a:	2307      	movs	r3, #7
 8009f1c:	3407      	adds	r4, #7
 8009f1e:	439c      	bics	r4, r3
 8009f20:	0022      	movs	r2, r4
 8009f22:	ca18      	ldmia	r2!, {r3, r4}
 8009f24:	9306      	str	r3, [sp, #24]
 8009f26:	9407      	str	r4, [sp, #28]
 8009f28:	920d      	str	r2, [sp, #52]	; 0x34
 8009f2a:	9a07      	ldr	r2, [sp, #28]
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	2a00      	cmp	r2, #0
 8009f30:	da0b      	bge.n	8009f4a <_svfprintf_r+0x312>
 8009f32:	9c06      	ldr	r4, [sp, #24]
 8009f34:	9d07      	ldr	r5, [sp, #28]
 8009f36:	2200      	movs	r2, #0
 8009f38:	4261      	negs	r1, r4
 8009f3a:	41aa      	sbcs	r2, r5
 8009f3c:	9106      	str	r1, [sp, #24]
 8009f3e:	9207      	str	r2, [sp, #28]
 8009f40:	221b      	movs	r2, #27
 8009f42:	a91e      	add	r1, sp, #120	; 0x78
 8009f44:	1852      	adds	r2, r2, r1
 8009f46:	212d      	movs	r1, #45	; 0x2d
 8009f48:	7011      	strb	r1, [r2, #0]
 8009f4a:	9907      	ldr	r1, [sp, #28]
 8009f4c:	9a06      	ldr	r2, [sp, #24]
 8009f4e:	430a      	orrs	r2, r1
 8009f50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f52:	3101      	adds	r1, #1
 8009f54:	d101      	bne.n	8009f5a <_svfprintf_r+0x322>
 8009f56:	f001 f87b 	bl	800b050 <_svfprintf_r+0x1418>
 8009f5a:	2180      	movs	r1, #128	; 0x80
 8009f5c:	0034      	movs	r4, r6
 8009f5e:	438c      	bics	r4, r1
 8009f60:	2a00      	cmp	r2, #0
 8009f62:	d001      	beq.n	8009f68 <_svfprintf_r+0x330>
 8009f64:	f001 f879 	bl	800b05a <_svfprintf_r+0x1422>
 8009f68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f6a:	2a00      	cmp	r2, #0
 8009f6c:	d101      	bne.n	8009f72 <_svfprintf_r+0x33a>
 8009f6e:	f000 fcef 	bl	800a950 <_svfprintf_r+0xd18>
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d001      	beq.n	8009f7a <_svfprintf_r+0x342>
 8009f76:	f001 f874 	bl	800b062 <_svfprintf_r+0x142a>
 8009f7a:	f000 fc79 	bl	800a870 <_svfprintf_r+0xc38>
 8009f7e:	0022      	movs	r2, r4
 8009f80:	ca08      	ldmia	r2!, {r3}
 8009f82:	920d      	str	r2, [sp, #52]	; 0x34
 8009f84:	06f2      	lsls	r2, r6, #27
 8009f86:	d503      	bpl.n	8009f90 <_svfprintf_r+0x358>
 8009f88:	9306      	str	r3, [sp, #24]
 8009f8a:	17db      	asrs	r3, r3, #31
 8009f8c:	9307      	str	r3, [sp, #28]
 8009f8e:	e7cc      	b.n	8009f2a <_svfprintf_r+0x2f2>
 8009f90:	0672      	lsls	r2, r6, #25
 8009f92:	d501      	bpl.n	8009f98 <_svfprintf_r+0x360>
 8009f94:	b21b      	sxth	r3, r3
 8009f96:	e7f7      	b.n	8009f88 <_svfprintf_r+0x350>
 8009f98:	05b2      	lsls	r2, r6, #22
 8009f9a:	d5f5      	bpl.n	8009f88 <_svfprintf_r+0x350>
 8009f9c:	b25b      	sxtb	r3, r3
 8009f9e:	e7f3      	b.n	8009f88 <_svfprintf_r+0x350>
 8009fa0:	2307      	movs	r3, #7
 8009fa2:	3407      	adds	r4, #7
 8009fa4:	439c      	bics	r4, r3
 8009fa6:	0022      	movs	r2, r4
 8009fa8:	ca18      	ldmia	r2!, {r3, r4}
 8009faa:	920d      	str	r2, [sp, #52]	; 0x34
 8009fac:	2201      	movs	r2, #1
 8009fae:	9314      	str	r3, [sp, #80]	; 0x50
 8009fb0:	9415      	str	r4, [sp, #84]	; 0x54
 8009fb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fb4:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009fb6:	005c      	lsls	r4, r3, #1
 8009fb8:	0864      	lsrs	r4, r4, #1
 8009fba:	0028      	movs	r0, r5
 8009fbc:	0021      	movs	r1, r4
 8009fbe:	4b3e      	ldr	r3, [pc, #248]	; (800a0b8 <_svfprintf_r+0x480>)
 8009fc0:	4252      	negs	r2, r2
 8009fc2:	f7f8 f997 	bl	80022f4 <__aeabi_dcmpun>
 8009fc6:	2800      	cmp	r0, #0
 8009fc8:	d126      	bne.n	800a018 <_svfprintf_r+0x3e0>
 8009fca:	2201      	movs	r2, #1
 8009fcc:	0028      	movs	r0, r5
 8009fce:	0021      	movs	r1, r4
 8009fd0:	4b39      	ldr	r3, [pc, #228]	; (800a0b8 <_svfprintf_r+0x480>)
 8009fd2:	4252      	negs	r2, r2
 8009fd4:	f7f6 fa48 	bl	8000468 <__aeabi_dcmple>
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d11d      	bne.n	800a018 <_svfprintf_r+0x3e0>
 8009fdc:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009fde:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	f7f6 fa36 	bl	8000454 <__aeabi_dcmplt>
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	d004      	beq.n	8009ff6 <_svfprintf_r+0x3be>
 8009fec:	231b      	movs	r3, #27
 8009fee:	aa1e      	add	r2, sp, #120	; 0x78
 8009ff0:	189b      	adds	r3, r3, r2
 8009ff2:	222d      	movs	r2, #45	; 0x2d
 8009ff4:	701a      	strb	r2, [r3, #0]
 8009ff6:	4b31      	ldr	r3, [pc, #196]	; (800a0bc <_svfprintf_r+0x484>)
 8009ff8:	9308      	str	r3, [sp, #32]
 8009ffa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ffc:	2b47      	cmp	r3, #71	; 0x47
 8009ffe:	dd01      	ble.n	800a004 <_svfprintf_r+0x3cc>
 800a000:	4b2f      	ldr	r3, [pc, #188]	; (800a0c0 <_svfprintf_r+0x488>)
 800a002:	9308      	str	r3, [sp, #32]
 800a004:	2380      	movs	r3, #128	; 0x80
 800a006:	439e      	bics	r6, r3
 800a008:	2300      	movs	r3, #0
 800a00a:	930c      	str	r3, [sp, #48]	; 0x30
 800a00c:	3303      	adds	r3, #3
 800a00e:	9309      	str	r3, [sp, #36]	; 0x24
 800a010:	2300      	movs	r3, #0
 800a012:	9319      	str	r3, [sp, #100]	; 0x64
 800a014:	f000 fc78 	bl	800a908 <_svfprintf_r+0xcd0>
 800a018:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a01a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a01c:	0010      	movs	r0, r2
 800a01e:	0019      	movs	r1, r3
 800a020:	f7f8 f968 	bl	80022f4 <__aeabi_dcmpun>
 800a024:	2800      	cmp	r0, #0
 800a026:	d00e      	beq.n	800a046 <_svfprintf_r+0x40e>
 800a028:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	da04      	bge.n	800a038 <_svfprintf_r+0x400>
 800a02e:	231b      	movs	r3, #27
 800a030:	aa1e      	add	r2, sp, #120	; 0x78
 800a032:	189b      	adds	r3, r3, r2
 800a034:	222d      	movs	r2, #45	; 0x2d
 800a036:	701a      	strb	r2, [r3, #0]
 800a038:	4b22      	ldr	r3, [pc, #136]	; (800a0c4 <_svfprintf_r+0x48c>)
 800a03a:	9308      	str	r3, [sp, #32]
 800a03c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a03e:	2b47      	cmp	r3, #71	; 0x47
 800a040:	dde0      	ble.n	800a004 <_svfprintf_r+0x3cc>
 800a042:	4b21      	ldr	r3, [pc, #132]	; (800a0c8 <_svfprintf_r+0x490>)
 800a044:	e7dd      	b.n	800a002 <_svfprintf_r+0x3ca>
 800a046:	2320      	movs	r3, #32
 800a048:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a04a:	439a      	bics	r2, r3
 800a04c:	9210      	str	r2, [sp, #64]	; 0x40
 800a04e:	2a41      	cmp	r2, #65	; 0x41
 800a050:	d123      	bne.n	800a09a <_svfprintf_r+0x462>
 800a052:	2230      	movs	r2, #48	; 0x30
 800a054:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a056:	ab25      	add	r3, sp, #148	; 0x94
 800a058:	701a      	strb	r2, [r3, #0]
 800a05a:	3248      	adds	r2, #72	; 0x48
 800a05c:	2961      	cmp	r1, #97	; 0x61
 800a05e:	d000      	beq.n	800a062 <_svfprintf_r+0x42a>
 800a060:	3a20      	subs	r2, #32
 800a062:	705a      	strb	r2, [r3, #1]
 800a064:	2302      	movs	r3, #2
 800a066:	431e      	orrs	r6, r3
 800a068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a06a:	2b63      	cmp	r3, #99	; 0x63
 800a06c:	dd2e      	ble.n	800a0cc <_svfprintf_r+0x494>
 800a06e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a070:	1c59      	adds	r1, r3, #1
 800a072:	f7fd f969 	bl	8007348 <_malloc_r>
 800a076:	9008      	str	r0, [sp, #32]
 800a078:	2800      	cmp	r0, #0
 800a07a:	d000      	beq.n	800a07e <_svfprintf_r+0x446>
 800a07c:	e216      	b.n	800a4ac <_svfprintf_r+0x874>
 800a07e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a080:	899a      	ldrh	r2, [r3, #12]
 800a082:	2340      	movs	r3, #64	; 0x40
 800a084:	4313      	orrs	r3, r2
 800a086:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a088:	8193      	strh	r3, [r2, #12]
 800a08a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a08c:	899b      	ldrh	r3, [r3, #12]
 800a08e:	065b      	lsls	r3, r3, #25
 800a090:	d400      	bmi.n	800a094 <_svfprintf_r+0x45c>
 800a092:	e5f5      	b.n	8009c80 <_svfprintf_r+0x48>
 800a094:	2301      	movs	r3, #1
 800a096:	425b      	negs	r3, r3
 800a098:	e5f1      	b.n	8009c7e <_svfprintf_r+0x46>
 800a09a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a09c:	900c      	str	r0, [sp, #48]	; 0x30
 800a09e:	3301      	adds	r3, #1
 800a0a0:	d100      	bne.n	800a0a4 <_svfprintf_r+0x46c>
 800a0a2:	e206      	b.n	800a4b2 <_svfprintf_r+0x87a>
 800a0a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0a6:	2b47      	cmp	r3, #71	; 0x47
 800a0a8:	d114      	bne.n	800a0d4 <_svfprintf_r+0x49c>
 800a0aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d111      	bne.n	800a0d4 <_svfprintf_r+0x49c>
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a0b4:	e00e      	b.n	800a0d4 <_svfprintf_r+0x49c>
 800a0b6:	46c0      	nop			; (mov r8, r8)
 800a0b8:	7fefffff 	.word	0x7fefffff
 800a0bc:	0800f7fc 	.word	0x0800f7fc
 800a0c0:	0800f800 	.word	0x0800f800
 800a0c4:	0800f804 	.word	0x0800f804
 800a0c8:	0800f808 	.word	0x0800f808
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	930c      	str	r3, [sp, #48]	; 0x30
 800a0d0:	ab3f      	add	r3, sp, #252	; 0xfc
 800a0d2:	9308      	str	r3, [sp, #32]
 800a0d4:	2380      	movs	r3, #128	; 0x80
 800a0d6:	005b      	lsls	r3, r3, #1
 800a0d8:	4333      	orrs	r3, r6
 800a0da:	931a      	str	r3, [sp, #104]	; 0x68
 800a0dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0de:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	db00      	blt.n	800a0e6 <_svfprintf_r+0x4ae>
 800a0e4:	e1e7      	b.n	800a4b6 <_svfprintf_r+0x87e>
 800a0e6:	2280      	movs	r2, #128	; 0x80
 800a0e8:	0612      	lsls	r2, r2, #24
 800a0ea:	4694      	mov	ip, r2
 800a0ec:	4463      	add	r3, ip
 800a0ee:	930e      	str	r3, [sp, #56]	; 0x38
 800a0f0:	232d      	movs	r3, #45	; 0x2d
 800a0f2:	9322      	str	r3, [sp, #136]	; 0x88
 800a0f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0f6:	2b41      	cmp	r3, #65	; 0x41
 800a0f8:	d000      	beq.n	800a0fc <_svfprintf_r+0x4c4>
 800a0fa:	e1f5      	b.n	800a4e8 <_svfprintf_r+0x8b0>
 800a0fc:	0028      	movs	r0, r5
 800a0fe:	aa26      	add	r2, sp, #152	; 0x98
 800a100:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a102:	f002 fb73 	bl	800c7ec <frexp>
 800a106:	23ff      	movs	r3, #255	; 0xff
 800a108:	2200      	movs	r2, #0
 800a10a:	059b      	lsls	r3, r3, #22
 800a10c:	f7f7 faae 	bl	800166c <__aeabi_dmul>
 800a110:	2200      	movs	r2, #0
 800a112:	2300      	movs	r3, #0
 800a114:	0004      	movs	r4, r0
 800a116:	000d      	movs	r5, r1
 800a118:	f7f6 f996 	bl	8000448 <__aeabi_dcmpeq>
 800a11c:	2800      	cmp	r0, #0
 800a11e:	d001      	beq.n	800a124 <_svfprintf_r+0x4ec>
 800a120:	2301      	movs	r3, #1
 800a122:	9326      	str	r3, [sp, #152]	; 0x98
 800a124:	4bda      	ldr	r3, [pc, #872]	; (800a490 <_svfprintf_r+0x858>)
 800a126:	9319      	str	r3, [sp, #100]	; 0x64
 800a128:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a12a:	2b61      	cmp	r3, #97	; 0x61
 800a12c:	d001      	beq.n	800a132 <_svfprintf_r+0x4fa>
 800a12e:	4bd9      	ldr	r3, [pc, #868]	; (800a494 <_svfprintf_r+0x85c>)
 800a130:	9319      	str	r3, [sp, #100]	; 0x64
 800a132:	9b08      	ldr	r3, [sp, #32]
 800a134:	930e      	str	r3, [sp, #56]	; 0x38
 800a136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a138:	3b01      	subs	r3, #1
 800a13a:	9311      	str	r3, [sp, #68]	; 0x44
 800a13c:	2200      	movs	r2, #0
 800a13e:	4bd6      	ldr	r3, [pc, #856]	; (800a498 <_svfprintf_r+0x860>)
 800a140:	0020      	movs	r0, r4
 800a142:	0029      	movs	r1, r5
 800a144:	f7f7 fa92 	bl	800166c <__aeabi_dmul>
 800a148:	000d      	movs	r5, r1
 800a14a:	0004      	movs	r4, r0
 800a14c:	f7f8 f8f0 	bl	8002330 <__aeabi_d2iz>
 800a150:	9021      	str	r0, [sp, #132]	; 0x84
 800a152:	f7f8 f923 	bl	800239c <__aeabi_i2d>
 800a156:	0002      	movs	r2, r0
 800a158:	000b      	movs	r3, r1
 800a15a:	0020      	movs	r0, r4
 800a15c:	0029      	movs	r1, r5
 800a15e:	f7f7 fd47 	bl	8001bf0 <__aeabi_dsub>
 800a162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a164:	000d      	movs	r5, r1
 800a166:	001a      	movs	r2, r3
 800a168:	3201      	adds	r2, #1
 800a16a:	9921      	ldr	r1, [sp, #132]	; 0x84
 800a16c:	920e      	str	r2, [sp, #56]	; 0x38
 800a16e:	9223      	str	r2, [sp, #140]	; 0x8c
 800a170:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a172:	0004      	movs	r4, r0
 800a174:	5c52      	ldrb	r2, [r2, r1]
 800a176:	701a      	strb	r2, [r3, #0]
 800a178:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a17a:	9320      	str	r3, [sp, #128]	; 0x80
 800a17c:	3301      	adds	r3, #1
 800a17e:	d00a      	beq.n	800a196 <_svfprintf_r+0x55e>
 800a180:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a182:	2200      	movs	r2, #0
 800a184:	3b01      	subs	r3, #1
 800a186:	9311      	str	r3, [sp, #68]	; 0x44
 800a188:	0020      	movs	r0, r4
 800a18a:	2300      	movs	r3, #0
 800a18c:	0029      	movs	r1, r5
 800a18e:	f7f6 f95b 	bl	8000448 <__aeabi_dcmpeq>
 800a192:	2800      	cmp	r0, #0
 800a194:	d0d2      	beq.n	800a13c <_svfprintf_r+0x504>
 800a196:	2200      	movs	r2, #0
 800a198:	0020      	movs	r0, r4
 800a19a:	0029      	movs	r1, r5
 800a19c:	4bbf      	ldr	r3, [pc, #764]	; (800a49c <_svfprintf_r+0x864>)
 800a19e:	f7f6 f96d 	bl	800047c <__aeabi_dcmpgt>
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	d10c      	bne.n	800a1c0 <_svfprintf_r+0x588>
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	0020      	movs	r0, r4
 800a1aa:	0029      	movs	r1, r5
 800a1ac:	4bbb      	ldr	r3, [pc, #748]	; (800a49c <_svfprintf_r+0x864>)
 800a1ae:	f7f6 f94b 	bl	8000448 <__aeabi_dcmpeq>
 800a1b2:	2800      	cmp	r0, #0
 800a1b4:	d100      	bne.n	800a1b8 <_svfprintf_r+0x580>
 800a1b6:	e191      	b.n	800a4dc <_svfprintf_r+0x8a4>
 800a1b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1ba:	07db      	lsls	r3, r3, #31
 800a1bc:	d400      	bmi.n	800a1c0 <_svfprintf_r+0x588>
 800a1be:	e18d      	b.n	800a4dc <_svfprintf_r+0x8a4>
 800a1c0:	2030      	movs	r0, #48	; 0x30
 800a1c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1c4:	932a      	str	r3, [sp, #168]	; 0xa8
 800a1c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1c8:	7bdb      	ldrb	r3, [r3, #15]
 800a1ca:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a1cc:	3a01      	subs	r2, #1
 800a1ce:	922a      	str	r2, [sp, #168]	; 0xa8
 800a1d0:	7811      	ldrb	r1, [r2, #0]
 800a1d2:	4299      	cmp	r1, r3
 800a1d4:	d100      	bne.n	800a1d8 <_svfprintf_r+0x5a0>
 800a1d6:	e171      	b.n	800a4bc <_svfprintf_r+0x884>
 800a1d8:	1c4b      	adds	r3, r1, #1
 800a1da:	b2db      	uxtb	r3, r3
 800a1dc:	2939      	cmp	r1, #57	; 0x39
 800a1de:	d101      	bne.n	800a1e4 <_svfprintf_r+0x5ac>
 800a1e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1e2:	7a9b      	ldrb	r3, [r3, #10]
 800a1e4:	7013      	strb	r3, [r2, #0]
 800a1e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a1e8:	9a08      	ldr	r2, [sp, #32]
 800a1ea:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a1ec:	1a9b      	subs	r3, r3, r2
 800a1ee:	930e      	str	r3, [sp, #56]	; 0x38
 800a1f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1f2:	2b47      	cmp	r3, #71	; 0x47
 800a1f4:	d000      	beq.n	800a1f8 <_svfprintf_r+0x5c0>
 800a1f6:	e1c4      	b.n	800a582 <_svfprintf_r+0x94a>
 800a1f8:	1ceb      	adds	r3, r5, #3
 800a1fa:	db03      	blt.n	800a204 <_svfprintf_r+0x5cc>
 800a1fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1fe:	42ab      	cmp	r3, r5
 800a200:	db00      	blt.n	800a204 <_svfprintf_r+0x5cc>
 800a202:	e1e6      	b.n	800a5d2 <_svfprintf_r+0x99a>
 800a204:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a206:	3b02      	subs	r3, #2
 800a208:	930f      	str	r3, [sp, #60]	; 0x3c
 800a20a:	223c      	movs	r2, #60	; 0x3c
 800a20c:	466b      	mov	r3, sp
 800a20e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a210:	189b      	adds	r3, r3, r2
 800a212:	1e6c      	subs	r4, r5, #1
 800a214:	3a1c      	subs	r2, #28
 800a216:	2000      	movs	r0, #0
 800a218:	781b      	ldrb	r3, [r3, #0]
 800a21a:	9426      	str	r4, [sp, #152]	; 0x98
 800a21c:	4391      	bics	r1, r2
 800a21e:	2941      	cmp	r1, #65	; 0x41
 800a220:	d102      	bne.n	800a228 <_svfprintf_r+0x5f0>
 800a222:	330f      	adds	r3, #15
 800a224:	b2db      	uxtb	r3, r3
 800a226:	3001      	adds	r0, #1
 800a228:	a928      	add	r1, sp, #160	; 0xa0
 800a22a:	700b      	strb	r3, [r1, #0]
 800a22c:	232b      	movs	r3, #43	; 0x2b
 800a22e:	2c00      	cmp	r4, #0
 800a230:	da02      	bge.n	800a238 <_svfprintf_r+0x600>
 800a232:	2401      	movs	r4, #1
 800a234:	3302      	adds	r3, #2
 800a236:	1b64      	subs	r4, r4, r5
 800a238:	704b      	strb	r3, [r1, #1]
 800a23a:	2c09      	cmp	r4, #9
 800a23c:	dc00      	bgt.n	800a240 <_svfprintf_r+0x608>
 800a23e:	e1ba      	b.n	800a5b6 <_svfprintf_r+0x97e>
 800a240:	2337      	movs	r3, #55	; 0x37
 800a242:	250a      	movs	r5, #10
 800a244:	aa1e      	add	r2, sp, #120	; 0x78
 800a246:	189b      	adds	r3, r3, r2
 800a248:	9310      	str	r3, [sp, #64]	; 0x40
 800a24a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a24c:	0020      	movs	r0, r4
 800a24e:	9309      	str	r3, [sp, #36]	; 0x24
 800a250:	0029      	movs	r1, r5
 800a252:	3b01      	subs	r3, #1
 800a254:	9310      	str	r3, [sp, #64]	; 0x40
 800a256:	f7f6 f8e1 	bl	800041c <__aeabi_idivmod>
 800a25a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a25c:	3130      	adds	r1, #48	; 0x30
 800a25e:	7019      	strb	r1, [r3, #0]
 800a260:	0020      	movs	r0, r4
 800a262:	0029      	movs	r1, r5
 800a264:	9411      	str	r4, [sp, #68]	; 0x44
 800a266:	f7f5 fff3 	bl	8000250 <__divsi3>
 800a26a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a26c:	0004      	movs	r4, r0
 800a26e:	2b63      	cmp	r3, #99	; 0x63
 800a270:	dceb      	bgt.n	800a24a <_svfprintf_r+0x612>
 800a272:	222a      	movs	r2, #42	; 0x2a
 800a274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a276:	a81e      	add	r0, sp, #120	; 0x78
 800a278:	1e99      	subs	r1, r3, #2
 800a27a:	1812      	adds	r2, r2, r0
 800a27c:	2037      	movs	r0, #55	; 0x37
 800a27e:	000b      	movs	r3, r1
 800a280:	3430      	adds	r4, #48	; 0x30
 800a282:	700c      	strb	r4, [r1, #0]
 800a284:	ac1e      	add	r4, sp, #120	; 0x78
 800a286:	1900      	adds	r0, r0, r4
 800a288:	4283      	cmp	r3, r0
 800a28a:	d200      	bcs.n	800a28e <_svfprintf_r+0x656>
 800a28c:	e18e      	b.n	800a5ac <_svfprintf_r+0x974>
 800a28e:	2300      	movs	r3, #0
 800a290:	4281      	cmp	r1, r0
 800a292:	d804      	bhi.n	800a29e <_svfprintf_r+0x666>
 800a294:	aa1e      	add	r2, sp, #120	; 0x78
 800a296:	3339      	adds	r3, #57	; 0x39
 800a298:	189b      	adds	r3, r3, r2
 800a29a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a29c:	1a9b      	subs	r3, r3, r2
 800a29e:	222a      	movs	r2, #42	; 0x2a
 800a2a0:	a91e      	add	r1, sp, #120	; 0x78
 800a2a2:	1852      	adds	r2, r2, r1
 800a2a4:	18d3      	adds	r3, r2, r3
 800a2a6:	aa28      	add	r2, sp, #160	; 0xa0
 800a2a8:	1a9b      	subs	r3, r3, r2
 800a2aa:	931e      	str	r3, [sp, #120]	; 0x78
 800a2ac:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a2ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2b0:	4694      	mov	ip, r2
 800a2b2:	4463      	add	r3, ip
 800a2b4:	9309      	str	r3, [sp, #36]	; 0x24
 800a2b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	dc01      	bgt.n	800a2c0 <_svfprintf_r+0x688>
 800a2bc:	07f3      	lsls	r3, r6, #31
 800a2be:	d504      	bpl.n	800a2ca <_svfprintf_r+0x692>
 800a2c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a2c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2c4:	4694      	mov	ip, r2
 800a2c6:	4463      	add	r3, ip
 800a2c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ca:	2280      	movs	r2, #128	; 0x80
 800a2cc:	4b74      	ldr	r3, [pc, #464]	; (800a4a0 <_svfprintf_r+0x868>)
 800a2ce:	0052      	lsls	r2, r2, #1
 800a2d0:	4033      	ands	r3, r6
 800a2d2:	431a      	orrs	r2, r3
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	001d      	movs	r5, r3
 800a2d8:	921a      	str	r2, [sp, #104]	; 0x68
 800a2da:	9310      	str	r3, [sp, #64]	; 0x40
 800a2dc:	9311      	str	r3, [sp, #68]	; 0x44
 800a2de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a2e0:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800a2e2:	9319      	str	r3, [sp, #100]	; 0x64
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d006      	beq.n	800a2f6 <_svfprintf_r+0x6be>
 800a2e8:	231b      	movs	r3, #27
 800a2ea:	aa1e      	add	r2, sp, #120	; 0x78
 800a2ec:	189b      	adds	r3, r3, r2
 800a2ee:	222d      	movs	r2, #45	; 0x2d
 800a2f0:	701a      	strb	r2, [r3, #0]
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	9319      	str	r3, [sp, #100]	; 0x64
 800a2f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a2f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2fa:	931a      	str	r3, [sp, #104]	; 0x68
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	da00      	bge.n	800a302 <_svfprintf_r+0x6ca>
 800a300:	921a      	str	r2, [sp, #104]	; 0x68
 800a302:	231b      	movs	r3, #27
 800a304:	aa1e      	add	r2, sp, #120	; 0x78
 800a306:	189b      	adds	r3, r3, r2
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	1e5a      	subs	r2, r3, #1
 800a30c:	4193      	sbcs	r3, r2
 800a30e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a310:	18d3      	adds	r3, r2, r3
 800a312:	931a      	str	r3, [sp, #104]	; 0x68
 800a314:	0032      	movs	r2, r6
 800a316:	2302      	movs	r3, #2
 800a318:	401a      	ands	r2, r3
 800a31a:	9220      	str	r2, [sp, #128]	; 0x80
 800a31c:	421e      	tst	r6, r3
 800a31e:	d002      	beq.n	800a326 <_svfprintf_r+0x6ee>
 800a320:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a322:	3302      	adds	r3, #2
 800a324:	931a      	str	r3, [sp, #104]	; 0x68
 800a326:	2384      	movs	r3, #132	; 0x84
 800a328:	0032      	movs	r2, r6
 800a32a:	401a      	ands	r2, r3
 800a32c:	9221      	str	r2, [sp, #132]	; 0x84
 800a32e:	421e      	tst	r6, r3
 800a330:	d11f      	bne.n	800a372 <_svfprintf_r+0x73a>
 800a332:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a334:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a336:	1a9c      	subs	r4, r3, r2
 800a338:	2c00      	cmp	r4, #0
 800a33a:	dd1a      	ble.n	800a372 <_svfprintf_r+0x73a>
 800a33c:	0039      	movs	r1, r7
 800a33e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a340:	4858      	ldr	r0, [pc, #352]	; (800a4a4 <_svfprintf_r+0x86c>)
 800a342:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a344:	3301      	adds	r3, #1
 800a346:	3108      	adds	r1, #8
 800a348:	6038      	str	r0, [r7, #0]
 800a34a:	2c10      	cmp	r4, #16
 800a34c:	dd00      	ble.n	800a350 <_svfprintf_r+0x718>
 800a34e:	e31c      	b.n	800a98a <_svfprintf_r+0xd52>
 800a350:	607c      	str	r4, [r7, #4]
 800a352:	18a4      	adds	r4, r4, r2
 800a354:	000f      	movs	r7, r1
 800a356:	942e      	str	r4, [sp, #184]	; 0xb8
 800a358:	932d      	str	r3, [sp, #180]	; 0xb4
 800a35a:	2b07      	cmp	r3, #7
 800a35c:	dd09      	ble.n	800a372 <_svfprintf_r+0x73a>
 800a35e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a360:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a362:	aa2c      	add	r2, sp, #176	; 0xb0
 800a364:	f003 fd7e 	bl	800de64 <__ssprint_r>
 800a368:	2800      	cmp	r0, #0
 800a36a:	d001      	beq.n	800a370 <_svfprintf_r+0x738>
 800a36c:	f000 fe43 	bl	800aff6 <_svfprintf_r+0x13be>
 800a370:	af2f      	add	r7, sp, #188	; 0xbc
 800a372:	221b      	movs	r2, #27
 800a374:	a91e      	add	r1, sp, #120	; 0x78
 800a376:	1852      	adds	r2, r2, r1
 800a378:	7811      	ldrb	r1, [r2, #0]
 800a37a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a37c:	2900      	cmp	r1, #0
 800a37e:	d014      	beq.n	800a3aa <_svfprintf_r+0x772>
 800a380:	603a      	str	r2, [r7, #0]
 800a382:	2201      	movs	r2, #1
 800a384:	189b      	adds	r3, r3, r2
 800a386:	932e      	str	r3, [sp, #184]	; 0xb8
 800a388:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a38a:	607a      	str	r2, [r7, #4]
 800a38c:	189b      	adds	r3, r3, r2
 800a38e:	932d      	str	r3, [sp, #180]	; 0xb4
 800a390:	3708      	adds	r7, #8
 800a392:	2b07      	cmp	r3, #7
 800a394:	dd09      	ble.n	800a3aa <_svfprintf_r+0x772>
 800a396:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a398:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a39a:	aa2c      	add	r2, sp, #176	; 0xb0
 800a39c:	f003 fd62 	bl	800de64 <__ssprint_r>
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	d001      	beq.n	800a3a8 <_svfprintf_r+0x770>
 800a3a4:	f000 fe27 	bl	800aff6 <_svfprintf_r+0x13be>
 800a3a8:	af2f      	add	r7, sp, #188	; 0xbc
 800a3aa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a3ac:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a3ae:	2a00      	cmp	r2, #0
 800a3b0:	d015      	beq.n	800a3de <_svfprintf_r+0x7a6>
 800a3b2:	aa25      	add	r2, sp, #148	; 0x94
 800a3b4:	603a      	str	r2, [r7, #0]
 800a3b6:	2202      	movs	r2, #2
 800a3b8:	189b      	adds	r3, r3, r2
 800a3ba:	932e      	str	r3, [sp, #184]	; 0xb8
 800a3bc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a3be:	607a      	str	r2, [r7, #4]
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	932d      	str	r3, [sp, #180]	; 0xb4
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	2b07      	cmp	r3, #7
 800a3c8:	dd09      	ble.n	800a3de <_svfprintf_r+0x7a6>
 800a3ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a3ce:	aa2c      	add	r2, sp, #176	; 0xb0
 800a3d0:	f003 fd48 	bl	800de64 <__ssprint_r>
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	d001      	beq.n	800a3dc <_svfprintf_r+0x7a4>
 800a3d8:	f000 fe0d 	bl	800aff6 <_svfprintf_r+0x13be>
 800a3dc:	af2f      	add	r7, sp, #188	; 0xbc
 800a3de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3e0:	2b80      	cmp	r3, #128	; 0x80
 800a3e2:	d11f      	bne.n	800a424 <_svfprintf_r+0x7ec>
 800a3e4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a3e6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a3e8:	1a9c      	subs	r4, r3, r2
 800a3ea:	2c00      	cmp	r4, #0
 800a3ec:	dd1a      	ble.n	800a424 <_svfprintf_r+0x7ec>
 800a3ee:	0039      	movs	r1, r7
 800a3f0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a3f2:	482d      	ldr	r0, [pc, #180]	; (800a4a8 <_svfprintf_r+0x870>)
 800a3f4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	3108      	adds	r1, #8
 800a3fa:	6038      	str	r0, [r7, #0]
 800a3fc:	2c10      	cmp	r4, #16
 800a3fe:	dd00      	ble.n	800a402 <_svfprintf_r+0x7ca>
 800a400:	e2d6      	b.n	800a9b0 <_svfprintf_r+0xd78>
 800a402:	607c      	str	r4, [r7, #4]
 800a404:	18a4      	adds	r4, r4, r2
 800a406:	000f      	movs	r7, r1
 800a408:	942e      	str	r4, [sp, #184]	; 0xb8
 800a40a:	932d      	str	r3, [sp, #180]	; 0xb4
 800a40c:	2b07      	cmp	r3, #7
 800a40e:	dd09      	ble.n	800a424 <_svfprintf_r+0x7ec>
 800a410:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a412:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a414:	aa2c      	add	r2, sp, #176	; 0xb0
 800a416:	f003 fd25 	bl	800de64 <__ssprint_r>
 800a41a:	2800      	cmp	r0, #0
 800a41c:	d001      	beq.n	800a422 <_svfprintf_r+0x7ea>
 800a41e:	f000 fdea 	bl	800aff6 <_svfprintf_r+0x13be>
 800a422:	af2f      	add	r7, sp, #188	; 0xbc
 800a424:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a428:	1a9c      	subs	r4, r3, r2
 800a42a:	2c00      	cmp	r4, #0
 800a42c:	dd1a      	ble.n	800a464 <_svfprintf_r+0x82c>
 800a42e:	0039      	movs	r1, r7
 800a430:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a432:	481d      	ldr	r0, [pc, #116]	; (800a4a8 <_svfprintf_r+0x870>)
 800a434:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a436:	3301      	adds	r3, #1
 800a438:	3108      	adds	r1, #8
 800a43a:	6038      	str	r0, [r7, #0]
 800a43c:	2c10      	cmp	r4, #16
 800a43e:	dd00      	ble.n	800a442 <_svfprintf_r+0x80a>
 800a440:	e2c9      	b.n	800a9d6 <_svfprintf_r+0xd9e>
 800a442:	18a2      	adds	r2, r4, r2
 800a444:	607c      	str	r4, [r7, #4]
 800a446:	922e      	str	r2, [sp, #184]	; 0xb8
 800a448:	000f      	movs	r7, r1
 800a44a:	932d      	str	r3, [sp, #180]	; 0xb4
 800a44c:	2b07      	cmp	r3, #7
 800a44e:	dd09      	ble.n	800a464 <_svfprintf_r+0x82c>
 800a450:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a452:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a454:	aa2c      	add	r2, sp, #176	; 0xb0
 800a456:	f003 fd05 	bl	800de64 <__ssprint_r>
 800a45a:	2800      	cmp	r0, #0
 800a45c:	d001      	beq.n	800a462 <_svfprintf_r+0x82a>
 800a45e:	f000 fdca 	bl	800aff6 <_svfprintf_r+0x13be>
 800a462:	af2f      	add	r7, sp, #188	; 0xbc
 800a464:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a466:	9319      	str	r3, [sp, #100]	; 0x64
 800a468:	05f3      	lsls	r3, r6, #23
 800a46a:	d500      	bpl.n	800a46e <_svfprintf_r+0x836>
 800a46c:	e2ce      	b.n	800aa0c <_svfprintf_r+0xdd4>
 800a46e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a470:	9b08      	ldr	r3, [sp, #32]
 800a472:	4694      	mov	ip, r2
 800a474:	603b      	str	r3, [r7, #0]
 800a476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a478:	607b      	str	r3, [r7, #4]
 800a47a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a47c:	4463      	add	r3, ip
 800a47e:	932e      	str	r3, [sp, #184]	; 0xb8
 800a480:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a482:	3301      	adds	r3, #1
 800a484:	932d      	str	r3, [sp, #180]	; 0xb4
 800a486:	2b07      	cmp	r3, #7
 800a488:	dd00      	ble.n	800a48c <_svfprintf_r+0x854>
 800a48a:	e3a3      	b.n	800abd4 <_svfprintf_r+0xf9c>
 800a48c:	3708      	adds	r7, #8
 800a48e:	e301      	b.n	800aa94 <_svfprintf_r+0xe5c>
 800a490:	0800f80c 	.word	0x0800f80c
 800a494:	0800f81d 	.word	0x0800f81d
 800a498:	40300000 	.word	0x40300000
 800a49c:	3fe00000 	.word	0x3fe00000
 800a4a0:	fffffbff 	.word	0xfffffbff
 800a4a4:	0800f830 	.word	0x0800f830
 800a4a8:	0800f840 	.word	0x0800f840
 800a4ac:	9b08      	ldr	r3, [sp, #32]
 800a4ae:	930c      	str	r3, [sp, #48]	; 0x30
 800a4b0:	e610      	b.n	800a0d4 <_svfprintf_r+0x49c>
 800a4b2:	2306      	movs	r3, #6
 800a4b4:	e5fd      	b.n	800a0b2 <_svfprintf_r+0x47a>
 800a4b6:	930e      	str	r3, [sp, #56]	; 0x38
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	e61a      	b.n	800a0f2 <_svfprintf_r+0x4ba>
 800a4bc:	7010      	strb	r0, [r2, #0]
 800a4be:	e684      	b.n	800a1ca <_svfprintf_r+0x592>
 800a4c0:	7018      	strb	r0, [r3, #0]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	1aca      	subs	r2, r1, r3
 800a4c6:	d5fb      	bpl.n	800a4c0 <_svfprintf_r+0x888>
 800a4c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	3201      	adds	r2, #1
 800a4ce:	db01      	blt.n	800a4d4 <_svfprintf_r+0x89c>
 800a4d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4d6:	18d3      	adds	r3, r2, r3
 800a4d8:	9323      	str	r3, [sp, #140]	; 0x8c
 800a4da:	e684      	b.n	800a1e6 <_svfprintf_r+0x5ae>
 800a4dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4de:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a4e0:	2030      	movs	r0, #48	; 0x30
 800a4e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4e4:	1851      	adds	r1, r2, r1
 800a4e6:	e7ed      	b.n	800a4c4 <_svfprintf_r+0x88c>
 800a4e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a4ee:	2a46      	cmp	r2, #70	; 0x46
 800a4f0:	d006      	beq.n	800a500 <_svfprintf_r+0x8c8>
 800a4f2:	0014      	movs	r4, r2
 800a4f4:	3c45      	subs	r4, #69	; 0x45
 800a4f6:	4262      	negs	r2, r4
 800a4f8:	4154      	adcs	r4, r2
 800a4fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4fc:	3b01      	subs	r3, #1
 800a4fe:	1914      	adds	r4, r2, r4
 800a500:	aa2a      	add	r2, sp, #168	; 0xa8
 800a502:	9204      	str	r2, [sp, #16]
 800a504:	aa27      	add	r2, sp, #156	; 0x9c
 800a506:	9203      	str	r2, [sp, #12]
 800a508:	aa26      	add	r2, sp, #152	; 0x98
 800a50a:	9202      	str	r2, [sp, #8]
 800a50c:	9300      	str	r3, [sp, #0]
 800a50e:	002a      	movs	r2, r5
 800a510:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a512:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a514:	9401      	str	r4, [sp, #4]
 800a516:	f002 fad7 	bl	800cac8 <_dtoa_r>
 800a51a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a51c:	9008      	str	r0, [sp, #32]
 800a51e:	2b47      	cmp	r3, #71	; 0x47
 800a520:	d103      	bne.n	800a52a <_svfprintf_r+0x8f2>
 800a522:	07f3      	lsls	r3, r6, #31
 800a524:	d401      	bmi.n	800a52a <_svfprintf_r+0x8f2>
 800a526:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a528:	e65e      	b.n	800a1e8 <_svfprintf_r+0x5b0>
 800a52a:	9b08      	ldr	r3, [sp, #32]
 800a52c:	191b      	adds	r3, r3, r4
 800a52e:	9311      	str	r3, [sp, #68]	; 0x44
 800a530:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a532:	2b46      	cmp	r3, #70	; 0x46
 800a534:	d112      	bne.n	800a55c <_svfprintf_r+0x924>
 800a536:	9b08      	ldr	r3, [sp, #32]
 800a538:	781b      	ldrb	r3, [r3, #0]
 800a53a:	2b30      	cmp	r3, #48	; 0x30
 800a53c:	d10a      	bne.n	800a554 <_svfprintf_r+0x91c>
 800a53e:	2200      	movs	r2, #0
 800a540:	2300      	movs	r3, #0
 800a542:	0028      	movs	r0, r5
 800a544:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a546:	f7f5 ff7f 	bl	8000448 <__aeabi_dcmpeq>
 800a54a:	2800      	cmp	r0, #0
 800a54c:	d102      	bne.n	800a554 <_svfprintf_r+0x91c>
 800a54e:	2301      	movs	r3, #1
 800a550:	1b1b      	subs	r3, r3, r4
 800a552:	9326      	str	r3, [sp, #152]	; 0x98
 800a554:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a556:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a558:	18d3      	adds	r3, r2, r3
 800a55a:	9311      	str	r3, [sp, #68]	; 0x44
 800a55c:	2200      	movs	r2, #0
 800a55e:	2300      	movs	r3, #0
 800a560:	0028      	movs	r0, r5
 800a562:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a564:	f7f5 ff70 	bl	8000448 <__aeabi_dcmpeq>
 800a568:	2800      	cmp	r0, #0
 800a56a:	d001      	beq.n	800a570 <_svfprintf_r+0x938>
 800a56c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a56e:	932a      	str	r3, [sp, #168]	; 0xa8
 800a570:	2230      	movs	r2, #48	; 0x30
 800a572:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a574:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a576:	4299      	cmp	r1, r3
 800a578:	d9d5      	bls.n	800a526 <_svfprintf_r+0x8ee>
 800a57a:	1c59      	adds	r1, r3, #1
 800a57c:	912a      	str	r1, [sp, #168]	; 0xa8
 800a57e:	701a      	strb	r2, [r3, #0]
 800a580:	e7f7      	b.n	800a572 <_svfprintf_r+0x93a>
 800a582:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a584:	2b46      	cmp	r3, #70	; 0x46
 800a586:	d000      	beq.n	800a58a <_svfprintf_r+0x952>
 800a588:	e63f      	b.n	800a20a <_svfprintf_r+0x5d2>
 800a58a:	2201      	movs	r2, #1
 800a58c:	0033      	movs	r3, r6
 800a58e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a590:	4013      	ands	r3, r2
 800a592:	430b      	orrs	r3, r1
 800a594:	2d00      	cmp	r5, #0
 800a596:	dd2c      	ble.n	800a5f2 <_svfprintf_r+0x9ba>
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d046      	beq.n	800a62a <_svfprintf_r+0x9f2>
 800a59c:	000a      	movs	r2, r1
 800a59e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a5a0:	18eb      	adds	r3, r5, r3
 800a5a2:	18d3      	adds	r3, r2, r3
 800a5a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a5a6:	2366      	movs	r3, #102	; 0x66
 800a5a8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5aa:	e030      	b.n	800a60e <_svfprintf_r+0x9d6>
 800a5ac:	781c      	ldrb	r4, [r3, #0]
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	7014      	strb	r4, [r2, #0]
 800a5b2:	3201      	adds	r2, #1
 800a5b4:	e668      	b.n	800a288 <_svfprintf_r+0x650>
 800a5b6:	222a      	movs	r2, #42	; 0x2a
 800a5b8:	ab1e      	add	r3, sp, #120	; 0x78
 800a5ba:	18d2      	adds	r2, r2, r3
 800a5bc:	2800      	cmp	r0, #0
 800a5be:	d104      	bne.n	800a5ca <_svfprintf_r+0x992>
 800a5c0:	2330      	movs	r3, #48	; 0x30
 800a5c2:	222b      	movs	r2, #43	; 0x2b
 800a5c4:	708b      	strb	r3, [r1, #2]
 800a5c6:	ab1e      	add	r3, sp, #120	; 0x78
 800a5c8:	18d2      	adds	r2, r2, r3
 800a5ca:	3430      	adds	r4, #48	; 0x30
 800a5cc:	1c53      	adds	r3, r2, #1
 800a5ce:	7014      	strb	r4, [r2, #0]
 800a5d0:	e669      	b.n	800a2a6 <_svfprintf_r+0x66e>
 800a5d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5d4:	42ab      	cmp	r3, r5
 800a5d6:	dd12      	ble.n	800a5fe <_svfprintf_r+0x9c6>
 800a5d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a5da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5dc:	4694      	mov	ip, r2
 800a5de:	4463      	add	r3, ip
 800a5e0:	9309      	str	r3, [sp, #36]	; 0x24
 800a5e2:	2367      	movs	r3, #103	; 0x67
 800a5e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5e6:	2d00      	cmp	r5, #0
 800a5e8:	dc11      	bgt.n	800a60e <_svfprintf_r+0x9d6>
 800a5ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5ec:	1b5b      	subs	r3, r3, r5
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	e00c      	b.n	800a60c <_svfprintf_r+0x9d4>
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d01b      	beq.n	800a62e <_svfprintf_r+0x9f6>
 800a5f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a5f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5fa:	3301      	adds	r3, #1
 800a5fc:	e7d1      	b.n	800a5a2 <_svfprintf_r+0x96a>
 800a5fe:	2367      	movs	r3, #103	; 0x67
 800a600:	9509      	str	r5, [sp, #36]	; 0x24
 800a602:	930f      	str	r3, [sp, #60]	; 0x3c
 800a604:	07f3      	lsls	r3, r6, #31
 800a606:	d502      	bpl.n	800a60e <_svfprintf_r+0x9d6>
 800a608:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a60a:	18eb      	adds	r3, r5, r3
 800a60c:	9309      	str	r3, [sp, #36]	; 0x24
 800a60e:	2380      	movs	r3, #128	; 0x80
 800a610:	0032      	movs	r2, r6
 800a612:	00db      	lsls	r3, r3, #3
 800a614:	401a      	ands	r2, r3
 800a616:	9211      	str	r2, [sp, #68]	; 0x44
 800a618:	2200      	movs	r2, #0
 800a61a:	9210      	str	r2, [sp, #64]	; 0x40
 800a61c:	421e      	tst	r6, r3
 800a61e:	d100      	bne.n	800a622 <_svfprintf_r+0x9ea>
 800a620:	e65d      	b.n	800a2de <_svfprintf_r+0x6a6>
 800a622:	4295      	cmp	r5, r2
 800a624:	dc25      	bgt.n	800a672 <_svfprintf_r+0xa3a>
 800a626:	9211      	str	r2, [sp, #68]	; 0x44
 800a628:	e659      	b.n	800a2de <_svfprintf_r+0x6a6>
 800a62a:	9509      	str	r5, [sp, #36]	; 0x24
 800a62c:	e7bb      	b.n	800a5a6 <_svfprintf_r+0x96e>
 800a62e:	2366      	movs	r3, #102	; 0x66
 800a630:	9209      	str	r2, [sp, #36]	; 0x24
 800a632:	930f      	str	r3, [sp, #60]	; 0x3c
 800a634:	e7eb      	b.n	800a60e <_svfprintf_r+0x9d6>
 800a636:	42ab      	cmp	r3, r5
 800a638:	da0e      	bge.n	800a658 <_svfprintf_r+0xa20>
 800a63a:	1aed      	subs	r5, r5, r3
 800a63c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a63e:	785b      	ldrb	r3, [r3, #1]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d012      	beq.n	800a66a <_svfprintf_r+0xa32>
 800a644:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a646:	3301      	adds	r3, #1
 800a648:	9311      	str	r3, [sp, #68]	; 0x44
 800a64a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a64c:	3301      	adds	r3, #1
 800a64e:	9312      	str	r3, [sp, #72]	; 0x48
 800a650:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a652:	781b      	ldrb	r3, [r3, #0]
 800a654:	2bff      	cmp	r3, #255	; 0xff
 800a656:	d1ee      	bne.n	800a636 <_svfprintf_r+0x9fe>
 800a658:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a65a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a65c:	189b      	adds	r3, r3, r2
 800a65e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a660:	4353      	muls	r3, r2
 800a662:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a664:	189b      	adds	r3, r3, r2
 800a666:	9309      	str	r3, [sp, #36]	; 0x24
 800a668:	e639      	b.n	800a2de <_svfprintf_r+0x6a6>
 800a66a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a66c:	3301      	adds	r3, #1
 800a66e:	9310      	str	r3, [sp, #64]	; 0x40
 800a670:	e7ee      	b.n	800a650 <_svfprintf_r+0xa18>
 800a672:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a674:	9311      	str	r3, [sp, #68]	; 0x44
 800a676:	e7eb      	b.n	800a650 <_svfprintf_r+0xa18>
 800a678:	1d23      	adds	r3, r4, #4
 800a67a:	930d      	str	r3, [sp, #52]	; 0x34
 800a67c:	06b3      	lsls	r3, r6, #26
 800a67e:	d509      	bpl.n	800a694 <_svfprintf_r+0xa5c>
 800a680:	6823      	ldr	r3, [r4, #0]
 800a682:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a684:	601a      	str	r2, [r3, #0]
 800a686:	17d2      	asrs	r2, r2, #31
 800a688:	605a      	str	r2, [r3, #4]
 800a68a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a68c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a68e:	9308      	str	r3, [sp, #32]
 800a690:	f7ff fb0d 	bl	8009cae <_svfprintf_r+0x76>
 800a694:	06f3      	lsls	r3, r6, #27
 800a696:	d503      	bpl.n	800a6a0 <_svfprintf_r+0xa68>
 800a698:	6823      	ldr	r3, [r4, #0]
 800a69a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a69c:	601a      	str	r2, [r3, #0]
 800a69e:	e7f4      	b.n	800a68a <_svfprintf_r+0xa52>
 800a6a0:	0673      	lsls	r3, r6, #25
 800a6a2:	d503      	bpl.n	800a6ac <_svfprintf_r+0xa74>
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a6a8:	801a      	strh	r2, [r3, #0]
 800a6aa:	e7ee      	b.n	800a68a <_svfprintf_r+0xa52>
 800a6ac:	05b6      	lsls	r6, r6, #22
 800a6ae:	d5f3      	bpl.n	800a698 <_svfprintf_r+0xa60>
 800a6b0:	6823      	ldr	r3, [r4, #0]
 800a6b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a6b4:	701a      	strb	r2, [r3, #0]
 800a6b6:	e7e8      	b.n	800a68a <_svfprintf_r+0xa52>
 800a6b8:	2310      	movs	r3, #16
 800a6ba:	431e      	orrs	r6, r3
 800a6bc:	2320      	movs	r3, #32
 800a6be:	0030      	movs	r0, r6
 800a6c0:	4018      	ands	r0, r3
 800a6c2:	421e      	tst	r6, r3
 800a6c4:	d00f      	beq.n	800a6e6 <_svfprintf_r+0xaae>
 800a6c6:	3b19      	subs	r3, #25
 800a6c8:	3407      	adds	r4, #7
 800a6ca:	439c      	bics	r4, r3
 800a6cc:	0022      	movs	r2, r4
 800a6ce:	ca18      	ldmia	r2!, {r3, r4}
 800a6d0:	9306      	str	r3, [sp, #24]
 800a6d2:	9407      	str	r4, [sp, #28]
 800a6d4:	920d      	str	r2, [sp, #52]	; 0x34
 800a6d6:	4bc9      	ldr	r3, [pc, #804]	; (800a9fc <_svfprintf_r+0xdc4>)
 800a6d8:	401e      	ands	r6, r3
 800a6da:	2300      	movs	r3, #0
 800a6dc:	221b      	movs	r2, #27
 800a6de:	a91e      	add	r1, sp, #120	; 0x78
 800a6e0:	1852      	adds	r2, r2, r1
 800a6e2:	2100      	movs	r1, #0
 800a6e4:	e430      	b.n	8009f48 <_svfprintf_r+0x310>
 800a6e6:	0022      	movs	r2, r4
 800a6e8:	ca08      	ldmia	r2!, {r3}
 800a6ea:	0031      	movs	r1, r6
 800a6ec:	920d      	str	r2, [sp, #52]	; 0x34
 800a6ee:	2210      	movs	r2, #16
 800a6f0:	4011      	ands	r1, r2
 800a6f2:	4216      	tst	r6, r2
 800a6f4:	d002      	beq.n	800a6fc <_svfprintf_r+0xac4>
 800a6f6:	9306      	str	r3, [sp, #24]
 800a6f8:	9007      	str	r0, [sp, #28]
 800a6fa:	e7ec      	b.n	800a6d6 <_svfprintf_r+0xa9e>
 800a6fc:	2240      	movs	r2, #64	; 0x40
 800a6fe:	0030      	movs	r0, r6
 800a700:	4010      	ands	r0, r2
 800a702:	4216      	tst	r6, r2
 800a704:	d003      	beq.n	800a70e <_svfprintf_r+0xad6>
 800a706:	b29b      	uxth	r3, r3
 800a708:	9306      	str	r3, [sp, #24]
 800a70a:	9107      	str	r1, [sp, #28]
 800a70c:	e7e3      	b.n	800a6d6 <_svfprintf_r+0xa9e>
 800a70e:	2280      	movs	r2, #128	; 0x80
 800a710:	0031      	movs	r1, r6
 800a712:	0092      	lsls	r2, r2, #2
 800a714:	4011      	ands	r1, r2
 800a716:	4216      	tst	r6, r2
 800a718:	d0f6      	beq.n	800a708 <_svfprintf_r+0xad0>
 800a71a:	b2db      	uxtb	r3, r3
 800a71c:	e7eb      	b.n	800a6f6 <_svfprintf_r+0xabe>
 800a71e:	0023      	movs	r3, r4
 800a720:	cb04      	ldmia	r3!, {r2}
 800a722:	49b7      	ldr	r1, [pc, #732]	; (800aa00 <_svfprintf_r+0xdc8>)
 800a724:	9206      	str	r2, [sp, #24]
 800a726:	aa25      	add	r2, sp, #148	; 0x94
 800a728:	8011      	strh	r1, [r2, #0]
 800a72a:	4ab6      	ldr	r2, [pc, #728]	; (800aa04 <_svfprintf_r+0xdcc>)
 800a72c:	930d      	str	r3, [sp, #52]	; 0x34
 800a72e:	2300      	movs	r3, #0
 800a730:	921f      	str	r2, [sp, #124]	; 0x7c
 800a732:	2278      	movs	r2, #120	; 0x78
 800a734:	9307      	str	r3, [sp, #28]
 800a736:	3302      	adds	r3, #2
 800a738:	431e      	orrs	r6, r3
 800a73a:	920f      	str	r2, [sp, #60]	; 0x3c
 800a73c:	e7ce      	b.n	800a6dc <_svfprintf_r+0xaa4>
 800a73e:	0023      	movs	r3, r4
 800a740:	cb04      	ldmia	r3!, {r2}
 800a742:	2400      	movs	r4, #0
 800a744:	930d      	str	r3, [sp, #52]	; 0x34
 800a746:	231b      	movs	r3, #27
 800a748:	9208      	str	r2, [sp, #32]
 800a74a:	aa1e      	add	r2, sp, #120	; 0x78
 800a74c:	189b      	adds	r3, r3, r2
 800a74e:	701c      	strb	r4, [r3, #0]
 800a750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a752:	3301      	adds	r3, #1
 800a754:	d00e      	beq.n	800a774 <_svfprintf_r+0xb3c>
 800a756:	0021      	movs	r1, r4
 800a758:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a75a:	9808      	ldr	r0, [sp, #32]
 800a75c:	f002 f83a 	bl	800c7d4 <memchr>
 800a760:	900c      	str	r0, [sp, #48]	; 0x30
 800a762:	42a0      	cmp	r0, r4
 800a764:	d100      	bne.n	800a768 <_svfprintf_r+0xb30>
 800a766:	e10d      	b.n	800a984 <_svfprintf_r+0xd4c>
 800a768:	9a08      	ldr	r2, [sp, #32]
 800a76a:	1a83      	subs	r3, r0, r2
 800a76c:	9309      	str	r3, [sp, #36]	; 0x24
 800a76e:	0023      	movs	r3, r4
 800a770:	940c      	str	r4, [sp, #48]	; 0x30
 800a772:	e44e      	b.n	800a012 <_svfprintf_r+0x3da>
 800a774:	9808      	ldr	r0, [sp, #32]
 800a776:	f7f5 fcc5 	bl	8000104 <strlen>
 800a77a:	9009      	str	r0, [sp, #36]	; 0x24
 800a77c:	e7f7      	b.n	800a76e <_svfprintf_r+0xb36>
 800a77e:	2310      	movs	r3, #16
 800a780:	431e      	orrs	r6, r3
 800a782:	2320      	movs	r3, #32
 800a784:	0030      	movs	r0, r6
 800a786:	4018      	ands	r0, r3
 800a788:	421e      	tst	r6, r3
 800a78a:	d009      	beq.n	800a7a0 <_svfprintf_r+0xb68>
 800a78c:	3b19      	subs	r3, #25
 800a78e:	3407      	adds	r4, #7
 800a790:	439c      	bics	r4, r3
 800a792:	0022      	movs	r2, r4
 800a794:	ca18      	ldmia	r2!, {r3, r4}
 800a796:	9306      	str	r3, [sp, #24]
 800a798:	9407      	str	r4, [sp, #28]
 800a79a:	920d      	str	r2, [sp, #52]	; 0x34
 800a79c:	2301      	movs	r3, #1
 800a79e:	e79d      	b.n	800a6dc <_svfprintf_r+0xaa4>
 800a7a0:	0023      	movs	r3, r4
 800a7a2:	cb04      	ldmia	r3!, {r2}
 800a7a4:	0031      	movs	r1, r6
 800a7a6:	930d      	str	r3, [sp, #52]	; 0x34
 800a7a8:	2310      	movs	r3, #16
 800a7aa:	4019      	ands	r1, r3
 800a7ac:	421e      	tst	r6, r3
 800a7ae:	d003      	beq.n	800a7b8 <_svfprintf_r+0xb80>
 800a7b0:	9206      	str	r2, [sp, #24]
 800a7b2:	9007      	str	r0, [sp, #28]
 800a7b4:	3b0f      	subs	r3, #15
 800a7b6:	e791      	b.n	800a6dc <_svfprintf_r+0xaa4>
 800a7b8:	2340      	movs	r3, #64	; 0x40
 800a7ba:	0030      	movs	r0, r6
 800a7bc:	4018      	ands	r0, r3
 800a7be:	421e      	tst	r6, r3
 800a7c0:	d003      	beq.n	800a7ca <_svfprintf_r+0xb92>
 800a7c2:	b293      	uxth	r3, r2
 800a7c4:	9306      	str	r3, [sp, #24]
 800a7c6:	9107      	str	r1, [sp, #28]
 800a7c8:	e7e8      	b.n	800a79c <_svfprintf_r+0xb64>
 800a7ca:	2380      	movs	r3, #128	; 0x80
 800a7cc:	0031      	movs	r1, r6
 800a7ce:	009b      	lsls	r3, r3, #2
 800a7d0:	4019      	ands	r1, r3
 800a7d2:	421e      	tst	r6, r3
 800a7d4:	d003      	beq.n	800a7de <_svfprintf_r+0xba6>
 800a7d6:	b2d3      	uxtb	r3, r2
 800a7d8:	9306      	str	r3, [sp, #24]
 800a7da:	9007      	str	r0, [sp, #28]
 800a7dc:	e7de      	b.n	800a79c <_svfprintf_r+0xb64>
 800a7de:	9206      	str	r2, [sp, #24]
 800a7e0:	e7f1      	b.n	800a7c6 <_svfprintf_r+0xb8e>
 800a7e2:	4b89      	ldr	r3, [pc, #548]	; (800aa08 <_svfprintf_r+0xdd0>)
 800a7e4:	0030      	movs	r0, r6
 800a7e6:	931f      	str	r3, [sp, #124]	; 0x7c
 800a7e8:	2320      	movs	r3, #32
 800a7ea:	4018      	ands	r0, r3
 800a7ec:	421e      	tst	r6, r3
 800a7ee:	d01a      	beq.n	800a826 <_svfprintf_r+0xbee>
 800a7f0:	3b19      	subs	r3, #25
 800a7f2:	3407      	adds	r4, #7
 800a7f4:	439c      	bics	r4, r3
 800a7f6:	0022      	movs	r2, r4
 800a7f8:	ca18      	ldmia	r2!, {r3, r4}
 800a7fa:	9306      	str	r3, [sp, #24]
 800a7fc:	9407      	str	r4, [sp, #28]
 800a7fe:	920d      	str	r2, [sp, #52]	; 0x34
 800a800:	07f3      	lsls	r3, r6, #31
 800a802:	d50a      	bpl.n	800a81a <_svfprintf_r+0xbe2>
 800a804:	9b06      	ldr	r3, [sp, #24]
 800a806:	9a07      	ldr	r2, [sp, #28]
 800a808:	4313      	orrs	r3, r2
 800a80a:	d006      	beq.n	800a81a <_svfprintf_r+0xbe2>
 800a80c:	2230      	movs	r2, #48	; 0x30
 800a80e:	ab25      	add	r3, sp, #148	; 0x94
 800a810:	701a      	strb	r2, [r3, #0]
 800a812:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a814:	705a      	strb	r2, [r3, #1]
 800a816:	2302      	movs	r3, #2
 800a818:	431e      	orrs	r6, r3
 800a81a:	4b78      	ldr	r3, [pc, #480]	; (800a9fc <_svfprintf_r+0xdc4>)
 800a81c:	401e      	ands	r6, r3
 800a81e:	2302      	movs	r3, #2
 800a820:	e75c      	b.n	800a6dc <_svfprintf_r+0xaa4>
 800a822:	4b78      	ldr	r3, [pc, #480]	; (800aa04 <_svfprintf_r+0xdcc>)
 800a824:	e7de      	b.n	800a7e4 <_svfprintf_r+0xbac>
 800a826:	0023      	movs	r3, r4
 800a828:	cb04      	ldmia	r3!, {r2}
 800a82a:	0031      	movs	r1, r6
 800a82c:	930d      	str	r3, [sp, #52]	; 0x34
 800a82e:	2310      	movs	r3, #16
 800a830:	4019      	ands	r1, r3
 800a832:	421e      	tst	r6, r3
 800a834:	d002      	beq.n	800a83c <_svfprintf_r+0xc04>
 800a836:	9206      	str	r2, [sp, #24]
 800a838:	9007      	str	r0, [sp, #28]
 800a83a:	e7e1      	b.n	800a800 <_svfprintf_r+0xbc8>
 800a83c:	2340      	movs	r3, #64	; 0x40
 800a83e:	0030      	movs	r0, r6
 800a840:	4018      	ands	r0, r3
 800a842:	421e      	tst	r6, r3
 800a844:	d003      	beq.n	800a84e <_svfprintf_r+0xc16>
 800a846:	b293      	uxth	r3, r2
 800a848:	9306      	str	r3, [sp, #24]
 800a84a:	9107      	str	r1, [sp, #28]
 800a84c:	e7d8      	b.n	800a800 <_svfprintf_r+0xbc8>
 800a84e:	2380      	movs	r3, #128	; 0x80
 800a850:	0031      	movs	r1, r6
 800a852:	009b      	lsls	r3, r3, #2
 800a854:	4019      	ands	r1, r3
 800a856:	421e      	tst	r6, r3
 800a858:	d002      	beq.n	800a860 <_svfprintf_r+0xc28>
 800a85a:	b2d3      	uxtb	r3, r2
 800a85c:	9306      	str	r3, [sp, #24]
 800a85e:	e7eb      	b.n	800a838 <_svfprintf_r+0xc00>
 800a860:	9206      	str	r2, [sp, #24]
 800a862:	e7f2      	b.n	800a84a <_svfprintf_r+0xc12>
 800a864:	9b07      	ldr	r3, [sp, #28]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d10a      	bne.n	800a880 <_svfprintf_r+0xc48>
 800a86a:	9b06      	ldr	r3, [sp, #24]
 800a86c:	2b09      	cmp	r3, #9
 800a86e:	d807      	bhi.n	800a880 <_svfprintf_r+0xc48>
 800a870:	23e7      	movs	r3, #231	; 0xe7
 800a872:	aa1e      	add	r2, sp, #120	; 0x78
 800a874:	189b      	adds	r3, r3, r2
 800a876:	9a06      	ldr	r2, [sp, #24]
 800a878:	3230      	adds	r2, #48	; 0x30
 800a87a:	701a      	strb	r2, [r3, #0]
 800a87c:	f000 fc18 	bl	800b0b0 <_svfprintf_r+0x1478>
 800a880:	2680      	movs	r6, #128	; 0x80
 800a882:	2300      	movs	r3, #0
 800a884:	00f6      	lsls	r6, r6, #3
 800a886:	930e      	str	r3, [sp, #56]	; 0x38
 800a888:	ad58      	add	r5, sp, #352	; 0x160
 800a88a:	4026      	ands	r6, r4
 800a88c:	220a      	movs	r2, #10
 800a88e:	9806      	ldr	r0, [sp, #24]
 800a890:	9907      	ldr	r1, [sp, #28]
 800a892:	2300      	movs	r3, #0
 800a894:	f7f5 fe06 	bl	80004a4 <__aeabi_uldivmod>
 800a898:	1e6b      	subs	r3, r5, #1
 800a89a:	3230      	adds	r2, #48	; 0x30
 800a89c:	9308      	str	r3, [sp, #32]
 800a89e:	701a      	strb	r2, [r3, #0]
 800a8a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8a2:	900c      	str	r0, [sp, #48]	; 0x30
 800a8a4:	3301      	adds	r3, #1
 800a8a6:	9110      	str	r1, [sp, #64]	; 0x40
 800a8a8:	930e      	str	r3, [sp, #56]	; 0x38
 800a8aa:	2e00      	cmp	r6, #0
 800a8ac:	d01d      	beq.n	800a8ea <_svfprintf_r+0xcb2>
 800a8ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a8b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d118      	bne.n	800a8ea <_svfprintf_r+0xcb2>
 800a8b8:	2aff      	cmp	r2, #255	; 0xff
 800a8ba:	d016      	beq.n	800a8ea <_svfprintf_r+0xcb2>
 800a8bc:	9b07      	ldr	r3, [sp, #28]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d102      	bne.n	800a8c8 <_svfprintf_r+0xc90>
 800a8c2:	9b06      	ldr	r3, [sp, #24]
 800a8c4:	2b09      	cmp	r3, #9
 800a8c6:	d910      	bls.n	800a8ea <_svfprintf_r+0xcb2>
 800a8c8:	9b08      	ldr	r3, [sp, #32]
 800a8ca:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a8cc:	991d      	ldr	r1, [sp, #116]	; 0x74
 800a8ce:	1a9b      	subs	r3, r3, r2
 800a8d0:	0018      	movs	r0, r3
 800a8d2:	9308      	str	r3, [sp, #32]
 800a8d4:	f7fd ffd1 	bl	800887a <strncpy>
 800a8d8:	2200      	movs	r2, #0
 800a8da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a8dc:	920e      	str	r2, [sp, #56]	; 0x38
 800a8de:	785b      	ldrb	r3, [r3, #1]
 800a8e0:	1e5a      	subs	r2, r3, #1
 800a8e2:	4193      	sbcs	r3, r2
 800a8e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8e6:	18d3      	adds	r3, r2, r3
 800a8e8:	9312      	str	r3, [sp, #72]	; 0x48
 800a8ea:	9b07      	ldr	r3, [sp, #28]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d10f      	bne.n	800a910 <_svfprintf_r+0xcd8>
 800a8f0:	9b06      	ldr	r3, [sp, #24]
 800a8f2:	2b09      	cmp	r3, #9
 800a8f4:	d80c      	bhi.n	800a910 <_svfprintf_r+0xcd8>
 800a8f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8f8:	9a08      	ldr	r2, [sp, #32]
 800a8fa:	9319      	str	r3, [sp, #100]	; 0x64
 800a8fc:	ab58      	add	r3, sp, #352	; 0x160
 800a8fe:	1a9b      	subs	r3, r3, r2
 800a900:	9309      	str	r3, [sp, #36]	; 0x24
 800a902:	2300      	movs	r3, #0
 800a904:	0026      	movs	r6, r4
 800a906:	930c      	str	r3, [sp, #48]	; 0x30
 800a908:	001d      	movs	r5, r3
 800a90a:	9310      	str	r3, [sp, #64]	; 0x40
 800a90c:	9311      	str	r3, [sp, #68]	; 0x44
 800a90e:	e4f2      	b.n	800a2f6 <_svfprintf_r+0x6be>
 800a910:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a912:	9d08      	ldr	r5, [sp, #32]
 800a914:	9306      	str	r3, [sp, #24]
 800a916:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a918:	9307      	str	r3, [sp, #28]
 800a91a:	e7b7      	b.n	800a88c <_svfprintf_r+0xc54>
 800a91c:	200f      	movs	r0, #15
 800a91e:	ab58      	add	r3, sp, #352	; 0x160
 800a920:	9308      	str	r3, [sp, #32]
 800a922:	9b08      	ldr	r3, [sp, #32]
 800a924:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a926:	3b01      	subs	r3, #1
 800a928:	9308      	str	r3, [sp, #32]
 800a92a:	9b06      	ldr	r3, [sp, #24]
 800a92c:	4003      	ands	r3, r0
 800a92e:	5cd3      	ldrb	r3, [r2, r3]
 800a930:	9a08      	ldr	r2, [sp, #32]
 800a932:	7013      	strb	r3, [r2, #0]
 800a934:	9b07      	ldr	r3, [sp, #28]
 800a936:	0719      	lsls	r1, r3, #28
 800a938:	9b06      	ldr	r3, [sp, #24]
 800a93a:	091a      	lsrs	r2, r3, #4
 800a93c:	9b07      	ldr	r3, [sp, #28]
 800a93e:	4311      	orrs	r1, r2
 800a940:	091b      	lsrs	r3, r3, #4
 800a942:	9307      	str	r3, [sp, #28]
 800a944:	000b      	movs	r3, r1
 800a946:	9a07      	ldr	r2, [sp, #28]
 800a948:	9106      	str	r1, [sp, #24]
 800a94a:	4313      	orrs	r3, r2
 800a94c:	d1e9      	bne.n	800a922 <_svfprintf_r+0xcea>
 800a94e:	e7d2      	b.n	800a8f6 <_svfprintf_r+0xcbe>
 800a950:	aa58      	add	r2, sp, #352	; 0x160
 800a952:	9208      	str	r2, [sp, #32]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1ce      	bne.n	800a8f6 <_svfprintf_r+0xcbe>
 800a958:	07f6      	lsls	r6, r6, #31
 800a95a:	d5cc      	bpl.n	800a8f6 <_svfprintf_r+0xcbe>
 800a95c:	aa1e      	add	r2, sp, #120	; 0x78
 800a95e:	33e7      	adds	r3, #231	; 0xe7
 800a960:	189b      	adds	r3, r3, r2
 800a962:	2230      	movs	r2, #48	; 0x30
 800a964:	e789      	b.n	800a87a <_svfprintf_r+0xc42>
 800a966:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d100      	bne.n	800a96e <_svfprintf_r+0xd36>
 800a96c:	e364      	b.n	800b038 <_svfprintf_r+0x1400>
 800a96e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a970:	211b      	movs	r1, #27
 800a972:	ab3f      	add	r3, sp, #252	; 0xfc
 800a974:	701a      	strb	r2, [r3, #0]
 800a976:	2200      	movs	r2, #0
 800a978:	a81e      	add	r0, sp, #120	; 0x78
 800a97a:	1809      	adds	r1, r1, r0
 800a97c:	700a      	strb	r2, [r1, #0]
 800a97e:	940d      	str	r4, [sp, #52]	; 0x34
 800a980:	f7ff fabd 	bl	8009efe <_svfprintf_r+0x2c6>
 800a984:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a986:	f7ff fb44 	bl	800a012 <_svfprintf_r+0x3da>
 800a98a:	2010      	movs	r0, #16
 800a98c:	1812      	adds	r2, r2, r0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	922e      	str	r2, [sp, #184]	; 0xb8
 800a992:	932d      	str	r3, [sp, #180]	; 0xb4
 800a994:	2b07      	cmp	r3, #7
 800a996:	dd08      	ble.n	800a9aa <_svfprintf_r+0xd72>
 800a998:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a99a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a99c:	aa2c      	add	r2, sp, #176	; 0xb0
 800a99e:	f003 fa61 	bl	800de64 <__ssprint_r>
 800a9a2:	2800      	cmp	r0, #0
 800a9a4:	d000      	beq.n	800a9a8 <_svfprintf_r+0xd70>
 800a9a6:	e326      	b.n	800aff6 <_svfprintf_r+0x13be>
 800a9a8:	a92f      	add	r1, sp, #188	; 0xbc
 800a9aa:	000f      	movs	r7, r1
 800a9ac:	3c10      	subs	r4, #16
 800a9ae:	e4c5      	b.n	800a33c <_svfprintf_r+0x704>
 800a9b0:	2010      	movs	r0, #16
 800a9b2:	1812      	adds	r2, r2, r0
 800a9b4:	6078      	str	r0, [r7, #4]
 800a9b6:	922e      	str	r2, [sp, #184]	; 0xb8
 800a9b8:	932d      	str	r3, [sp, #180]	; 0xb4
 800a9ba:	2b07      	cmp	r3, #7
 800a9bc:	dd08      	ble.n	800a9d0 <_svfprintf_r+0xd98>
 800a9be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a9c0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a9c2:	aa2c      	add	r2, sp, #176	; 0xb0
 800a9c4:	f003 fa4e 	bl	800de64 <__ssprint_r>
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	d000      	beq.n	800a9ce <_svfprintf_r+0xd96>
 800a9cc:	e313      	b.n	800aff6 <_svfprintf_r+0x13be>
 800a9ce:	a92f      	add	r1, sp, #188	; 0xbc
 800a9d0:	000f      	movs	r7, r1
 800a9d2:	3c10      	subs	r4, #16
 800a9d4:	e50b      	b.n	800a3ee <_svfprintf_r+0x7b6>
 800a9d6:	2010      	movs	r0, #16
 800a9d8:	1812      	adds	r2, r2, r0
 800a9da:	6078      	str	r0, [r7, #4]
 800a9dc:	922e      	str	r2, [sp, #184]	; 0xb8
 800a9de:	932d      	str	r3, [sp, #180]	; 0xb4
 800a9e0:	2b07      	cmp	r3, #7
 800a9e2:	dd08      	ble.n	800a9f6 <_svfprintf_r+0xdbe>
 800a9e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a9e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a9e8:	aa2c      	add	r2, sp, #176	; 0xb0
 800a9ea:	f003 fa3b 	bl	800de64 <__ssprint_r>
 800a9ee:	2800      	cmp	r0, #0
 800a9f0:	d000      	beq.n	800a9f4 <_svfprintf_r+0xdbc>
 800a9f2:	e300      	b.n	800aff6 <_svfprintf_r+0x13be>
 800a9f4:	a92f      	add	r1, sp, #188	; 0xbc
 800a9f6:	000f      	movs	r7, r1
 800a9f8:	3c10      	subs	r4, #16
 800a9fa:	e518      	b.n	800a42e <_svfprintf_r+0x7f6>
 800a9fc:	fffffbff 	.word	0xfffffbff
 800aa00:	00007830 	.word	0x00007830
 800aa04:	0800f80c 	.word	0x0800f80c
 800aa08:	0800f81d 	.word	0x0800f81d
 800aa0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa0e:	2b65      	cmp	r3, #101	; 0x65
 800aa10:	dc00      	bgt.n	800aa14 <_svfprintf_r+0xddc>
 800aa12:	e241      	b.n	800ae98 <_svfprintf_r+0x1260>
 800aa14:	9814      	ldr	r0, [sp, #80]	; 0x50
 800aa16:	9915      	ldr	r1, [sp, #84]	; 0x54
 800aa18:	2200      	movs	r2, #0
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	f7f5 fd14 	bl	8000448 <__aeabi_dcmpeq>
 800aa20:	2800      	cmp	r0, #0
 800aa22:	d077      	beq.n	800ab14 <_svfprintf_r+0xedc>
 800aa24:	4bca      	ldr	r3, [pc, #808]	; (800ad50 <_svfprintf_r+0x1118>)
 800aa26:	603b      	str	r3, [r7, #0]
 800aa28:	2301      	movs	r3, #1
 800aa2a:	607b      	str	r3, [r7, #4]
 800aa2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa2e:	3708      	adds	r7, #8
 800aa30:	3301      	adds	r3, #1
 800aa32:	932e      	str	r3, [sp, #184]	; 0xb8
 800aa34:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa36:	3301      	adds	r3, #1
 800aa38:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa3a:	2b07      	cmp	r3, #7
 800aa3c:	dd08      	ble.n	800aa50 <_svfprintf_r+0xe18>
 800aa3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa40:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa42:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa44:	f003 fa0e 	bl	800de64 <__ssprint_r>
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	d000      	beq.n	800aa4e <_svfprintf_r+0xe16>
 800aa4c:	e2d3      	b.n	800aff6 <_svfprintf_r+0x13be>
 800aa4e:	af2f      	add	r7, sp, #188	; 0xbc
 800aa50:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aa52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa54:	4293      	cmp	r3, r2
 800aa56:	db01      	blt.n	800aa5c <_svfprintf_r+0xe24>
 800aa58:	07f3      	lsls	r3, r6, #31
 800aa5a:	d51b      	bpl.n	800aa94 <_svfprintf_r+0xe5c>
 800aa5c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800aa5e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800aa60:	603b      	str	r3, [r7, #0]
 800aa62:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa64:	607b      	str	r3, [r7, #4]
 800aa66:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aa68:	3708      	adds	r7, #8
 800aa6a:	189b      	adds	r3, r3, r2
 800aa6c:	932e      	str	r3, [sp, #184]	; 0xb8
 800aa6e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa70:	3301      	adds	r3, #1
 800aa72:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa74:	2b07      	cmp	r3, #7
 800aa76:	dd08      	ble.n	800aa8a <_svfprintf_r+0xe52>
 800aa78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa7a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa7c:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa7e:	f003 f9f1 	bl	800de64 <__ssprint_r>
 800aa82:	2800      	cmp	r0, #0
 800aa84:	d000      	beq.n	800aa88 <_svfprintf_r+0xe50>
 800aa86:	e2b6      	b.n	800aff6 <_svfprintf_r+0x13be>
 800aa88:	af2f      	add	r7, sp, #188	; 0xbc
 800aa8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa8c:	2510      	movs	r5, #16
 800aa8e:	1e5c      	subs	r4, r3, #1
 800aa90:	2c00      	cmp	r4, #0
 800aa92:	dc2e      	bgt.n	800aaf2 <_svfprintf_r+0xeba>
 800aa94:	0776      	lsls	r6, r6, #29
 800aa96:	d500      	bpl.n	800aa9a <_svfprintf_r+0xe62>
 800aa98:	e290      	b.n	800afbc <_svfprintf_r+0x1384>
 800aa9a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800aa9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	da00      	bge.n	800aaa4 <_svfprintf_r+0xe6c>
 800aaa2:	0013      	movs	r3, r2
 800aaa4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aaa6:	18d3      	adds	r3, r2, r3
 800aaa8:	9317      	str	r3, [sp, #92]	; 0x5c
 800aaaa:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d007      	beq.n	800aac0 <_svfprintf_r+0xe88>
 800aab0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aab2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aab4:	aa2c      	add	r2, sp, #176	; 0xb0
 800aab6:	f003 f9d5 	bl	800de64 <__ssprint_r>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d000      	beq.n	800aac0 <_svfprintf_r+0xe88>
 800aabe:	e29a      	b.n	800aff6 <_svfprintf_r+0x13be>
 800aac0:	2300      	movs	r3, #0
 800aac2:	932d      	str	r3, [sp, #180]	; 0xb4
 800aac4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d000      	beq.n	800aacc <_svfprintf_r+0xe94>
 800aaca:	e2b0      	b.n	800b02e <_svfprintf_r+0x13f6>
 800aacc:	af2f      	add	r7, sp, #188	; 0xbc
 800aace:	e5dc      	b.n	800a68a <_svfprintf_r+0xa52>
 800aad0:	3210      	adds	r2, #16
 800aad2:	607d      	str	r5, [r7, #4]
 800aad4:	922e      	str	r2, [sp, #184]	; 0xb8
 800aad6:	932d      	str	r3, [sp, #180]	; 0xb4
 800aad8:	2b07      	cmp	r3, #7
 800aada:	dd08      	ble.n	800aaee <_svfprintf_r+0xeb6>
 800aadc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aade:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aae0:	aa2c      	add	r2, sp, #176	; 0xb0
 800aae2:	f003 f9bf 	bl	800de64 <__ssprint_r>
 800aae6:	2800      	cmp	r0, #0
 800aae8:	d000      	beq.n	800aaec <_svfprintf_r+0xeb4>
 800aaea:	e284      	b.n	800aff6 <_svfprintf_r+0x13be>
 800aaec:	a92f      	add	r1, sp, #188	; 0xbc
 800aaee:	000f      	movs	r7, r1
 800aaf0:	3c10      	subs	r4, #16
 800aaf2:	0039      	movs	r1, r7
 800aaf4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aaf6:	4897      	ldr	r0, [pc, #604]	; (800ad54 <_svfprintf_r+0x111c>)
 800aaf8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800aafa:	3301      	adds	r3, #1
 800aafc:	3108      	adds	r1, #8
 800aafe:	6038      	str	r0, [r7, #0]
 800ab00:	2c10      	cmp	r4, #16
 800ab02:	dce5      	bgt.n	800aad0 <_svfprintf_r+0xe98>
 800ab04:	607c      	str	r4, [r7, #4]
 800ab06:	18a4      	adds	r4, r4, r2
 800ab08:	942e      	str	r4, [sp, #184]	; 0xb8
 800ab0a:	000f      	movs	r7, r1
 800ab0c:	932d      	str	r3, [sp, #180]	; 0xb4
 800ab0e:	2b07      	cmp	r3, #7
 800ab10:	ddc0      	ble.n	800aa94 <_svfprintf_r+0xe5c>
 800ab12:	e05f      	b.n	800abd4 <_svfprintf_r+0xf9c>
 800ab14:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	dc78      	bgt.n	800ac0c <_svfprintf_r+0xfd4>
 800ab1a:	4b8d      	ldr	r3, [pc, #564]	; (800ad50 <_svfprintf_r+0x1118>)
 800ab1c:	603b      	str	r3, [r7, #0]
 800ab1e:	2301      	movs	r3, #1
 800ab20:	607b      	str	r3, [r7, #4]
 800ab22:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ab24:	3708      	adds	r7, #8
 800ab26:	3301      	adds	r3, #1
 800ab28:	932e      	str	r3, [sp, #184]	; 0xb8
 800ab2a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ab2c:	3301      	adds	r3, #1
 800ab2e:	932d      	str	r3, [sp, #180]	; 0xb4
 800ab30:	2b07      	cmp	r3, #7
 800ab32:	dd08      	ble.n	800ab46 <_svfprintf_r+0xf0e>
 800ab34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab36:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ab38:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab3a:	f003 f993 	bl	800de64 <__ssprint_r>
 800ab3e:	2800      	cmp	r0, #0
 800ab40:	d000      	beq.n	800ab44 <_svfprintf_r+0xf0c>
 800ab42:	e258      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ab44:	af2f      	add	r7, sp, #188	; 0xbc
 800ab46:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ab48:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ab4a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ab4c:	430b      	orrs	r3, r1
 800ab4e:	2101      	movs	r1, #1
 800ab50:	4031      	ands	r1, r6
 800ab52:	430b      	orrs	r3, r1
 800ab54:	d09e      	beq.n	800aa94 <_svfprintf_r+0xe5c>
 800ab56:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ab58:	603b      	str	r3, [r7, #0]
 800ab5a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab5c:	607b      	str	r3, [r7, #4]
 800ab5e:	189a      	adds	r2, r3, r2
 800ab60:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ab62:	922e      	str	r2, [sp, #184]	; 0xb8
 800ab64:	3301      	adds	r3, #1
 800ab66:	932d      	str	r3, [sp, #180]	; 0xb4
 800ab68:	3708      	adds	r7, #8
 800ab6a:	2b07      	cmp	r3, #7
 800ab6c:	dd08      	ble.n	800ab80 <_svfprintf_r+0xf48>
 800ab6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab70:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ab72:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab74:	f003 f976 	bl	800de64 <__ssprint_r>
 800ab78:	2800      	cmp	r0, #0
 800ab7a:	d000      	beq.n	800ab7e <_svfprintf_r+0xf46>
 800ab7c:	e23b      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ab7e:	af2f      	add	r7, sp, #188	; 0xbc
 800ab80:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800ab82:	2c00      	cmp	r4, #0
 800ab84:	da19      	bge.n	800abba <_svfprintf_r+0xf82>
 800ab86:	0038      	movs	r0, r7
 800ab88:	2510      	movs	r5, #16
 800ab8a:	4264      	negs	r4, r4
 800ab8c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800ab8e:	4a71      	ldr	r2, [pc, #452]	; (800ad54 <_svfprintf_r+0x111c>)
 800ab90:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ab92:	3101      	adds	r1, #1
 800ab94:	3708      	adds	r7, #8
 800ab96:	6002      	str	r2, [r0, #0]
 800ab98:	2c10      	cmp	r4, #16
 800ab9a:	dc25      	bgt.n	800abe8 <_svfprintf_r+0xfb0>
 800ab9c:	6044      	str	r4, [r0, #4]
 800ab9e:	18e4      	adds	r4, r4, r3
 800aba0:	942e      	str	r4, [sp, #184]	; 0xb8
 800aba2:	912d      	str	r1, [sp, #180]	; 0xb4
 800aba4:	2907      	cmp	r1, #7
 800aba6:	dd08      	ble.n	800abba <_svfprintf_r+0xf82>
 800aba8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abaa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800abac:	aa2c      	add	r2, sp, #176	; 0xb0
 800abae:	f003 f959 	bl	800de64 <__ssprint_r>
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d000      	beq.n	800abb8 <_svfprintf_r+0xf80>
 800abb6:	e21e      	b.n	800aff6 <_svfprintf_r+0x13be>
 800abb8:	af2f      	add	r7, sp, #188	; 0xbc
 800abba:	9b08      	ldr	r3, [sp, #32]
 800abbc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800abbe:	603b      	str	r3, [r7, #0]
 800abc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abc2:	18d2      	adds	r2, r2, r3
 800abc4:	922e      	str	r2, [sp, #184]	; 0xb8
 800abc6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800abc8:	607b      	str	r3, [r7, #4]
 800abca:	3201      	adds	r2, #1
 800abcc:	922d      	str	r2, [sp, #180]	; 0xb4
 800abce:	2a07      	cmp	r2, #7
 800abd0:	dc00      	bgt.n	800abd4 <_svfprintf_r+0xf9c>
 800abd2:	e45b      	b.n	800a48c <_svfprintf_r+0x854>
 800abd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abd6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800abd8:	aa2c      	add	r2, sp, #176	; 0xb0
 800abda:	f003 f943 	bl	800de64 <__ssprint_r>
 800abde:	2800      	cmp	r0, #0
 800abe0:	d000      	beq.n	800abe4 <_svfprintf_r+0xfac>
 800abe2:	e208      	b.n	800aff6 <_svfprintf_r+0x13be>
 800abe4:	af2f      	add	r7, sp, #188	; 0xbc
 800abe6:	e755      	b.n	800aa94 <_svfprintf_r+0xe5c>
 800abe8:	3310      	adds	r3, #16
 800abea:	6045      	str	r5, [r0, #4]
 800abec:	932e      	str	r3, [sp, #184]	; 0xb8
 800abee:	912d      	str	r1, [sp, #180]	; 0xb4
 800abf0:	2907      	cmp	r1, #7
 800abf2:	dd08      	ble.n	800ac06 <_svfprintf_r+0xfce>
 800abf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abf6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800abf8:	aa2c      	add	r2, sp, #176	; 0xb0
 800abfa:	f003 f933 	bl	800de64 <__ssprint_r>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d000      	beq.n	800ac04 <_svfprintf_r+0xfcc>
 800ac02:	e1f8      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ac04:	af2f      	add	r7, sp, #188	; 0xbc
 800ac06:	0038      	movs	r0, r7
 800ac08:	3c10      	subs	r4, #16
 800ac0a:	e7bf      	b.n	800ab8c <_svfprintf_r+0xf54>
 800ac0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac0e:	002c      	movs	r4, r5
 800ac10:	429d      	cmp	r5, r3
 800ac12:	dd00      	ble.n	800ac16 <_svfprintf_r+0xfde>
 800ac14:	001c      	movs	r4, r3
 800ac16:	2c00      	cmp	r4, #0
 800ac18:	dd14      	ble.n	800ac44 <_svfprintf_r+0x100c>
 800ac1a:	9b08      	ldr	r3, [sp, #32]
 800ac1c:	607c      	str	r4, [r7, #4]
 800ac1e:	603b      	str	r3, [r7, #0]
 800ac20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ac22:	3708      	adds	r7, #8
 800ac24:	18e3      	adds	r3, r4, r3
 800ac26:	932e      	str	r3, [sp, #184]	; 0xb8
 800ac28:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ac2a:	3301      	adds	r3, #1
 800ac2c:	932d      	str	r3, [sp, #180]	; 0xb4
 800ac2e:	2b07      	cmp	r3, #7
 800ac30:	dd08      	ble.n	800ac44 <_svfprintf_r+0x100c>
 800ac32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ac34:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ac36:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac38:	f003 f914 	bl	800de64 <__ssprint_r>
 800ac3c:	2800      	cmp	r0, #0
 800ac3e:	d000      	beq.n	800ac42 <_svfprintf_r+0x100a>
 800ac40:	e1d9      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ac42:	af2f      	add	r7, sp, #188	; 0xbc
 800ac44:	43e3      	mvns	r3, r4
 800ac46:	17db      	asrs	r3, r3, #31
 800ac48:	401c      	ands	r4, r3
 800ac4a:	1b2c      	subs	r4, r5, r4
 800ac4c:	2c00      	cmp	r4, #0
 800ac4e:	dd18      	ble.n	800ac82 <_svfprintf_r+0x104a>
 800ac50:	0039      	movs	r1, r7
 800ac52:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ac54:	483f      	ldr	r0, [pc, #252]	; (800ad54 <_svfprintf_r+0x111c>)
 800ac56:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ac58:	3301      	adds	r3, #1
 800ac5a:	3108      	adds	r1, #8
 800ac5c:	6038      	str	r0, [r7, #0]
 800ac5e:	2c10      	cmp	r4, #16
 800ac60:	dc7a      	bgt.n	800ad58 <_svfprintf_r+0x1120>
 800ac62:	607c      	str	r4, [r7, #4]
 800ac64:	18a4      	adds	r4, r4, r2
 800ac66:	000f      	movs	r7, r1
 800ac68:	942e      	str	r4, [sp, #184]	; 0xb8
 800ac6a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ac6c:	2b07      	cmp	r3, #7
 800ac6e:	dd08      	ble.n	800ac82 <_svfprintf_r+0x104a>
 800ac70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ac72:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ac74:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac76:	f003 f8f5 	bl	800de64 <__ssprint_r>
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	d000      	beq.n	800ac80 <_svfprintf_r+0x1048>
 800ac7e:	e1ba      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ac80:	af2f      	add	r7, sp, #188	; 0xbc
 800ac82:	9b08      	ldr	r3, [sp, #32]
 800ac84:	195d      	adds	r5, r3, r5
 800ac86:	0573      	lsls	r3, r6, #21
 800ac88:	d50b      	bpl.n	800aca2 <_svfprintf_r+0x106a>
 800ac8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d176      	bne.n	800ad7e <_svfprintf_r+0x1146>
 800ac90:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d176      	bne.n	800ad84 <_svfprintf_r+0x114c>
 800ac96:	9b08      	ldr	r3, [sp, #32]
 800ac98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac9a:	189b      	adds	r3, r3, r2
 800ac9c:	429d      	cmp	r5, r3
 800ac9e:	d900      	bls.n	800aca2 <_svfprintf_r+0x106a>
 800aca0:	001d      	movs	r5, r3
 800aca2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aca4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aca6:	4293      	cmp	r3, r2
 800aca8:	db01      	blt.n	800acae <_svfprintf_r+0x1076>
 800acaa:	07f3      	lsls	r3, r6, #31
 800acac:	d516      	bpl.n	800acdc <_svfprintf_r+0x10a4>
 800acae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800acb0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800acb2:	603b      	str	r3, [r7, #0]
 800acb4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800acb6:	607b      	str	r3, [r7, #4]
 800acb8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800acba:	3708      	adds	r7, #8
 800acbc:	189b      	adds	r3, r3, r2
 800acbe:	932e      	str	r3, [sp, #184]	; 0xb8
 800acc0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800acc2:	3301      	adds	r3, #1
 800acc4:	932d      	str	r3, [sp, #180]	; 0xb4
 800acc6:	2b07      	cmp	r3, #7
 800acc8:	dd08      	ble.n	800acdc <_svfprintf_r+0x10a4>
 800acca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800accc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800acce:	aa2c      	add	r2, sp, #176	; 0xb0
 800acd0:	f003 f8c8 	bl	800de64 <__ssprint_r>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	d000      	beq.n	800acda <_svfprintf_r+0x10a2>
 800acd8:	e18d      	b.n	800aff6 <_svfprintf_r+0x13be>
 800acda:	af2f      	add	r7, sp, #188	; 0xbc
 800acdc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acde:	9b08      	ldr	r3, [sp, #32]
 800ace0:	4694      	mov	ip, r2
 800ace2:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800ace4:	4463      	add	r3, ip
 800ace6:	1b5b      	subs	r3, r3, r5
 800ace8:	1b14      	subs	r4, r2, r4
 800acea:	429c      	cmp	r4, r3
 800acec:	dd00      	ble.n	800acf0 <_svfprintf_r+0x10b8>
 800acee:	001c      	movs	r4, r3
 800acf0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800acf2:	2c00      	cmp	r4, #0
 800acf4:	dd12      	ble.n	800ad1c <_svfprintf_r+0x10e4>
 800acf6:	18e3      	adds	r3, r4, r3
 800acf8:	932e      	str	r3, [sp, #184]	; 0xb8
 800acfa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800acfc:	603d      	str	r5, [r7, #0]
 800acfe:	3301      	adds	r3, #1
 800ad00:	607c      	str	r4, [r7, #4]
 800ad02:	932d      	str	r3, [sp, #180]	; 0xb4
 800ad04:	3708      	adds	r7, #8
 800ad06:	2b07      	cmp	r3, #7
 800ad08:	dd08      	ble.n	800ad1c <_svfprintf_r+0x10e4>
 800ad0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ad0c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ad0e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad10:	f003 f8a8 	bl	800de64 <__ssprint_r>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	d000      	beq.n	800ad1a <_svfprintf_r+0x10e2>
 800ad18:	e16d      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ad1a:	af2f      	add	r7, sp, #188	; 0xbc
 800ad1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ad20:	2510      	movs	r5, #16
 800ad22:	1ad3      	subs	r3, r2, r3
 800ad24:	43e2      	mvns	r2, r4
 800ad26:	17d2      	asrs	r2, r2, #31
 800ad28:	4014      	ands	r4, r2
 800ad2a:	1b1c      	subs	r4, r3, r4
 800ad2c:	2c00      	cmp	r4, #0
 800ad2e:	dc00      	bgt.n	800ad32 <_svfprintf_r+0x10fa>
 800ad30:	e6b0      	b.n	800aa94 <_svfprintf_r+0xe5c>
 800ad32:	0039      	movs	r1, r7
 800ad34:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ad36:	4807      	ldr	r0, [pc, #28]	; (800ad54 <_svfprintf_r+0x111c>)
 800ad38:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ad3a:	3301      	adds	r3, #1
 800ad3c:	3108      	adds	r1, #8
 800ad3e:	6038      	str	r0, [r7, #0]
 800ad40:	2c10      	cmp	r4, #16
 800ad42:	dd00      	ble.n	800ad46 <_svfprintf_r+0x110e>
 800ad44:	e096      	b.n	800ae74 <_svfprintf_r+0x123c>
 800ad46:	1912      	adds	r2, r2, r4
 800ad48:	607c      	str	r4, [r7, #4]
 800ad4a:	922e      	str	r2, [sp, #184]	; 0xb8
 800ad4c:	e6dd      	b.n	800ab0a <_svfprintf_r+0xed2>
 800ad4e:	46c0      	nop			; (mov r8, r8)
 800ad50:	0800f82e 	.word	0x0800f82e
 800ad54:	0800f840 	.word	0x0800f840
 800ad58:	2010      	movs	r0, #16
 800ad5a:	1812      	adds	r2, r2, r0
 800ad5c:	6078      	str	r0, [r7, #4]
 800ad5e:	922e      	str	r2, [sp, #184]	; 0xb8
 800ad60:	932d      	str	r3, [sp, #180]	; 0xb4
 800ad62:	2b07      	cmp	r3, #7
 800ad64:	dd08      	ble.n	800ad78 <_svfprintf_r+0x1140>
 800ad66:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ad68:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ad6a:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad6c:	f003 f87a 	bl	800de64 <__ssprint_r>
 800ad70:	2800      	cmp	r0, #0
 800ad72:	d000      	beq.n	800ad76 <_svfprintf_r+0x113e>
 800ad74:	e13f      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ad76:	a92f      	add	r1, sp, #188	; 0xbc
 800ad78:	000f      	movs	r7, r1
 800ad7a:	3c10      	subs	r4, #16
 800ad7c:	e768      	b.n	800ac50 <_svfprintf_r+0x1018>
 800ad7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d05d      	beq.n	800ae40 <_svfprintf_r+0x1208>
 800ad84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad86:	3b01      	subs	r3, #1
 800ad88:	9310      	str	r3, [sp, #64]	; 0x40
 800ad8a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ad8c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ad8e:	603b      	str	r3, [r7, #0]
 800ad90:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad92:	607b      	str	r3, [r7, #4]
 800ad94:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ad96:	3708      	adds	r7, #8
 800ad98:	189b      	adds	r3, r3, r2
 800ad9a:	932e      	str	r3, [sp, #184]	; 0xb8
 800ad9c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ad9e:	3301      	adds	r3, #1
 800ada0:	932d      	str	r3, [sp, #180]	; 0xb4
 800ada2:	2b07      	cmp	r3, #7
 800ada4:	dd08      	ble.n	800adb8 <_svfprintf_r+0x1180>
 800ada6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ada8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800adaa:	aa2c      	add	r2, sp, #176	; 0xb0
 800adac:	f003 f85a 	bl	800de64 <__ssprint_r>
 800adb0:	2800      	cmp	r0, #0
 800adb2:	d000      	beq.n	800adb6 <_svfprintf_r+0x117e>
 800adb4:	e11f      	b.n	800aff6 <_svfprintf_r+0x13be>
 800adb6:	af2f      	add	r7, sp, #188	; 0xbc
 800adb8:	9b08      	ldr	r3, [sp, #32]
 800adba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800adbc:	189c      	adds	r4, r3, r2
 800adbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800adc0:	1b64      	subs	r4, r4, r5
 800adc2:	781b      	ldrb	r3, [r3, #0]
 800adc4:	429c      	cmp	r4, r3
 800adc6:	dd00      	ble.n	800adca <_svfprintf_r+0x1192>
 800adc8:	001c      	movs	r4, r3
 800adca:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800adcc:	2c00      	cmp	r4, #0
 800adce:	dd12      	ble.n	800adf6 <_svfprintf_r+0x11be>
 800add0:	18e3      	adds	r3, r4, r3
 800add2:	932e      	str	r3, [sp, #184]	; 0xb8
 800add4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800add6:	603d      	str	r5, [r7, #0]
 800add8:	3301      	adds	r3, #1
 800adda:	607c      	str	r4, [r7, #4]
 800addc:	932d      	str	r3, [sp, #180]	; 0xb4
 800adde:	3708      	adds	r7, #8
 800ade0:	2b07      	cmp	r3, #7
 800ade2:	dd08      	ble.n	800adf6 <_svfprintf_r+0x11be>
 800ade4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ade6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ade8:	aa2c      	add	r2, sp, #176	; 0xb0
 800adea:	f003 f83b 	bl	800de64 <__ssprint_r>
 800adee:	2800      	cmp	r0, #0
 800adf0:	d000      	beq.n	800adf4 <_svfprintf_r+0x11bc>
 800adf2:	e100      	b.n	800aff6 <_svfprintf_r+0x13be>
 800adf4:	af2f      	add	r7, sp, #188	; 0xbc
 800adf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800adf8:	781a      	ldrb	r2, [r3, #0]
 800adfa:	43e3      	mvns	r3, r4
 800adfc:	17db      	asrs	r3, r3, #31
 800adfe:	401c      	ands	r4, r3
 800ae00:	1b14      	subs	r4, r2, r4
 800ae02:	2c00      	cmp	r4, #0
 800ae04:	dd18      	ble.n	800ae38 <_svfprintf_r+0x1200>
 800ae06:	0039      	movs	r1, r7
 800ae08:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ae0a:	48aa      	ldr	r0, [pc, #680]	; (800b0b4 <_svfprintf_r+0x147c>)
 800ae0c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ae0e:	3301      	adds	r3, #1
 800ae10:	3108      	adds	r1, #8
 800ae12:	6038      	str	r0, [r7, #0]
 800ae14:	2c10      	cmp	r4, #16
 800ae16:	dc1a      	bgt.n	800ae4e <_svfprintf_r+0x1216>
 800ae18:	1912      	adds	r2, r2, r4
 800ae1a:	607c      	str	r4, [r7, #4]
 800ae1c:	922e      	str	r2, [sp, #184]	; 0xb8
 800ae1e:	000f      	movs	r7, r1
 800ae20:	932d      	str	r3, [sp, #180]	; 0xb4
 800ae22:	2b07      	cmp	r3, #7
 800ae24:	dd08      	ble.n	800ae38 <_svfprintf_r+0x1200>
 800ae26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae28:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae2a:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae2c:	f003 f81a 	bl	800de64 <__ssprint_r>
 800ae30:	2800      	cmp	r0, #0
 800ae32:	d000      	beq.n	800ae36 <_svfprintf_r+0x11fe>
 800ae34:	e0df      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ae36:	af2f      	add	r7, sp, #188	; 0xbc
 800ae38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae3a:	781b      	ldrb	r3, [r3, #0]
 800ae3c:	18ed      	adds	r5, r5, r3
 800ae3e:	e724      	b.n	800ac8a <_svfprintf_r+0x1052>
 800ae40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae42:	3b01      	subs	r3, #1
 800ae44:	9312      	str	r3, [sp, #72]	; 0x48
 800ae46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ae48:	3b01      	subs	r3, #1
 800ae4a:	9311      	str	r3, [sp, #68]	; 0x44
 800ae4c:	e79d      	b.n	800ad8a <_svfprintf_r+0x1152>
 800ae4e:	2010      	movs	r0, #16
 800ae50:	1812      	adds	r2, r2, r0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	922e      	str	r2, [sp, #184]	; 0xb8
 800ae56:	932d      	str	r3, [sp, #180]	; 0xb4
 800ae58:	2b07      	cmp	r3, #7
 800ae5a:	dd08      	ble.n	800ae6e <_svfprintf_r+0x1236>
 800ae5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae5e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae60:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae62:	f002 ffff 	bl	800de64 <__ssprint_r>
 800ae66:	2800      	cmp	r0, #0
 800ae68:	d000      	beq.n	800ae6c <_svfprintf_r+0x1234>
 800ae6a:	e0c4      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ae6c:	a92f      	add	r1, sp, #188	; 0xbc
 800ae6e:	000f      	movs	r7, r1
 800ae70:	3c10      	subs	r4, #16
 800ae72:	e7c8      	b.n	800ae06 <_svfprintf_r+0x11ce>
 800ae74:	3210      	adds	r2, #16
 800ae76:	607d      	str	r5, [r7, #4]
 800ae78:	922e      	str	r2, [sp, #184]	; 0xb8
 800ae7a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ae7c:	2b07      	cmp	r3, #7
 800ae7e:	dd08      	ble.n	800ae92 <_svfprintf_r+0x125a>
 800ae80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae82:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae84:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae86:	f002 ffed 	bl	800de64 <__ssprint_r>
 800ae8a:	2800      	cmp	r0, #0
 800ae8c:	d000      	beq.n	800ae90 <_svfprintf_r+0x1258>
 800ae8e:	e0b2      	b.n	800aff6 <_svfprintf_r+0x13be>
 800ae90:	a92f      	add	r1, sp, #188	; 0xbc
 800ae92:	000f      	movs	r7, r1
 800ae94:	3c10      	subs	r4, #16
 800ae96:	e74c      	b.n	800ad32 <_svfprintf_r+0x10fa>
 800ae98:	003c      	movs	r4, r7
 800ae9a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ae9c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ae9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aea0:	3101      	adds	r1, #1
 800aea2:	3301      	adds	r3, #1
 800aea4:	3408      	adds	r4, #8
 800aea6:	2a01      	cmp	r2, #1
 800aea8:	dc03      	bgt.n	800aeb2 <_svfprintf_r+0x127a>
 800aeaa:	2201      	movs	r2, #1
 800aeac:	4216      	tst	r6, r2
 800aeae:	d100      	bne.n	800aeb2 <_svfprintf_r+0x127a>
 800aeb0:	e07f      	b.n	800afb2 <_svfprintf_r+0x137a>
 800aeb2:	9a08      	ldr	r2, [sp, #32]
 800aeb4:	912e      	str	r1, [sp, #184]	; 0xb8
 800aeb6:	603a      	str	r2, [r7, #0]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	932d      	str	r3, [sp, #180]	; 0xb4
 800aebc:	607a      	str	r2, [r7, #4]
 800aebe:	2b07      	cmp	r3, #7
 800aec0:	dd08      	ble.n	800aed4 <_svfprintf_r+0x129c>
 800aec2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aec4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aec6:	aa2c      	add	r2, sp, #176	; 0xb0
 800aec8:	f002 ffcc 	bl	800de64 <__ssprint_r>
 800aecc:	2800      	cmp	r0, #0
 800aece:	d000      	beq.n	800aed2 <_svfprintf_r+0x129a>
 800aed0:	e091      	b.n	800aff6 <_svfprintf_r+0x13be>
 800aed2:	ac2f      	add	r4, sp, #188	; 0xbc
 800aed4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800aed6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800aed8:	6023      	str	r3, [r4, #0]
 800aeda:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aedc:	6063      	str	r3, [r4, #4]
 800aede:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aee0:	3408      	adds	r4, #8
 800aee2:	189b      	adds	r3, r3, r2
 800aee4:	932e      	str	r3, [sp, #184]	; 0xb8
 800aee6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aee8:	3301      	adds	r3, #1
 800aeea:	932d      	str	r3, [sp, #180]	; 0xb4
 800aeec:	2b07      	cmp	r3, #7
 800aeee:	dd07      	ble.n	800af00 <_svfprintf_r+0x12c8>
 800aef0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aef2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aef4:	aa2c      	add	r2, sp, #176	; 0xb0
 800aef6:	f002 ffb5 	bl	800de64 <__ssprint_r>
 800aefa:	2800      	cmp	r0, #0
 800aefc:	d17b      	bne.n	800aff6 <_svfprintf_r+0x13be>
 800aefe:	ac2f      	add	r4, sp, #188	; 0xbc
 800af00:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800af02:	2200      	movs	r2, #0
 800af04:	9814      	ldr	r0, [sp, #80]	; 0x50
 800af06:	9915      	ldr	r1, [sp, #84]	; 0x54
 800af08:	9309      	str	r3, [sp, #36]	; 0x24
 800af0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af0c:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800af0e:	1e5d      	subs	r5, r3, #1
 800af10:	2300      	movs	r3, #0
 800af12:	f7f5 fa99 	bl	8000448 <__aeabi_dcmpeq>
 800af16:	2800      	cmp	r0, #0
 800af18:	d126      	bne.n	800af68 <_svfprintf_r+0x1330>
 800af1a:	9b08      	ldr	r3, [sp, #32]
 800af1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af1e:	3301      	adds	r3, #1
 800af20:	990e      	ldr	r1, [sp, #56]	; 0x38
 800af22:	6023      	str	r3, [r4, #0]
 800af24:	1e7b      	subs	r3, r7, #1
 800af26:	3201      	adds	r2, #1
 800af28:	185b      	adds	r3, r3, r1
 800af2a:	6065      	str	r5, [r4, #4]
 800af2c:	932e      	str	r3, [sp, #184]	; 0xb8
 800af2e:	922d      	str	r2, [sp, #180]	; 0xb4
 800af30:	3408      	adds	r4, #8
 800af32:	2a07      	cmp	r2, #7
 800af34:	dd07      	ble.n	800af46 <_svfprintf_r+0x130e>
 800af36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af38:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af3a:	aa2c      	add	r2, sp, #176	; 0xb0
 800af3c:	f002 ff92 	bl	800de64 <__ssprint_r>
 800af40:	2800      	cmp	r0, #0
 800af42:	d158      	bne.n	800aff6 <_svfprintf_r+0x13be>
 800af44:	ac2f      	add	r4, sp, #188	; 0xbc
 800af46:	ab28      	add	r3, sp, #160	; 0xa0
 800af48:	6023      	str	r3, [r4, #0]
 800af4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800af4c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800af4e:	6063      	str	r3, [r4, #4]
 800af50:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800af52:	189b      	adds	r3, r3, r2
 800af54:	932e      	str	r3, [sp, #184]	; 0xb8
 800af56:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800af58:	3301      	adds	r3, #1
 800af5a:	932d      	str	r3, [sp, #180]	; 0xb4
 800af5c:	2b07      	cmp	r3, #7
 800af5e:	dd00      	ble.n	800af62 <_svfprintf_r+0x132a>
 800af60:	e638      	b.n	800abd4 <_svfprintf_r+0xf9c>
 800af62:	3408      	adds	r4, #8
 800af64:	0027      	movs	r7, r4
 800af66:	e595      	b.n	800aa94 <_svfprintf_r+0xe5c>
 800af68:	2710      	movs	r7, #16
 800af6a:	2d00      	cmp	r5, #0
 800af6c:	ddeb      	ble.n	800af46 <_svfprintf_r+0x130e>
 800af6e:	0021      	movs	r1, r4
 800af70:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800af72:	4850      	ldr	r0, [pc, #320]	; (800b0b4 <_svfprintf_r+0x147c>)
 800af74:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800af76:	3301      	adds	r3, #1
 800af78:	3108      	adds	r1, #8
 800af7a:	6020      	str	r0, [r4, #0]
 800af7c:	2d10      	cmp	r5, #16
 800af7e:	dc07      	bgt.n	800af90 <_svfprintf_r+0x1358>
 800af80:	6065      	str	r5, [r4, #4]
 800af82:	000c      	movs	r4, r1
 800af84:	18ad      	adds	r5, r5, r2
 800af86:	952e      	str	r5, [sp, #184]	; 0xb8
 800af88:	932d      	str	r3, [sp, #180]	; 0xb4
 800af8a:	2b07      	cmp	r3, #7
 800af8c:	dddb      	ble.n	800af46 <_svfprintf_r+0x130e>
 800af8e:	e7d2      	b.n	800af36 <_svfprintf_r+0x12fe>
 800af90:	3210      	adds	r2, #16
 800af92:	6067      	str	r7, [r4, #4]
 800af94:	922e      	str	r2, [sp, #184]	; 0xb8
 800af96:	932d      	str	r3, [sp, #180]	; 0xb4
 800af98:	2b07      	cmp	r3, #7
 800af9a:	dd07      	ble.n	800afac <_svfprintf_r+0x1374>
 800af9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af9e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afa0:	aa2c      	add	r2, sp, #176	; 0xb0
 800afa2:	f002 ff5f 	bl	800de64 <__ssprint_r>
 800afa6:	2800      	cmp	r0, #0
 800afa8:	d125      	bne.n	800aff6 <_svfprintf_r+0x13be>
 800afaa:	a92f      	add	r1, sp, #188	; 0xbc
 800afac:	000c      	movs	r4, r1
 800afae:	3d10      	subs	r5, #16
 800afb0:	e7dd      	b.n	800af6e <_svfprintf_r+0x1336>
 800afb2:	9808      	ldr	r0, [sp, #32]
 800afb4:	912e      	str	r1, [sp, #184]	; 0xb8
 800afb6:	c705      	stmia	r7!, {r0, r2}
 800afb8:	932d      	str	r3, [sp, #180]	; 0xb4
 800afba:	e7e6      	b.n	800af8a <_svfprintf_r+0x1352>
 800afbc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800afbe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800afc0:	2510      	movs	r5, #16
 800afc2:	1a9c      	subs	r4, r3, r2
 800afc4:	2c00      	cmp	r4, #0
 800afc6:	dc00      	bgt.n	800afca <_svfprintf_r+0x1392>
 800afc8:	e567      	b.n	800aa9a <_svfprintf_r+0xe62>
 800afca:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800afcc:	493a      	ldr	r1, [pc, #232]	; (800b0b8 <_svfprintf_r+0x1480>)
 800afce:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800afd0:	3301      	adds	r3, #1
 800afd2:	6039      	str	r1, [r7, #0]
 800afd4:	2c10      	cmp	r4, #16
 800afd6:	dc19      	bgt.n	800b00c <_svfprintf_r+0x13d4>
 800afd8:	607c      	str	r4, [r7, #4]
 800afda:	18a4      	adds	r4, r4, r2
 800afdc:	942e      	str	r4, [sp, #184]	; 0xb8
 800afde:	932d      	str	r3, [sp, #180]	; 0xb4
 800afe0:	2b07      	cmp	r3, #7
 800afe2:	dc00      	bgt.n	800afe6 <_svfprintf_r+0x13ae>
 800afe4:	e559      	b.n	800aa9a <_svfprintf_r+0xe62>
 800afe6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800afe8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afea:	aa2c      	add	r2, sp, #176	; 0xb0
 800afec:	f002 ff3a 	bl	800de64 <__ssprint_r>
 800aff0:	2800      	cmp	r0, #0
 800aff2:	d100      	bne.n	800aff6 <_svfprintf_r+0x13be>
 800aff4:	e551      	b.n	800aa9a <_svfprintf_r+0xe62>
 800aff6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d101      	bne.n	800b000 <_svfprintf_r+0x13c8>
 800affc:	f7ff f845 	bl	800a08a <_svfprintf_r+0x452>
 800b000:	0019      	movs	r1, r3
 800b002:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b004:	f7fd fd80 	bl	8008b08 <_free_r>
 800b008:	f7ff f83f 	bl	800a08a <_svfprintf_r+0x452>
 800b00c:	3210      	adds	r2, #16
 800b00e:	607d      	str	r5, [r7, #4]
 800b010:	922e      	str	r2, [sp, #184]	; 0xb8
 800b012:	932d      	str	r3, [sp, #180]	; 0xb4
 800b014:	3708      	adds	r7, #8
 800b016:	2b07      	cmp	r3, #7
 800b018:	dd07      	ble.n	800b02a <_svfprintf_r+0x13f2>
 800b01a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b01c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b01e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b020:	f002 ff20 	bl	800de64 <__ssprint_r>
 800b024:	2800      	cmp	r0, #0
 800b026:	d1e6      	bne.n	800aff6 <_svfprintf_r+0x13be>
 800b028:	af2f      	add	r7, sp, #188	; 0xbc
 800b02a:	3c10      	subs	r4, #16
 800b02c:	e7cd      	b.n	800afca <_svfprintf_r+0x1392>
 800b02e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b030:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b032:	f7fd fd69 	bl	8008b08 <_free_r>
 800b036:	e549      	b.n	800aacc <_svfprintf_r+0xe94>
 800b038:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d101      	bne.n	800b042 <_svfprintf_r+0x140a>
 800b03e:	f7ff f824 	bl	800a08a <_svfprintf_r+0x452>
 800b042:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b044:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b046:	aa2c      	add	r2, sp, #176	; 0xb0
 800b048:	f002 ff0c 	bl	800de64 <__ssprint_r>
 800b04c:	f7ff f81d 	bl	800a08a <_svfprintf_r+0x452>
 800b050:	0034      	movs	r4, r6
 800b052:	2a00      	cmp	r2, #0
 800b054:	d101      	bne.n	800b05a <_svfprintf_r+0x1422>
 800b056:	f7fe ff8c 	bl	8009f72 <_svfprintf_r+0x33a>
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d101      	bne.n	800b062 <_svfprintf_r+0x142a>
 800b05e:	f7ff fc01 	bl	800a864 <_svfprintf_r+0xc2c>
 800b062:	2b02      	cmp	r3, #2
 800b064:	d100      	bne.n	800b068 <_svfprintf_r+0x1430>
 800b066:	e459      	b.n	800a91c <_svfprintf_r+0xce4>
 800b068:	2507      	movs	r5, #7
 800b06a:	ab58      	add	r3, sp, #352	; 0x160
 800b06c:	9308      	str	r3, [sp, #32]
 800b06e:	9a08      	ldr	r2, [sp, #32]
 800b070:	0013      	movs	r3, r2
 800b072:	3b01      	subs	r3, #1
 800b074:	9308      	str	r3, [sp, #32]
 800b076:	9b06      	ldr	r3, [sp, #24]
 800b078:	9908      	ldr	r1, [sp, #32]
 800b07a:	402b      	ands	r3, r5
 800b07c:	3330      	adds	r3, #48	; 0x30
 800b07e:	700b      	strb	r3, [r1, #0]
 800b080:	9907      	ldr	r1, [sp, #28]
 800b082:	074e      	lsls	r6, r1, #29
 800b084:	9906      	ldr	r1, [sp, #24]
 800b086:	08c8      	lsrs	r0, r1, #3
 800b088:	9907      	ldr	r1, [sp, #28]
 800b08a:	4306      	orrs	r6, r0
 800b08c:	08c9      	lsrs	r1, r1, #3
 800b08e:	9107      	str	r1, [sp, #28]
 800b090:	0031      	movs	r1, r6
 800b092:	9807      	ldr	r0, [sp, #28]
 800b094:	9606      	str	r6, [sp, #24]
 800b096:	4301      	orrs	r1, r0
 800b098:	d1e9      	bne.n	800b06e <_svfprintf_r+0x1436>
 800b09a:	07e1      	lsls	r1, r4, #31
 800b09c:	d400      	bmi.n	800b0a0 <_svfprintf_r+0x1468>
 800b09e:	e42a      	b.n	800a8f6 <_svfprintf_r+0xcbe>
 800b0a0:	2b30      	cmp	r3, #48	; 0x30
 800b0a2:	d100      	bne.n	800b0a6 <_svfprintf_r+0x146e>
 800b0a4:	e427      	b.n	800a8f6 <_svfprintf_r+0xcbe>
 800b0a6:	2130      	movs	r1, #48	; 0x30
 800b0a8:	9b08      	ldr	r3, [sp, #32]
 800b0aa:	3b01      	subs	r3, #1
 800b0ac:	7019      	strb	r1, [r3, #0]
 800b0ae:	1e93      	subs	r3, r2, #2
 800b0b0:	9308      	str	r3, [sp, #32]
 800b0b2:	e420      	b.n	800a8f6 <_svfprintf_r+0xcbe>
 800b0b4:	0800f840 	.word	0x0800f840
 800b0b8:	0800f830 	.word	0x0800f830

0800b0bc <__ssvfscanf_r>:
 800b0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0be:	4ca7      	ldr	r4, [pc, #668]	; (800b35c <__ssvfscanf_r+0x2a0>)
 800b0c0:	44a5      	add	sp, r4
 800b0c2:	af02      	add	r7, sp, #8
 800b0c4:	633b      	str	r3, [r7, #48]	; 0x30
 800b0c6:	000b      	movs	r3, r1
 800b0c8:	6378      	str	r0, [r7, #52]	; 0x34
 800b0ca:	6479      	str	r1, [r7, #68]	; 0x44
 800b0cc:	61ba      	str	r2, [r7, #24]
 800b0ce:	220c      	movs	r2, #12
 800b0d0:	5e9a      	ldrsh	r2, [r3, r2]
 800b0d2:	2380      	movs	r3, #128	; 0x80
 800b0d4:	019b      	lsls	r3, r3, #6
 800b0d6:	421a      	tst	r2, r3
 800b0d8:	d105      	bne.n	800b0e6 <__ssvfscanf_r+0x2a>
 800b0da:	4313      	orrs	r3, r2
 800b0dc:	818b      	strh	r3, [r1, #12]
 800b0de:	4aa0      	ldr	r2, [pc, #640]	; (800b360 <__ssvfscanf_r+0x2a4>)
 800b0e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b0e2:	4013      	ands	r3, r2
 800b0e4:	664b      	str	r3, [r1, #100]	; 0x64
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	617b      	str	r3, [r7, #20]
 800b0ea:	643b      	str	r3, [r7, #64]	; 0x40
 800b0ec:	62bb      	str	r3, [r7, #40]	; 0x28
 800b0ee:	627b      	str	r3, [r7, #36]	; 0x24
 800b0f0:	63bb      	str	r3, [r7, #56]	; 0x38
 800b0f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b0f4:	69bb      	ldr	r3, [r7, #24]
 800b0f6:	69ba      	ldr	r2, [r7, #24]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	3201      	adds	r2, #1
 800b0fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b0fe:	61ba      	str	r2, [r7, #24]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d100      	bne.n	800b106 <__ssvfscanf_r+0x4a>
 800b104:	e0d7      	b.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b106:	2608      	movs	r6, #8
 800b108:	2108      	movs	r1, #8
 800b10a:	4a96      	ldr	r2, [pc, #600]	; (800b364 <__ssvfscanf_r+0x2a8>)
 800b10c:	5cd2      	ldrb	r2, [r2, r3]
 800b10e:	4016      	ands	r6, r2
 800b110:	420a      	tst	r2, r1
 800b112:	d01d      	beq.n	800b150 <__ssvfscanf_r+0x94>
 800b114:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b116:	685b      	ldr	r3, [r3, #4]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	dd12      	ble.n	800b142 <__ssvfscanf_r+0x86>
 800b11c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b11e:	4991      	ldr	r1, [pc, #580]	; (800b364 <__ssvfscanf_r+0x2a8>)
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	781a      	ldrb	r2, [r3, #0]
 800b124:	5c8a      	ldrb	r2, [r1, r2]
 800b126:	2108      	movs	r1, #8
 800b128:	420a      	tst	r2, r1
 800b12a:	d0e3      	beq.n	800b0f4 <__ssvfscanf_r+0x38>
 800b12c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b12e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b130:	3201      	adds	r2, #1
 800b132:	63ba      	str	r2, [r7, #56]	; 0x38
 800b134:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b136:	3301      	adds	r3, #1
 800b138:	6852      	ldr	r2, [r2, #4]
 800b13a:	600b      	str	r3, [r1, #0]
 800b13c:	3a01      	subs	r2, #1
 800b13e:	604a      	str	r2, [r1, #4]
 800b140:	e7e8      	b.n	800b114 <__ssvfscanf_r+0x58>
 800b142:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b144:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b146:	f002 ff4d 	bl	800dfe4 <__ssrefill_r>
 800b14a:	2800      	cmp	r0, #0
 800b14c:	d0e6      	beq.n	800b11c <__ssvfscanf_r+0x60>
 800b14e:	e7d1      	b.n	800b0f4 <__ssvfscanf_r+0x38>
 800b150:	2b25      	cmp	r3, #37	; 0x25
 800b152:	d165      	bne.n	800b220 <__ssvfscanf_r+0x164>
 800b154:	250a      	movs	r5, #10
 800b156:	2480      	movs	r4, #128	; 0x80
 800b158:	69ba      	ldr	r2, [r7, #24]
 800b15a:	63fe      	str	r6, [r7, #60]	; 0x3c
 800b15c:	3b16      	subs	r3, #22
 800b15e:	69b9      	ldr	r1, [r7, #24]
 800b160:	3101      	adds	r1, #1
 800b162:	61b9      	str	r1, [r7, #24]
 800b164:	7811      	ldrb	r1, [r2, #0]
 800b166:	0008      	movs	r0, r1
 800b168:	3825      	subs	r0, #37	; 0x25
 800b16a:	2855      	cmp	r0, #85	; 0x55
 800b16c:	d900      	bls.n	800b170 <__ssvfscanf_r+0xb4>
 800b16e:	e170      	b.n	800b452 <__ssvfscanf_r+0x396>
 800b170:	f7f4 ffda 	bl	8000128 <__gnu_thumb1_case_uhi>
 800b174:	016f0056 	.word	0x016f0056
 800b178:	016f016f 	.word	0x016f016f
 800b17c:	0081016f 	.word	0x0081016f
 800b180:	016f016f 	.word	0x016f016f
 800b184:	016f016f 	.word	0x016f016f
 800b188:	00b8016f 	.word	0x00b8016f
 800b18c:	00b800b8 	.word	0x00b800b8
 800b190:	00b800b8 	.word	0x00b800b8
 800b194:	00b800b8 	.word	0x00b800b8
 800b198:	00b800b8 	.word	0x00b800b8
 800b19c:	016f00b8 	.word	0x016f00b8
 800b1a0:	016f016f 	.word	0x016f016f
 800b1a4:	016f016f 	.word	0x016f016f
 800b1a8:	016f016f 	.word	0x016f016f
 800b1ac:	016f00d8 	.word	0x016f00d8
 800b1b0:	00c1010a 	.word	0x00c1010a
 800b1b4:	00d800d8 	.word	0x00d800d8
 800b1b8:	016f00d8 	.word	0x016f00d8
 800b1bc:	016f016f 	.word	0x016f016f
 800b1c0:	009f016f 	.word	0x009f016f
 800b1c4:	016f016f 	.word	0x016f016f
 800b1c8:	016f00c9 	.word	0x016f00c9
 800b1cc:	016f016f 	.word	0x016f016f
 800b1d0:	016f00f0 	.word	0x016f00f0
 800b1d4:	016f016f 	.word	0x016f016f
 800b1d8:	00d1016f 	.word	0x00d1016f
 800b1dc:	016f016f 	.word	0x016f016f
 800b1e0:	016f00fe 	.word	0x016f00fe
 800b1e4:	016f016f 	.word	0x016f016f
 800b1e8:	016f016f 	.word	0x016f016f
 800b1ec:	016f00d8 	.word	0x016f00d8
 800b1f0:	00c3010c 	.word	0x00c3010c
 800b1f4:	00d800d8 	.word	0x00d800d8
 800b1f8:	009400d8 	.word	0x009400d8
 800b1fc:	009f012f 	.word	0x009f012f
 800b200:	0088016f 	.word	0x0088016f
 800b204:	011200a9 	.word	0x011200a9
 800b208:	011000cb 	.word	0x011000cb
 800b20c:	016f016f 	.word	0x016f016f
 800b210:	00a600f2 	.word	0x00a600f2
 800b214:	016f00cf 	.word	0x016f00cf
 800b218:	00d1016f 	.word	0x00d1016f
 800b21c:	00a6016f 	.word	0x00a6016f
 800b220:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b222:	685b      	ldr	r3, [r3, #4]
 800b224:	2b00      	cmp	r3, #0
 800b226:	dd12      	ble.n	800b24e <__ssvfscanf_r+0x192>
 800b228:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b22a:	69ba      	ldr	r2, [r7, #24]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	3a01      	subs	r2, #1
 800b230:	7819      	ldrb	r1, [r3, #0]
 800b232:	7812      	ldrb	r2, [r2, #0]
 800b234:	4291      	cmp	r1, r2
 800b236:	d13e      	bne.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b238:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b23a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b23c:	6852      	ldr	r2, [r2, #4]
 800b23e:	3301      	adds	r3, #1
 800b240:	600b      	str	r3, [r1, #0]
 800b242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b244:	3a01      	subs	r2, #1
 800b246:	604a      	str	r2, [r1, #4]
 800b248:	3301      	adds	r3, #1
 800b24a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b24c:	e752      	b.n	800b0f4 <__ssvfscanf_r+0x38>
 800b24e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b250:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b252:	f002 fec7 	bl	800dfe4 <__ssrefill_r>
 800b256:	2800      	cmp	r0, #0
 800b258:	d0e6      	beq.n	800b228 <__ssvfscanf_r+0x16c>
 800b25a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d003      	beq.n	800b268 <__ssvfscanf_r+0x1ac>
 800b260:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b262:	899b      	ldrh	r3, [r3, #12]
 800b264:	065b      	lsls	r3, r3, #25
 800b266:	d526      	bpl.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b268:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d000      	beq.n	800b270 <__ssvfscanf_r+0x1b4>
 800b26e:	e0f6      	b.n	800b45e <__ssvfscanf_r+0x3a2>
 800b270:	3b01      	subs	r3, #1
 800b272:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b274:	e104      	b.n	800b480 <__ssvfscanf_r+0x3c4>
 800b276:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b278:	4332      	orrs	r2, r6
 800b27a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b27c:	d11b      	bne.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b27e:	2610      	movs	r6, #16
 800b280:	69ba      	ldr	r2, [r7, #24]
 800b282:	e76c      	b.n	800b15e <__ssvfscanf_r+0xa2>
 800b284:	421e      	tst	r6, r3
 800b286:	d116      	bne.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b288:	7851      	ldrb	r1, [r2, #1]
 800b28a:	296c      	cmp	r1, #108	; 0x6c
 800b28c:	d103      	bne.n	800b296 <__ssvfscanf_r+0x1da>
 800b28e:	3202      	adds	r2, #2
 800b290:	61ba      	str	r2, [r7, #24]
 800b292:	2202      	movs	r2, #2
 800b294:	e000      	b.n	800b298 <__ssvfscanf_r+0x1dc>
 800b296:	2201      	movs	r2, #1
 800b298:	4316      	orrs	r6, r2
 800b29a:	e7f1      	b.n	800b280 <__ssvfscanf_r+0x1c4>
 800b29c:	421e      	tst	r6, r3
 800b29e:	d10a      	bne.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b2a0:	7851      	ldrb	r1, [r2, #1]
 800b2a2:	2968      	cmp	r1, #104	; 0x68
 800b2a4:	d103      	bne.n	800b2ae <__ssvfscanf_r+0x1f2>
 800b2a6:	3202      	adds	r2, #2
 800b2a8:	61ba      	str	r2, [r7, #24]
 800b2aa:	2208      	movs	r2, #8
 800b2ac:	e7f4      	b.n	800b298 <__ssvfscanf_r+0x1dc>
 800b2ae:	2204      	movs	r2, #4
 800b2b0:	e7f2      	b.n	800b298 <__ssvfscanf_r+0x1dc>
 800b2b2:	421e      	tst	r6, r3
 800b2b4:	d0ed      	beq.n	800b292 <__ssvfscanf_r+0x1d6>
 800b2b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d000      	beq.n	800b2be <__ssvfscanf_r+0x202>
 800b2bc:	e0da      	b.n	800b474 <__ssvfscanf_r+0x3b8>
 800b2be:	e0df      	b.n	800b480 <__ssvfscanf_r+0x3c4>
 800b2c0:	421e      	tst	r6, r3
 800b2c2:	d0dd      	beq.n	800b280 <__ssvfscanf_r+0x1c4>
 800b2c4:	e7f7      	b.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b2c6:	228f      	movs	r2, #143	; 0x8f
 800b2c8:	218f      	movs	r1, #143	; 0x8f
 800b2ca:	4032      	ands	r2, r6
 800b2cc:	420e      	tst	r6, r1
 800b2ce:	d1f2      	bne.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b2d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b2d2:	2900      	cmp	r1, #0
 800b2d4:	d104      	bne.n	800b2e0 <__ssvfscanf_r+0x224>
 800b2d6:	b082      	sub	sp, #8
 800b2d8:	a902      	add	r1, sp, #8
 800b2da:	6439      	str	r1, [r7, #64]	; 0x40
 800b2dc:	600a      	str	r2, [r1, #0]
 800b2de:	604a      	str	r2, [r1, #4]
 800b2e0:	4326      	orrs	r6, r4
 800b2e2:	e7cd      	b.n	800b280 <__ssvfscanf_r+0x1c4>
 800b2e4:	228f      	movs	r2, #143	; 0x8f
 800b2e6:	4216      	tst	r6, r2
 800b2e8:	d1e5      	bne.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b2ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b2ec:	436a      	muls	r2, r5
 800b2ee:	3a30      	subs	r2, #48	; 0x30
 800b2f0:	188a      	adds	r2, r1, r2
 800b2f2:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b2f4:	e7c4      	b.n	800b280 <__ssvfscanf_r+0x1c4>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	431e      	orrs	r6, r3
 800b2fa:	4b1b      	ldr	r3, [pc, #108]	; (800b368 <__ssvfscanf_r+0x2ac>)
 800b2fc:	617b      	str	r3, [r7, #20]
 800b2fe:	230a      	movs	r3, #10
 800b300:	2403      	movs	r4, #3
 800b302:	627b      	str	r3, [r7, #36]	; 0x24
 800b304:	e00f      	b.n	800b326 <__ssvfscanf_r+0x26a>
 800b306:	2301      	movs	r3, #1
 800b308:	431e      	orrs	r6, r3
 800b30a:	4b18      	ldr	r3, [pc, #96]	; (800b36c <__ssvfscanf_r+0x2b0>)
 800b30c:	617b      	str	r3, [r7, #20]
 800b30e:	2308      	movs	r3, #8
 800b310:	e7f6      	b.n	800b300 <__ssvfscanf_r+0x244>
 800b312:	4b16      	ldr	r3, [pc, #88]	; (800b36c <__ssvfscanf_r+0x2b0>)
 800b314:	e7f2      	b.n	800b2fc <__ssvfscanf_r+0x240>
 800b316:	2380      	movs	r3, #128	; 0x80
 800b318:	009b      	lsls	r3, r3, #2
 800b31a:	431e      	orrs	r6, r3
 800b31c:	4b13      	ldr	r3, [pc, #76]	; (800b36c <__ssvfscanf_r+0x2b0>)
 800b31e:	617b      	str	r3, [r7, #20]
 800b320:	2310      	movs	r3, #16
 800b322:	e7ed      	b.n	800b300 <__ssvfscanf_r+0x244>
 800b324:	2404      	movs	r4, #4
 800b326:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b328:	685b      	ldr	r3, [r3, #4]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	dd55      	ble.n	800b3da <__ssvfscanf_r+0x31e>
 800b32e:	0673      	lsls	r3, r6, #25
 800b330:	d407      	bmi.n	800b342 <__ssvfscanf_r+0x286>
 800b332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b334:	490b      	ldr	r1, [pc, #44]	; (800b364 <__ssvfscanf_r+0x2a8>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	781a      	ldrb	r2, [r3, #0]
 800b33a:	5c8a      	ldrb	r2, [r1, r2]
 800b33c:	2108      	movs	r1, #8
 800b33e:	420a      	tst	r2, r1
 800b340:	d152      	bne.n	800b3e8 <__ssvfscanf_r+0x32c>
 800b342:	1e60      	subs	r0, r4, #1
 800b344:	2803      	cmp	r0, #3
 800b346:	d863      	bhi.n	800b410 <__ssvfscanf_r+0x354>
 800b348:	f7f4 feee 	bl	8000128 <__gnu_thumb1_case_uhi>
 800b34c:	03bd01da 	.word	0x03bd01da
 800b350:	068a0579 	.word	0x068a0579
 800b354:	2301      	movs	r3, #1
 800b356:	431e      	orrs	r6, r3
 800b358:	2402      	movs	r4, #2
 800b35a:	e7e4      	b.n	800b326 <__ssvfscanf_r+0x26a>
 800b35c:	fffffd34 	.word	0xfffffd34
 800b360:	ffffdfff 	.word	0xffffdfff
 800b364:	0800f529 	.word	0x0800f529
 800b368:	0800850d 	.word	0x0800850d
 800b36c:	0800db15 	.word	0x0800db15
 800b370:	2248      	movs	r2, #72	; 0x48
 800b372:	2318      	movs	r3, #24
 800b374:	189b      	adds	r3, r3, r2
 800b376:	19d8      	adds	r0, r3, r7
 800b378:	69b9      	ldr	r1, [r7, #24]
 800b37a:	f001 f9d7 	bl	800c72c <__sccl>
 800b37e:	2340      	movs	r3, #64	; 0x40
 800b380:	2401      	movs	r4, #1
 800b382:	61b8      	str	r0, [r7, #24]
 800b384:	431e      	orrs	r6, r3
 800b386:	e7ce      	b.n	800b326 <__ssvfscanf_r+0x26a>
 800b388:	2301      	movs	r3, #1
 800b38a:	431e      	orrs	r6, r3
 800b38c:	2340      	movs	r3, #64	; 0x40
 800b38e:	2400      	movs	r4, #0
 800b390:	431e      	orrs	r6, r3
 800b392:	e7c8      	b.n	800b326 <__ssvfscanf_r+0x26a>
 800b394:	2388      	movs	r3, #136	; 0x88
 800b396:	e7bf      	b.n	800b318 <__ssvfscanf_r+0x25c>
 800b398:	06f3      	lsls	r3, r6, #27
 800b39a:	d500      	bpl.n	800b39e <__ssvfscanf_r+0x2e2>
 800b39c:	e6aa      	b.n	800b0f4 <__ssvfscanf_r+0x38>
 800b39e:	2108      	movs	r1, #8
 800b3a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3a2:	cb04      	ldmia	r3!, {r2}
 800b3a4:	420e      	tst	r6, r1
 800b3a6:	d003      	beq.n	800b3b0 <__ssvfscanf_r+0x2f4>
 800b3a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b3aa:	7011      	strb	r1, [r2, #0]
 800b3ac:	633b      	str	r3, [r7, #48]	; 0x30
 800b3ae:	e6a1      	b.n	800b0f4 <__ssvfscanf_r+0x38>
 800b3b0:	0771      	lsls	r1, r6, #29
 800b3b2:	d502      	bpl.n	800b3ba <__ssvfscanf_r+0x2fe>
 800b3b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b3b6:	8011      	strh	r1, [r2, #0]
 800b3b8:	e7f8      	b.n	800b3ac <__ssvfscanf_r+0x2f0>
 800b3ba:	07f1      	lsls	r1, r6, #31
 800b3bc:	d502      	bpl.n	800b3c4 <__ssvfscanf_r+0x308>
 800b3be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b3c0:	6011      	str	r1, [r2, #0]
 800b3c2:	e7f3      	b.n	800b3ac <__ssvfscanf_r+0x2f0>
 800b3c4:	07b6      	lsls	r6, r6, #30
 800b3c6:	d5fa      	bpl.n	800b3be <__ssvfscanf_r+0x302>
 800b3c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b3ca:	6011      	str	r1, [r2, #0]
 800b3cc:	17c9      	asrs	r1, r1, #31
 800b3ce:	6051      	str	r1, [r2, #4]
 800b3d0:	e7ec      	b.n	800b3ac <__ssvfscanf_r+0x2f0>
 800b3d2:	4ba2      	ldr	r3, [pc, #648]	; (800b65c <__ssvfscanf_r+0x5a0>)
 800b3d4:	617b      	str	r3, [r7, #20]
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	e792      	b.n	800b300 <__ssvfscanf_r+0x244>
 800b3da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b3dc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b3de:	f002 fe01 	bl	800dfe4 <__ssrefill_r>
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	d0a3      	beq.n	800b32e <__ssvfscanf_r+0x272>
 800b3e6:	e738      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b3e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b3ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b3ec:	3201      	adds	r2, #1
 800b3ee:	63ba      	str	r2, [r7, #56]	; 0x38
 800b3f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b3f2:	6852      	ldr	r2, [r2, #4]
 800b3f4:	3a01      	subs	r2, #1
 800b3f6:	604a      	str	r2, [r1, #4]
 800b3f8:	2a00      	cmp	r2, #0
 800b3fa:	dd02      	ble.n	800b402 <__ssvfscanf_r+0x346>
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	600b      	str	r3, [r1, #0]
 800b400:	e797      	b.n	800b332 <__ssvfscanf_r+0x276>
 800b402:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b404:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b406:	f002 fded 	bl	800dfe4 <__ssrefill_r>
 800b40a:	2800      	cmp	r0, #0
 800b40c:	d091      	beq.n	800b332 <__ssvfscanf_r+0x276>
 800b40e:	e724      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b410:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b412:	2301      	movs	r3, #1
 800b414:	2a00      	cmp	r2, #0
 800b416:	d100      	bne.n	800b41a <__ssvfscanf_r+0x35e>
 800b418:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b41a:	2210      	movs	r2, #16
 800b41c:	0034      	movs	r4, r6
 800b41e:	4032      	ands	r2, r6
 800b420:	623a      	str	r2, [r7, #32]
 800b422:	401c      	ands	r4, r3
 800b424:	421e      	tst	r6, r3
 800b426:	d100      	bne.n	800b42a <__ssvfscanf_r+0x36e>
 800b428:	e0f3      	b.n	800b612 <__ssvfscanf_r+0x556>
 800b42a:	2a00      	cmp	r2, #0
 800b42c:	d000      	beq.n	800b430 <__ssvfscanf_r+0x374>
 800b42e:	e0b6      	b.n	800b59e <__ssvfscanf_r+0x4e2>
 800b430:	2080      	movs	r0, #128	; 0x80
 800b432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b434:	cb10      	ldmia	r3!, {r4}
 800b436:	613b      	str	r3, [r7, #16]
 800b438:	4206      	tst	r6, r0
 800b43a:	d100      	bne.n	800b43e <__ssvfscanf_r+0x382>
 800b43c:	e0b7      	b.n	800b5ae <__ssvfscanf_r+0x4f2>
 800b43e:	2c00      	cmp	r4, #0
 800b440:	d007      	beq.n	800b452 <__ssvfscanf_r+0x396>
 800b442:	f7fb ff6d 	bl	8007320 <malloc>
 800b446:	6338      	str	r0, [r7, #48]	; 0x30
 800b448:	2800      	cmp	r0, #0
 800b44a:	d11f      	bne.n	800b48c <__ssvfscanf_r+0x3d0>
 800b44c:	2301      	movs	r3, #1
 800b44e:	425b      	negs	r3, r3
 800b450:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b452:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b454:	2b00      	cmp	r3, #0
 800b456:	d013      	beq.n	800b480 <__ssvfscanf_r+0x3c4>
 800b458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b45a:	3301      	adds	r3, #1
 800b45c:	d10a      	bne.n	800b474 <__ssvfscanf_r+0x3b8>
 800b45e:	2400      	movs	r4, #0
 800b460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b462:	681d      	ldr	r5, [r3, #0]
 800b464:	88db      	ldrh	r3, [r3, #6]
 800b466:	42a3      	cmp	r3, r4
 800b468:	dd01      	ble.n	800b46e <__ssvfscanf_r+0x3b2>
 800b46a:	f001 f82a 	bl	800c4c2 <__ssvfscanf_r+0x1406>
 800b46e:	2301      	movs	r3, #1
 800b470:	425b      	negs	r3, r3
 800b472:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b474:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b476:	6818      	ldr	r0, [r3, #0]
 800b478:	2800      	cmp	r0, #0
 800b47a:	d001      	beq.n	800b480 <__ssvfscanf_r+0x3c4>
 800b47c:	f7fb ff5a 	bl	8007334 <free>
 800b480:	46bd      	mov	sp, r7
 800b482:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b484:	23b1      	movs	r3, #177	; 0xb1
 800b486:	009b      	lsls	r3, r3, #2
 800b488:	449d      	add	sp, r3
 800b48a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b48c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b48e:	6023      	str	r3, [r4, #0]
 800b490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b492:	88de      	ldrh	r6, [r3, #6]
 800b494:	889d      	ldrh	r5, [r3, #4]
 800b496:	42ae      	cmp	r6, r5
 800b498:	d30e      	bcc.n	800b4b8 <__ssvfscanf_r+0x3fc>
 800b49a:	4b71      	ldr	r3, [pc, #452]	; (800b660 <__ssvfscanf_r+0x5a4>)
 800b49c:	429d      	cmp	r5, r3
 800b49e:	d8d5      	bhi.n	800b44c <__ssvfscanf_r+0x390>
 800b4a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b4a2:	3508      	adds	r5, #8
 800b4a4:	b2ad      	uxth	r5, r5
 800b4a6:	6818      	ldr	r0, [r3, #0]
 800b4a8:	00a9      	lsls	r1, r5, #2
 800b4aa:	f002 f901 	bl	800d6b0 <realloc>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	d0cc      	beq.n	800b44c <__ssvfscanf_r+0x390>
 800b4b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b4b4:	6018      	str	r0, [r3, #0]
 800b4b6:	809d      	strh	r5, [r3, #4]
 800b4b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b4ba:	1c72      	adds	r2, r6, #1
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	00b6      	lsls	r6, r6, #2
 800b4c0:	50f4      	str	r4, [r6, r3]
 800b4c2:	2320      	movs	r3, #32
 800b4c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b4c6:	0026      	movs	r6, r4
 800b4c8:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800b4ca:	80ca      	strh	r2, [r1, #6]
 800b4cc:	61fb      	str	r3, [r7, #28]
 800b4ce:	2500      	movs	r5, #0
 800b4d0:	f7fd f9fe 	bl	80088d0 <__locale_mb_cur_max>
 800b4d4:	42a8      	cmp	r0, r5
 800b4d6:	d100      	bne.n	800b4da <__ssvfscanf_r+0x41e>
 800b4d8:	e6bf      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b4da:	1c6a      	adds	r2, r5, #1
 800b4dc:	60fa      	str	r2, [r7, #12]
 800b4de:	228c      	movs	r2, #140	; 0x8c
 800b4e0:	2048      	movs	r0, #72	; 0x48
 800b4e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4e4:	0052      	lsls	r2, r2, #1
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	1812      	adds	r2, r2, r0
 800b4ea:	7819      	ldrb	r1, [r3, #0]
 800b4ec:	19d2      	adds	r2, r2, r7
 800b4ee:	5551      	strb	r1, [r2, r5]
 800b4f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b4f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b4f4:	6852      	ldr	r2, [r2, #4]
 800b4f6:	3301      	adds	r3, #1
 800b4f8:	600b      	str	r3, [r1, #0]
 800b4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4fc:	3a01      	subs	r2, #1
 800b4fe:	604a      	str	r2, [r1, #4]
 800b500:	2b03      	cmp	r3, #3
 800b502:	d102      	bne.n	800b50a <__ssvfscanf_r+0x44e>
 800b504:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b506:	2b04      	cmp	r3, #4
 800b508:	d007      	beq.n	800b51a <__ssvfscanf_r+0x45e>
 800b50a:	2048      	movs	r0, #72	; 0x48
 800b50c:	2310      	movs	r3, #16
 800b50e:	181b      	adds	r3, r3, r0
 800b510:	2208      	movs	r2, #8
 800b512:	2100      	movs	r1, #0
 800b514:	19d8      	adds	r0, r3, r7
 800b516:	f7fd f997 	bl	8008848 <memset>
 800b51a:	2148      	movs	r1, #72	; 0x48
 800b51c:	2310      	movs	r3, #16
 800b51e:	228c      	movs	r2, #140	; 0x8c
 800b520:	185b      	adds	r3, r3, r1
 800b522:	0052      	lsls	r2, r2, #1
 800b524:	19db      	adds	r3, r3, r7
 800b526:	1852      	adds	r2, r2, r1
 800b528:	9300      	str	r3, [sp, #0]
 800b52a:	0021      	movs	r1, r4
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b530:	19d2      	adds	r2, r2, r7
 800b532:	f002 fc57 	bl	800dde4 <_mbrtowc_r>
 800b536:	0003      	movs	r3, r0
 800b538:	62b8      	str	r0, [r7, #40]	; 0x28
 800b53a:	3301      	adds	r3, #1
 800b53c:	d100      	bne.n	800b540 <__ssvfscanf_r+0x484>
 800b53e:	e68c      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b540:	2800      	cmp	r0, #0
 800b542:	d139      	bne.n	800b5b8 <__ssvfscanf_r+0x4fc>
 800b544:	6a3b      	ldr	r3, [r7, #32]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d100      	bne.n	800b54c <__ssvfscanf_r+0x490>
 800b54a:	6023      	str	r3, [r4, #0]
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b550:	4694      	mov	ip, r2
 800b552:	4463      	add	r3, ip
 800b554:	63bb      	str	r3, [r7, #56]	; 0x38
 800b556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b558:	2b03      	cmp	r3, #3
 800b55a:	d102      	bne.n	800b562 <__ssvfscanf_r+0x4a6>
 800b55c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b55e:	2b04      	cmp	r3, #4
 800b560:	d002      	beq.n	800b568 <__ssvfscanf_r+0x4ac>
 800b562:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b564:	3b01      	subs	r3, #1
 800b566:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b568:	6a3b      	ldr	r3, [r7, #32]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d115      	bne.n	800b59a <__ssvfscanf_r+0x4de>
 800b56e:	2e00      	cmp	r6, #0
 800b570:	d012      	beq.n	800b598 <__ssvfscanf_r+0x4dc>
 800b572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b574:	69fa      	ldr	r2, [r7, #28]
 800b576:	1ae5      	subs	r5, r4, r3
 800b578:	10ab      	asrs	r3, r5, #2
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d30c      	bcc.n	800b598 <__ssvfscanf_r+0x4dc>
 800b57e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b580:	00d1      	lsls	r1, r2, #3
 800b582:	f002 f895 	bl	800d6b0 <realloc>
 800b586:	6338      	str	r0, [r7, #48]	; 0x30
 800b588:	2800      	cmp	r0, #0
 800b58a:	d100      	bne.n	800b58e <__ssvfscanf_r+0x4d2>
 800b58c:	e75e      	b.n	800b44c <__ssvfscanf_r+0x390>
 800b58e:	69fb      	ldr	r3, [r7, #28]
 800b590:	1944      	adds	r4, r0, r5
 800b592:	005b      	lsls	r3, r3, #1
 800b594:	6030      	str	r0, [r6, #0]
 800b596:	61fb      	str	r3, [r7, #28]
 800b598:	3404      	adds	r4, #4
 800b59a:	2500      	movs	r5, #0
 800b59c:	e010      	b.n	800b5c0 <__ssvfscanf_r+0x504>
 800b59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a0:	613b      	str	r3, [r7, #16]
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	001e      	movs	r6, r3
 800b5a6:	001c      	movs	r4, r3
 800b5a8:	61fb      	str	r3, [r7, #28]
 800b5aa:	633b      	str	r3, [r7, #48]	; 0x30
 800b5ac:	e78f      	b.n	800b4ce <__ssvfscanf_r+0x412>
 800b5ae:	6a3b      	ldr	r3, [r7, #32]
 800b5b0:	001e      	movs	r6, r3
 800b5b2:	61fb      	str	r3, [r7, #28]
 800b5b4:	633b      	str	r3, [r7, #48]	; 0x30
 800b5b6:	e78a      	b.n	800b4ce <__ssvfscanf_r+0x412>
 800b5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ba:	68fd      	ldr	r5, [r7, #12]
 800b5bc:	3302      	adds	r3, #2
 800b5be:	d1c5      	bne.n	800b54c <__ssvfscanf_r+0x490>
 800b5c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	dc12      	bgt.n	800b5ee <__ssvfscanf_r+0x532>
 800b5c8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b5ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b5cc:	f002 fd0a 	bl	800dfe4 <__ssrefill_r>
 800b5d0:	2800      	cmp	r0, #0
 800b5d2:	d00c      	beq.n	800b5ee <__ssvfscanf_r+0x532>
 800b5d4:	2d00      	cmp	r5, #0
 800b5d6:	d000      	beq.n	800b5da <__ssvfscanf_r+0x51e>
 800b5d8:	e63f      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b5da:	2e00      	cmp	r6, #0
 800b5dc:	d10c      	bne.n	800b5f8 <__ssvfscanf_r+0x53c>
 800b5de:	6a3b      	ldr	r3, [r7, #32]
 800b5e0:	425a      	negs	r2, r3
 800b5e2:	4153      	adcs	r3, r2
 800b5e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b5e6:	18d3      	adds	r3, r2, r3
 800b5e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b5ea:	693b      	ldr	r3, [r7, #16]
 800b5ec:	e6de      	b.n	800b3ac <__ssvfscanf_r+0x2f0>
 800b5ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d000      	beq.n	800b5f6 <__ssvfscanf_r+0x53a>
 800b5f4:	e76c      	b.n	800b4d0 <__ssvfscanf_r+0x414>
 800b5f6:	e7f0      	b.n	800b5da <__ssvfscanf_r+0x51e>
 800b5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fa:	69fa      	ldr	r2, [r7, #28]
 800b5fc:	1ae1      	subs	r1, r4, r3
 800b5fe:	108b      	asrs	r3, r1, #2
 800b600:	429a      	cmp	r2, r3
 800b602:	d9ec      	bls.n	800b5de <__ssvfscanf_r+0x522>
 800b604:	6830      	ldr	r0, [r6, #0]
 800b606:	f002 f853 	bl	800d6b0 <realloc>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	d0e7      	beq.n	800b5de <__ssvfscanf_r+0x522>
 800b60e:	6030      	str	r0, [r6, #0]
 800b610:	e7e5      	b.n	800b5de <__ssvfscanf_r+0x522>
 800b612:	6a3b      	ldr	r3, [r7, #32]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d025      	beq.n	800b664 <__ssvfscanf_r+0x5a8>
 800b618:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b61a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b61c:	685b      	ldr	r3, [r3, #4]
 800b61e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b620:	6812      	ldr	r2, [r2, #0]
 800b622:	4299      	cmp	r1, r3
 800b624:	dd11      	ble.n	800b64a <__ssvfscanf_r+0x58e>
 800b626:	1ac9      	subs	r1, r1, r3
 800b628:	18d2      	adds	r2, r2, r3
 800b62a:	18e4      	adds	r4, r4, r3
 800b62c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b62e:	63f9      	str	r1, [r7, #60]	; 0x3c
 800b630:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b632:	0019      	movs	r1, r3
 800b634:	601a      	str	r2, [r3, #0]
 800b636:	f002 fcd5 	bl	800dfe4 <__ssrefill_r>
 800b63a:	2800      	cmp	r0, #0
 800b63c:	d0ec      	beq.n	800b618 <__ssvfscanf_r+0x55c>
 800b63e:	2c00      	cmp	r4, #0
 800b640:	d100      	bne.n	800b644 <__ssvfscanf_r+0x588>
 800b642:	e60a      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b646:	191b      	adds	r3, r3, r4
 800b648:	e5ff      	b.n	800b24a <__ssvfscanf_r+0x18e>
 800b64a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b64c:	1a5b      	subs	r3, r3, r1
 800b64e:	1864      	adds	r4, r4, r1
 800b650:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b652:	604b      	str	r3, [r1, #4]
 800b654:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b656:	18d2      	adds	r2, r2, r3
 800b658:	600a      	str	r2, [r1, #0]
 800b65a:	e7f3      	b.n	800b644 <__ssvfscanf_r+0x588>
 800b65c:	0800850d 	.word	0x0800850d
 800b660:	0000fff6 	.word	0x0000fff6
 800b664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b666:	0034      	movs	r4, r6
 800b668:	cb20      	ldmia	r3!, {r5}
 800b66a:	633b      	str	r3, [r7, #48]	; 0x30
 800b66c:	2380      	movs	r3, #128	; 0x80
 800b66e:	401c      	ands	r4, r3
 800b670:	421e      	tst	r6, r3
 800b672:	d028      	beq.n	800b6c6 <__ssvfscanf_r+0x60a>
 800b674:	2d00      	cmp	r5, #0
 800b676:	d100      	bne.n	800b67a <__ssvfscanf_r+0x5be>
 800b678:	e61d      	b.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b67a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b67c:	f7fb fe50 	bl	8007320 <malloc>
 800b680:	6238      	str	r0, [r7, #32]
 800b682:	2800      	cmp	r0, #0
 800b684:	d100      	bne.n	800b688 <__ssvfscanf_r+0x5cc>
 800b686:	e5ef      	b.n	800b268 <__ssvfscanf_r+0x1ac>
 800b688:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b68a:	6028      	str	r0, [r5, #0]
 800b68c:	88de      	ldrh	r6, [r3, #6]
 800b68e:	889c      	ldrh	r4, [r3, #4]
 800b690:	6818      	ldr	r0, [r3, #0]
 800b692:	42a6      	cmp	r6, r4
 800b694:	d30e      	bcc.n	800b6b4 <__ssvfscanf_r+0x5f8>
 800b696:	4bbf      	ldr	r3, [pc, #764]	; (800b994 <__ssvfscanf_r+0x8d8>)
 800b698:	429c      	cmp	r4, r3
 800b69a:	d900      	bls.n	800b69e <__ssvfscanf_r+0x5e2>
 800b69c:	e6df      	b.n	800b45e <__ssvfscanf_r+0x3a2>
 800b69e:	3408      	adds	r4, #8
 800b6a0:	b2a4      	uxth	r4, r4
 800b6a2:	00a1      	lsls	r1, r4, #2
 800b6a4:	f002 f804 	bl	800d6b0 <realloc>
 800b6a8:	2800      	cmp	r0, #0
 800b6aa:	d100      	bne.n	800b6ae <__ssvfscanf_r+0x5f2>
 800b6ac:	e6d7      	b.n	800b45e <__ssvfscanf_r+0x3a2>
 800b6ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6b0:	6018      	str	r0, [r3, #0]
 800b6b2:	809c      	strh	r4, [r3, #4]
 800b6b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6b6:	1c72      	adds	r2, r6, #1
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b6bc:	00b6      	lsls	r6, r6, #2
 800b6be:	002c      	movs	r4, r5
 800b6c0:	50f5      	str	r5, [r6, r3]
 800b6c2:	6a3d      	ldr	r5, [r7, #32]
 800b6c4:	80ca      	strh	r2, [r1, #6]
 800b6c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b6c8:	0029      	movs	r1, r5
 800b6ca:	9300      	str	r3, [sp, #0]
 800b6cc:	2201      	movs	r2, #1
 800b6ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6d0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b6d2:	f002 fca6 	bl	800e022 <_sfread_r>
 800b6d6:	1e05      	subs	r5, r0, #0
 800b6d8:	d100      	bne.n	800b6dc <__ssvfscanf_r+0x620>
 800b6da:	e5be      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b6dc:	2c00      	cmp	r4, #0
 800b6de:	d009      	beq.n	800b6f4 <__ssvfscanf_r+0x638>
 800b6e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6e2:	4283      	cmp	r3, r0
 800b6e4:	d906      	bls.n	800b6f4 <__ssvfscanf_r+0x638>
 800b6e6:	0001      	movs	r1, r0
 800b6e8:	6820      	ldr	r0, [r4, #0]
 800b6ea:	f001 ffe1 	bl	800d6b0 <realloc>
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	d000      	beq.n	800b6f4 <__ssvfscanf_r+0x638>
 800b6f2:	6020      	str	r0, [r4, #0]
 800b6f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6f6:	195b      	adds	r3, r3, r5
 800b6f8:	63bb      	str	r3, [r7, #56]	; 0x38
 800b6fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6fc:	3301      	adds	r3, #1
 800b6fe:	e4f8      	b.n	800b0f2 <__ssvfscanf_r+0x36>
 800b700:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b702:	2b00      	cmp	r3, #0
 800b704:	d101      	bne.n	800b70a <__ssvfscanf_r+0x64e>
 800b706:	3b01      	subs	r3, #1
 800b708:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b70a:	2210      	movs	r2, #16
 800b70c:	2301      	movs	r3, #1
 800b70e:	0034      	movs	r4, r6
 800b710:	4032      	ands	r2, r6
 800b712:	401c      	ands	r4, r3
 800b714:	623a      	str	r2, [r7, #32]
 800b716:	421e      	tst	r6, r3
 800b718:	d100      	bne.n	800b71c <__ssvfscanf_r+0x660>
 800b71a:	e116      	b.n	800b94a <__ssvfscanf_r+0x88e>
 800b71c:	2a00      	cmp	r2, #0
 800b71e:	d000      	beq.n	800b722 <__ssvfscanf_r+0x666>
 800b720:	e0b0      	b.n	800b884 <__ssvfscanf_r+0x7c8>
 800b722:	2080      	movs	r0, #128	; 0x80
 800b724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b726:	cb10      	ldmia	r3!, {r4}
 800b728:	60fb      	str	r3, [r7, #12]
 800b72a:	4206      	tst	r6, r0
 800b72c:	d100      	bne.n	800b730 <__ssvfscanf_r+0x674>
 800b72e:	e0b2      	b.n	800b896 <__ssvfscanf_r+0x7da>
 800b730:	2c00      	cmp	r4, #0
 800b732:	d100      	bne.n	800b736 <__ssvfscanf_r+0x67a>
 800b734:	e68d      	b.n	800b452 <__ssvfscanf_r+0x396>
 800b736:	f7fb fdf3 	bl	8007320 <malloc>
 800b73a:	6338      	str	r0, [r7, #48]	; 0x30
 800b73c:	2800      	cmp	r0, #0
 800b73e:	d100      	bne.n	800b742 <__ssvfscanf_r+0x686>
 800b740:	e684      	b.n	800b44c <__ssvfscanf_r+0x390>
 800b742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b744:	6023      	str	r3, [r4, #0]
 800b746:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b748:	88de      	ldrh	r6, [r3, #6]
 800b74a:	889d      	ldrh	r5, [r3, #4]
 800b74c:	42ae      	cmp	r6, r5
 800b74e:	d310      	bcc.n	800b772 <__ssvfscanf_r+0x6b6>
 800b750:	4b90      	ldr	r3, [pc, #576]	; (800b994 <__ssvfscanf_r+0x8d8>)
 800b752:	429d      	cmp	r5, r3
 800b754:	d900      	bls.n	800b758 <__ssvfscanf_r+0x69c>
 800b756:	e679      	b.n	800b44c <__ssvfscanf_r+0x390>
 800b758:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b75a:	3508      	adds	r5, #8
 800b75c:	b2ad      	uxth	r5, r5
 800b75e:	6818      	ldr	r0, [r3, #0]
 800b760:	00a9      	lsls	r1, r5, #2
 800b762:	f001 ffa5 	bl	800d6b0 <realloc>
 800b766:	2800      	cmp	r0, #0
 800b768:	d100      	bne.n	800b76c <__ssvfscanf_r+0x6b0>
 800b76a:	e66f      	b.n	800b44c <__ssvfscanf_r+0x390>
 800b76c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b76e:	6018      	str	r0, [r3, #0]
 800b770:	809d      	strh	r5, [r3, #4]
 800b772:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b774:	1c72      	adds	r2, r6, #1
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	00b6      	lsls	r6, r6, #2
 800b77a:	50f4      	str	r4, [r6, r3]
 800b77c:	2320      	movs	r3, #32
 800b77e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b780:	0026      	movs	r6, r4
 800b782:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800b784:	80ca      	strh	r2, [r1, #6]
 800b786:	613b      	str	r3, [r7, #16]
 800b788:	2500      	movs	r5, #0
 800b78a:	f7fd f8a1 	bl	80088d0 <__locale_mb_cur_max>
 800b78e:	42a8      	cmp	r0, r5
 800b790:	d100      	bne.n	800b794 <__ssvfscanf_r+0x6d8>
 800b792:	e562      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b794:	1c6a      	adds	r2, r5, #1
 800b796:	61fa      	str	r2, [r7, #28]
 800b798:	228c      	movs	r2, #140	; 0x8c
 800b79a:	2048      	movs	r0, #72	; 0x48
 800b79c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b79e:	0052      	lsls	r2, r2, #1
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	1812      	adds	r2, r2, r0
 800b7a4:	7819      	ldrb	r1, [r3, #0]
 800b7a6:	19d2      	adds	r2, r2, r7
 800b7a8:	5551      	strb	r1, [r2, r5]
 800b7aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b7ac:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b7ae:	6852      	ldr	r2, [r2, #4]
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	600b      	str	r3, [r1, #0]
 800b7b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b6:	3a01      	subs	r2, #1
 800b7b8:	604a      	str	r2, [r1, #4]
 800b7ba:	2b03      	cmp	r3, #3
 800b7bc:	d102      	bne.n	800b7c4 <__ssvfscanf_r+0x708>
 800b7be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b7c0:	2b04      	cmp	r3, #4
 800b7c2:	d006      	beq.n	800b7d2 <__ssvfscanf_r+0x716>
 800b7c4:	2048      	movs	r0, #72	; 0x48
 800b7c6:	2208      	movs	r2, #8
 800b7c8:	1813      	adds	r3, r2, r0
 800b7ca:	2100      	movs	r1, #0
 800b7cc:	19d8      	adds	r0, r3, r7
 800b7ce:	f7fd f83b 	bl	8008848 <memset>
 800b7d2:	2148      	movs	r1, #72	; 0x48
 800b7d4:	2308      	movs	r3, #8
 800b7d6:	228c      	movs	r2, #140	; 0x8c
 800b7d8:	185b      	adds	r3, r3, r1
 800b7da:	0052      	lsls	r2, r2, #1
 800b7dc:	19db      	adds	r3, r3, r7
 800b7de:	1852      	adds	r2, r2, r1
 800b7e0:	9300      	str	r3, [sp, #0]
 800b7e2:	0021      	movs	r1, r4
 800b7e4:	69fb      	ldr	r3, [r7, #28]
 800b7e6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b7e8:	19d2      	adds	r2, r2, r7
 800b7ea:	f002 fafb 	bl	800dde4 <_mbrtowc_r>
 800b7ee:	0003      	movs	r3, r0
 800b7f0:	62b8      	str	r0, [r7, #40]	; 0x28
 800b7f2:	3301      	adds	r3, #1
 800b7f4:	d100      	bne.n	800b7f8 <__ssvfscanf_r+0x73c>
 800b7f6:	e530      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b7f8:	2800      	cmp	r0, #0
 800b7fa:	d151      	bne.n	800b8a0 <__ssvfscanf_r+0x7e4>
 800b7fc:	6020      	str	r0, [r4, #0]
 800b7fe:	2301      	movs	r3, #1
 800b800:	6825      	ldr	r5, [r4, #0]
 800b802:	425b      	negs	r3, r3
 800b804:	1c6a      	adds	r2, r5, #1
 800b806:	d01a      	beq.n	800b83e <__ssvfscanf_r+0x782>
 800b808:	2048      	movs	r0, #72	; 0x48
 800b80a:	3311      	adds	r3, #17
 800b80c:	181b      	adds	r3, r3, r0
 800b80e:	2208      	movs	r2, #8
 800b810:	2100      	movs	r1, #0
 800b812:	19d8      	adds	r0, r3, r7
 800b814:	f7fd f818 	bl	8008848 <memset>
 800b818:	4b5f      	ldr	r3, [pc, #380]	; (800b998 <__ssvfscanf_r+0x8dc>)
 800b81a:	2148      	movs	r1, #72	; 0x48
 800b81c:	33e0      	adds	r3, #224	; 0xe0
 800b81e:	681a      	ldr	r2, [r3, #0]
 800b820:	2310      	movs	r3, #16
 800b822:	4694      	mov	ip, r2
 800b824:	185b      	adds	r3, r3, r1
 800b826:	002a      	movs	r2, r5
 800b828:	19db      	adds	r3, r3, r7
 800b82a:	4665      	mov	r5, ip
 800b82c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b82e:	1879      	adds	r1, r7, r1
 800b830:	47a8      	blx	r5
 800b832:	2300      	movs	r3, #0
 800b834:	2801      	cmp	r0, #1
 800b836:	d102      	bne.n	800b83e <__ssvfscanf_r+0x782>
 800b838:	3348      	adds	r3, #72	; 0x48
 800b83a:	18fb      	adds	r3, r7, r3
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	2218      	movs	r2, #24
 800b840:	2148      	movs	r1, #72	; 0x48
 800b842:	1852      	adds	r2, r2, r1
 800b844:	19d2      	adds	r2, r2, r7
 800b846:	5cd3      	ldrb	r3, [r2, r3]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d149      	bne.n	800b8e0 <__ssvfscanf_r+0x824>
 800b84c:	69fb      	ldr	r3, [r7, #28]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d137      	bne.n	800b8c2 <__ssvfscanf_r+0x806>
 800b852:	6a3b      	ldr	r3, [r7, #32]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d113      	bne.n	800b880 <__ssvfscanf_r+0x7c4>
 800b858:	6023      	str	r3, [r4, #0]
 800b85a:	2e00      	cmp	r6, #0
 800b85c:	d00d      	beq.n	800b87a <__ssvfscanf_r+0x7be>
 800b85e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b860:	693a      	ldr	r2, [r7, #16]
 800b862:	1ae4      	subs	r4, r4, r3
 800b864:	10a3      	asrs	r3, r4, #2
 800b866:	3301      	adds	r3, #1
 800b868:	429a      	cmp	r2, r3
 800b86a:	d906      	bls.n	800b87a <__ssvfscanf_r+0x7be>
 800b86c:	6830      	ldr	r0, [r6, #0]
 800b86e:	1d21      	adds	r1, r4, #4
 800b870:	f001 ff1e 	bl	800d6b0 <realloc>
 800b874:	2800      	cmp	r0, #0
 800b876:	d000      	beq.n	800b87a <__ssvfscanf_r+0x7be>
 800b878:	6030      	str	r0, [r6, #0]
 800b87a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b87c:	3301      	adds	r3, #1
 800b87e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	e593      	b.n	800b3ac <__ssvfscanf_r+0x2f0>
 800b884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b886:	60fb      	str	r3, [r7, #12]
 800b888:	2300      	movs	r3, #0
 800b88a:	001e      	movs	r6, r3
 800b88c:	613b      	str	r3, [r7, #16]
 800b88e:	633b      	str	r3, [r7, #48]	; 0x30
 800b890:	334c      	adds	r3, #76	; 0x4c
 800b892:	18fc      	adds	r4, r7, r3
 800b894:	e778      	b.n	800b788 <__ssvfscanf_r+0x6cc>
 800b896:	6a3b      	ldr	r3, [r7, #32]
 800b898:	001e      	movs	r6, r3
 800b89a:	613b      	str	r3, [r7, #16]
 800b89c:	633b      	str	r3, [r7, #48]	; 0x30
 800b89e:	e773      	b.n	800b788 <__ssvfscanf_r+0x6cc>
 800b8a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a2:	69fd      	ldr	r5, [r7, #28]
 800b8a4:	3302      	adds	r3, #2
 800b8a6:	d1aa      	bne.n	800b7fe <__ssvfscanf_r+0x742>
 800b8a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8aa:	685b      	ldr	r3, [r3, #4]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	dc47      	bgt.n	800b940 <__ssvfscanf_r+0x884>
 800b8b0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b8b2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b8b4:	f002 fb96 	bl	800dfe4 <__ssrefill_r>
 800b8b8:	2800      	cmp	r0, #0
 800b8ba:	d041      	beq.n	800b940 <__ssvfscanf_r+0x884>
 800b8bc:	2d00      	cmp	r5, #0
 800b8be:	d0c8      	beq.n	800b852 <__ssvfscanf_r+0x796>
 800b8c0:	e4cb      	b.n	800b25a <__ssvfscanf_r+0x19e>
 800b8c2:	69fb      	ldr	r3, [r7, #28]
 800b8c4:	2248      	movs	r2, #72	; 0x48
 800b8c6:	3b01      	subs	r3, #1
 800b8c8:	61fb      	str	r3, [r7, #28]
 800b8ca:	238c      	movs	r3, #140	; 0x8c
 800b8cc:	005b      	lsls	r3, r3, #1
 800b8ce:	189b      	adds	r3, r3, r2
 800b8d0:	69fa      	ldr	r2, [r7, #28]
 800b8d2:	19db      	adds	r3, r3, r7
 800b8d4:	5cd1      	ldrb	r1, [r2, r3]
 800b8d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b8d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b8da:	f002 fb47 	bl	800df6c <_sungetc_r>
 800b8de:	e7b5      	b.n	800b84c <__ssvfscanf_r+0x790>
 800b8e0:	69fa      	ldr	r2, [r7, #28]
 800b8e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8e4:	4694      	mov	ip, r2
 800b8e6:	4463      	add	r3, ip
 800b8e8:	63bb      	str	r3, [r7, #56]	; 0x38
 800b8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ec:	2b03      	cmp	r3, #3
 800b8ee:	d102      	bne.n	800b8f6 <__ssvfscanf_r+0x83a>
 800b8f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8f2:	2b04      	cmp	r3, #4
 800b8f4:	d002      	beq.n	800b8fc <__ssvfscanf_r+0x840>
 800b8f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8f8:	3b01      	subs	r3, #1
 800b8fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8fc:	6a3b      	ldr	r3, [r7, #32]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d11a      	bne.n	800b938 <__ssvfscanf_r+0x87c>
 800b902:	3404      	adds	r4, #4
 800b904:	2e00      	cmp	r6, #0
 800b906:	d019      	beq.n	800b93c <__ssvfscanf_r+0x880>
 800b908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b90a:	693a      	ldr	r2, [r7, #16]
 800b90c:	1ae3      	subs	r3, r4, r3
 800b90e:	61fb      	str	r3, [r7, #28]
 800b910:	6a3d      	ldr	r5, [r7, #32]
 800b912:	109b      	asrs	r3, r3, #2
 800b914:	4293      	cmp	r3, r2
 800b916:	d3c7      	bcc.n	800b8a8 <__ssvfscanf_r+0x7ec>
 800b918:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b91a:	00d1      	lsls	r1, r2, #3
 800b91c:	f001 fec8 	bl	800d6b0 <realloc>
 800b920:	6338      	str	r0, [r7, #48]	; 0x30
 800b922:	2800      	cmp	r0, #0
 800b924:	d100      	bne.n	800b928 <__ssvfscanf_r+0x86c>
 800b926:	e591      	b.n	800b44c <__ssvfscanf_r+0x390>
 800b928:	4684      	mov	ip, r0
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	69fc      	ldr	r4, [r7, #28]
 800b92e:	005b      	lsls	r3, r3, #1
 800b930:	4464      	add	r4, ip
 800b932:	6030      	str	r0, [r6, #0]
 800b934:	613b      	str	r3, [r7, #16]
 800b936:	e7b7      	b.n	800b8a8 <__ssvfscanf_r+0x7ec>
 800b938:	2500      	movs	r5, #0
 800b93a:	e7b5      	b.n	800b8a8 <__ssvfscanf_r+0x7ec>
 800b93c:	0035      	movs	r5, r6
 800b93e:	e7b3      	b.n	800b8a8 <__ssvfscanf_r+0x7ec>
 800b940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b942:	2b00      	cmp	r3, #0
 800b944:	d000      	beq.n	800b948 <__ssvfscanf_r+0x88c>
 800b946:	e720      	b.n	800b78a <__ssvfscanf_r+0x6ce>
 800b948:	e783      	b.n	800b852 <__ssvfscanf_r+0x796>
 800b94a:	6a3b      	ldr	r3, [r7, #32]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d025      	beq.n	800b99c <__ssvfscanf_r+0x8e0>
 800b950:	2118      	movs	r1, #24
 800b952:	2048      	movs	r0, #72	; 0x48
 800b954:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b956:	1809      	adds	r1, r1, r0
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	19c9      	adds	r1, r1, r7
 800b95c:	781a      	ldrb	r2, [r3, #0]
 800b95e:	5c8a      	ldrb	r2, [r1, r2]
 800b960:	2a00      	cmp	r2, #0
 800b962:	d103      	bne.n	800b96c <__ssvfscanf_r+0x8b0>
 800b964:	2c00      	cmp	r4, #0
 800b966:	d000      	beq.n	800b96a <__ssvfscanf_r+0x8ae>
 800b968:	e66c      	b.n	800b644 <__ssvfscanf_r+0x588>
 800b96a:	e4a4      	b.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b96c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b96e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b970:	6852      	ldr	r2, [r2, #4]
 800b972:	3301      	adds	r3, #1
 800b974:	600b      	str	r3, [r1, #0]
 800b976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b978:	3a01      	subs	r2, #1
 800b97a:	3401      	adds	r4, #1
 800b97c:	604a      	str	r2, [r1, #4]
 800b97e:	429c      	cmp	r4, r3
 800b980:	d100      	bne.n	800b984 <__ssvfscanf_r+0x8c8>
 800b982:	e65f      	b.n	800b644 <__ssvfscanf_r+0x588>
 800b984:	2a00      	cmp	r2, #0
 800b986:	dce3      	bgt.n	800b950 <__ssvfscanf_r+0x894>
 800b988:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b98a:	f002 fb2b 	bl	800dfe4 <__ssrefill_r>
 800b98e:	2800      	cmp	r0, #0
 800b990:	d0de      	beq.n	800b950 <__ssvfscanf_r+0x894>
 800b992:	e657      	b.n	800b644 <__ssvfscanf_r+0x588>
 800b994:	0000fff6 	.word	0x0000fff6
 800b998:	20000440 	.word	0x20000440
 800b99c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99e:	0032      	movs	r2, r6
 800b9a0:	cb20      	ldmia	r3!, {r5}
 800b9a2:	61fb      	str	r3, [r7, #28]
 800b9a4:	2380      	movs	r3, #128	; 0x80
 800b9a6:	401a      	ands	r2, r3
 800b9a8:	421e      	tst	r6, r3
 800b9aa:	d100      	bne.n	800b9ae <__ssvfscanf_r+0x8f2>
 800b9ac:	e086      	b.n	800babc <__ssvfscanf_r+0xa00>
 800b9ae:	2d00      	cmp	r5, #0
 800b9b0:	d100      	bne.n	800b9b4 <__ssvfscanf_r+0x8f8>
 800b9b2:	e480      	b.n	800b2b6 <__ssvfscanf_r+0x1fa>
 800b9b4:	2020      	movs	r0, #32
 800b9b6:	f7fb fcb3 	bl	8007320 <malloc>
 800b9ba:	6338      	str	r0, [r7, #48]	; 0x30
 800b9bc:	2800      	cmp	r0, #0
 800b9be:	d100      	bne.n	800b9c2 <__ssvfscanf_r+0x906>
 800b9c0:	e452      	b.n	800b268 <__ssvfscanf_r+0x1ac>
 800b9c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9c4:	6028      	str	r0, [r5, #0]
 800b9c6:	88de      	ldrh	r6, [r3, #6]
 800b9c8:	889c      	ldrh	r4, [r3, #4]
 800b9ca:	6818      	ldr	r0, [r3, #0]
 800b9cc:	42a6      	cmp	r6, r4
 800b9ce:	d30e      	bcc.n	800b9ee <__ssvfscanf_r+0x932>
 800b9d0:	4bc3      	ldr	r3, [pc, #780]	; (800bce0 <__ssvfscanf_r+0xc24>)
 800b9d2:	429c      	cmp	r4, r3
 800b9d4:	d900      	bls.n	800b9d8 <__ssvfscanf_r+0x91c>
 800b9d6:	e542      	b.n	800b45e <__ssvfscanf_r+0x3a2>
 800b9d8:	3408      	adds	r4, #8
 800b9da:	b2a4      	uxth	r4, r4
 800b9dc:	00a1      	lsls	r1, r4, #2
 800b9de:	f001 fe67 	bl	800d6b0 <realloc>
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	d100      	bne.n	800b9e8 <__ssvfscanf_r+0x92c>
 800b9e6:	e53a      	b.n	800b45e <__ssvfscanf_r+0x3a2>
 800b9e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9ea:	6018      	str	r0, [r3, #0]
 800b9ec:	809c      	strh	r4, [r3, #4]
 800b9ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9f0:	1c72      	adds	r2, r6, #1
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	00b6      	lsls	r6, r6, #2
 800b9f6:	50f5      	str	r5, [r6, r3]
 800b9f8:	2320      	movs	r3, #32
 800b9fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b9fc:	002e      	movs	r6, r5
 800b9fe:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ba00:	80ca      	strh	r2, [r1, #6]
 800ba02:	623b      	str	r3, [r7, #32]
 800ba04:	002c      	movs	r4, r5
 800ba06:	2118      	movs	r1, #24
 800ba08:	2048      	movs	r0, #72	; 0x48
 800ba0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba0c:	1809      	adds	r1, r1, r0
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	19c9      	adds	r1, r1, r7
 800ba12:	781a      	ldrb	r2, [r3, #0]
 800ba14:	5c8a      	ldrb	r2, [r1, r2]
 800ba16:	2a00      	cmp	r2, #0
 800ba18:	d101      	bne.n	800ba1e <__ssvfscanf_r+0x962>
 800ba1a:	633d      	str	r5, [r7, #48]	; 0x30
 800ba1c:	e031      	b.n	800ba82 <__ssvfscanf_r+0x9c6>
 800ba1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ba20:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ba22:	6852      	ldr	r2, [r2, #4]
 800ba24:	3a01      	subs	r2, #1
 800ba26:	604a      	str	r2, [r1, #4]
 800ba28:	1c5a      	adds	r2, r3, #1
 800ba2a:	600a      	str	r2, [r1, #0]
 800ba2c:	781b      	ldrb	r3, [r3, #0]
 800ba2e:	1c6a      	adds	r2, r5, #1
 800ba30:	633a      	str	r2, [r7, #48]	; 0x30
 800ba32:	702b      	strb	r3, [r5, #0]
 800ba34:	2e00      	cmp	r6, #0
 800ba36:	d010      	beq.n	800ba5a <__ssvfscanf_r+0x99e>
 800ba38:	6a3b      	ldr	r3, [r7, #32]
 800ba3a:	1b15      	subs	r5, r2, r4
 800ba3c:	429d      	cmp	r5, r3
 800ba3e:	d30c      	bcc.n	800ba5a <__ssvfscanf_r+0x99e>
 800ba40:	005b      	lsls	r3, r3, #1
 800ba42:	0020      	movs	r0, r4
 800ba44:	0019      	movs	r1, r3
 800ba46:	623b      	str	r3, [r7, #32]
 800ba48:	f001 fe32 	bl	800d6b0 <realloc>
 800ba4c:	1e04      	subs	r4, r0, #0
 800ba4e:	d101      	bne.n	800ba54 <__ssvfscanf_r+0x998>
 800ba50:	f7ff fc0a 	bl	800b268 <__ssvfscanf_r+0x1ac>
 800ba54:	1943      	adds	r3, r0, r5
 800ba56:	633b      	str	r3, [r7, #48]	; 0x30
 800ba58:	6030      	str	r0, [r6, #0]
 800ba5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba5c:	3b01      	subs	r3, #1
 800ba5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d00e      	beq.n	800ba82 <__ssvfscanf_r+0x9c6>
 800ba64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	dc2a      	bgt.n	800bac2 <__ssvfscanf_r+0xa06>
 800ba6c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ba6e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ba70:	f002 fab8 	bl	800dfe4 <__ssrefill_r>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	d024      	beq.n	800bac2 <__ssvfscanf_r+0xa06>
 800ba78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7a:	42a3      	cmp	r3, r4
 800ba7c:	d101      	bne.n	800ba82 <__ssvfscanf_r+0x9c6>
 800ba7e:	f7ff fbec 	bl	800b25a <__ssvfscanf_r+0x19e>
 800ba82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba84:	1b1d      	subs	r5, r3, r4
 800ba86:	42a3      	cmp	r3, r4
 800ba88:	d101      	bne.n	800ba8e <__ssvfscanf_r+0x9d2>
 800ba8a:	f7ff fc14 	bl	800b2b6 <__ssvfscanf_r+0x1fa>
 800ba8e:	2300      	movs	r3, #0
 800ba90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba92:	7013      	strb	r3, [r2, #0]
 800ba94:	429e      	cmp	r6, r3
 800ba96:	d009      	beq.n	800baac <__ssvfscanf_r+0x9f0>
 800ba98:	6a3b      	ldr	r3, [r7, #32]
 800ba9a:	1c69      	adds	r1, r5, #1
 800ba9c:	428b      	cmp	r3, r1
 800ba9e:	d905      	bls.n	800baac <__ssvfscanf_r+0x9f0>
 800baa0:	6830      	ldr	r0, [r6, #0]
 800baa2:	f001 fe05 	bl	800d6b0 <realloc>
 800baa6:	2800      	cmp	r0, #0
 800baa8:	d000      	beq.n	800baac <__ssvfscanf_r+0x9f0>
 800baaa:	6030      	str	r0, [r6, #0]
 800baac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baae:	3301      	adds	r3, #1
 800bab0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bab4:	195b      	adds	r3, r3, r5
 800bab6:	63bb      	str	r3, [r7, #56]	; 0x38
 800bab8:	69fb      	ldr	r3, [r7, #28]
 800baba:	e477      	b.n	800b3ac <__ssvfscanf_r+0x2f0>
 800babc:	0016      	movs	r6, r2
 800babe:	623a      	str	r2, [r7, #32]
 800bac0:	e7a0      	b.n	800ba04 <__ssvfscanf_r+0x948>
 800bac2:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800bac4:	e79f      	b.n	800ba06 <__ssvfscanf_r+0x94a>
 800bac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d101      	bne.n	800bad0 <__ssvfscanf_r+0xa14>
 800bacc:	3b01      	subs	r3, #1
 800bace:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bad0:	2210      	movs	r2, #16
 800bad2:	2301      	movs	r3, #1
 800bad4:	0034      	movs	r4, r6
 800bad6:	4032      	ands	r2, r6
 800bad8:	401c      	ands	r4, r3
 800bada:	61fa      	str	r2, [r7, #28]
 800badc:	421e      	tst	r6, r3
 800bade:	d100      	bne.n	800bae2 <__ssvfscanf_r+0xa26>
 800bae0:	e102      	b.n	800bce8 <__ssvfscanf_r+0xc2c>
 800bae2:	2a00      	cmp	r2, #0
 800bae4:	d000      	beq.n	800bae8 <__ssvfscanf_r+0xa2c>
 800bae6:	e09f      	b.n	800bc28 <__ssvfscanf_r+0xb6c>
 800bae8:	2080      	movs	r0, #128	; 0x80
 800baea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baec:	cb10      	ldmia	r3!, {r4}
 800baee:	60fb      	str	r3, [r7, #12]
 800baf0:	4206      	tst	r6, r0
 800baf2:	d100      	bne.n	800baf6 <__ssvfscanf_r+0xa3a>
 800baf4:	e0a1      	b.n	800bc3a <__ssvfscanf_r+0xb7e>
 800baf6:	2c00      	cmp	r4, #0
 800baf8:	d100      	bne.n	800bafc <__ssvfscanf_r+0xa40>
 800bafa:	e4aa      	b.n	800b452 <__ssvfscanf_r+0x396>
 800bafc:	f7fb fc10 	bl	8007320 <malloc>
 800bb00:	6338      	str	r0, [r7, #48]	; 0x30
 800bb02:	2800      	cmp	r0, #0
 800bb04:	d100      	bne.n	800bb08 <__ssvfscanf_r+0xa4c>
 800bb06:	e4a1      	b.n	800b44c <__ssvfscanf_r+0x390>
 800bb08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb0a:	6023      	str	r3, [r4, #0]
 800bb0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb0e:	88de      	ldrh	r6, [r3, #6]
 800bb10:	889d      	ldrh	r5, [r3, #4]
 800bb12:	42ae      	cmp	r6, r5
 800bb14:	d310      	bcc.n	800bb38 <__ssvfscanf_r+0xa7c>
 800bb16:	4b72      	ldr	r3, [pc, #456]	; (800bce0 <__ssvfscanf_r+0xc24>)
 800bb18:	429d      	cmp	r5, r3
 800bb1a:	d900      	bls.n	800bb1e <__ssvfscanf_r+0xa62>
 800bb1c:	e496      	b.n	800b44c <__ssvfscanf_r+0x390>
 800bb1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb20:	3508      	adds	r5, #8
 800bb22:	b2ad      	uxth	r5, r5
 800bb24:	6818      	ldr	r0, [r3, #0]
 800bb26:	00a9      	lsls	r1, r5, #2
 800bb28:	f001 fdc2 	bl	800d6b0 <realloc>
 800bb2c:	2800      	cmp	r0, #0
 800bb2e:	d100      	bne.n	800bb32 <__ssvfscanf_r+0xa76>
 800bb30:	e48c      	b.n	800b44c <__ssvfscanf_r+0x390>
 800bb32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb34:	6018      	str	r0, [r3, #0]
 800bb36:	809d      	strh	r5, [r3, #4]
 800bb38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb3a:	1c72      	adds	r2, r6, #1
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	00b6      	lsls	r6, r6, #2
 800bb40:	50f4      	str	r4, [r6, r3]
 800bb42:	2320      	movs	r3, #32
 800bb44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bb46:	0025      	movs	r5, r4
 800bb48:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800bb4a:	80ca      	strh	r2, [r1, #6]
 800bb4c:	613b      	str	r3, [r7, #16]
 800bb4e:	2300      	movs	r3, #0
 800bb50:	623b      	str	r3, [r7, #32]
 800bb52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb54:	4a63      	ldr	r2, [pc, #396]	; (800bce4 <__ssvfscanf_r+0xc28>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	781b      	ldrb	r3, [r3, #0]
 800bb5a:	5cd3      	ldrb	r3, [r2, r3]
 800bb5c:	2208      	movs	r2, #8
 800bb5e:	4213      	tst	r3, r2
 800bb60:	d149      	bne.n	800bbf6 <__ssvfscanf_r+0xb3a>
 800bb62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d046      	beq.n	800bbf6 <__ssvfscanf_r+0xb3a>
 800bb68:	f7fc feb2 	bl	80088d0 <__locale_mb_cur_max>
 800bb6c:	6a3b      	ldr	r3, [r7, #32]
 800bb6e:	4298      	cmp	r0, r3
 800bb70:	d101      	bne.n	800bb76 <__ssvfscanf_r+0xaba>
 800bb72:	f7ff fb72 	bl	800b25a <__ssvfscanf_r+0x19e>
 800bb76:	6a3a      	ldr	r2, [r7, #32]
 800bb78:	2048      	movs	r0, #72	; 0x48
 800bb7a:	1c56      	adds	r6, r2, #1
 800bb7c:	228c      	movs	r2, #140	; 0x8c
 800bb7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb80:	0052      	lsls	r2, r2, #1
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	1812      	adds	r2, r2, r0
 800bb86:	7819      	ldrb	r1, [r3, #0]
 800bb88:	6a38      	ldr	r0, [r7, #32]
 800bb8a:	19d2      	adds	r2, r2, r7
 800bb8c:	5411      	strb	r1, [r2, r0]
 800bb8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bb90:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bb92:	6852      	ldr	r2, [r2, #4]
 800bb94:	3301      	adds	r3, #1
 800bb96:	600b      	str	r3, [r1, #0]
 800bb98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb9a:	3a01      	subs	r2, #1
 800bb9c:	604a      	str	r2, [r1, #4]
 800bb9e:	2b03      	cmp	r3, #3
 800bba0:	d102      	bne.n	800bba8 <__ssvfscanf_r+0xaec>
 800bba2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bba4:	2b04      	cmp	r3, #4
 800bba6:	d007      	beq.n	800bbb8 <__ssvfscanf_r+0xafc>
 800bba8:	2048      	movs	r0, #72	; 0x48
 800bbaa:	2310      	movs	r3, #16
 800bbac:	181b      	adds	r3, r3, r0
 800bbae:	2208      	movs	r2, #8
 800bbb0:	2100      	movs	r1, #0
 800bbb2:	19d8      	adds	r0, r3, r7
 800bbb4:	f7fc fe48 	bl	8008848 <memset>
 800bbb8:	2148      	movs	r1, #72	; 0x48
 800bbba:	2310      	movs	r3, #16
 800bbbc:	228c      	movs	r2, #140	; 0x8c
 800bbbe:	185b      	adds	r3, r3, r1
 800bbc0:	0052      	lsls	r2, r2, #1
 800bbc2:	19db      	adds	r3, r3, r7
 800bbc4:	1852      	adds	r2, r2, r1
 800bbc6:	9300      	str	r3, [sp, #0]
 800bbc8:	0021      	movs	r1, r4
 800bbca:	0033      	movs	r3, r6
 800bbcc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bbce:	19d2      	adds	r2, r2, r7
 800bbd0:	f002 f908 	bl	800dde4 <_mbrtowc_r>
 800bbd4:	0003      	movs	r3, r0
 800bbd6:	62b8      	str	r0, [r7, #40]	; 0x28
 800bbd8:	3301      	adds	r3, #1
 800bbda:	d101      	bne.n	800bbe0 <__ssvfscanf_r+0xb24>
 800bbdc:	f7ff fb3d 	bl	800b25a <__ssvfscanf_r+0x19e>
 800bbe0:	2800      	cmp	r0, #0
 800bbe2:	d12f      	bne.n	800bc44 <__ssvfscanf_r+0xb88>
 800bbe4:	6020      	str	r0, [r4, #0]
 800bbe6:	6820      	ldr	r0, [r4, #0]
 800bbe8:	f002 f91a 	bl	800de20 <iswspace>
 800bbec:	6238      	str	r0, [r7, #32]
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	d04a      	beq.n	800bc88 <__ssvfscanf_r+0xbcc>
 800bbf2:	2e00      	cmp	r6, #0
 800bbf4:	d13c      	bne.n	800bc70 <__ssvfscanf_r+0xbb4>
 800bbf6:	69fb      	ldr	r3, [r7, #28]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d000      	beq.n	800bbfe <__ssvfscanf_r+0xb42>
 800bbfc:	e640      	b.n	800b880 <__ssvfscanf_r+0x7c4>
 800bbfe:	6023      	str	r3, [r4, #0]
 800bc00:	2d00      	cmp	r5, #0
 800bc02:	d100      	bne.n	800bc06 <__ssvfscanf_r+0xb4a>
 800bc04:	e639      	b.n	800b87a <__ssvfscanf_r+0x7be>
 800bc06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc08:	693a      	ldr	r2, [r7, #16]
 800bc0a:	1ae4      	subs	r4, r4, r3
 800bc0c:	10a3      	asrs	r3, r4, #2
 800bc0e:	3301      	adds	r3, #1
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d800      	bhi.n	800bc16 <__ssvfscanf_r+0xb5a>
 800bc14:	e631      	b.n	800b87a <__ssvfscanf_r+0x7be>
 800bc16:	6828      	ldr	r0, [r5, #0]
 800bc18:	1d21      	adds	r1, r4, #4
 800bc1a:	f001 fd49 	bl	800d6b0 <realloc>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	d100      	bne.n	800bc24 <__ssvfscanf_r+0xb68>
 800bc22:	e62a      	b.n	800b87a <__ssvfscanf_r+0x7be>
 800bc24:	6028      	str	r0, [r5, #0]
 800bc26:	e628      	b.n	800b87a <__ssvfscanf_r+0x7be>
 800bc28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc2a:	60fb      	str	r3, [r7, #12]
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	001d      	movs	r5, r3
 800bc30:	613b      	str	r3, [r7, #16]
 800bc32:	633b      	str	r3, [r7, #48]	; 0x30
 800bc34:	334c      	adds	r3, #76	; 0x4c
 800bc36:	18fc      	adds	r4, r7, r3
 800bc38:	e789      	b.n	800bb4e <__ssvfscanf_r+0xa92>
 800bc3a:	69fb      	ldr	r3, [r7, #28]
 800bc3c:	001d      	movs	r5, r3
 800bc3e:	613b      	str	r3, [r7, #16]
 800bc40:	633b      	str	r3, [r7, #48]	; 0x30
 800bc42:	e784      	b.n	800bb4e <__ssvfscanf_r+0xa92>
 800bc44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc46:	623e      	str	r6, [r7, #32]
 800bc48:	3302      	adds	r3, #2
 800bc4a:	d1cc      	bne.n	800bbe6 <__ssvfscanf_r+0xb2a>
 800bc4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bc4e:	685b      	ldr	r3, [r3, #4]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	dd00      	ble.n	800bc56 <__ssvfscanf_r+0xb9a>
 800bc54:	e77d      	b.n	800bb52 <__ssvfscanf_r+0xa96>
 800bc56:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bc58:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bc5a:	f002 f9c3 	bl	800dfe4 <__ssrefill_r>
 800bc5e:	2800      	cmp	r0, #0
 800bc60:	d100      	bne.n	800bc64 <__ssvfscanf_r+0xba8>
 800bc62:	e776      	b.n	800bb52 <__ssvfscanf_r+0xa96>
 800bc64:	6a3b      	ldr	r3, [r7, #32]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d001      	beq.n	800bc6e <__ssvfscanf_r+0xbb2>
 800bc6a:	f7ff faf6 	bl	800b25a <__ssvfscanf_r+0x19e>
 800bc6e:	e7c2      	b.n	800bbf6 <__ssvfscanf_r+0xb3a>
 800bc70:	238c      	movs	r3, #140	; 0x8c
 800bc72:	2248      	movs	r2, #72	; 0x48
 800bc74:	005b      	lsls	r3, r3, #1
 800bc76:	189b      	adds	r3, r3, r2
 800bc78:	3e01      	subs	r6, #1
 800bc7a:	19db      	adds	r3, r3, r7
 800bc7c:	5cf1      	ldrb	r1, [r6, r3]
 800bc7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bc80:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bc82:	f002 f973 	bl	800df6c <_sungetc_r>
 800bc86:	e7b4      	b.n	800bbf2 <__ssvfscanf_r+0xb36>
 800bc88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc8a:	199b      	adds	r3, r3, r6
 800bc8c:	63bb      	str	r3, [r7, #56]	; 0x38
 800bc8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc90:	2b03      	cmp	r3, #3
 800bc92:	d102      	bne.n	800bc9a <__ssvfscanf_r+0xbde>
 800bc94:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bc96:	2b04      	cmp	r3, #4
 800bc98:	d002      	beq.n	800bca0 <__ssvfscanf_r+0xbe4>
 800bc9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc9c:	3b01      	subs	r3, #1
 800bc9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bca0:	69fb      	ldr	r3, [r7, #28]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1d2      	bne.n	800bc4c <__ssvfscanf_r+0xb90>
 800bca6:	3404      	adds	r4, #4
 800bca8:	2d00      	cmp	r5, #0
 800bcaa:	d016      	beq.n	800bcda <__ssvfscanf_r+0xc1e>
 800bcac:	69fa      	ldr	r2, [r7, #28]
 800bcae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb0:	623a      	str	r2, [r7, #32]
 800bcb2:	693a      	ldr	r2, [r7, #16]
 800bcb4:	1ae6      	subs	r6, r4, r3
 800bcb6:	10b3      	asrs	r3, r6, #2
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d3c7      	bcc.n	800bc4c <__ssvfscanf_r+0xb90>
 800bcbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bcbe:	00d1      	lsls	r1, r2, #3
 800bcc0:	f001 fcf6 	bl	800d6b0 <realloc>
 800bcc4:	6338      	str	r0, [r7, #48]	; 0x30
 800bcc6:	2800      	cmp	r0, #0
 800bcc8:	d101      	bne.n	800bcce <__ssvfscanf_r+0xc12>
 800bcca:	f7ff fbbf 	bl	800b44c <__ssvfscanf_r+0x390>
 800bcce:	693b      	ldr	r3, [r7, #16]
 800bcd0:	1984      	adds	r4, r0, r6
 800bcd2:	005b      	lsls	r3, r3, #1
 800bcd4:	6028      	str	r0, [r5, #0]
 800bcd6:	613b      	str	r3, [r7, #16]
 800bcd8:	e7b8      	b.n	800bc4c <__ssvfscanf_r+0xb90>
 800bcda:	623d      	str	r5, [r7, #32]
 800bcdc:	e7b6      	b.n	800bc4c <__ssvfscanf_r+0xb90>
 800bcde:	46c0      	nop			; (mov r8, r8)
 800bce0:	0000fff6 	.word	0x0000fff6
 800bce4:	0800f529 	.word	0x0800f529
 800bce8:	69fb      	ldr	r3, [r7, #28]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d01c      	beq.n	800bd28 <__ssvfscanf_r+0xc6c>
 800bcee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bcf0:	49bf      	ldr	r1, [pc, #764]	; (800bff0 <__ssvfscanf_r+0xf34>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	781a      	ldrb	r2, [r3, #0]
 800bcf6:	5c8a      	ldrb	r2, [r1, r2]
 800bcf8:	2108      	movs	r1, #8
 800bcfa:	420a      	tst	r2, r1
 800bcfc:	d000      	beq.n	800bd00 <__ssvfscanf_r+0xc44>
 800bcfe:	e4a1      	b.n	800b644 <__ssvfscanf_r+0x588>
 800bd00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bd02:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bd04:	6852      	ldr	r2, [r2, #4]
 800bd06:	3301      	adds	r3, #1
 800bd08:	600b      	str	r3, [r1, #0]
 800bd0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd0c:	3a01      	subs	r2, #1
 800bd0e:	3401      	adds	r4, #1
 800bd10:	604a      	str	r2, [r1, #4]
 800bd12:	429c      	cmp	r4, r3
 800bd14:	d100      	bne.n	800bd18 <__ssvfscanf_r+0xc5c>
 800bd16:	e495      	b.n	800b644 <__ssvfscanf_r+0x588>
 800bd18:	2a00      	cmp	r2, #0
 800bd1a:	dce8      	bgt.n	800bcee <__ssvfscanf_r+0xc32>
 800bd1c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bd1e:	f002 f961 	bl	800dfe4 <__ssrefill_r>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	d0e3      	beq.n	800bcee <__ssvfscanf_r+0xc32>
 800bd26:	e48d      	b.n	800b644 <__ssvfscanf_r+0x588>
 800bd28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd2a:	0032      	movs	r2, r6
 800bd2c:	cb10      	ldmia	r3!, {r4}
 800bd2e:	61fb      	str	r3, [r7, #28]
 800bd30:	2380      	movs	r3, #128	; 0x80
 800bd32:	401a      	ands	r2, r3
 800bd34:	421e      	tst	r6, r3
 800bd36:	d039      	beq.n	800bdac <__ssvfscanf_r+0xcf0>
 800bd38:	2c00      	cmp	r4, #0
 800bd3a:	d101      	bne.n	800bd40 <__ssvfscanf_r+0xc84>
 800bd3c:	f7ff fabb 	bl	800b2b6 <__ssvfscanf_r+0x1fa>
 800bd40:	2020      	movs	r0, #32
 800bd42:	f7fb faed 	bl	8007320 <malloc>
 800bd46:	6338      	str	r0, [r7, #48]	; 0x30
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	d101      	bne.n	800bd50 <__ssvfscanf_r+0xc94>
 800bd4c:	f7ff fa8c 	bl	800b268 <__ssvfscanf_r+0x1ac>
 800bd50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd52:	6020      	str	r0, [r4, #0]
 800bd54:	88de      	ldrh	r6, [r3, #6]
 800bd56:	889d      	ldrh	r5, [r3, #4]
 800bd58:	6818      	ldr	r0, [r3, #0]
 800bd5a:	42ae      	cmp	r6, r5
 800bd5c:	d310      	bcc.n	800bd80 <__ssvfscanf_r+0xcc4>
 800bd5e:	4ba5      	ldr	r3, [pc, #660]	; (800bff4 <__ssvfscanf_r+0xf38>)
 800bd60:	429d      	cmp	r5, r3
 800bd62:	d901      	bls.n	800bd68 <__ssvfscanf_r+0xcac>
 800bd64:	f7ff fb7b 	bl	800b45e <__ssvfscanf_r+0x3a2>
 800bd68:	3508      	adds	r5, #8
 800bd6a:	b2ad      	uxth	r5, r5
 800bd6c:	00a9      	lsls	r1, r5, #2
 800bd6e:	f001 fc9f 	bl	800d6b0 <realloc>
 800bd72:	2800      	cmp	r0, #0
 800bd74:	d101      	bne.n	800bd7a <__ssvfscanf_r+0xcbe>
 800bd76:	f7ff fb72 	bl	800b45e <__ssvfscanf_r+0x3a2>
 800bd7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd7c:	6018      	str	r0, [r3, #0]
 800bd7e:	809d      	strh	r5, [r3, #4]
 800bd80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd82:	1c72      	adds	r2, r6, #1
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	00b6      	lsls	r6, r6, #2
 800bd88:	50f4      	str	r4, [r6, r3]
 800bd8a:	2320      	movs	r3, #32
 800bd8c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bd8e:	0026      	movs	r6, r4
 800bd90:	80ca      	strh	r2, [r1, #6]
 800bd92:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800bd94:	633b      	str	r3, [r7, #48]	; 0x30
 800bd96:	0025      	movs	r5, r4
 800bd98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bd9a:	4995      	ldr	r1, [pc, #596]	; (800bff0 <__ssvfscanf_r+0xf34>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	781a      	ldrb	r2, [r3, #0]
 800bda0:	5c8a      	ldrb	r2, [r1, r2]
 800bda2:	2108      	movs	r1, #8
 800bda4:	420a      	tst	r2, r1
 800bda6:	d004      	beq.n	800bdb2 <__ssvfscanf_r+0xcf6>
 800bda8:	623c      	str	r4, [r7, #32]
 800bdaa:	e031      	b.n	800be10 <__ssvfscanf_r+0xd54>
 800bdac:	0016      	movs	r6, r2
 800bdae:	633a      	str	r2, [r7, #48]	; 0x30
 800bdb0:	e7f1      	b.n	800bd96 <__ssvfscanf_r+0xcda>
 800bdb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bdb4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bdb6:	6852      	ldr	r2, [r2, #4]
 800bdb8:	3a01      	subs	r2, #1
 800bdba:	604a      	str	r2, [r1, #4]
 800bdbc:	1c5a      	adds	r2, r3, #1
 800bdbe:	600a      	str	r2, [r1, #0]
 800bdc0:	781b      	ldrb	r3, [r3, #0]
 800bdc2:	1c62      	adds	r2, r4, #1
 800bdc4:	623a      	str	r2, [r7, #32]
 800bdc6:	7023      	strb	r3, [r4, #0]
 800bdc8:	2e00      	cmp	r6, #0
 800bdca:	d010      	beq.n	800bdee <__ssvfscanf_r+0xd32>
 800bdcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdce:	1b54      	subs	r4, r2, r5
 800bdd0:	429c      	cmp	r4, r3
 800bdd2:	d30c      	bcc.n	800bdee <__ssvfscanf_r+0xd32>
 800bdd4:	005b      	lsls	r3, r3, #1
 800bdd6:	0028      	movs	r0, r5
 800bdd8:	0019      	movs	r1, r3
 800bdda:	633b      	str	r3, [r7, #48]	; 0x30
 800bddc:	f001 fc68 	bl	800d6b0 <realloc>
 800bde0:	1e05      	subs	r5, r0, #0
 800bde2:	d101      	bne.n	800bde8 <__ssvfscanf_r+0xd2c>
 800bde4:	f7ff fa40 	bl	800b268 <__ssvfscanf_r+0x1ac>
 800bde8:	1903      	adds	r3, r0, r4
 800bdea:	623b      	str	r3, [r7, #32]
 800bdec:	6030      	str	r0, [r6, #0]
 800bdee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdf0:	3b01      	subs	r3, #1
 800bdf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d00b      	beq.n	800be10 <__ssvfscanf_r+0xd54>
 800bdf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bdfa:	685b      	ldr	r3, [r3, #4]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	dd01      	ble.n	800be04 <__ssvfscanf_r+0xd48>
 800be00:	6a3c      	ldr	r4, [r7, #32]
 800be02:	e7c9      	b.n	800bd98 <__ssvfscanf_r+0xcdc>
 800be04:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800be06:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800be08:	f002 f8ec 	bl	800dfe4 <__ssrefill_r>
 800be0c:	2800      	cmp	r0, #0
 800be0e:	d0f7      	beq.n	800be00 <__ssvfscanf_r+0xd44>
 800be10:	2300      	movs	r3, #0
 800be12:	6a3a      	ldr	r2, [r7, #32]
 800be14:	7013      	strb	r3, [r2, #0]
 800be16:	1b55      	subs	r5, r2, r5
 800be18:	2e00      	cmp	r6, #0
 800be1a:	d009      	beq.n	800be30 <__ssvfscanf_r+0xd74>
 800be1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1e:	1c69      	adds	r1, r5, #1
 800be20:	428b      	cmp	r3, r1
 800be22:	d905      	bls.n	800be30 <__ssvfscanf_r+0xd74>
 800be24:	6830      	ldr	r0, [r6, #0]
 800be26:	f001 fc43 	bl	800d6b0 <realloc>
 800be2a:	2800      	cmp	r0, #0
 800be2c:	d000      	beq.n	800be30 <__ssvfscanf_r+0xd74>
 800be2e:	6030      	str	r0, [r6, #0]
 800be30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be32:	195b      	adds	r3, r3, r5
 800be34:	63bb      	str	r3, [r7, #56]	; 0x38
 800be36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be38:	3301      	adds	r3, #1
 800be3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800be3c:	e63c      	b.n	800bab8 <__ssvfscanf_r+0x9fc>
 800be3e:	22ae      	movs	r2, #174	; 0xae
 800be40:	2100      	movs	r1, #0
 800be42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be44:	0052      	lsls	r2, r2, #1
 800be46:	3b01      	subs	r3, #1
 800be48:	6239      	str	r1, [r7, #32]
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d906      	bls.n	800be5c <__ssvfscanf_r+0xda0>
 800be4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be50:	3b5e      	subs	r3, #94	; 0x5e
 800be52:	3bff      	subs	r3, #255	; 0xff
 800be54:	623b      	str	r3, [r7, #32]
 800be56:	235e      	movs	r3, #94	; 0x5e
 800be58:	33ff      	adds	r3, #255	; 0xff
 800be5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be5c:	24d8      	movs	r4, #216	; 0xd8
 800be5e:	2300      	movs	r3, #0
 800be60:	2248      	movs	r2, #72	; 0x48
 800be62:	0124      	lsls	r4, r4, #4
 800be64:	4334      	orrs	r4, r6
 800be66:	2680      	movs	r6, #128	; 0x80
 800be68:	61fb      	str	r3, [r7, #28]
 800be6a:	3319      	adds	r3, #25
 800be6c:	33ff      	adds	r3, #255	; 0xff
 800be6e:	189b      	adds	r3, r3, r2
 800be70:	19dd      	adds	r5, r3, r7
 800be72:	00b6      	lsls	r6, r6, #2
 800be74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be76:	681a      	ldr	r2, [r3, #0]
 800be78:	7813      	ldrb	r3, [r2, #0]
 800be7a:	2b39      	cmp	r3, #57	; 0x39
 800be7c:	d80f      	bhi.n	800be9e <__ssvfscanf_r+0xde2>
 800be7e:	2b2a      	cmp	r3, #42	; 0x2a
 800be80:	d91b      	bls.n	800beba <__ssvfscanf_r+0xdfe>
 800be82:	0018      	movs	r0, r3
 800be84:	382b      	subs	r0, #43	; 0x2b
 800be86:	280e      	cmp	r0, #14
 800be88:	d817      	bhi.n	800beba <__ssvfscanf_r+0xdfe>
 800be8a:	f7f4 f943 	bl	8000114 <__gnu_thumb1_case_uqi>
 800be8e:	168f      	.short	0x168f
 800be90:	5416168f 	.word	0x5416168f
 800be94:	80808080 	.word	0x80808080
 800be98:	87808080 	.word	0x87808080
 800be9c:	87          	.byte	0x87
 800be9d:	00          	.byte	0x00
 800be9e:	2b66      	cmp	r3, #102	; 0x66
 800bea0:	d83a      	bhi.n	800bf18 <__ssvfscanf_r+0xe5c>
 800bea2:	2b60      	cmp	r3, #96	; 0x60
 800bea4:	d803      	bhi.n	800beae <__ssvfscanf_r+0xdf2>
 800bea6:	2b46      	cmp	r3, #70	; 0x46
 800bea8:	d805      	bhi.n	800beb6 <__ssvfscanf_r+0xdfa>
 800beaa:	2b40      	cmp	r3, #64	; 0x40
 800beac:	d905      	bls.n	800beba <__ssvfscanf_r+0xdfe>
 800beae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800beb0:	290a      	cmp	r1, #10
 800beb2:	dc71      	bgt.n	800bf98 <__ssvfscanf_r+0xedc>
 800beb4:	e001      	b.n	800beba <__ssvfscanf_r+0xdfe>
 800beb6:	2b58      	cmp	r3, #88	; 0x58
 800beb8:	d030      	beq.n	800bf1c <__ssvfscanf_r+0xe60>
 800beba:	05e3      	lsls	r3, r4, #23
 800bebc:	d515      	bpl.n	800beea <__ssvfscanf_r+0xe2e>
 800bebe:	238c      	movs	r3, #140	; 0x8c
 800bec0:	2248      	movs	r2, #72	; 0x48
 800bec2:	005b      	lsls	r3, r3, #1
 800bec4:	189b      	adds	r3, r3, r2
 800bec6:	19db      	adds	r3, r3, r7
 800bec8:	429d      	cmp	r5, r3
 800beca:	d905      	bls.n	800bed8 <__ssvfscanf_r+0xe1c>
 800becc:	3d01      	subs	r5, #1
 800bece:	7829      	ldrb	r1, [r5, #0]
 800bed0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bed2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bed4:	f002 f84a 	bl	800df6c <_sungetc_r>
 800bed8:	238c      	movs	r3, #140	; 0x8c
 800beda:	2248      	movs	r2, #72	; 0x48
 800bedc:	005b      	lsls	r3, r3, #1
 800bede:	189b      	adds	r3, r3, r2
 800bee0:	19db      	adds	r3, r3, r7
 800bee2:	429d      	cmp	r5, r3
 800bee4:	d101      	bne.n	800beea <__ssvfscanf_r+0xe2e>
 800bee6:	f7ff f9e6 	bl	800b2b6 <__ssvfscanf_r+0x1fa>
 800beea:	2310      	movs	r3, #16
 800beec:	0022      	movs	r2, r4
 800beee:	401a      	ands	r2, r3
 800bef0:	421c      	tst	r4, r3
 800bef2:	d171      	bne.n	800bfd8 <__ssvfscanf_r+0xf1c>
 800bef4:	218c      	movs	r1, #140	; 0x8c
 800bef6:	2048      	movs	r0, #72	; 0x48
 800bef8:	0049      	lsls	r1, r1, #1
 800befa:	1809      	adds	r1, r1, r0
 800befc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800befe:	697e      	ldr	r6, [r7, #20]
 800bf00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bf02:	19c9      	adds	r1, r1, r7
 800bf04:	702a      	strb	r2, [r5, #0]
 800bf06:	47b0      	blx	r6
 800bf08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf0a:	1d1e      	adds	r6, r3, #4
 800bf0c:	06a3      	lsls	r3, r4, #26
 800bf0e:	d559      	bpl.n	800bfc4 <__ssvfscanf_r+0xf08>
 800bf10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	6018      	str	r0, [r3, #0]
 800bf16:	e05b      	b.n	800bfd0 <__ssvfscanf_r+0xf14>
 800bf18:	2b78      	cmp	r3, #120	; 0x78
 800bf1a:	d1ce      	bne.n	800beba <__ssvfscanf_r+0xdfe>
 800bf1c:	21c0      	movs	r1, #192	; 0xc0
 800bf1e:	00c9      	lsls	r1, r1, #3
 800bf20:	4021      	ands	r1, r4
 800bf22:	42b1      	cmp	r1, r6
 800bf24:	d1c9      	bne.n	800beba <__ssvfscanf_r+0xdfe>
 800bf26:	4934      	ldr	r1, [pc, #208]	; (800bff8 <__ssvfscanf_r+0xf3c>)
 800bf28:	4021      	ands	r1, r4
 800bf2a:	24a0      	movs	r4, #160	; 0xa0
 800bf2c:	00e4      	lsls	r4, r4, #3
 800bf2e:	430c      	orrs	r4, r1
 800bf30:	2110      	movs	r1, #16
 800bf32:	6279      	str	r1, [r7, #36]	; 0x24
 800bf34:	e00b      	b.n	800bf4e <__ssvfscanf_r+0xe92>
 800bf36:	0521      	lsls	r1, r4, #20
 800bf38:	d509      	bpl.n	800bf4e <__ssvfscanf_r+0xe92>
 800bf3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bf3c:	2900      	cmp	r1, #0
 800bf3e:	d102      	bne.n	800bf46 <__ssvfscanf_r+0xe8a>
 800bf40:	3108      	adds	r1, #8
 800bf42:	4334      	orrs	r4, r6
 800bf44:	6279      	str	r1, [r7, #36]	; 0x24
 800bf46:	0561      	lsls	r1, r4, #21
 800bf48:	d504      	bpl.n	800bf54 <__ssvfscanf_r+0xe98>
 800bf4a:	492c      	ldr	r1, [pc, #176]	; (800bffc <__ssvfscanf_r+0xf40>)
 800bf4c:	400c      	ands	r4, r1
 800bf4e:	702b      	strb	r3, [r5, #0]
 800bf50:	3501      	adds	r5, #1
 800bf52:	e00c      	b.n	800bf6e <__ssvfscanf_r+0xeb2>
 800bf54:	4b2a      	ldr	r3, [pc, #168]	; (800c000 <__ssvfscanf_r+0xf44>)
 800bf56:	401c      	ands	r4, r3
 800bf58:	6a3b      	ldr	r3, [r7, #32]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d004      	beq.n	800bf68 <__ssvfscanf_r+0xeac>
 800bf5e:	3b01      	subs	r3, #1
 800bf60:	623b      	str	r3, [r7, #32]
 800bf62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf64:	3301      	adds	r3, #1
 800bf66:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf68:	69fb      	ldr	r3, [r7, #28]
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	61fb      	str	r3, [r7, #28]
 800bf6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bf70:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	3b01      	subs	r3, #1
 800bf76:	604b      	str	r3, [r1, #4]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	dd1c      	ble.n	800bfb6 <__ssvfscanf_r+0xefa>
 800bf7c:	3201      	adds	r2, #1
 800bf7e:	600a      	str	r2, [r1, #0]
 800bf80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf82:	3b01      	subs	r3, #1
 800bf84:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d000      	beq.n	800bf8c <__ssvfscanf_r+0xed0>
 800bf8a:	e773      	b.n	800be74 <__ssvfscanf_r+0xdb8>
 800bf8c:	e795      	b.n	800beba <__ssvfscanf_r+0xdfe>
 800bf8e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bf90:	491c      	ldr	r1, [pc, #112]	; (800c004 <__ssvfscanf_r+0xf48>)
 800bf92:	0040      	lsls	r0, r0, #1
 800bf94:	5e41      	ldrsh	r1, [r0, r1]
 800bf96:	6279      	str	r1, [r7, #36]	; 0x24
 800bf98:	491b      	ldr	r1, [pc, #108]	; (800c008 <__ssvfscanf_r+0xf4c>)
 800bf9a:	e7d7      	b.n	800bf4c <__ssvfscanf_r+0xe90>
 800bf9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bf9e:	4919      	ldr	r1, [pc, #100]	; (800c004 <__ssvfscanf_r+0xf48>)
 800bfa0:	0040      	lsls	r0, r0, #1
 800bfa2:	5e41      	ldrsh	r1, [r0, r1]
 800bfa4:	6279      	str	r1, [r7, #36]	; 0x24
 800bfa6:	2908      	cmp	r1, #8
 800bfa8:	dcf6      	bgt.n	800bf98 <__ssvfscanf_r+0xedc>
 800bfaa:	e786      	b.n	800beba <__ssvfscanf_r+0xdfe>
 800bfac:	2180      	movs	r1, #128	; 0x80
 800bfae:	420c      	tst	r4, r1
 800bfb0:	d083      	beq.n	800beba <__ssvfscanf_r+0xdfe>
 800bfb2:	438c      	bics	r4, r1
 800bfb4:	e7cb      	b.n	800bf4e <__ssvfscanf_r+0xe92>
 800bfb6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bfb8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bfba:	f002 f813 	bl	800dfe4 <__ssrefill_r>
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	d0de      	beq.n	800bf80 <__ssvfscanf_r+0xec4>
 800bfc2:	e77a      	b.n	800beba <__ssvfscanf_r+0xdfe>
 800bfc4:	2308      	movs	r3, #8
 800bfc6:	421c      	tst	r4, r3
 800bfc8:	d020      	beq.n	800c00c <__ssvfscanf_r+0xf50>
 800bfca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	7018      	strb	r0, [r3, #0]
 800bfd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfd2:	633e      	str	r6, [r7, #48]	; 0x30
 800bfd4:	3301      	adds	r3, #1
 800bfd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bfd8:	238c      	movs	r3, #140	; 0x8c
 800bfda:	2248      	movs	r2, #72	; 0x48
 800bfdc:	005b      	lsls	r3, r3, #1
 800bfde:	189b      	adds	r3, r3, r2
 800bfe0:	19db      	adds	r3, r3, r7
 800bfe2:	1aed      	subs	r5, r5, r3
 800bfe4:	69fb      	ldr	r3, [r7, #28]
 800bfe6:	18ed      	adds	r5, r5, r3
 800bfe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfea:	195b      	adds	r3, r3, r5
 800bfec:	f7ff f92d 	bl	800b24a <__ssvfscanf_r+0x18e>
 800bff0:	0800f529 	.word	0x0800f529
 800bff4:	0000fff6 	.word	0x0000fff6
 800bff8:	fffffdff 	.word	0xfffffdff
 800bffc:	fffffa7f 	.word	0xfffffa7f
 800c000:	fffffc7f 	.word	0xfffffc7f
 800c004:	0800f856 	.word	0x0800f856
 800c008:	fffff47f 	.word	0xfffff47f
 800c00c:	0763      	lsls	r3, r4, #29
 800c00e:	d503      	bpl.n	800c018 <__ssvfscanf_r+0xf5c>
 800c010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	8018      	strh	r0, [r3, #0]
 800c016:	e7db      	b.n	800bfd0 <__ssvfscanf_r+0xf14>
 800c018:	2301      	movs	r3, #1
 800c01a:	0022      	movs	r2, r4
 800c01c:	401a      	ands	r2, r3
 800c01e:	421c      	tst	r4, r3
 800c020:	d000      	beq.n	800c024 <__ssvfscanf_r+0xf68>
 800c022:	e775      	b.n	800bf10 <__ssvfscanf_r+0xe54>
 800c024:	07a4      	lsls	r4, r4, #30
 800c026:	d400      	bmi.n	800c02a <__ssvfscanf_r+0xf6e>
 800c028:	e772      	b.n	800bf10 <__ssvfscanf_r+0xe54>
 800c02a:	4ba8      	ldr	r3, [pc, #672]	; (800c2cc <__ssvfscanf_r+0x1210>)
 800c02c:	6979      	ldr	r1, [r7, #20]
 800c02e:	4299      	cmp	r1, r3
 800c030:	d10c      	bne.n	800c04c <__ssvfscanf_r+0xf90>
 800c032:	218c      	movs	r1, #140	; 0x8c
 800c034:	2048      	movs	r0, #72	; 0x48
 800c036:	0049      	lsls	r1, r1, #1
 800c038:	1809      	adds	r1, r1, r0
 800c03a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c03c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c03e:	19c9      	adds	r1, r1, r7
 800c040:	f001 fecc 	bl	800dddc <_strtoull_r>
 800c044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	c303      	stmia	r3!, {r0, r1}
 800c04a:	e7c1      	b.n	800bfd0 <__ssvfscanf_r+0xf14>
 800c04c:	218c      	movs	r1, #140	; 0x8c
 800c04e:	2048      	movs	r0, #72	; 0x48
 800c050:	0049      	lsls	r1, r1, #1
 800c052:	1809      	adds	r1, r1, r0
 800c054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c056:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c058:	19c9      	adds	r1, r1, r7
 800c05a:	f001 fe0d 	bl	800dc78 <_strtoll_r>
 800c05e:	e7f1      	b.n	800c044 <__ssvfscanf_r+0xf88>
 800c060:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c062:	f000 fb9f 	bl	800c7a4 <_localeconv_r>
 800c066:	22ae      	movs	r2, #174	; 0xae
 800c068:	2100      	movs	r1, #0
 800c06a:	6803      	ldr	r3, [r0, #0]
 800c06c:	0052      	lsls	r2, r2, #1
 800c06e:	603b      	str	r3, [r7, #0]
 800c070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c072:	60f9      	str	r1, [r7, #12]
 800c074:	3b01      	subs	r3, #1
 800c076:	4293      	cmp	r3, r2
 800c078:	d906      	bls.n	800c088 <__ssvfscanf_r+0xfcc>
 800c07a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c07c:	3b5e      	subs	r3, #94	; 0x5e
 800c07e:	3bff      	subs	r3, #255	; 0xff
 800c080:	60fb      	str	r3, [r7, #12]
 800c082:	235e      	movs	r3, #94	; 0x5e
 800c084:	33ff      	adds	r3, #255	; 0xff
 800c086:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c088:	23f0      	movs	r3, #240	; 0xf0
 800c08a:	00db      	lsls	r3, r3, #3
 800c08c:	431e      	orrs	r6, r3
 800c08e:	238c      	movs	r3, #140	; 0x8c
 800c090:	2248      	movs	r2, #72	; 0x48
 800c092:	2400      	movs	r4, #0
 800c094:	005b      	lsls	r3, r3, #1
 800c096:	189b      	adds	r3, r3, r2
 800c098:	623c      	str	r4, [r7, #32]
 800c09a:	607c      	str	r4, [r7, #4]
 800c09c:	60bc      	str	r4, [r7, #8]
 800c09e:	61fc      	str	r4, [r7, #28]
 800c0a0:	613c      	str	r4, [r7, #16]
 800c0a2:	19dd      	adds	r5, r3, r7
 800c0a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	781a      	ldrb	r2, [r3, #0]
 800c0aa:	0010      	movs	r0, r2
 800c0ac:	382b      	subs	r0, #43	; 0x2b
 800c0ae:	284e      	cmp	r0, #78	; 0x4e
 800c0b0:	d900      	bls.n	800c0b4 <__ssvfscanf_r+0xff8>
 800c0b2:	e133      	b.n	800c31c <__ssvfscanf_r+0x1260>
 800c0b4:	f7f4 f838 	bl	8000128 <__gnu_thumb1_case_uhi>
 800c0b8:	0132009b 	.word	0x0132009b
 800c0bc:	0132009b 	.word	0x0132009b
 800c0c0:	004f0132 	.word	0x004f0132
 800c0c4:	00720072 	.word	0x00720072
 800c0c8:	00720072 	.word	0x00720072
 800c0cc:	00720072 	.word	0x00720072
 800c0d0:	00720072 	.word	0x00720072
 800c0d4:	01320072 	.word	0x01320072
 800c0d8:	01320132 	.word	0x01320132
 800c0dc:	01320132 	.word	0x01320132
 800c0e0:	01320132 	.word	0x01320132
 800c0e4:	007b00bc 	.word	0x007b00bc
 800c0e8:	007b007b 	.word	0x007b007b
 800c0ec:	00f7012f 	.word	0x00f7012f
 800c0f0:	01320132 	.word	0x01320132
 800c0f4:	013200e3 	.word	0x013200e3
 800c0f8:	01320132 	.word	0x01320132
 800c0fc:	00a00132 	.word	0x00a00132
 800c100:	01120132 	.word	0x01120132
 800c104:	01320132 	.word	0x01320132
 800c108:	01010132 	.word	0x01010132
 800c10c:	01320132 	.word	0x01320132
 800c110:	00820132 	.word	0x00820132
 800c114:	01320105 	.word	0x01320105
 800c118:	01320132 	.word	0x01320132
 800c11c:	01320132 	.word	0x01320132
 800c120:	01320132 	.word	0x01320132
 800c124:	007b00bc 	.word	0x007b00bc
 800c128:	007b007b 	.word	0x007b007b
 800c12c:	00f7012f 	.word	0x00f7012f
 800c130:	01320132 	.word	0x01320132
 800c134:	013200e3 	.word	0x013200e3
 800c138:	01320132 	.word	0x01320132
 800c13c:	00a00132 	.word	0x00a00132
 800c140:	01120132 	.word	0x01120132
 800c144:	01320132 	.word	0x01320132
 800c148:	01010132 	.word	0x01010132
 800c14c:	01320132 	.word	0x01320132
 800c150:	00820132 	.word	0x00820132
 800c154:	0105      	.short	0x0105
 800c156:	05f1      	lsls	r1, r6, #23
 800c158:	d520      	bpl.n	800c19c <__ssvfscanf_r+0x10e0>
 800c15a:	2280      	movs	r2, #128	; 0x80
 800c15c:	4396      	bics	r6, r2
 800c15e:	69fa      	ldr	r2, [r7, #28]
 800c160:	3201      	adds	r2, #1
 800c162:	61fa      	str	r2, [r7, #28]
 800c164:	68fa      	ldr	r2, [r7, #12]
 800c166:	2a00      	cmp	r2, #0
 800c168:	d004      	beq.n	800c174 <__ssvfscanf_r+0x10b8>
 800c16a:	3a01      	subs	r2, #1
 800c16c:	60fa      	str	r2, [r7, #12]
 800c16e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c170:	3201      	adds	r2, #1
 800c172:	63fa      	str	r2, [r7, #60]	; 0x3c
 800c174:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c176:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c178:	3a01      	subs	r2, #1
 800c17a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800c17c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c17e:	3201      	adds	r2, #1
 800c180:	63ba      	str	r2, [r7, #56]	; 0x38
 800c182:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c184:	6852      	ldr	r2, [r2, #4]
 800c186:	3a01      	subs	r2, #1
 800c188:	604a      	str	r2, [r1, #4]
 800c18a:	2a00      	cmp	r2, #0
 800c18c:	dc00      	bgt.n	800c190 <__ssvfscanf_r+0x10d4>
 800c18e:	e0d6      	b.n	800c33e <__ssvfscanf_r+0x1282>
 800c190:	3301      	adds	r3, #1
 800c192:	600b      	str	r3, [r1, #0]
 800c194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c196:	2b00      	cmp	r3, #0
 800c198:	d184      	bne.n	800c0a4 <__ssvfscanf_r+0xfe8>
 800c19a:	e057      	b.n	800c24c <__ssvfscanf_r+0x1190>
 800c19c:	6a39      	ldr	r1, [r7, #32]
 800c19e:	1909      	adds	r1, r1, r4
 800c1a0:	2900      	cmp	r1, #0
 800c1a2:	d153      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c1a4:	494a      	ldr	r1, [pc, #296]	; (800c2d0 <__ssvfscanf_r+0x1214>)
 800c1a6:	400e      	ands	r6, r1
 800c1a8:	702a      	strb	r2, [r5, #0]
 800c1aa:	3501      	adds	r5, #1
 800c1ac:	e7e2      	b.n	800c174 <__ssvfscanf_r+0x10b8>
 800c1ae:	0531      	lsls	r1, r6, #20
 800c1b0:	d54c      	bpl.n	800c24c <__ssvfscanf_r+0x1190>
 800c1b2:	6a39      	ldr	r1, [r7, #32]
 800c1b4:	1909      	adds	r1, r1, r4
 800c1b6:	2900      	cmp	r1, #0
 800c1b8:	d040      	beq.n	800c23c <__ssvfscanf_r+0x1180>
 800c1ba:	e047      	b.n	800c24c <__ssvfscanf_r+0x1190>
 800c1bc:	2198      	movs	r1, #152	; 0x98
 800c1be:	2080      	movs	r0, #128	; 0x80
 800c1c0:	0109      	lsls	r1, r1, #4
 800c1c2:	4031      	ands	r1, r6
 800c1c4:	0040      	lsls	r0, r0, #1
 800c1c6:	4281      	cmp	r1, r0
 800c1c8:	d140      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c1ca:	69f9      	ldr	r1, [r7, #28]
 800c1cc:	2901      	cmp	r1, #1
 800c1ce:	d13d      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c1d0:	2080      	movs	r0, #128	; 0x80
 800c1d2:	4940      	ldr	r1, [pc, #256]	; (800c2d4 <__ssvfscanf_r+0x1218>)
 800c1d4:	0100      	lsls	r0, r0, #4
 800c1d6:	400e      	ands	r6, r1
 800c1d8:	3132      	adds	r1, #50	; 0x32
 800c1da:	31ff      	adds	r1, #255	; 0xff
 800c1dc:	7029      	strb	r1, [r5, #0]
 800c1de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c1e0:	4306      	orrs	r6, r0
 800c1e2:	3901      	subs	r1, #1
 800c1e4:	63f9      	str	r1, [r7, #60]	; 0x3c
 800c1e6:	3501      	adds	r5, #1
 800c1e8:	2100      	movs	r1, #0
 800c1ea:	61f9      	str	r1, [r7, #28]
 800c1ec:	e7dc      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c1ee:	2180      	movs	r1, #128	; 0x80
 800c1f0:	420e      	tst	r6, r1
 800c1f2:	d02b      	beq.n	800c24c <__ssvfscanf_r+0x1190>
 800c1f4:	438e      	bics	r6, r1
 800c1f6:	e7d7      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c1f8:	6a39      	ldr	r1, [r7, #32]
 800c1fa:	2900      	cmp	r1, #0
 800c1fc:	d10d      	bne.n	800c21a <__ssvfscanf_r+0x115e>
 800c1fe:	69f9      	ldr	r1, [r7, #28]
 800c200:	2900      	cmp	r1, #0
 800c202:	d10e      	bne.n	800c222 <__ssvfscanf_r+0x1166>
 800c204:	21e0      	movs	r1, #224	; 0xe0
 800c206:	0030      	movs	r0, r6
 800c208:	00c9      	lsls	r1, r1, #3
 800c20a:	4008      	ands	r0, r1
 800c20c:	4288      	cmp	r0, r1
 800c20e:	d108      	bne.n	800c222 <__ssvfscanf_r+0x1166>
 800c210:	4931      	ldr	r1, [pc, #196]	; (800c2d8 <__ssvfscanf_r+0x121c>)
 800c212:	400e      	ands	r6, r1
 800c214:	2101      	movs	r1, #1
 800c216:	6239      	str	r1, [r7, #32]
 800c218:	e7c6      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c21a:	6a39      	ldr	r1, [r7, #32]
 800c21c:	2902      	cmp	r1, #2
 800c21e:	d100      	bne.n	800c222 <__ssvfscanf_r+0x1166>
 800c220:	e089      	b.n	800c336 <__ssvfscanf_r+0x127a>
 800c222:	2c01      	cmp	r4, #1
 800c224:	d001      	beq.n	800c22a <__ssvfscanf_r+0x116e>
 800c226:	2c04      	cmp	r4, #4
 800c228:	d110      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c22a:	3401      	adds	r4, #1
 800c22c:	b2e4      	uxtb	r4, r4
 800c22e:	e7bb      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c230:	0531      	lsls	r1, r6, #20
 800c232:	d508      	bpl.n	800c246 <__ssvfscanf_r+0x118a>
 800c234:	6a39      	ldr	r1, [r7, #32]
 800c236:	1909      	adds	r1, r1, r4
 800c238:	2900      	cmp	r1, #0
 800c23a:	d104      	bne.n	800c246 <__ssvfscanf_r+0x118a>
 800c23c:	4824      	ldr	r0, [pc, #144]	; (800c2d0 <__ssvfscanf_r+0x1214>)
 800c23e:	000c      	movs	r4, r1
 800c240:	4006      	ands	r6, r0
 800c242:	6239      	str	r1, [r7, #32]
 800c244:	e7b0      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c246:	6a39      	ldr	r1, [r7, #32]
 800c248:	2901      	cmp	r1, #1
 800c24a:	d076      	beq.n	800c33a <__ssvfscanf_r+0x127e>
 800c24c:	69fb      	ldr	r3, [r7, #28]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d001      	beq.n	800c256 <__ssvfscanf_r+0x119a>
 800c252:	4b20      	ldr	r3, [pc, #128]	; (800c2d4 <__ssvfscanf_r+0x1218>)
 800c254:	401e      	ands	r6, r3
 800c256:	6a3b      	ldr	r3, [r7, #32]
 800c258:	3b01      	subs	r3, #1
 800c25a:	2b01      	cmp	r3, #1
 800c25c:	d877      	bhi.n	800c34e <__ssvfscanf_r+0x1292>
 800c25e:	238c      	movs	r3, #140	; 0x8c
 800c260:	2248      	movs	r2, #72	; 0x48
 800c262:	005b      	lsls	r3, r3, #1
 800c264:	189b      	adds	r3, r3, r2
 800c266:	19db      	adds	r3, r3, r7
 800c268:	429d      	cmp	r5, r3
 800c26a:	d801      	bhi.n	800c270 <__ssvfscanf_r+0x11b4>
 800c26c:	f7ff f823 	bl	800b2b6 <__ssvfscanf_r+0x1fa>
 800c270:	3d01      	subs	r5, #1
 800c272:	7829      	ldrb	r1, [r5, #0]
 800c274:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c276:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c278:	f001 fe78 	bl	800df6c <_sungetc_r>
 800c27c:	e7ef      	b.n	800c25e <__ssvfscanf_r+0x11a2>
 800c27e:	2c00      	cmp	r4, #0
 800c280:	d10c      	bne.n	800c29c <__ssvfscanf_r+0x11e0>
 800c282:	69f9      	ldr	r1, [r7, #28]
 800c284:	2900      	cmp	r1, #0
 800c286:	d1e4      	bne.n	800c252 <__ssvfscanf_r+0x1196>
 800c288:	21e0      	movs	r1, #224	; 0xe0
 800c28a:	0030      	movs	r0, r6
 800c28c:	00c9      	lsls	r1, r1, #3
 800c28e:	4008      	ands	r0, r1
 800c290:	4288      	cmp	r0, r1
 800c292:	d1e0      	bne.n	800c256 <__ssvfscanf_r+0x119a>
 800c294:	4910      	ldr	r1, [pc, #64]	; (800c2d8 <__ssvfscanf_r+0x121c>)
 800c296:	3401      	adds	r4, #1
 800c298:	400e      	ands	r6, r1
 800c29a:	e785      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c29c:	20fd      	movs	r0, #253	; 0xfd
 800c29e:	1ee1      	subs	r1, r4, #3
 800c2a0:	4201      	tst	r1, r0
 800c2a2:	d1d3      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c2a4:	e7c1      	b.n	800c22a <__ssvfscanf_r+0x116e>
 800c2a6:	0531      	lsls	r1, r6, #20
 800c2a8:	d503      	bpl.n	800c2b2 <__ssvfscanf_r+0x11f6>
 800c2aa:	6a39      	ldr	r1, [r7, #32]
 800c2ac:	1909      	adds	r1, r1, r4
 800c2ae:	2900      	cmp	r1, #0
 800c2b0:	d0c4      	beq.n	800c23c <__ssvfscanf_r+0x1180>
 800c2b2:	2c02      	cmp	r4, #2
 800c2b4:	d1ca      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c2b6:	2403      	movs	r4, #3
 800c2b8:	e776      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c2ba:	2c06      	cmp	r4, #6
 800c2bc:	d1c6      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c2be:	2407      	movs	r4, #7
 800c2c0:	e772      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c2c2:	2c07      	cmp	r4, #7
 800c2c4:	d1c2      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c2c6:	2408      	movs	r4, #8
 800c2c8:	e76e      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c2ca:	46c0      	nop			; (mov r8, r8)
 800c2cc:	0800db15 	.word	0x0800db15
 800c2d0:	fffffe7f 	.word	0xfffffe7f
 800c2d4:	fffffeff 	.word	0xfffffeff
 800c2d8:	fffff87f 	.word	0xfffff87f
 800c2dc:	0531      	lsls	r1, r6, #20
 800c2de:	d5b5      	bpl.n	800c24c <__ssvfscanf_r+0x1190>
 800c2e0:	21a0      	movs	r1, #160	; 0xa0
 800c2e2:	2080      	movs	r0, #128	; 0x80
 800c2e4:	00c9      	lsls	r1, r1, #3
 800c2e6:	00c0      	lsls	r0, r0, #3
 800c2e8:	4031      	ands	r1, r6
 800c2ea:	4281      	cmp	r1, r0
 800c2ec:	d004      	beq.n	800c2f8 <__ssvfscanf_r+0x123c>
 800c2ee:	4206      	tst	r6, r0
 800c2f0:	d0ac      	beq.n	800c24c <__ssvfscanf_r+0x1190>
 800c2f2:	69f9      	ldr	r1, [r7, #28]
 800c2f4:	2900      	cmp	r1, #0
 800c2f6:	d0ae      	beq.n	800c256 <__ssvfscanf_r+0x119a>
 800c2f8:	2180      	movs	r1, #128	; 0x80
 800c2fa:	0089      	lsls	r1, r1, #2
 800c2fc:	420e      	tst	r6, r1
 800c2fe:	d104      	bne.n	800c30a <__ssvfscanf_r+0x124e>
 800c300:	69f9      	ldr	r1, [r7, #28]
 800c302:	6938      	ldr	r0, [r7, #16]
 800c304:	607d      	str	r5, [r7, #4]
 800c306:	1a09      	subs	r1, r1, r0
 800c308:	60b9      	str	r1, [r7, #8]
 800c30a:	20c0      	movs	r0, #192	; 0xc0
 800c30c:	4973      	ldr	r1, [pc, #460]	; (800c4dc <__ssvfscanf_r+0x1420>)
 800c30e:	0040      	lsls	r0, r0, #1
 800c310:	400e      	ands	r6, r1
 800c312:	4306      	orrs	r6, r0
 800c314:	e768      	b.n	800c1e8 <__ssvfscanf_r+0x112c>
 800c316:	0531      	lsls	r1, r6, #20
 800c318:	d5e2      	bpl.n	800c2e0 <__ssvfscanf_r+0x1224>
 800c31a:	e74a      	b.n	800c1b2 <__ssvfscanf_r+0x10f6>
 800c31c:	6839      	ldr	r1, [r7, #0]
 800c31e:	7809      	ldrb	r1, [r1, #0]
 800c320:	4291      	cmp	r1, r2
 800c322:	d193      	bne.n	800c24c <__ssvfscanf_r+0x1190>
 800c324:	2180      	movs	r1, #128	; 0x80
 800c326:	0089      	lsls	r1, r1, #2
 800c328:	420e      	tst	r6, r1
 800c32a:	d08f      	beq.n	800c24c <__ssvfscanf_r+0x1190>
 800c32c:	496c      	ldr	r1, [pc, #432]	; (800c4e0 <__ssvfscanf_r+0x1424>)
 800c32e:	400e      	ands	r6, r1
 800c330:	69f9      	ldr	r1, [r7, #28]
 800c332:	6139      	str	r1, [r7, #16]
 800c334:	e738      	b.n	800c1a8 <__ssvfscanf_r+0x10ec>
 800c336:	2103      	movs	r1, #3
 800c338:	e76d      	b.n	800c216 <__ssvfscanf_r+0x115a>
 800c33a:	2102      	movs	r1, #2
 800c33c:	e76b      	b.n	800c216 <__ssvfscanf_r+0x115a>
 800c33e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c340:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c342:	f001 fe4f 	bl	800dfe4 <__ssrefill_r>
 800c346:	2800      	cmp	r0, #0
 800c348:	d100      	bne.n	800c34c <__ssvfscanf_r+0x1290>
 800c34a:	e723      	b.n	800c194 <__ssvfscanf_r+0x10d8>
 800c34c:	e77e      	b.n	800c24c <__ssvfscanf_r+0x1190>
 800c34e:	1e63      	subs	r3, r4, #1
 800c350:	2b06      	cmp	r3, #6
 800c352:	d825      	bhi.n	800c3a0 <__ssvfscanf_r+0x12e4>
 800c354:	2c02      	cmp	r4, #2
 800c356:	d837      	bhi.n	800c3c8 <__ssvfscanf_r+0x130c>
 800c358:	238c      	movs	r3, #140	; 0x8c
 800c35a:	2248      	movs	r2, #72	; 0x48
 800c35c:	005b      	lsls	r3, r3, #1
 800c35e:	189b      	adds	r3, r3, r2
 800c360:	19db      	adds	r3, r3, r7
 800c362:	429d      	cmp	r5, r3
 800c364:	d801      	bhi.n	800c36a <__ssvfscanf_r+0x12ae>
 800c366:	f7fe ffa6 	bl	800b2b6 <__ssvfscanf_r+0x1fa>
 800c36a:	3d01      	subs	r5, #1
 800c36c:	7829      	ldrb	r1, [r5, #0]
 800c36e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c370:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c372:	f001 fdfb 	bl	800df6c <_sungetc_r>
 800c376:	e7ef      	b.n	800c358 <__ssvfscanf_r+0x129c>
 800c378:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c37a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c37c:	3b01      	subs	r3, #1
 800c37e:	7819      	ldrb	r1, [r3, #0]
 800c380:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c382:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c384:	f001 fdf2 	bl	800df6c <_sungetc_r>
 800c388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c38a:	6a3a      	ldr	r2, [r7, #32]
 800c38c:	189b      	adds	r3, r3, r2
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	2b03      	cmp	r3, #3
 800c392:	d8f1      	bhi.n	800c378 <__ssvfscanf_r+0x12bc>
 800c394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c396:	3c03      	subs	r4, #3
 800c398:	b2e4      	uxtb	r4, r4
 800c39a:	1b1b      	subs	r3, r3, r4
 800c39c:	1b2d      	subs	r5, r5, r4
 800c39e:	63bb      	str	r3, [r7, #56]	; 0x38
 800c3a0:	05f3      	lsls	r3, r6, #23
 800c3a2:	d52f      	bpl.n	800c404 <__ssvfscanf_r+0x1348>
 800c3a4:	0573      	lsls	r3, r6, #21
 800c3a6:	d514      	bpl.n	800c3d2 <__ssvfscanf_r+0x1316>
 800c3a8:	238c      	movs	r3, #140	; 0x8c
 800c3aa:	2248      	movs	r2, #72	; 0x48
 800c3ac:	005b      	lsls	r3, r3, #1
 800c3ae:	189b      	adds	r3, r3, r2
 800c3b0:	19db      	adds	r3, r3, r7
 800c3b2:	429d      	cmp	r5, r3
 800c3b4:	d801      	bhi.n	800c3ba <__ssvfscanf_r+0x12fe>
 800c3b6:	f7fe ff7e 	bl	800b2b6 <__ssvfscanf_r+0x1fa>
 800c3ba:	3d01      	subs	r5, #1
 800c3bc:	7829      	ldrb	r1, [r5, #0]
 800c3be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c3c0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c3c2:	f001 fdd3 	bl	800df6c <_sungetc_r>
 800c3c6:	e7ef      	b.n	800c3a8 <__ssvfscanf_r+0x12ec>
 800c3c8:	1b63      	subs	r3, r4, r5
 800c3ca:	b2db      	uxtb	r3, r3
 800c3cc:	63fd      	str	r5, [r7, #60]	; 0x3c
 800c3ce:	623b      	str	r3, [r7, #32]
 800c3d0:	e7da      	b.n	800c388 <__ssvfscanf_r+0x12cc>
 800c3d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3d4:	1e6c      	subs	r4, r5, #1
 800c3d6:	7821      	ldrb	r1, [r4, #0]
 800c3d8:	3b01      	subs	r3, #1
 800c3da:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3dc:	2965      	cmp	r1, #101	; 0x65
 800c3de:	d00a      	beq.n	800c3f6 <__ssvfscanf_r+0x133a>
 800c3e0:	2945      	cmp	r1, #69	; 0x45
 800c3e2:	d008      	beq.n	800c3f6 <__ssvfscanf_r+0x133a>
 800c3e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c3e6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c3e8:	f001 fdc0 	bl	800df6c <_sungetc_r>
 800c3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3ee:	1eac      	subs	r4, r5, #2
 800c3f0:	3b02      	subs	r3, #2
 800c3f2:	7821      	ldrb	r1, [r4, #0]
 800c3f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3f6:	0025      	movs	r5, r4
 800c3f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c3fa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c3fc:	f001 fdb6 	bl	800df6c <_sungetc_r>
 800c400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c402:	63bb      	str	r3, [r7, #56]	; 0x38
 800c404:	2310      	movs	r3, #16
 800c406:	0032      	movs	r2, r6
 800c408:	401a      	ands	r2, r3
 800c40a:	421e      	tst	r6, r3
 800c40c:	d001      	beq.n	800c412 <__ssvfscanf_r+0x1356>
 800c40e:	f7fe fe71 	bl	800b0f4 <__ssvfscanf_r+0x38>
 800c412:	23c0      	movs	r3, #192	; 0xc0
 800c414:	2180      	movs	r1, #128	; 0x80
 800c416:	00db      	lsls	r3, r3, #3
 800c418:	702a      	strb	r2, [r5, #0]
 800c41a:	4033      	ands	r3, r6
 800c41c:	00c9      	lsls	r1, r1, #3
 800c41e:	428b      	cmp	r3, r1
 800c420:	d11f      	bne.n	800c462 <__ssvfscanf_r+0x13a6>
 800c422:	693b      	ldr	r3, [r7, #16]
 800c424:	69fa      	ldr	r2, [r7, #28]
 800c426:	69f9      	ldr	r1, [r7, #28]
 800c428:	1a9a      	subs	r2, r3, r2
 800c42a:	428b      	cmp	r3, r1
 800c42c:	d125      	bne.n	800c47a <__ssvfscanf_r+0x13be>
 800c42e:	238c      	movs	r3, #140	; 0x8c
 800c430:	2148      	movs	r1, #72	; 0x48
 800c432:	005b      	lsls	r3, r3, #1
 800c434:	185b      	adds	r3, r3, r1
 800c436:	19d9      	adds	r1, r3, r7
 800c438:	2200      	movs	r2, #0
 800c43a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c43c:	f7fb ffca 	bl	80083d4 <_strtod_r>
 800c440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c442:	0004      	movs	r4, r0
 800c444:	3304      	adds	r3, #4
 800c446:	000d      	movs	r5, r1
 800c448:	623b      	str	r3, [r7, #32]
 800c44a:	07f3      	lsls	r3, r6, #31
 800c44c:	d523      	bpl.n	800c496 <__ssvfscanf_r+0x13da>
 800c44e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	601c      	str	r4, [r3, #0]
 800c454:	605d      	str	r5, [r3, #4]
 800c456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c458:	3301      	adds	r3, #1
 800c45a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c45c:	6a3b      	ldr	r3, [r7, #32]
 800c45e:	f7fe ffa5 	bl	800b3ac <__ssvfscanf_r+0x2f0>
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d0e2      	beq.n	800c42e <__ssvfscanf_r+0x1372>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c46c:	1c59      	adds	r1, r3, #1
 800c46e:	230a      	movs	r3, #10
 800c470:	f7fc f84c 	bl	800850c <_strtol_r>
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	687d      	ldr	r5, [r7, #4]
 800c478:	1ac2      	subs	r2, r0, r3
 800c47a:	2148      	movs	r1, #72	; 0x48
 800c47c:	4b19      	ldr	r3, [pc, #100]	; (800c4e4 <__ssvfscanf_r+0x1428>)
 800c47e:	185b      	adds	r3, r3, r1
 800c480:	19db      	adds	r3, r3, r7
 800c482:	429d      	cmp	r5, r3
 800c484:	d302      	bcc.n	800c48c <__ssvfscanf_r+0x13d0>
 800c486:	4b18      	ldr	r3, [pc, #96]	; (800c4e8 <__ssvfscanf_r+0x142c>)
 800c488:	185b      	adds	r3, r3, r1
 800c48a:	19dd      	adds	r5, r3, r7
 800c48c:	0028      	movs	r0, r5
 800c48e:	4917      	ldr	r1, [pc, #92]	; (800c4ec <__ssvfscanf_r+0x1430>)
 800c490:	f7fc f944 	bl	800871c <sprintf>
 800c494:	e7cb      	b.n	800c42e <__ssvfscanf_r+0x1372>
 800c496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c49c:	07b6      	lsls	r6, r6, #30
 800c49e:	d4d8      	bmi.n	800c452 <__ssvfscanf_r+0x1396>
 800c4a0:	0002      	movs	r2, r0
 800c4a2:	000b      	movs	r3, r1
 800c4a4:	f7f5 ff26 	bl	80022f4 <__aeabi_dcmpun>
 800c4a8:	2800      	cmp	r0, #0
 800c4aa:	d005      	beq.n	800c4b8 <__ssvfscanf_r+0x13fc>
 800c4ac:	4810      	ldr	r0, [pc, #64]	; (800c4f0 <__ssvfscanf_r+0x1434>)
 800c4ae:	f7fc fabf 	bl	8008a30 <nanf>
 800c4b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4b4:	6018      	str	r0, [r3, #0]
 800c4b6:	e7ce      	b.n	800c456 <__ssvfscanf_r+0x139a>
 800c4b8:	0020      	movs	r0, r4
 800c4ba:	0029      	movs	r1, r5
 800c4bc:	f7f5 ffc4 	bl	8002448 <__aeabi_d2f>
 800c4c0:	e7f7      	b.n	800c4b2 <__ssvfscanf_r+0x13f6>
 800c4c2:	00a3      	lsls	r3, r4, #2
 800c4c4:	18ed      	adds	r5, r5, r3
 800c4c6:	682b      	ldr	r3, [r5, #0]
 800c4c8:	3401      	adds	r4, #1
 800c4ca:	6818      	ldr	r0, [r3, #0]
 800c4cc:	f7fa ff32 	bl	8007334 <free>
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	682b      	ldr	r3, [r5, #0]
 800c4d4:	601a      	str	r2, [r3, #0]
 800c4d6:	f7fe ffc3 	bl	800b460 <__ssvfscanf_r+0x3a4>
 800c4da:	46c0      	nop			; (mov r8, r8)
 800c4dc:	fffff07f 	.word	0xfffff07f
 800c4e0:	fffffd7f 	.word	0xfffffd7f
 800c4e4:	0000026b 	.word	0x0000026b
 800c4e8:	0000026a 	.word	0x0000026a
 800c4ec:	0800f850 	.word	0x0800f850
 800c4f0:	0800f8b3 	.word	0x0800f8b3

0800c4f4 <_fclose_r>:
 800c4f4:	b570      	push	{r4, r5, r6, lr}
 800c4f6:	0005      	movs	r5, r0
 800c4f8:	1e0c      	subs	r4, r1, #0
 800c4fa:	d102      	bne.n	800c502 <_fclose_r+0xe>
 800c4fc:	2600      	movs	r6, #0
 800c4fe:	0030      	movs	r0, r6
 800c500:	bd70      	pop	{r4, r5, r6, pc}
 800c502:	2800      	cmp	r0, #0
 800c504:	d004      	beq.n	800c510 <_fclose_r+0x1c>
 800c506:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d101      	bne.n	800c510 <_fclose_r+0x1c>
 800c50c:	f7fc f89e 	bl	800864c <__sinit>
 800c510:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c512:	07db      	lsls	r3, r3, #31
 800c514:	d405      	bmi.n	800c522 <_fclose_r+0x2e>
 800c516:	89a3      	ldrh	r3, [r4, #12]
 800c518:	059b      	lsls	r3, r3, #22
 800c51a:	d402      	bmi.n	800c522 <_fclose_r+0x2e>
 800c51c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c51e:	f7fc fa6b 	bl	80089f8 <__retarget_lock_acquire_recursive>
 800c522:	220c      	movs	r2, #12
 800c524:	5ea3      	ldrsh	r3, [r4, r2]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d109      	bne.n	800c53e <_fclose_r+0x4a>
 800c52a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c52c:	3301      	adds	r3, #1
 800c52e:	0016      	movs	r6, r2
 800c530:	401e      	ands	r6, r3
 800c532:	421a      	tst	r2, r3
 800c534:	d1e2      	bne.n	800c4fc <_fclose_r+0x8>
 800c536:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c538:	f7fc fa5f 	bl	80089fa <__retarget_lock_release_recursive>
 800c53c:	e7df      	b.n	800c4fe <_fclose_r+0xa>
 800c53e:	0021      	movs	r1, r4
 800c540:	0028      	movs	r0, r5
 800c542:	f000 f837 	bl	800c5b4 <__sflush_r>
 800c546:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c548:	0006      	movs	r6, r0
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d006      	beq.n	800c55c <_fclose_r+0x68>
 800c54e:	0028      	movs	r0, r5
 800c550:	69e1      	ldr	r1, [r4, #28]
 800c552:	4798      	blx	r3
 800c554:	2800      	cmp	r0, #0
 800c556:	da01      	bge.n	800c55c <_fclose_r+0x68>
 800c558:	2601      	movs	r6, #1
 800c55a:	4276      	negs	r6, r6
 800c55c:	89a3      	ldrh	r3, [r4, #12]
 800c55e:	061b      	lsls	r3, r3, #24
 800c560:	d503      	bpl.n	800c56a <_fclose_r+0x76>
 800c562:	0028      	movs	r0, r5
 800c564:	6921      	ldr	r1, [r4, #16]
 800c566:	f7fc facf 	bl	8008b08 <_free_r>
 800c56a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c56c:	2900      	cmp	r1, #0
 800c56e:	d008      	beq.n	800c582 <_fclose_r+0x8e>
 800c570:	0023      	movs	r3, r4
 800c572:	3340      	adds	r3, #64	; 0x40
 800c574:	4299      	cmp	r1, r3
 800c576:	d002      	beq.n	800c57e <_fclose_r+0x8a>
 800c578:	0028      	movs	r0, r5
 800c57a:	f7fc fac5 	bl	8008b08 <_free_r>
 800c57e:	2300      	movs	r3, #0
 800c580:	6323      	str	r3, [r4, #48]	; 0x30
 800c582:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c584:	2900      	cmp	r1, #0
 800c586:	d004      	beq.n	800c592 <_fclose_r+0x9e>
 800c588:	0028      	movs	r0, r5
 800c58a:	f7fc fabd 	bl	8008b08 <_free_r>
 800c58e:	2300      	movs	r3, #0
 800c590:	6463      	str	r3, [r4, #68]	; 0x44
 800c592:	f7fc f84b 	bl	800862c <__sfp_lock_acquire>
 800c596:	2300      	movs	r3, #0
 800c598:	81a3      	strh	r3, [r4, #12]
 800c59a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c59c:	07db      	lsls	r3, r3, #31
 800c59e:	d402      	bmi.n	800c5a6 <_fclose_r+0xb2>
 800c5a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5a2:	f7fc fa2a 	bl	80089fa <__retarget_lock_release_recursive>
 800c5a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5a8:	f7fc fa25 	bl	80089f6 <__retarget_lock_close_recursive>
 800c5ac:	f7fc f846 	bl	800863c <__sfp_lock_release>
 800c5b0:	e7a5      	b.n	800c4fe <_fclose_r+0xa>
	...

0800c5b4 <__sflush_r>:
 800c5b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5b6:	230c      	movs	r3, #12
 800c5b8:	5eca      	ldrsh	r2, [r1, r3]
 800c5ba:	000c      	movs	r4, r1
 800c5bc:	0005      	movs	r5, r0
 800c5be:	b291      	uxth	r1, r2
 800c5c0:	0713      	lsls	r3, r2, #28
 800c5c2:	d464      	bmi.n	800c68e <__sflush_r+0xda>
 800c5c4:	2380      	movs	r3, #128	; 0x80
 800c5c6:	011b      	lsls	r3, r3, #4
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	6862      	ldr	r2, [r4, #4]
 800c5cc:	81a3      	strh	r3, [r4, #12]
 800c5ce:	2a00      	cmp	r2, #0
 800c5d0:	dc04      	bgt.n	800c5dc <__sflush_r+0x28>
 800c5d2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800c5d4:	2a00      	cmp	r2, #0
 800c5d6:	dc01      	bgt.n	800c5dc <__sflush_r+0x28>
 800c5d8:	2000      	movs	r0, #0
 800c5da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c5dc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800c5de:	2f00      	cmp	r7, #0
 800c5e0:	d0fa      	beq.n	800c5d8 <__sflush_r+0x24>
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	2080      	movs	r0, #128	; 0x80
 800c5e6:	682e      	ldr	r6, [r5, #0]
 800c5e8:	602a      	str	r2, [r5, #0]
 800c5ea:	001a      	movs	r2, r3
 800c5ec:	0140      	lsls	r0, r0, #5
 800c5ee:	69e1      	ldr	r1, [r4, #28]
 800c5f0:	4002      	ands	r2, r0
 800c5f2:	4203      	tst	r3, r0
 800c5f4:	d038      	beq.n	800c668 <__sflush_r+0xb4>
 800c5f6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c5f8:	89a3      	ldrh	r3, [r4, #12]
 800c5fa:	075b      	lsls	r3, r3, #29
 800c5fc:	d506      	bpl.n	800c60c <__sflush_r+0x58>
 800c5fe:	6863      	ldr	r3, [r4, #4]
 800c600:	1ac0      	subs	r0, r0, r3
 800c602:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c604:	2b00      	cmp	r3, #0
 800c606:	d001      	beq.n	800c60c <__sflush_r+0x58>
 800c608:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c60a:	1ac0      	subs	r0, r0, r3
 800c60c:	0002      	movs	r2, r0
 800c60e:	2300      	movs	r3, #0
 800c610:	0028      	movs	r0, r5
 800c612:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800c614:	69e1      	ldr	r1, [r4, #28]
 800c616:	47b8      	blx	r7
 800c618:	89a2      	ldrh	r2, [r4, #12]
 800c61a:	1c43      	adds	r3, r0, #1
 800c61c:	d106      	bne.n	800c62c <__sflush_r+0x78>
 800c61e:	6829      	ldr	r1, [r5, #0]
 800c620:	291d      	cmp	r1, #29
 800c622:	d830      	bhi.n	800c686 <__sflush_r+0xd2>
 800c624:	4b2c      	ldr	r3, [pc, #176]	; (800c6d8 <__sflush_r+0x124>)
 800c626:	410b      	asrs	r3, r1
 800c628:	07db      	lsls	r3, r3, #31
 800c62a:	d42c      	bmi.n	800c686 <__sflush_r+0xd2>
 800c62c:	4b2b      	ldr	r3, [pc, #172]	; (800c6dc <__sflush_r+0x128>)
 800c62e:	4013      	ands	r3, r2
 800c630:	2200      	movs	r2, #0
 800c632:	6062      	str	r2, [r4, #4]
 800c634:	6922      	ldr	r2, [r4, #16]
 800c636:	b21b      	sxth	r3, r3
 800c638:	81a3      	strh	r3, [r4, #12]
 800c63a:	6022      	str	r2, [r4, #0]
 800c63c:	04db      	lsls	r3, r3, #19
 800c63e:	d505      	bpl.n	800c64c <__sflush_r+0x98>
 800c640:	1c43      	adds	r3, r0, #1
 800c642:	d102      	bne.n	800c64a <__sflush_r+0x96>
 800c644:	682b      	ldr	r3, [r5, #0]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d100      	bne.n	800c64c <__sflush_r+0x98>
 800c64a:	6520      	str	r0, [r4, #80]	; 0x50
 800c64c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c64e:	602e      	str	r6, [r5, #0]
 800c650:	2900      	cmp	r1, #0
 800c652:	d0c1      	beq.n	800c5d8 <__sflush_r+0x24>
 800c654:	0023      	movs	r3, r4
 800c656:	3340      	adds	r3, #64	; 0x40
 800c658:	4299      	cmp	r1, r3
 800c65a:	d002      	beq.n	800c662 <__sflush_r+0xae>
 800c65c:	0028      	movs	r0, r5
 800c65e:	f7fc fa53 	bl	8008b08 <_free_r>
 800c662:	2000      	movs	r0, #0
 800c664:	6320      	str	r0, [r4, #48]	; 0x30
 800c666:	e7b8      	b.n	800c5da <__sflush_r+0x26>
 800c668:	2301      	movs	r3, #1
 800c66a:	0028      	movs	r0, r5
 800c66c:	47b8      	blx	r7
 800c66e:	1c43      	adds	r3, r0, #1
 800c670:	d1c2      	bne.n	800c5f8 <__sflush_r+0x44>
 800c672:	682b      	ldr	r3, [r5, #0]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d0bf      	beq.n	800c5f8 <__sflush_r+0x44>
 800c678:	2b1d      	cmp	r3, #29
 800c67a:	d001      	beq.n	800c680 <__sflush_r+0xcc>
 800c67c:	2b16      	cmp	r3, #22
 800c67e:	d101      	bne.n	800c684 <__sflush_r+0xd0>
 800c680:	602e      	str	r6, [r5, #0]
 800c682:	e7a9      	b.n	800c5d8 <__sflush_r+0x24>
 800c684:	89a2      	ldrh	r2, [r4, #12]
 800c686:	2340      	movs	r3, #64	; 0x40
 800c688:	4313      	orrs	r3, r2
 800c68a:	81a3      	strh	r3, [r4, #12]
 800c68c:	e7a5      	b.n	800c5da <__sflush_r+0x26>
 800c68e:	6926      	ldr	r6, [r4, #16]
 800c690:	2e00      	cmp	r6, #0
 800c692:	d0a1      	beq.n	800c5d8 <__sflush_r+0x24>
 800c694:	6827      	ldr	r7, [r4, #0]
 800c696:	6026      	str	r6, [r4, #0]
 800c698:	1bbb      	subs	r3, r7, r6
 800c69a:	9301      	str	r3, [sp, #4]
 800c69c:	2300      	movs	r3, #0
 800c69e:	0789      	lsls	r1, r1, #30
 800c6a0:	d100      	bne.n	800c6a4 <__sflush_r+0xf0>
 800c6a2:	6963      	ldr	r3, [r4, #20]
 800c6a4:	60a3      	str	r3, [r4, #8]
 800c6a6:	9b01      	ldr	r3, [sp, #4]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	dc00      	bgt.n	800c6ae <__sflush_r+0xfa>
 800c6ac:	e794      	b.n	800c5d8 <__sflush_r+0x24>
 800c6ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c6b0:	0032      	movs	r2, r6
 800c6b2:	001f      	movs	r7, r3
 800c6b4:	0028      	movs	r0, r5
 800c6b6:	9b01      	ldr	r3, [sp, #4]
 800c6b8:	69e1      	ldr	r1, [r4, #28]
 800c6ba:	47b8      	blx	r7
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	dc06      	bgt.n	800c6ce <__sflush_r+0x11a>
 800c6c0:	2340      	movs	r3, #64	; 0x40
 800c6c2:	2001      	movs	r0, #1
 800c6c4:	89a2      	ldrh	r2, [r4, #12]
 800c6c6:	4240      	negs	r0, r0
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	81a3      	strh	r3, [r4, #12]
 800c6cc:	e785      	b.n	800c5da <__sflush_r+0x26>
 800c6ce:	9b01      	ldr	r3, [sp, #4]
 800c6d0:	1836      	adds	r6, r6, r0
 800c6d2:	1a1b      	subs	r3, r3, r0
 800c6d4:	9301      	str	r3, [sp, #4]
 800c6d6:	e7e6      	b.n	800c6a6 <__sflush_r+0xf2>
 800c6d8:	dfbffffe 	.word	0xdfbffffe
 800c6dc:	fffff7ff 	.word	0xfffff7ff

0800c6e0 <_fflush_r>:
 800c6e0:	b570      	push	{r4, r5, r6, lr}
 800c6e2:	0005      	movs	r5, r0
 800c6e4:	000c      	movs	r4, r1
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	d004      	beq.n	800c6f4 <_fflush_r+0x14>
 800c6ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d101      	bne.n	800c6f4 <_fflush_r+0x14>
 800c6f0:	f7fb ffac 	bl	800864c <__sinit>
 800c6f4:	220c      	movs	r2, #12
 800c6f6:	5ea3      	ldrsh	r3, [r4, r2]
 800c6f8:	1e1e      	subs	r6, r3, #0
 800c6fa:	d015      	beq.n	800c728 <_fflush_r+0x48>
 800c6fc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c6fe:	07d2      	lsls	r2, r2, #31
 800c700:	d404      	bmi.n	800c70c <_fflush_r+0x2c>
 800c702:	059b      	lsls	r3, r3, #22
 800c704:	d402      	bmi.n	800c70c <_fflush_r+0x2c>
 800c706:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c708:	f7fc f976 	bl	80089f8 <__retarget_lock_acquire_recursive>
 800c70c:	0021      	movs	r1, r4
 800c70e:	0028      	movs	r0, r5
 800c710:	f7ff ff50 	bl	800c5b4 <__sflush_r>
 800c714:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c716:	0006      	movs	r6, r0
 800c718:	07db      	lsls	r3, r3, #31
 800c71a:	d405      	bmi.n	800c728 <_fflush_r+0x48>
 800c71c:	89a3      	ldrh	r3, [r4, #12]
 800c71e:	059b      	lsls	r3, r3, #22
 800c720:	d402      	bmi.n	800c728 <_fflush_r+0x48>
 800c722:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c724:	f7fc f969 	bl	80089fa <__retarget_lock_release_recursive>
 800c728:	0030      	movs	r0, r6
 800c72a:	bd70      	pop	{r4, r5, r6, pc}

0800c72c <__sccl>:
 800c72c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c72e:	780b      	ldrb	r3, [r1, #0]
 800c730:	0004      	movs	r4, r0
 800c732:	2b5e      	cmp	r3, #94	; 0x5e
 800c734:	d019      	beq.n	800c76a <__sccl+0x3e>
 800c736:	2200      	movs	r2, #0
 800c738:	1c4d      	adds	r5, r1, #1
 800c73a:	0021      	movs	r1, r4
 800c73c:	1c60      	adds	r0, r4, #1
 800c73e:	30ff      	adds	r0, #255	; 0xff
 800c740:	700a      	strb	r2, [r1, #0]
 800c742:	3101      	adds	r1, #1
 800c744:	4281      	cmp	r1, r0
 800c746:	d1fb      	bne.n	800c740 <__sccl+0x14>
 800c748:	1e68      	subs	r0, r5, #1
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d00c      	beq.n	800c768 <__sccl+0x3c>
 800c74e:	2101      	movs	r1, #1
 800c750:	262d      	movs	r6, #45	; 0x2d
 800c752:	404a      	eors	r2, r1
 800c754:	0028      	movs	r0, r5
 800c756:	54e2      	strb	r2, [r4, r3]
 800c758:	7801      	ldrb	r1, [r0, #0]
 800c75a:	1c45      	adds	r5, r0, #1
 800c75c:	292d      	cmp	r1, #45	; 0x2d
 800c75e:	d00c      	beq.n	800c77a <__sccl+0x4e>
 800c760:	295d      	cmp	r1, #93	; 0x5d
 800c762:	d01d      	beq.n	800c7a0 <__sccl+0x74>
 800c764:	2900      	cmp	r1, #0
 800c766:	d104      	bne.n	800c772 <__sccl+0x46>
 800c768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c76a:	2201      	movs	r2, #1
 800c76c:	784b      	ldrb	r3, [r1, #1]
 800c76e:	1c8d      	adds	r5, r1, #2
 800c770:	e7e3      	b.n	800c73a <__sccl+0xe>
 800c772:	000b      	movs	r3, r1
 800c774:	e7ee      	b.n	800c754 <__sccl+0x28>
 800c776:	0033      	movs	r3, r6
 800c778:	e7ec      	b.n	800c754 <__sccl+0x28>
 800c77a:	7841      	ldrb	r1, [r0, #1]
 800c77c:	295d      	cmp	r1, #93	; 0x5d
 800c77e:	d0fa      	beq.n	800c776 <__sccl+0x4a>
 800c780:	428b      	cmp	r3, r1
 800c782:	dcf8      	bgt.n	800c776 <__sccl+0x4a>
 800c784:	001d      	movs	r5, r3
 800c786:	3002      	adds	r0, #2
 800c788:	3501      	adds	r5, #1
 800c78a:	5562      	strb	r2, [r4, r5]
 800c78c:	42a9      	cmp	r1, r5
 800c78e:	dcfb      	bgt.n	800c788 <__sccl+0x5c>
 800c790:	2500      	movs	r5, #0
 800c792:	1c5f      	adds	r7, r3, #1
 800c794:	428b      	cmp	r3, r1
 800c796:	da01      	bge.n	800c79c <__sccl+0x70>
 800c798:	1acd      	subs	r5, r1, r3
 800c79a:	3d01      	subs	r5, #1
 800c79c:	197b      	adds	r3, r7, r5
 800c79e:	e7db      	b.n	800c758 <__sccl+0x2c>
 800c7a0:	0028      	movs	r0, r5
 800c7a2:	e7e1      	b.n	800c768 <__sccl+0x3c>

0800c7a4 <_localeconv_r>:
 800c7a4:	4800      	ldr	r0, [pc, #0]	; (800c7a8 <_localeconv_r+0x4>)
 800c7a6:	4770      	bx	lr
 800c7a8:	20000530 	.word	0x20000530

0800c7ac <__libc_fini_array>:
 800c7ac:	b570      	push	{r4, r5, r6, lr}
 800c7ae:	4c07      	ldr	r4, [pc, #28]	; (800c7cc <__libc_fini_array+0x20>)
 800c7b0:	4d07      	ldr	r5, [pc, #28]	; (800c7d0 <__libc_fini_array+0x24>)
 800c7b2:	1b64      	subs	r4, r4, r5
 800c7b4:	10a4      	asrs	r4, r4, #2
 800c7b6:	2c00      	cmp	r4, #0
 800c7b8:	d102      	bne.n	800c7c0 <__libc_fini_array+0x14>
 800c7ba:	f002 fdcd 	bl	800f358 <_fini>
 800c7be:	bd70      	pop	{r4, r5, r6, pc}
 800c7c0:	3c01      	subs	r4, #1
 800c7c2:	00a3      	lsls	r3, r4, #2
 800c7c4:	58eb      	ldr	r3, [r5, r3]
 800c7c6:	4798      	blx	r3
 800c7c8:	e7f5      	b.n	800c7b6 <__libc_fini_array+0xa>
 800c7ca:	46c0      	nop			; (mov r8, r8)
 800c7cc:	0800f950 	.word	0x0800f950
 800c7d0:	0800f94c 	.word	0x0800f94c

0800c7d4 <memchr>:
 800c7d4:	b2c9      	uxtb	r1, r1
 800c7d6:	1882      	adds	r2, r0, r2
 800c7d8:	4290      	cmp	r0, r2
 800c7da:	d101      	bne.n	800c7e0 <memchr+0xc>
 800c7dc:	2000      	movs	r0, #0
 800c7de:	4770      	bx	lr
 800c7e0:	7803      	ldrb	r3, [r0, #0]
 800c7e2:	428b      	cmp	r3, r1
 800c7e4:	d0fb      	beq.n	800c7de <memchr+0xa>
 800c7e6:	3001      	adds	r0, #1
 800c7e8:	e7f6      	b.n	800c7d8 <memchr+0x4>
	...

0800c7ec <frexp>:
 800c7ec:	b570      	push	{r4, r5, r6, lr}
 800c7ee:	0014      	movs	r4, r2
 800c7f0:	2500      	movs	r5, #0
 800c7f2:	6025      	str	r5, [r4, #0]
 800c7f4:	4d10      	ldr	r5, [pc, #64]	; (800c838 <frexp+0x4c>)
 800c7f6:	004b      	lsls	r3, r1, #1
 800c7f8:	000a      	movs	r2, r1
 800c7fa:	085b      	lsrs	r3, r3, #1
 800c7fc:	42ab      	cmp	r3, r5
 800c7fe:	dc1a      	bgt.n	800c836 <frexp+0x4a>
 800c800:	001d      	movs	r5, r3
 800c802:	4305      	orrs	r5, r0
 800c804:	d017      	beq.n	800c836 <frexp+0x4a>
 800c806:	4d0d      	ldr	r5, [pc, #52]	; (800c83c <frexp+0x50>)
 800c808:	4229      	tst	r1, r5
 800c80a:	d109      	bne.n	800c820 <frexp+0x34>
 800c80c:	2200      	movs	r2, #0
 800c80e:	4b0c      	ldr	r3, [pc, #48]	; (800c840 <frexp+0x54>)
 800c810:	f7f4 ff2c 	bl	800166c <__aeabi_dmul>
 800c814:	2536      	movs	r5, #54	; 0x36
 800c816:	000a      	movs	r2, r1
 800c818:	004b      	lsls	r3, r1, #1
 800c81a:	426d      	negs	r5, r5
 800c81c:	085b      	lsrs	r3, r3, #1
 800c81e:	6025      	str	r5, [r4, #0]
 800c820:	4d08      	ldr	r5, [pc, #32]	; (800c844 <frexp+0x58>)
 800c822:	151b      	asrs	r3, r3, #20
 800c824:	195b      	adds	r3, r3, r5
 800c826:	6825      	ldr	r5, [r4, #0]
 800c828:	18eb      	adds	r3, r5, r3
 800c82a:	6023      	str	r3, [r4, #0]
 800c82c:	4b06      	ldr	r3, [pc, #24]	; (800c848 <frexp+0x5c>)
 800c82e:	401a      	ands	r2, r3
 800c830:	4b06      	ldr	r3, [pc, #24]	; (800c84c <frexp+0x60>)
 800c832:	4313      	orrs	r3, r2
 800c834:	0019      	movs	r1, r3
 800c836:	bd70      	pop	{r4, r5, r6, pc}
 800c838:	7fefffff 	.word	0x7fefffff
 800c83c:	7ff00000 	.word	0x7ff00000
 800c840:	43500000 	.word	0x43500000
 800c844:	fffffc02 	.word	0xfffffc02
 800c848:	800fffff 	.word	0x800fffff
 800c84c:	3fe00000 	.word	0x3fe00000

0800c850 <__register_exitproc>:
 800c850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c852:	4f1c      	ldr	r7, [pc, #112]	; (800c8c4 <__register_exitproc+0x74>)
 800c854:	0004      	movs	r4, r0
 800c856:	6838      	ldr	r0, [r7, #0]
 800c858:	0016      	movs	r6, r2
 800c85a:	9301      	str	r3, [sp, #4]
 800c85c:	9100      	str	r1, [sp, #0]
 800c85e:	f7fc f8cb 	bl	80089f8 <__retarget_lock_acquire_recursive>
 800c862:	4a19      	ldr	r2, [pc, #100]	; (800c8c8 <__register_exitproc+0x78>)
 800c864:	6813      	ldr	r3, [r2, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d101      	bne.n	800c86e <__register_exitproc+0x1e>
 800c86a:	4b18      	ldr	r3, [pc, #96]	; (800c8cc <__register_exitproc+0x7c>)
 800c86c:	6013      	str	r3, [r2, #0]
 800c86e:	685a      	ldr	r2, [r3, #4]
 800c870:	6838      	ldr	r0, [r7, #0]
 800c872:	2a1f      	cmp	r2, #31
 800c874:	dd04      	ble.n	800c880 <__register_exitproc+0x30>
 800c876:	f7fc f8c0 	bl	80089fa <__retarget_lock_release_recursive>
 800c87a:	2001      	movs	r0, #1
 800c87c:	4240      	negs	r0, r0
 800c87e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c880:	2c00      	cmp	r4, #0
 800c882:	d014      	beq.n	800c8ae <__register_exitproc+0x5e>
 800c884:	0091      	lsls	r1, r2, #2
 800c886:	1859      	adds	r1, r3, r1
 800c888:	000f      	movs	r7, r1
 800c88a:	3788      	adds	r7, #136	; 0x88
 800c88c:	603e      	str	r6, [r7, #0]
 800c88e:	2701      	movs	r7, #1
 800c890:	001e      	movs	r6, r3
 800c892:	4097      	lsls	r7, r2
 800c894:	3685      	adds	r6, #133	; 0x85
 800c896:	36ff      	adds	r6, #255	; 0xff
 800c898:	6875      	ldr	r5, [r6, #4]
 800c89a:	31fc      	adds	r1, #252	; 0xfc
 800c89c:	433d      	orrs	r5, r7
 800c89e:	6075      	str	r5, [r6, #4]
 800c8a0:	9d01      	ldr	r5, [sp, #4]
 800c8a2:	60cd      	str	r5, [r1, #12]
 800c8a4:	2c02      	cmp	r4, #2
 800c8a6:	d102      	bne.n	800c8ae <__register_exitproc+0x5e>
 800c8a8:	68b1      	ldr	r1, [r6, #8]
 800c8aa:	4339      	orrs	r1, r7
 800c8ac:	60b1      	str	r1, [r6, #8]
 800c8ae:	1c51      	adds	r1, r2, #1
 800c8b0:	6059      	str	r1, [r3, #4]
 800c8b2:	3202      	adds	r2, #2
 800c8b4:	9900      	ldr	r1, [sp, #0]
 800c8b6:	0092      	lsls	r2, r2, #2
 800c8b8:	50d1      	str	r1, [r2, r3]
 800c8ba:	f7fc f89e 	bl	80089fa <__retarget_lock_release_recursive>
 800c8be:	2000      	movs	r0, #0
 800c8c0:	e7dd      	b.n	800c87e <__register_exitproc+0x2e>
 800c8c2:	46c0      	nop			; (mov r8, r8)
 800c8c4:	200006d4 	.word	0x200006d4
 800c8c8:	20000dcc 	.word	0x20000dcc
 800c8cc:	20000dd0 	.word	0x20000dd0

0800c8d0 <__assert_func>:
 800c8d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c8d2:	0014      	movs	r4, r2
 800c8d4:	001a      	movs	r2, r3
 800c8d6:	4b09      	ldr	r3, [pc, #36]	; (800c8fc <__assert_func+0x2c>)
 800c8d8:	0005      	movs	r5, r0
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	000e      	movs	r6, r1
 800c8de:	68d8      	ldr	r0, [r3, #12]
 800c8e0:	4b07      	ldr	r3, [pc, #28]	; (800c900 <__assert_func+0x30>)
 800c8e2:	2c00      	cmp	r4, #0
 800c8e4:	d101      	bne.n	800c8ea <__assert_func+0x1a>
 800c8e6:	4b07      	ldr	r3, [pc, #28]	; (800c904 <__assert_func+0x34>)
 800c8e8:	001c      	movs	r4, r3
 800c8ea:	4907      	ldr	r1, [pc, #28]	; (800c908 <__assert_func+0x38>)
 800c8ec:	9301      	str	r3, [sp, #4]
 800c8ee:	9402      	str	r4, [sp, #8]
 800c8f0:	002b      	movs	r3, r5
 800c8f2:	9600      	str	r6, [sp, #0]
 800c8f4:	f001 faa6 	bl	800de44 <fiprintf>
 800c8f8:	f002 fb8e 	bl	800f018 <abort>
 800c8fc:	200006d0 	.word	0x200006d0
 800c900:	0800f878 	.word	0x0800f878
 800c904:	0800f8b3 	.word	0x0800f8b3
 800c908:	0800f885 	.word	0x0800f885

0800c90c <_calloc_r>:
 800c90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c90e:	2400      	movs	r4, #0
 800c910:	0c0b      	lsrs	r3, r1, #16
 800c912:	0c16      	lsrs	r6, r2, #16
 800c914:	42a3      	cmp	r3, r4
 800c916:	d133      	bne.n	800c980 <_calloc_r+0x74>
 800c918:	42a6      	cmp	r6, r4
 800c91a:	d121      	bne.n	800c960 <_calloc_r+0x54>
 800c91c:	b28b      	uxth	r3, r1
 800c91e:	b291      	uxth	r1, r2
 800c920:	4359      	muls	r1, r3
 800c922:	f7fa fd11 	bl	8007348 <_malloc_r>
 800c926:	1e05      	subs	r5, r0, #0
 800c928:	d033      	beq.n	800c992 <_calloc_r+0x86>
 800c92a:	0003      	movs	r3, r0
 800c92c:	3b08      	subs	r3, #8
 800c92e:	685a      	ldr	r2, [r3, #4]
 800c930:	2303      	movs	r3, #3
 800c932:	439a      	bics	r2, r3
 800c934:	3a04      	subs	r2, #4
 800c936:	2a24      	cmp	r2, #36	; 0x24
 800c938:	d832      	bhi.n	800c9a0 <_calloc_r+0x94>
 800c93a:	0003      	movs	r3, r0
 800c93c:	2a13      	cmp	r2, #19
 800c93e:	d90a      	bls.n	800c956 <_calloc_r+0x4a>
 800c940:	6004      	str	r4, [r0, #0]
 800c942:	6044      	str	r4, [r0, #4]
 800c944:	3308      	adds	r3, #8
 800c946:	2a1b      	cmp	r2, #27
 800c948:	d905      	bls.n	800c956 <_calloc_r+0x4a>
 800c94a:	6084      	str	r4, [r0, #8]
 800c94c:	60c4      	str	r4, [r0, #12]
 800c94e:	2a24      	cmp	r2, #36	; 0x24
 800c950:	d021      	beq.n	800c996 <_calloc_r+0x8a>
 800c952:	0003      	movs	r3, r0
 800c954:	3310      	adds	r3, #16
 800c956:	2200      	movs	r2, #0
 800c958:	601a      	str	r2, [r3, #0]
 800c95a:	605a      	str	r2, [r3, #4]
 800c95c:	609a      	str	r2, [r3, #8]
 800c95e:	e018      	b.n	800c992 <_calloc_r+0x86>
 800c960:	1c33      	adds	r3, r6, #0
 800c962:	1c0d      	adds	r5, r1, #0
 800c964:	b289      	uxth	r1, r1
 800c966:	b292      	uxth	r2, r2
 800c968:	434a      	muls	r2, r1
 800c96a:	b2ad      	uxth	r5, r5
 800c96c:	b299      	uxth	r1, r3
 800c96e:	4369      	muls	r1, r5
 800c970:	0c13      	lsrs	r3, r2, #16
 800c972:	18c9      	adds	r1, r1, r3
 800c974:	0c0b      	lsrs	r3, r1, #16
 800c976:	d107      	bne.n	800c988 <_calloc_r+0x7c>
 800c978:	0409      	lsls	r1, r1, #16
 800c97a:	b292      	uxth	r2, r2
 800c97c:	4311      	orrs	r1, r2
 800c97e:	e7d0      	b.n	800c922 <_calloc_r+0x16>
 800c980:	2e00      	cmp	r6, #0
 800c982:	d101      	bne.n	800c988 <_calloc_r+0x7c>
 800c984:	1c15      	adds	r5, r2, #0
 800c986:	e7ed      	b.n	800c964 <_calloc_r+0x58>
 800c988:	f7fc f80a 	bl	80089a0 <__errno>
 800c98c:	230c      	movs	r3, #12
 800c98e:	2500      	movs	r5, #0
 800c990:	6003      	str	r3, [r0, #0]
 800c992:	0028      	movs	r0, r5
 800c994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c996:	0003      	movs	r3, r0
 800c998:	6104      	str	r4, [r0, #16]
 800c99a:	3318      	adds	r3, #24
 800c99c:	6144      	str	r4, [r0, #20]
 800c99e:	e7da      	b.n	800c956 <_calloc_r+0x4a>
 800c9a0:	2100      	movs	r1, #0
 800c9a2:	f7fb ff51 	bl	8008848 <memset>
 800c9a6:	e7f4      	b.n	800c992 <_calloc_r+0x86>

0800c9a8 <quorem>:
 800c9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9aa:	6902      	ldr	r2, [r0, #16]
 800c9ac:	690b      	ldr	r3, [r1, #16]
 800c9ae:	b089      	sub	sp, #36	; 0x24
 800c9b0:	0007      	movs	r7, r0
 800c9b2:	9104      	str	r1, [sp, #16]
 800c9b4:	2000      	movs	r0, #0
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	db69      	blt.n	800ca8e <quorem+0xe6>
 800c9ba:	3b01      	subs	r3, #1
 800c9bc:	009c      	lsls	r4, r3, #2
 800c9be:	9301      	str	r3, [sp, #4]
 800c9c0:	000b      	movs	r3, r1
 800c9c2:	3314      	adds	r3, #20
 800c9c4:	9306      	str	r3, [sp, #24]
 800c9c6:	191b      	adds	r3, r3, r4
 800c9c8:	9305      	str	r3, [sp, #20]
 800c9ca:	003b      	movs	r3, r7
 800c9cc:	3314      	adds	r3, #20
 800c9ce:	9303      	str	r3, [sp, #12]
 800c9d0:	191c      	adds	r4, r3, r4
 800c9d2:	9b05      	ldr	r3, [sp, #20]
 800c9d4:	6826      	ldr	r6, [r4, #0]
 800c9d6:	681d      	ldr	r5, [r3, #0]
 800c9d8:	0030      	movs	r0, r6
 800c9da:	3501      	adds	r5, #1
 800c9dc:	0029      	movs	r1, r5
 800c9de:	f7f3 fbad 	bl	800013c <__udivsi3>
 800c9e2:	9002      	str	r0, [sp, #8]
 800c9e4:	42ae      	cmp	r6, r5
 800c9e6:	d329      	bcc.n	800ca3c <quorem+0x94>
 800c9e8:	9b06      	ldr	r3, [sp, #24]
 800c9ea:	2600      	movs	r6, #0
 800c9ec:	469c      	mov	ip, r3
 800c9ee:	9d03      	ldr	r5, [sp, #12]
 800c9f0:	9606      	str	r6, [sp, #24]
 800c9f2:	4662      	mov	r2, ip
 800c9f4:	ca08      	ldmia	r2!, {r3}
 800c9f6:	6828      	ldr	r0, [r5, #0]
 800c9f8:	4694      	mov	ip, r2
 800c9fa:	9a02      	ldr	r2, [sp, #8]
 800c9fc:	b299      	uxth	r1, r3
 800c9fe:	4351      	muls	r1, r2
 800ca00:	0c1b      	lsrs	r3, r3, #16
 800ca02:	4353      	muls	r3, r2
 800ca04:	1989      	adds	r1, r1, r6
 800ca06:	0c0a      	lsrs	r2, r1, #16
 800ca08:	189b      	adds	r3, r3, r2
 800ca0a:	9307      	str	r3, [sp, #28]
 800ca0c:	0c1e      	lsrs	r6, r3, #16
 800ca0e:	9b06      	ldr	r3, [sp, #24]
 800ca10:	b282      	uxth	r2, r0
 800ca12:	18d2      	adds	r2, r2, r3
 800ca14:	466b      	mov	r3, sp
 800ca16:	b289      	uxth	r1, r1
 800ca18:	8b9b      	ldrh	r3, [r3, #28]
 800ca1a:	1a52      	subs	r2, r2, r1
 800ca1c:	0c01      	lsrs	r1, r0, #16
 800ca1e:	1ac9      	subs	r1, r1, r3
 800ca20:	1413      	asrs	r3, r2, #16
 800ca22:	18cb      	adds	r3, r1, r3
 800ca24:	1419      	asrs	r1, r3, #16
 800ca26:	b292      	uxth	r2, r2
 800ca28:	041b      	lsls	r3, r3, #16
 800ca2a:	4313      	orrs	r3, r2
 800ca2c:	c508      	stmia	r5!, {r3}
 800ca2e:	9b05      	ldr	r3, [sp, #20]
 800ca30:	9106      	str	r1, [sp, #24]
 800ca32:	4563      	cmp	r3, ip
 800ca34:	d2dd      	bcs.n	800c9f2 <quorem+0x4a>
 800ca36:	6823      	ldr	r3, [r4, #0]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d030      	beq.n	800ca9e <quorem+0xf6>
 800ca3c:	0038      	movs	r0, r7
 800ca3e:	9904      	ldr	r1, [sp, #16]
 800ca40:	f7fc ff04 	bl	800984c <__mcmp>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	db21      	blt.n	800ca8c <quorem+0xe4>
 800ca48:	0038      	movs	r0, r7
 800ca4a:	2600      	movs	r6, #0
 800ca4c:	9b02      	ldr	r3, [sp, #8]
 800ca4e:	9c04      	ldr	r4, [sp, #16]
 800ca50:	3301      	adds	r3, #1
 800ca52:	9302      	str	r3, [sp, #8]
 800ca54:	3014      	adds	r0, #20
 800ca56:	3414      	adds	r4, #20
 800ca58:	6803      	ldr	r3, [r0, #0]
 800ca5a:	cc02      	ldmia	r4!, {r1}
 800ca5c:	b29d      	uxth	r5, r3
 800ca5e:	19ad      	adds	r5, r5, r6
 800ca60:	b28a      	uxth	r2, r1
 800ca62:	1aaa      	subs	r2, r5, r2
 800ca64:	0c09      	lsrs	r1, r1, #16
 800ca66:	0c1b      	lsrs	r3, r3, #16
 800ca68:	1a5b      	subs	r3, r3, r1
 800ca6a:	1411      	asrs	r1, r2, #16
 800ca6c:	185b      	adds	r3, r3, r1
 800ca6e:	141e      	asrs	r6, r3, #16
 800ca70:	b292      	uxth	r2, r2
 800ca72:	041b      	lsls	r3, r3, #16
 800ca74:	4313      	orrs	r3, r2
 800ca76:	c008      	stmia	r0!, {r3}
 800ca78:	9b05      	ldr	r3, [sp, #20]
 800ca7a:	42a3      	cmp	r3, r4
 800ca7c:	d2ec      	bcs.n	800ca58 <quorem+0xb0>
 800ca7e:	9b01      	ldr	r3, [sp, #4]
 800ca80:	9a03      	ldr	r2, [sp, #12]
 800ca82:	009b      	lsls	r3, r3, #2
 800ca84:	18d3      	adds	r3, r2, r3
 800ca86:	681a      	ldr	r2, [r3, #0]
 800ca88:	2a00      	cmp	r2, #0
 800ca8a:	d015      	beq.n	800cab8 <quorem+0x110>
 800ca8c:	9802      	ldr	r0, [sp, #8]
 800ca8e:	b009      	add	sp, #36	; 0x24
 800ca90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca92:	6823      	ldr	r3, [r4, #0]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d106      	bne.n	800caa6 <quorem+0xfe>
 800ca98:	9b01      	ldr	r3, [sp, #4]
 800ca9a:	3b01      	subs	r3, #1
 800ca9c:	9301      	str	r3, [sp, #4]
 800ca9e:	9b03      	ldr	r3, [sp, #12]
 800caa0:	3c04      	subs	r4, #4
 800caa2:	42a3      	cmp	r3, r4
 800caa4:	d3f5      	bcc.n	800ca92 <quorem+0xea>
 800caa6:	9b01      	ldr	r3, [sp, #4]
 800caa8:	613b      	str	r3, [r7, #16]
 800caaa:	e7c7      	b.n	800ca3c <quorem+0x94>
 800caac:	681a      	ldr	r2, [r3, #0]
 800caae:	2a00      	cmp	r2, #0
 800cab0:	d106      	bne.n	800cac0 <quorem+0x118>
 800cab2:	9a01      	ldr	r2, [sp, #4]
 800cab4:	3a01      	subs	r2, #1
 800cab6:	9201      	str	r2, [sp, #4]
 800cab8:	9a03      	ldr	r2, [sp, #12]
 800caba:	3b04      	subs	r3, #4
 800cabc:	429a      	cmp	r2, r3
 800cabe:	d3f5      	bcc.n	800caac <quorem+0x104>
 800cac0:	9b01      	ldr	r3, [sp, #4]
 800cac2:	613b      	str	r3, [r7, #16]
 800cac4:	e7e2      	b.n	800ca8c <quorem+0xe4>
	...

0800cac8 <_dtoa_r>:
 800cac8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800caca:	0014      	movs	r4, r2
 800cacc:	001d      	movs	r5, r3
 800cace:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800cad0:	b09d      	sub	sp, #116	; 0x74
 800cad2:	9408      	str	r4, [sp, #32]
 800cad4:	9509      	str	r5, [sp, #36]	; 0x24
 800cad6:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800cad8:	9004      	str	r0, [sp, #16]
 800cada:	2900      	cmp	r1, #0
 800cadc:	d009      	beq.n	800caf2 <_dtoa_r+0x2a>
 800cade:	2301      	movs	r3, #1
 800cae0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cae2:	4093      	lsls	r3, r2
 800cae4:	604a      	str	r2, [r1, #4]
 800cae6:	608b      	str	r3, [r1, #8]
 800cae8:	f7fc fc56 	bl	8009398 <_Bfree>
 800caec:	2300      	movs	r3, #0
 800caee:	9a04      	ldr	r2, [sp, #16]
 800caf0:	6393      	str	r3, [r2, #56]	; 0x38
 800caf2:	2d00      	cmp	r5, #0
 800caf4:	da1e      	bge.n	800cb34 <_dtoa_r+0x6c>
 800caf6:	2301      	movs	r3, #1
 800caf8:	6033      	str	r3, [r6, #0]
 800cafa:	006b      	lsls	r3, r5, #1
 800cafc:	085b      	lsrs	r3, r3, #1
 800cafe:	9309      	str	r3, [sp, #36]	; 0x24
 800cb00:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cb02:	4bb5      	ldr	r3, [pc, #724]	; (800cdd8 <_dtoa_r+0x310>)
 800cb04:	4ab4      	ldr	r2, [pc, #720]	; (800cdd8 <_dtoa_r+0x310>)
 800cb06:	403b      	ands	r3, r7
 800cb08:	4293      	cmp	r3, r2
 800cb0a:	d116      	bne.n	800cb3a <_dtoa_r+0x72>
 800cb0c:	4bb3      	ldr	r3, [pc, #716]	; (800cddc <_dtoa_r+0x314>)
 800cb0e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cb10:	6013      	str	r3, [r2, #0]
 800cb12:	033b      	lsls	r3, r7, #12
 800cb14:	0b1b      	lsrs	r3, r3, #12
 800cb16:	4323      	orrs	r3, r4
 800cb18:	d101      	bne.n	800cb1e <_dtoa_r+0x56>
 800cb1a:	f000 fdb2 	bl	800d682 <_dtoa_r+0xbba>
 800cb1e:	4bb0      	ldr	r3, [pc, #704]	; (800cde0 <_dtoa_r+0x318>)
 800cb20:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800cb22:	9306      	str	r3, [sp, #24]
 800cb24:	2a00      	cmp	r2, #0
 800cb26:	d002      	beq.n	800cb2e <_dtoa_r+0x66>
 800cb28:	4bae      	ldr	r3, [pc, #696]	; (800cde4 <_dtoa_r+0x31c>)
 800cb2a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800cb2c:	6013      	str	r3, [r2, #0]
 800cb2e:	9806      	ldr	r0, [sp, #24]
 800cb30:	b01d      	add	sp, #116	; 0x74
 800cb32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb34:	2300      	movs	r3, #0
 800cb36:	6033      	str	r3, [r6, #0]
 800cb38:	e7e2      	b.n	800cb00 <_dtoa_r+0x38>
 800cb3a:	9a08      	ldr	r2, [sp, #32]
 800cb3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb3e:	9210      	str	r2, [sp, #64]	; 0x40
 800cb40:	9311      	str	r3, [sp, #68]	; 0x44
 800cb42:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cb44:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cb46:	2200      	movs	r2, #0
 800cb48:	2300      	movs	r3, #0
 800cb4a:	f7f3 fc7d 	bl	8000448 <__aeabi_dcmpeq>
 800cb4e:	1e06      	subs	r6, r0, #0
 800cb50:	d009      	beq.n	800cb66 <_dtoa_r+0x9e>
 800cb52:	2301      	movs	r3, #1
 800cb54:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cb56:	6013      	str	r3, [r2, #0]
 800cb58:	4ba3      	ldr	r3, [pc, #652]	; (800cde8 <_dtoa_r+0x320>)
 800cb5a:	9306      	str	r3, [sp, #24]
 800cb5c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d0e5      	beq.n	800cb2e <_dtoa_r+0x66>
 800cb62:	4ba2      	ldr	r3, [pc, #648]	; (800cdec <_dtoa_r+0x324>)
 800cb64:	e7e1      	b.n	800cb2a <_dtoa_r+0x62>
 800cb66:	ab1a      	add	r3, sp, #104	; 0x68
 800cb68:	9301      	str	r3, [sp, #4]
 800cb6a:	ab1b      	add	r3, sp, #108	; 0x6c
 800cb6c:	9300      	str	r3, [sp, #0]
 800cb6e:	9804      	ldr	r0, [sp, #16]
 800cb70:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cb72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cb74:	f7fc ff86 	bl	8009a84 <__d2b>
 800cb78:	007a      	lsls	r2, r7, #1
 800cb7a:	9005      	str	r0, [sp, #20]
 800cb7c:	0d52      	lsrs	r2, r2, #21
 800cb7e:	d100      	bne.n	800cb82 <_dtoa_r+0xba>
 800cb80:	e07b      	b.n	800cc7a <_dtoa_r+0x1b2>
 800cb82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cb84:	9617      	str	r6, [sp, #92]	; 0x5c
 800cb86:	0319      	lsls	r1, r3, #12
 800cb88:	4b99      	ldr	r3, [pc, #612]	; (800cdf0 <_dtoa_r+0x328>)
 800cb8a:	0b09      	lsrs	r1, r1, #12
 800cb8c:	430b      	orrs	r3, r1
 800cb8e:	4999      	ldr	r1, [pc, #612]	; (800cdf4 <_dtoa_r+0x32c>)
 800cb90:	1857      	adds	r7, r2, r1
 800cb92:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cb94:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cb96:	0019      	movs	r1, r3
 800cb98:	2200      	movs	r2, #0
 800cb9a:	4b97      	ldr	r3, [pc, #604]	; (800cdf8 <_dtoa_r+0x330>)
 800cb9c:	f7f5 f828 	bl	8001bf0 <__aeabi_dsub>
 800cba0:	4a96      	ldr	r2, [pc, #600]	; (800cdfc <_dtoa_r+0x334>)
 800cba2:	4b97      	ldr	r3, [pc, #604]	; (800ce00 <_dtoa_r+0x338>)
 800cba4:	f7f4 fd62 	bl	800166c <__aeabi_dmul>
 800cba8:	4a96      	ldr	r2, [pc, #600]	; (800ce04 <_dtoa_r+0x33c>)
 800cbaa:	4b97      	ldr	r3, [pc, #604]	; (800ce08 <_dtoa_r+0x340>)
 800cbac:	f7f3 fe04 	bl	80007b8 <__aeabi_dadd>
 800cbb0:	0004      	movs	r4, r0
 800cbb2:	0038      	movs	r0, r7
 800cbb4:	000d      	movs	r5, r1
 800cbb6:	f7f5 fbf1 	bl	800239c <__aeabi_i2d>
 800cbba:	4a94      	ldr	r2, [pc, #592]	; (800ce0c <_dtoa_r+0x344>)
 800cbbc:	4b94      	ldr	r3, [pc, #592]	; (800ce10 <_dtoa_r+0x348>)
 800cbbe:	f7f4 fd55 	bl	800166c <__aeabi_dmul>
 800cbc2:	0002      	movs	r2, r0
 800cbc4:	000b      	movs	r3, r1
 800cbc6:	0020      	movs	r0, r4
 800cbc8:	0029      	movs	r1, r5
 800cbca:	f7f3 fdf5 	bl	80007b8 <__aeabi_dadd>
 800cbce:	0004      	movs	r4, r0
 800cbd0:	000d      	movs	r5, r1
 800cbd2:	f7f5 fbad 	bl	8002330 <__aeabi_d2iz>
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	9003      	str	r0, [sp, #12]
 800cbda:	2300      	movs	r3, #0
 800cbdc:	0020      	movs	r0, r4
 800cbde:	0029      	movs	r1, r5
 800cbe0:	f7f3 fc38 	bl	8000454 <__aeabi_dcmplt>
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	d00b      	beq.n	800cc00 <_dtoa_r+0x138>
 800cbe8:	9803      	ldr	r0, [sp, #12]
 800cbea:	f7f5 fbd7 	bl	800239c <__aeabi_i2d>
 800cbee:	002b      	movs	r3, r5
 800cbf0:	0022      	movs	r2, r4
 800cbf2:	f7f3 fc29 	bl	8000448 <__aeabi_dcmpeq>
 800cbf6:	4243      	negs	r3, r0
 800cbf8:	4158      	adcs	r0, r3
 800cbfa:	9b03      	ldr	r3, [sp, #12]
 800cbfc:	1a1b      	subs	r3, r3, r0
 800cbfe:	9303      	str	r3, [sp, #12]
 800cc00:	2301      	movs	r3, #1
 800cc02:	9316      	str	r3, [sp, #88]	; 0x58
 800cc04:	9b03      	ldr	r3, [sp, #12]
 800cc06:	2b16      	cmp	r3, #22
 800cc08:	d810      	bhi.n	800cc2c <_dtoa_r+0x164>
 800cc0a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cc0c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cc0e:	9a03      	ldr	r2, [sp, #12]
 800cc10:	4b80      	ldr	r3, [pc, #512]	; (800ce14 <_dtoa_r+0x34c>)
 800cc12:	00d2      	lsls	r2, r2, #3
 800cc14:	189b      	adds	r3, r3, r2
 800cc16:	681a      	ldr	r2, [r3, #0]
 800cc18:	685b      	ldr	r3, [r3, #4]
 800cc1a:	f7f3 fc1b 	bl	8000454 <__aeabi_dcmplt>
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	d047      	beq.n	800ccb2 <_dtoa_r+0x1ea>
 800cc22:	9b03      	ldr	r3, [sp, #12]
 800cc24:	3b01      	subs	r3, #1
 800cc26:	9303      	str	r3, [sp, #12]
 800cc28:	2300      	movs	r3, #0
 800cc2a:	9316      	str	r3, [sp, #88]	; 0x58
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800cc30:	920a      	str	r2, [sp, #40]	; 0x28
 800cc32:	1bdb      	subs	r3, r3, r7
 800cc34:	1e5a      	subs	r2, r3, #1
 800cc36:	d53e      	bpl.n	800ccb6 <_dtoa_r+0x1ee>
 800cc38:	2201      	movs	r2, #1
 800cc3a:	1ad3      	subs	r3, r2, r3
 800cc3c:	930a      	str	r3, [sp, #40]	; 0x28
 800cc3e:	2300      	movs	r3, #0
 800cc40:	930c      	str	r3, [sp, #48]	; 0x30
 800cc42:	9b03      	ldr	r3, [sp, #12]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	db38      	blt.n	800ccba <_dtoa_r+0x1f2>
 800cc48:	9a03      	ldr	r2, [sp, #12]
 800cc4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc4c:	4694      	mov	ip, r2
 800cc4e:	4463      	add	r3, ip
 800cc50:	930c      	str	r3, [sp, #48]	; 0x30
 800cc52:	2300      	movs	r3, #0
 800cc54:	9213      	str	r2, [sp, #76]	; 0x4c
 800cc56:	930d      	str	r3, [sp, #52]	; 0x34
 800cc58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc5a:	2401      	movs	r4, #1
 800cc5c:	2b09      	cmp	r3, #9
 800cc5e:	d867      	bhi.n	800cd30 <_dtoa_r+0x268>
 800cc60:	2b05      	cmp	r3, #5
 800cc62:	dd02      	ble.n	800cc6a <_dtoa_r+0x1a2>
 800cc64:	2400      	movs	r4, #0
 800cc66:	3b04      	subs	r3, #4
 800cc68:	9322      	str	r3, [sp, #136]	; 0x88
 800cc6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc6c:	1e98      	subs	r0, r3, #2
 800cc6e:	2803      	cmp	r0, #3
 800cc70:	d867      	bhi.n	800cd42 <_dtoa_r+0x27a>
 800cc72:	f7f3 fa4f 	bl	8000114 <__gnu_thumb1_case_uqi>
 800cc76:	3a2b      	.short	0x3a2b
 800cc78:	5b38      	.short	0x5b38
 800cc7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc7c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800cc7e:	18f6      	adds	r6, r6, r3
 800cc80:	4b65      	ldr	r3, [pc, #404]	; (800ce18 <_dtoa_r+0x350>)
 800cc82:	18f2      	adds	r2, r6, r3
 800cc84:	2a20      	cmp	r2, #32
 800cc86:	dd0f      	ble.n	800cca8 <_dtoa_r+0x1e0>
 800cc88:	2340      	movs	r3, #64	; 0x40
 800cc8a:	1a9b      	subs	r3, r3, r2
 800cc8c:	409f      	lsls	r7, r3
 800cc8e:	4b63      	ldr	r3, [pc, #396]	; (800ce1c <_dtoa_r+0x354>)
 800cc90:	0038      	movs	r0, r7
 800cc92:	18f3      	adds	r3, r6, r3
 800cc94:	40dc      	lsrs	r4, r3
 800cc96:	4320      	orrs	r0, r4
 800cc98:	f7f5 fbb0 	bl	80023fc <__aeabi_ui2d>
 800cc9c:	2201      	movs	r2, #1
 800cc9e:	4b60      	ldr	r3, [pc, #384]	; (800ce20 <_dtoa_r+0x358>)
 800cca0:	1e77      	subs	r7, r6, #1
 800cca2:	18cb      	adds	r3, r1, r3
 800cca4:	9217      	str	r2, [sp, #92]	; 0x5c
 800cca6:	e776      	b.n	800cb96 <_dtoa_r+0xce>
 800cca8:	2320      	movs	r3, #32
 800ccaa:	0020      	movs	r0, r4
 800ccac:	1a9b      	subs	r3, r3, r2
 800ccae:	4098      	lsls	r0, r3
 800ccb0:	e7f2      	b.n	800cc98 <_dtoa_r+0x1d0>
 800ccb2:	9016      	str	r0, [sp, #88]	; 0x58
 800ccb4:	e7ba      	b.n	800cc2c <_dtoa_r+0x164>
 800ccb6:	920c      	str	r2, [sp, #48]	; 0x30
 800ccb8:	e7c3      	b.n	800cc42 <_dtoa_r+0x17a>
 800ccba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccbc:	9a03      	ldr	r2, [sp, #12]
 800ccbe:	1a9b      	subs	r3, r3, r2
 800ccc0:	930a      	str	r3, [sp, #40]	; 0x28
 800ccc2:	4253      	negs	r3, r2
 800ccc4:	930d      	str	r3, [sp, #52]	; 0x34
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	9313      	str	r3, [sp, #76]	; 0x4c
 800ccca:	e7c5      	b.n	800cc58 <_dtoa_r+0x190>
 800cccc:	2300      	movs	r3, #0
 800ccce:	930f      	str	r3, [sp, #60]	; 0x3c
 800ccd0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ccd2:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccd4:	9307      	str	r3, [sp, #28]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	dc13      	bgt.n	800cd02 <_dtoa_r+0x23a>
 800ccda:	2301      	movs	r3, #1
 800ccdc:	001a      	movs	r2, r3
 800ccde:	930b      	str	r3, [sp, #44]	; 0x2c
 800cce0:	9307      	str	r3, [sp, #28]
 800cce2:	9223      	str	r2, [sp, #140]	; 0x8c
 800cce4:	e00d      	b.n	800cd02 <_dtoa_r+0x23a>
 800cce6:	2301      	movs	r3, #1
 800cce8:	e7f1      	b.n	800ccce <_dtoa_r+0x206>
 800ccea:	2300      	movs	r3, #0
 800ccec:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ccee:	930f      	str	r3, [sp, #60]	; 0x3c
 800ccf0:	4694      	mov	ip, r2
 800ccf2:	9b03      	ldr	r3, [sp, #12]
 800ccf4:	4463      	add	r3, ip
 800ccf6:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccf8:	3301      	adds	r3, #1
 800ccfa:	9307      	str	r3, [sp, #28]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	dc00      	bgt.n	800cd02 <_dtoa_r+0x23a>
 800cd00:	2301      	movs	r3, #1
 800cd02:	2100      	movs	r1, #0
 800cd04:	2204      	movs	r2, #4
 800cd06:	0010      	movs	r0, r2
 800cd08:	3014      	adds	r0, #20
 800cd0a:	4298      	cmp	r0, r3
 800cd0c:	d91d      	bls.n	800cd4a <_dtoa_r+0x282>
 800cd0e:	9b04      	ldr	r3, [sp, #16]
 800cd10:	0018      	movs	r0, r3
 800cd12:	63d9      	str	r1, [r3, #60]	; 0x3c
 800cd14:	f7fc fb18 	bl	8009348 <_Balloc>
 800cd18:	9006      	str	r0, [sp, #24]
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	d118      	bne.n	800cd50 <_dtoa_r+0x288>
 800cd1e:	21b0      	movs	r1, #176	; 0xb0
 800cd20:	4b40      	ldr	r3, [pc, #256]	; (800ce24 <_dtoa_r+0x35c>)
 800cd22:	4841      	ldr	r0, [pc, #260]	; (800ce28 <_dtoa_r+0x360>)
 800cd24:	9a06      	ldr	r2, [sp, #24]
 800cd26:	31ff      	adds	r1, #255	; 0xff
 800cd28:	f7ff fdd2 	bl	800c8d0 <__assert_func>
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	e7dd      	b.n	800ccec <_dtoa_r+0x224>
 800cd30:	2300      	movs	r3, #0
 800cd32:	940f      	str	r4, [sp, #60]	; 0x3c
 800cd34:	9322      	str	r3, [sp, #136]	; 0x88
 800cd36:	3b01      	subs	r3, #1
 800cd38:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd3a:	9307      	str	r3, [sp, #28]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	3313      	adds	r3, #19
 800cd40:	e7cf      	b.n	800cce2 <_dtoa_r+0x21a>
 800cd42:	2301      	movs	r3, #1
 800cd44:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd46:	3b02      	subs	r3, #2
 800cd48:	e7f6      	b.n	800cd38 <_dtoa_r+0x270>
 800cd4a:	3101      	adds	r1, #1
 800cd4c:	0052      	lsls	r2, r2, #1
 800cd4e:	e7da      	b.n	800cd06 <_dtoa_r+0x23e>
 800cd50:	9b04      	ldr	r3, [sp, #16]
 800cd52:	9a06      	ldr	r2, [sp, #24]
 800cd54:	639a      	str	r2, [r3, #56]	; 0x38
 800cd56:	9b07      	ldr	r3, [sp, #28]
 800cd58:	2b0e      	cmp	r3, #14
 800cd5a:	d900      	bls.n	800cd5e <_dtoa_r+0x296>
 800cd5c:	e0e3      	b.n	800cf26 <_dtoa_r+0x45e>
 800cd5e:	2c00      	cmp	r4, #0
 800cd60:	d100      	bne.n	800cd64 <_dtoa_r+0x29c>
 800cd62:	e0e0      	b.n	800cf26 <_dtoa_r+0x45e>
 800cd64:	9b03      	ldr	r3, [sp, #12]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	dd62      	ble.n	800ce30 <_dtoa_r+0x368>
 800cd6a:	210f      	movs	r1, #15
 800cd6c:	9a03      	ldr	r2, [sp, #12]
 800cd6e:	4b29      	ldr	r3, [pc, #164]	; (800ce14 <_dtoa_r+0x34c>)
 800cd70:	400a      	ands	r2, r1
 800cd72:	00d2      	lsls	r2, r2, #3
 800cd74:	189b      	adds	r3, r3, r2
 800cd76:	681e      	ldr	r6, [r3, #0]
 800cd78:	685f      	ldr	r7, [r3, #4]
 800cd7a:	9b03      	ldr	r3, [sp, #12]
 800cd7c:	2402      	movs	r4, #2
 800cd7e:	111d      	asrs	r5, r3, #4
 800cd80:	05db      	lsls	r3, r3, #23
 800cd82:	d50a      	bpl.n	800cd9a <_dtoa_r+0x2d2>
 800cd84:	4b29      	ldr	r3, [pc, #164]	; (800ce2c <_dtoa_r+0x364>)
 800cd86:	400d      	ands	r5, r1
 800cd88:	6a1a      	ldr	r2, [r3, #32]
 800cd8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd8c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cd8e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cd90:	f7f4 f872 	bl	8000e78 <__aeabi_ddiv>
 800cd94:	9008      	str	r0, [sp, #32]
 800cd96:	9109      	str	r1, [sp, #36]	; 0x24
 800cd98:	3401      	adds	r4, #1
 800cd9a:	4b24      	ldr	r3, [pc, #144]	; (800ce2c <_dtoa_r+0x364>)
 800cd9c:	930e      	str	r3, [sp, #56]	; 0x38
 800cd9e:	2d00      	cmp	r5, #0
 800cda0:	d108      	bne.n	800cdb4 <_dtoa_r+0x2ec>
 800cda2:	9808      	ldr	r0, [sp, #32]
 800cda4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cda6:	0032      	movs	r2, r6
 800cda8:	003b      	movs	r3, r7
 800cdaa:	f7f4 f865 	bl	8000e78 <__aeabi_ddiv>
 800cdae:	9008      	str	r0, [sp, #32]
 800cdb0:	9109      	str	r1, [sp, #36]	; 0x24
 800cdb2:	e058      	b.n	800ce66 <_dtoa_r+0x39e>
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	421d      	tst	r5, r3
 800cdb8:	d009      	beq.n	800cdce <_dtoa_r+0x306>
 800cdba:	18e4      	adds	r4, r4, r3
 800cdbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdbe:	0030      	movs	r0, r6
 800cdc0:	681a      	ldr	r2, [r3, #0]
 800cdc2:	685b      	ldr	r3, [r3, #4]
 800cdc4:	0039      	movs	r1, r7
 800cdc6:	f7f4 fc51 	bl	800166c <__aeabi_dmul>
 800cdca:	0006      	movs	r6, r0
 800cdcc:	000f      	movs	r7, r1
 800cdce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdd0:	106d      	asrs	r5, r5, #1
 800cdd2:	3308      	adds	r3, #8
 800cdd4:	e7e2      	b.n	800cd9c <_dtoa_r+0x2d4>
 800cdd6:	46c0      	nop			; (mov r8, r8)
 800cdd8:	7ff00000 	.word	0x7ff00000
 800cddc:	0000270f 	.word	0x0000270f
 800cde0:	0800f8bd 	.word	0x0800f8bd
 800cde4:	0800f8c0 	.word	0x0800f8c0
 800cde8:	0800f82e 	.word	0x0800f82e
 800cdec:	0800f82f 	.word	0x0800f82f
 800cdf0:	3ff00000 	.word	0x3ff00000
 800cdf4:	fffffc01 	.word	0xfffffc01
 800cdf8:	3ff80000 	.word	0x3ff80000
 800cdfc:	636f4361 	.word	0x636f4361
 800ce00:	3fd287a7 	.word	0x3fd287a7
 800ce04:	8b60c8b3 	.word	0x8b60c8b3
 800ce08:	3fc68a28 	.word	0x3fc68a28
 800ce0c:	509f79fb 	.word	0x509f79fb
 800ce10:	3fd34413 	.word	0x3fd34413
 800ce14:	0800f728 	.word	0x0800f728
 800ce18:	00000432 	.word	0x00000432
 800ce1c:	00000412 	.word	0x00000412
 800ce20:	fe100000 	.word	0xfe100000
 800ce24:	0800f631 	.word	0x0800f631
 800ce28:	0800f8c1 	.word	0x0800f8c1
 800ce2c:	0800f700 	.word	0x0800f700
 800ce30:	9b03      	ldr	r3, [sp, #12]
 800ce32:	2402      	movs	r4, #2
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d016      	beq.n	800ce66 <_dtoa_r+0x39e>
 800ce38:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ce3a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ce3c:	220f      	movs	r2, #15
 800ce3e:	425d      	negs	r5, r3
 800ce40:	402a      	ands	r2, r5
 800ce42:	4bdd      	ldr	r3, [pc, #884]	; (800d1b8 <_dtoa_r+0x6f0>)
 800ce44:	00d2      	lsls	r2, r2, #3
 800ce46:	189b      	adds	r3, r3, r2
 800ce48:	681a      	ldr	r2, [r3, #0]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	f7f4 fc0e 	bl	800166c <__aeabi_dmul>
 800ce50:	2701      	movs	r7, #1
 800ce52:	2300      	movs	r3, #0
 800ce54:	9008      	str	r0, [sp, #32]
 800ce56:	9109      	str	r1, [sp, #36]	; 0x24
 800ce58:	4ed8      	ldr	r6, [pc, #864]	; (800d1bc <_dtoa_r+0x6f4>)
 800ce5a:	112d      	asrs	r5, r5, #4
 800ce5c:	2d00      	cmp	r5, #0
 800ce5e:	d000      	beq.n	800ce62 <_dtoa_r+0x39a>
 800ce60:	e091      	b.n	800cf86 <_dtoa_r+0x4be>
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d1a3      	bne.n	800cdae <_dtoa_r+0x2e6>
 800ce66:	9e08      	ldr	r6, [sp, #32]
 800ce68:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ce6a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d100      	bne.n	800ce72 <_dtoa_r+0x3aa>
 800ce70:	e094      	b.n	800cf9c <_dtoa_r+0x4d4>
 800ce72:	2200      	movs	r2, #0
 800ce74:	0030      	movs	r0, r6
 800ce76:	0039      	movs	r1, r7
 800ce78:	4bd1      	ldr	r3, [pc, #836]	; (800d1c0 <_dtoa_r+0x6f8>)
 800ce7a:	f7f3 faeb 	bl	8000454 <__aeabi_dcmplt>
 800ce7e:	2800      	cmp	r0, #0
 800ce80:	d100      	bne.n	800ce84 <_dtoa_r+0x3bc>
 800ce82:	e08b      	b.n	800cf9c <_dtoa_r+0x4d4>
 800ce84:	9b07      	ldr	r3, [sp, #28]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d100      	bne.n	800ce8c <_dtoa_r+0x3c4>
 800ce8a:	e087      	b.n	800cf9c <_dtoa_r+0x4d4>
 800ce8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	dd45      	ble.n	800cf1e <_dtoa_r+0x456>
 800ce92:	9b03      	ldr	r3, [sp, #12]
 800ce94:	2200      	movs	r2, #0
 800ce96:	3b01      	subs	r3, #1
 800ce98:	930e      	str	r3, [sp, #56]	; 0x38
 800ce9a:	0030      	movs	r0, r6
 800ce9c:	4bc9      	ldr	r3, [pc, #804]	; (800d1c4 <_dtoa_r+0x6fc>)
 800ce9e:	0039      	movs	r1, r7
 800cea0:	f7f4 fbe4 	bl	800166c <__aeabi_dmul>
 800cea4:	9008      	str	r0, [sp, #32]
 800cea6:	9109      	str	r1, [sp, #36]	; 0x24
 800cea8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ceaa:	3401      	adds	r4, #1
 800ceac:	0020      	movs	r0, r4
 800ceae:	9e08      	ldr	r6, [sp, #32]
 800ceb0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ceb2:	9312      	str	r3, [sp, #72]	; 0x48
 800ceb4:	f7f5 fa72 	bl	800239c <__aeabi_i2d>
 800ceb8:	0032      	movs	r2, r6
 800ceba:	003b      	movs	r3, r7
 800cebc:	f7f4 fbd6 	bl	800166c <__aeabi_dmul>
 800cec0:	2200      	movs	r2, #0
 800cec2:	4bc1      	ldr	r3, [pc, #772]	; (800d1c8 <_dtoa_r+0x700>)
 800cec4:	f7f3 fc78 	bl	80007b8 <__aeabi_dadd>
 800cec8:	4ac0      	ldr	r2, [pc, #768]	; (800d1cc <_dtoa_r+0x704>)
 800ceca:	9014      	str	r0, [sp, #80]	; 0x50
 800cecc:	9115      	str	r1, [sp, #84]	; 0x54
 800cece:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ced0:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800ced2:	4694      	mov	ip, r2
 800ced4:	9308      	str	r3, [sp, #32]
 800ced6:	9409      	str	r4, [sp, #36]	; 0x24
 800ced8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ceda:	4463      	add	r3, ip
 800cedc:	9318      	str	r3, [sp, #96]	; 0x60
 800cede:	9309      	str	r3, [sp, #36]	; 0x24
 800cee0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d15e      	bne.n	800cfa4 <_dtoa_r+0x4dc>
 800cee6:	2200      	movs	r2, #0
 800cee8:	4bb9      	ldr	r3, [pc, #740]	; (800d1d0 <_dtoa_r+0x708>)
 800ceea:	0030      	movs	r0, r6
 800ceec:	0039      	movs	r1, r7
 800ceee:	f7f4 fe7f 	bl	8001bf0 <__aeabi_dsub>
 800cef2:	9a08      	ldr	r2, [sp, #32]
 800cef4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800cef6:	0004      	movs	r4, r0
 800cef8:	000d      	movs	r5, r1
 800cefa:	f7f3 fabf 	bl	800047c <__aeabi_dcmpgt>
 800cefe:	2800      	cmp	r0, #0
 800cf00:	d000      	beq.n	800cf04 <_dtoa_r+0x43c>
 800cf02:	e2b3      	b.n	800d46c <_dtoa_r+0x9a4>
 800cf04:	48b3      	ldr	r0, [pc, #716]	; (800d1d4 <_dtoa_r+0x70c>)
 800cf06:	9915      	ldr	r1, [sp, #84]	; 0x54
 800cf08:	4684      	mov	ip, r0
 800cf0a:	4461      	add	r1, ip
 800cf0c:	000b      	movs	r3, r1
 800cf0e:	0020      	movs	r0, r4
 800cf10:	0029      	movs	r1, r5
 800cf12:	9a08      	ldr	r2, [sp, #32]
 800cf14:	f7f3 fa9e 	bl	8000454 <__aeabi_dcmplt>
 800cf18:	2800      	cmp	r0, #0
 800cf1a:	d000      	beq.n	800cf1e <_dtoa_r+0x456>
 800cf1c:	e2a3      	b.n	800d466 <_dtoa_r+0x99e>
 800cf1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cf20:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800cf22:	9308      	str	r3, [sp, #32]
 800cf24:	9409      	str	r4, [sp, #36]	; 0x24
 800cf26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	da00      	bge.n	800cf2e <_dtoa_r+0x466>
 800cf2c:	e179      	b.n	800d222 <_dtoa_r+0x75a>
 800cf2e:	9a03      	ldr	r2, [sp, #12]
 800cf30:	2a0e      	cmp	r2, #14
 800cf32:	dd00      	ble.n	800cf36 <_dtoa_r+0x46e>
 800cf34:	e175      	b.n	800d222 <_dtoa_r+0x75a>
 800cf36:	4ba0      	ldr	r3, [pc, #640]	; (800d1b8 <_dtoa_r+0x6f0>)
 800cf38:	00d2      	lsls	r2, r2, #3
 800cf3a:	189b      	adds	r3, r3, r2
 800cf3c:	681e      	ldr	r6, [r3, #0]
 800cf3e:	685f      	ldr	r7, [r3, #4]
 800cf40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	db00      	blt.n	800cf48 <_dtoa_r+0x480>
 800cf46:	e0e5      	b.n	800d114 <_dtoa_r+0x64c>
 800cf48:	9b07      	ldr	r3, [sp, #28]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	dd00      	ble.n	800cf50 <_dtoa_r+0x488>
 800cf4e:	e0e1      	b.n	800d114 <_dtoa_r+0x64c>
 800cf50:	d000      	beq.n	800cf54 <_dtoa_r+0x48c>
 800cf52:	e288      	b.n	800d466 <_dtoa_r+0x99e>
 800cf54:	2200      	movs	r2, #0
 800cf56:	0030      	movs	r0, r6
 800cf58:	0039      	movs	r1, r7
 800cf5a:	4b9d      	ldr	r3, [pc, #628]	; (800d1d0 <_dtoa_r+0x708>)
 800cf5c:	f7f4 fb86 	bl	800166c <__aeabi_dmul>
 800cf60:	9a08      	ldr	r2, [sp, #32]
 800cf62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf64:	f7f3 fa94 	bl	8000490 <__aeabi_dcmpge>
 800cf68:	9e07      	ldr	r6, [sp, #28]
 800cf6a:	0037      	movs	r7, r6
 800cf6c:	2800      	cmp	r0, #0
 800cf6e:	d000      	beq.n	800cf72 <_dtoa_r+0x4aa>
 800cf70:	e25f      	b.n	800d432 <_dtoa_r+0x96a>
 800cf72:	9b06      	ldr	r3, [sp, #24]
 800cf74:	9a06      	ldr	r2, [sp, #24]
 800cf76:	3301      	adds	r3, #1
 800cf78:	9308      	str	r3, [sp, #32]
 800cf7a:	2331      	movs	r3, #49	; 0x31
 800cf7c:	7013      	strb	r3, [r2, #0]
 800cf7e:	9b03      	ldr	r3, [sp, #12]
 800cf80:	3301      	adds	r3, #1
 800cf82:	9303      	str	r3, [sp, #12]
 800cf84:	e25a      	b.n	800d43c <_dtoa_r+0x974>
 800cf86:	423d      	tst	r5, r7
 800cf88:	d005      	beq.n	800cf96 <_dtoa_r+0x4ce>
 800cf8a:	6832      	ldr	r2, [r6, #0]
 800cf8c:	6873      	ldr	r3, [r6, #4]
 800cf8e:	f7f4 fb6d 	bl	800166c <__aeabi_dmul>
 800cf92:	003b      	movs	r3, r7
 800cf94:	3401      	adds	r4, #1
 800cf96:	106d      	asrs	r5, r5, #1
 800cf98:	3608      	adds	r6, #8
 800cf9a:	e75f      	b.n	800ce5c <_dtoa_r+0x394>
 800cf9c:	9b03      	ldr	r3, [sp, #12]
 800cf9e:	930e      	str	r3, [sp, #56]	; 0x38
 800cfa0:	9b07      	ldr	r3, [sp, #28]
 800cfa2:	e783      	b.n	800ceac <_dtoa_r+0x3e4>
 800cfa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cfa6:	4b84      	ldr	r3, [pc, #528]	; (800d1b8 <_dtoa_r+0x6f0>)
 800cfa8:	3a01      	subs	r2, #1
 800cfaa:	00d2      	lsls	r2, r2, #3
 800cfac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800cfae:	189b      	adds	r3, r3, r2
 800cfb0:	9c08      	ldr	r4, [sp, #32]
 800cfb2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cfb4:	681a      	ldr	r2, [r3, #0]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	2900      	cmp	r1, #0
 800cfba:	d051      	beq.n	800d060 <_dtoa_r+0x598>
 800cfbc:	2000      	movs	r0, #0
 800cfbe:	4986      	ldr	r1, [pc, #536]	; (800d1d8 <_dtoa_r+0x710>)
 800cfc0:	f7f3 ff5a 	bl	8000e78 <__aeabi_ddiv>
 800cfc4:	0022      	movs	r2, r4
 800cfc6:	002b      	movs	r3, r5
 800cfc8:	f7f4 fe12 	bl	8001bf0 <__aeabi_dsub>
 800cfcc:	9a06      	ldr	r2, [sp, #24]
 800cfce:	0004      	movs	r4, r0
 800cfd0:	4694      	mov	ip, r2
 800cfd2:	000d      	movs	r5, r1
 800cfd4:	9b06      	ldr	r3, [sp, #24]
 800cfd6:	9314      	str	r3, [sp, #80]	; 0x50
 800cfd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cfda:	4463      	add	r3, ip
 800cfdc:	9318      	str	r3, [sp, #96]	; 0x60
 800cfde:	0039      	movs	r1, r7
 800cfe0:	0030      	movs	r0, r6
 800cfe2:	f7f5 f9a5 	bl	8002330 <__aeabi_d2iz>
 800cfe6:	9012      	str	r0, [sp, #72]	; 0x48
 800cfe8:	f7f5 f9d8 	bl	800239c <__aeabi_i2d>
 800cfec:	0002      	movs	r2, r0
 800cfee:	000b      	movs	r3, r1
 800cff0:	0030      	movs	r0, r6
 800cff2:	0039      	movs	r1, r7
 800cff4:	f7f4 fdfc 	bl	8001bf0 <__aeabi_dsub>
 800cff8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cffa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cffc:	3301      	adds	r3, #1
 800cffe:	9308      	str	r3, [sp, #32]
 800d000:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d002:	0006      	movs	r6, r0
 800d004:	3330      	adds	r3, #48	; 0x30
 800d006:	7013      	strb	r3, [r2, #0]
 800d008:	0022      	movs	r2, r4
 800d00a:	002b      	movs	r3, r5
 800d00c:	000f      	movs	r7, r1
 800d00e:	f7f3 fa21 	bl	8000454 <__aeabi_dcmplt>
 800d012:	2800      	cmp	r0, #0
 800d014:	d174      	bne.n	800d100 <_dtoa_r+0x638>
 800d016:	0032      	movs	r2, r6
 800d018:	003b      	movs	r3, r7
 800d01a:	2000      	movs	r0, #0
 800d01c:	4968      	ldr	r1, [pc, #416]	; (800d1c0 <_dtoa_r+0x6f8>)
 800d01e:	f7f4 fde7 	bl	8001bf0 <__aeabi_dsub>
 800d022:	0022      	movs	r2, r4
 800d024:	002b      	movs	r3, r5
 800d026:	f7f3 fa15 	bl	8000454 <__aeabi_dcmplt>
 800d02a:	2800      	cmp	r0, #0
 800d02c:	d000      	beq.n	800d030 <_dtoa_r+0x568>
 800d02e:	e0d7      	b.n	800d1e0 <_dtoa_r+0x718>
 800d030:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d032:	9a08      	ldr	r2, [sp, #32]
 800d034:	4293      	cmp	r3, r2
 800d036:	d100      	bne.n	800d03a <_dtoa_r+0x572>
 800d038:	e771      	b.n	800cf1e <_dtoa_r+0x456>
 800d03a:	2200      	movs	r2, #0
 800d03c:	0020      	movs	r0, r4
 800d03e:	0029      	movs	r1, r5
 800d040:	4b60      	ldr	r3, [pc, #384]	; (800d1c4 <_dtoa_r+0x6fc>)
 800d042:	f7f4 fb13 	bl	800166c <__aeabi_dmul>
 800d046:	4b5f      	ldr	r3, [pc, #380]	; (800d1c4 <_dtoa_r+0x6fc>)
 800d048:	0004      	movs	r4, r0
 800d04a:	000d      	movs	r5, r1
 800d04c:	0030      	movs	r0, r6
 800d04e:	0039      	movs	r1, r7
 800d050:	2200      	movs	r2, #0
 800d052:	f7f4 fb0b 	bl	800166c <__aeabi_dmul>
 800d056:	9b08      	ldr	r3, [sp, #32]
 800d058:	0006      	movs	r6, r0
 800d05a:	000f      	movs	r7, r1
 800d05c:	9314      	str	r3, [sp, #80]	; 0x50
 800d05e:	e7be      	b.n	800cfde <_dtoa_r+0x516>
 800d060:	0020      	movs	r0, r4
 800d062:	0029      	movs	r1, r5
 800d064:	f7f4 fb02 	bl	800166c <__aeabi_dmul>
 800d068:	9a06      	ldr	r2, [sp, #24]
 800d06a:	9b06      	ldr	r3, [sp, #24]
 800d06c:	4694      	mov	ip, r2
 800d06e:	9308      	str	r3, [sp, #32]
 800d070:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d072:	9014      	str	r0, [sp, #80]	; 0x50
 800d074:	9115      	str	r1, [sp, #84]	; 0x54
 800d076:	4463      	add	r3, ip
 800d078:	9319      	str	r3, [sp, #100]	; 0x64
 800d07a:	0030      	movs	r0, r6
 800d07c:	0039      	movs	r1, r7
 800d07e:	f7f5 f957 	bl	8002330 <__aeabi_d2iz>
 800d082:	9018      	str	r0, [sp, #96]	; 0x60
 800d084:	f7f5 f98a 	bl	800239c <__aeabi_i2d>
 800d088:	0002      	movs	r2, r0
 800d08a:	000b      	movs	r3, r1
 800d08c:	0030      	movs	r0, r6
 800d08e:	0039      	movs	r1, r7
 800d090:	f7f4 fdae 	bl	8001bf0 <__aeabi_dsub>
 800d094:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800d096:	9b08      	ldr	r3, [sp, #32]
 800d098:	3630      	adds	r6, #48	; 0x30
 800d09a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d09c:	701e      	strb	r6, [r3, #0]
 800d09e:	3301      	adds	r3, #1
 800d0a0:	0004      	movs	r4, r0
 800d0a2:	000d      	movs	r5, r1
 800d0a4:	9308      	str	r3, [sp, #32]
 800d0a6:	4293      	cmp	r3, r2
 800d0a8:	d12d      	bne.n	800d106 <_dtoa_r+0x63e>
 800d0aa:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d0ac:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d0ae:	9a06      	ldr	r2, [sp, #24]
 800d0b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d0b2:	4694      	mov	ip, r2
 800d0b4:	4463      	add	r3, ip
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	9308      	str	r3, [sp, #32]
 800d0ba:	4b47      	ldr	r3, [pc, #284]	; (800d1d8 <_dtoa_r+0x710>)
 800d0bc:	f7f3 fb7c 	bl	80007b8 <__aeabi_dadd>
 800d0c0:	0002      	movs	r2, r0
 800d0c2:	000b      	movs	r3, r1
 800d0c4:	0020      	movs	r0, r4
 800d0c6:	0029      	movs	r1, r5
 800d0c8:	f7f3 f9d8 	bl	800047c <__aeabi_dcmpgt>
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	d000      	beq.n	800d0d2 <_dtoa_r+0x60a>
 800d0d0:	e086      	b.n	800d1e0 <_dtoa_r+0x718>
 800d0d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d0d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d0d6:	2000      	movs	r0, #0
 800d0d8:	493f      	ldr	r1, [pc, #252]	; (800d1d8 <_dtoa_r+0x710>)
 800d0da:	f7f4 fd89 	bl	8001bf0 <__aeabi_dsub>
 800d0de:	0002      	movs	r2, r0
 800d0e0:	000b      	movs	r3, r1
 800d0e2:	0020      	movs	r0, r4
 800d0e4:	0029      	movs	r1, r5
 800d0e6:	f7f3 f9b5 	bl	8000454 <__aeabi_dcmplt>
 800d0ea:	2800      	cmp	r0, #0
 800d0ec:	d100      	bne.n	800d0f0 <_dtoa_r+0x628>
 800d0ee:	e716      	b.n	800cf1e <_dtoa_r+0x456>
 800d0f0:	9b08      	ldr	r3, [sp, #32]
 800d0f2:	001a      	movs	r2, r3
 800d0f4:	3a01      	subs	r2, #1
 800d0f6:	9208      	str	r2, [sp, #32]
 800d0f8:	7812      	ldrb	r2, [r2, #0]
 800d0fa:	2a30      	cmp	r2, #48	; 0x30
 800d0fc:	d0f8      	beq.n	800d0f0 <_dtoa_r+0x628>
 800d0fe:	9308      	str	r3, [sp, #32]
 800d100:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d102:	9303      	str	r3, [sp, #12]
 800d104:	e046      	b.n	800d194 <_dtoa_r+0x6cc>
 800d106:	2200      	movs	r2, #0
 800d108:	4b2e      	ldr	r3, [pc, #184]	; (800d1c4 <_dtoa_r+0x6fc>)
 800d10a:	f7f4 faaf 	bl	800166c <__aeabi_dmul>
 800d10e:	0006      	movs	r6, r0
 800d110:	000f      	movs	r7, r1
 800d112:	e7b2      	b.n	800d07a <_dtoa_r+0x5b2>
 800d114:	9b06      	ldr	r3, [sp, #24]
 800d116:	9a06      	ldr	r2, [sp, #24]
 800d118:	930a      	str	r3, [sp, #40]	; 0x28
 800d11a:	9b07      	ldr	r3, [sp, #28]
 800d11c:	9c08      	ldr	r4, [sp, #32]
 800d11e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d120:	3b01      	subs	r3, #1
 800d122:	189b      	adds	r3, r3, r2
 800d124:	930b      	str	r3, [sp, #44]	; 0x2c
 800d126:	0032      	movs	r2, r6
 800d128:	003b      	movs	r3, r7
 800d12a:	0020      	movs	r0, r4
 800d12c:	0029      	movs	r1, r5
 800d12e:	f7f3 fea3 	bl	8000e78 <__aeabi_ddiv>
 800d132:	f7f5 f8fd 	bl	8002330 <__aeabi_d2iz>
 800d136:	9007      	str	r0, [sp, #28]
 800d138:	f7f5 f930 	bl	800239c <__aeabi_i2d>
 800d13c:	0032      	movs	r2, r6
 800d13e:	003b      	movs	r3, r7
 800d140:	f7f4 fa94 	bl	800166c <__aeabi_dmul>
 800d144:	0002      	movs	r2, r0
 800d146:	000b      	movs	r3, r1
 800d148:	0020      	movs	r0, r4
 800d14a:	0029      	movs	r1, r5
 800d14c:	f7f4 fd50 	bl	8001bf0 <__aeabi_dsub>
 800d150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d152:	001a      	movs	r2, r3
 800d154:	3201      	adds	r2, #1
 800d156:	920a      	str	r2, [sp, #40]	; 0x28
 800d158:	9208      	str	r2, [sp, #32]
 800d15a:	9a07      	ldr	r2, [sp, #28]
 800d15c:	3230      	adds	r2, #48	; 0x30
 800d15e:	701a      	strb	r2, [r3, #0]
 800d160:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d162:	429a      	cmp	r2, r3
 800d164:	d14f      	bne.n	800d206 <_dtoa_r+0x73e>
 800d166:	0002      	movs	r2, r0
 800d168:	000b      	movs	r3, r1
 800d16a:	f7f3 fb25 	bl	80007b8 <__aeabi_dadd>
 800d16e:	0032      	movs	r2, r6
 800d170:	003b      	movs	r3, r7
 800d172:	0004      	movs	r4, r0
 800d174:	000d      	movs	r5, r1
 800d176:	f7f3 f981 	bl	800047c <__aeabi_dcmpgt>
 800d17a:	2800      	cmp	r0, #0
 800d17c:	d12e      	bne.n	800d1dc <_dtoa_r+0x714>
 800d17e:	0032      	movs	r2, r6
 800d180:	003b      	movs	r3, r7
 800d182:	0020      	movs	r0, r4
 800d184:	0029      	movs	r1, r5
 800d186:	f7f3 f95f 	bl	8000448 <__aeabi_dcmpeq>
 800d18a:	2800      	cmp	r0, #0
 800d18c:	d002      	beq.n	800d194 <_dtoa_r+0x6cc>
 800d18e:	9b07      	ldr	r3, [sp, #28]
 800d190:	07de      	lsls	r6, r3, #31
 800d192:	d423      	bmi.n	800d1dc <_dtoa_r+0x714>
 800d194:	9905      	ldr	r1, [sp, #20]
 800d196:	9804      	ldr	r0, [sp, #16]
 800d198:	f7fc f8fe 	bl	8009398 <_Bfree>
 800d19c:	2300      	movs	r3, #0
 800d19e:	9a08      	ldr	r2, [sp, #32]
 800d1a0:	7013      	strb	r3, [r2, #0]
 800d1a2:	9b03      	ldr	r3, [sp, #12]
 800d1a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d1a6:	3301      	adds	r3, #1
 800d1a8:	6013      	str	r3, [r2, #0]
 800d1aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d100      	bne.n	800d1b2 <_dtoa_r+0x6ea>
 800d1b0:	e4bd      	b.n	800cb2e <_dtoa_r+0x66>
 800d1b2:	9a08      	ldr	r2, [sp, #32]
 800d1b4:	601a      	str	r2, [r3, #0]
 800d1b6:	e4ba      	b.n	800cb2e <_dtoa_r+0x66>
 800d1b8:	0800f728 	.word	0x0800f728
 800d1bc:	0800f700 	.word	0x0800f700
 800d1c0:	3ff00000 	.word	0x3ff00000
 800d1c4:	40240000 	.word	0x40240000
 800d1c8:	401c0000 	.word	0x401c0000
 800d1cc:	fcc00000 	.word	0xfcc00000
 800d1d0:	40140000 	.word	0x40140000
 800d1d4:	7cc00000 	.word	0x7cc00000
 800d1d8:	3fe00000 	.word	0x3fe00000
 800d1dc:	9b03      	ldr	r3, [sp, #12]
 800d1de:	930e      	str	r3, [sp, #56]	; 0x38
 800d1e0:	9b08      	ldr	r3, [sp, #32]
 800d1e2:	9308      	str	r3, [sp, #32]
 800d1e4:	3b01      	subs	r3, #1
 800d1e6:	781a      	ldrb	r2, [r3, #0]
 800d1e8:	2a39      	cmp	r2, #57	; 0x39
 800d1ea:	d108      	bne.n	800d1fe <_dtoa_r+0x736>
 800d1ec:	9a06      	ldr	r2, [sp, #24]
 800d1ee:	429a      	cmp	r2, r3
 800d1f0:	d1f7      	bne.n	800d1e2 <_dtoa_r+0x71a>
 800d1f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d1f4:	9906      	ldr	r1, [sp, #24]
 800d1f6:	3201      	adds	r2, #1
 800d1f8:	920e      	str	r2, [sp, #56]	; 0x38
 800d1fa:	2230      	movs	r2, #48	; 0x30
 800d1fc:	700a      	strb	r2, [r1, #0]
 800d1fe:	781a      	ldrb	r2, [r3, #0]
 800d200:	3201      	adds	r2, #1
 800d202:	701a      	strb	r2, [r3, #0]
 800d204:	e77c      	b.n	800d100 <_dtoa_r+0x638>
 800d206:	2200      	movs	r2, #0
 800d208:	4ba9      	ldr	r3, [pc, #676]	; (800d4b0 <_dtoa_r+0x9e8>)
 800d20a:	f7f4 fa2f 	bl	800166c <__aeabi_dmul>
 800d20e:	2200      	movs	r2, #0
 800d210:	2300      	movs	r3, #0
 800d212:	0004      	movs	r4, r0
 800d214:	000d      	movs	r5, r1
 800d216:	f7f3 f917 	bl	8000448 <__aeabi_dcmpeq>
 800d21a:	2800      	cmp	r0, #0
 800d21c:	d100      	bne.n	800d220 <_dtoa_r+0x758>
 800d21e:	e782      	b.n	800d126 <_dtoa_r+0x65e>
 800d220:	e7b8      	b.n	800d194 <_dtoa_r+0x6cc>
 800d222:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800d224:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d226:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d228:	2f00      	cmp	r7, #0
 800d22a:	d012      	beq.n	800d252 <_dtoa_r+0x78a>
 800d22c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d22e:	2a01      	cmp	r2, #1
 800d230:	dc6e      	bgt.n	800d310 <_dtoa_r+0x848>
 800d232:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d234:	2a00      	cmp	r2, #0
 800d236:	d065      	beq.n	800d304 <_dtoa_r+0x83c>
 800d238:	4a9e      	ldr	r2, [pc, #632]	; (800d4b4 <_dtoa_r+0x9ec>)
 800d23a:	189b      	adds	r3, r3, r2
 800d23c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d23e:	2101      	movs	r1, #1
 800d240:	18d2      	adds	r2, r2, r3
 800d242:	920a      	str	r2, [sp, #40]	; 0x28
 800d244:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d246:	9804      	ldr	r0, [sp, #16]
 800d248:	18d3      	adds	r3, r2, r3
 800d24a:	930c      	str	r3, [sp, #48]	; 0x30
 800d24c:	f7fc f986 	bl	800955c <__i2b>
 800d250:	0007      	movs	r7, r0
 800d252:	2c00      	cmp	r4, #0
 800d254:	d00e      	beq.n	800d274 <_dtoa_r+0x7ac>
 800d256:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d258:	2b00      	cmp	r3, #0
 800d25a:	dd0b      	ble.n	800d274 <_dtoa_r+0x7ac>
 800d25c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d25e:	0023      	movs	r3, r4
 800d260:	4294      	cmp	r4, r2
 800d262:	dd00      	ble.n	800d266 <_dtoa_r+0x79e>
 800d264:	0013      	movs	r3, r2
 800d266:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d268:	1ae4      	subs	r4, r4, r3
 800d26a:	1ad2      	subs	r2, r2, r3
 800d26c:	920a      	str	r2, [sp, #40]	; 0x28
 800d26e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d270:	1ad3      	subs	r3, r2, r3
 800d272:	930c      	str	r3, [sp, #48]	; 0x30
 800d274:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d276:	2b00      	cmp	r3, #0
 800d278:	d01e      	beq.n	800d2b8 <_dtoa_r+0x7f0>
 800d27a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d05c      	beq.n	800d33a <_dtoa_r+0x872>
 800d280:	2d00      	cmp	r5, #0
 800d282:	dd10      	ble.n	800d2a6 <_dtoa_r+0x7de>
 800d284:	0039      	movs	r1, r7
 800d286:	002a      	movs	r2, r5
 800d288:	9804      	ldr	r0, [sp, #16]
 800d28a:	f7fc fa2f 	bl	80096ec <__pow5mult>
 800d28e:	9a05      	ldr	r2, [sp, #20]
 800d290:	0001      	movs	r1, r0
 800d292:	0007      	movs	r7, r0
 800d294:	9804      	ldr	r0, [sp, #16]
 800d296:	f7fc f979 	bl	800958c <__multiply>
 800d29a:	0006      	movs	r6, r0
 800d29c:	9905      	ldr	r1, [sp, #20]
 800d29e:	9804      	ldr	r0, [sp, #16]
 800d2a0:	f7fc f87a 	bl	8009398 <_Bfree>
 800d2a4:	9605      	str	r6, [sp, #20]
 800d2a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2a8:	1b5a      	subs	r2, r3, r5
 800d2aa:	42ab      	cmp	r3, r5
 800d2ac:	d004      	beq.n	800d2b8 <_dtoa_r+0x7f0>
 800d2ae:	9905      	ldr	r1, [sp, #20]
 800d2b0:	9804      	ldr	r0, [sp, #16]
 800d2b2:	f7fc fa1b 	bl	80096ec <__pow5mult>
 800d2b6:	9005      	str	r0, [sp, #20]
 800d2b8:	2101      	movs	r1, #1
 800d2ba:	9804      	ldr	r0, [sp, #16]
 800d2bc:	f7fc f94e 	bl	800955c <__i2b>
 800d2c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d2c2:	0006      	movs	r6, r0
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	dd3a      	ble.n	800d33e <_dtoa_r+0x876>
 800d2c8:	001a      	movs	r2, r3
 800d2ca:	0001      	movs	r1, r0
 800d2cc:	9804      	ldr	r0, [sp, #16]
 800d2ce:	f7fc fa0d 	bl	80096ec <__pow5mult>
 800d2d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d2d4:	0006      	movs	r6, r0
 800d2d6:	2500      	movs	r5, #0
 800d2d8:	2b01      	cmp	r3, #1
 800d2da:	dc38      	bgt.n	800d34e <_dtoa_r+0x886>
 800d2dc:	2500      	movs	r5, #0
 800d2de:	9b08      	ldr	r3, [sp, #32]
 800d2e0:	42ab      	cmp	r3, r5
 800d2e2:	d130      	bne.n	800d346 <_dtoa_r+0x87e>
 800d2e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2e6:	031b      	lsls	r3, r3, #12
 800d2e8:	42ab      	cmp	r3, r5
 800d2ea:	d12c      	bne.n	800d346 <_dtoa_r+0x87e>
 800d2ec:	4b72      	ldr	r3, [pc, #456]	; (800d4b8 <_dtoa_r+0x9f0>)
 800d2ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2f0:	4213      	tst	r3, r2
 800d2f2:	d028      	beq.n	800d346 <_dtoa_r+0x87e>
 800d2f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2f6:	3501      	adds	r5, #1
 800d2f8:	3301      	adds	r3, #1
 800d2fa:	930a      	str	r3, [sp, #40]	; 0x28
 800d2fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d2fe:	3301      	adds	r3, #1
 800d300:	930c      	str	r3, [sp, #48]	; 0x30
 800d302:	e020      	b.n	800d346 <_dtoa_r+0x87e>
 800d304:	2336      	movs	r3, #54	; 0x36
 800d306:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d308:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d30a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d30c:	1a9b      	subs	r3, r3, r2
 800d30e:	e795      	b.n	800d23c <_dtoa_r+0x774>
 800d310:	9b07      	ldr	r3, [sp, #28]
 800d312:	1e5d      	subs	r5, r3, #1
 800d314:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d316:	42ab      	cmp	r3, r5
 800d318:	db07      	blt.n	800d32a <_dtoa_r+0x862>
 800d31a:	1b5d      	subs	r5, r3, r5
 800d31c:	9b07      	ldr	r3, [sp, #28]
 800d31e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d320:	2b00      	cmp	r3, #0
 800d322:	da8b      	bge.n	800d23c <_dtoa_r+0x774>
 800d324:	1ae4      	subs	r4, r4, r3
 800d326:	2300      	movs	r3, #0
 800d328:	e788      	b.n	800d23c <_dtoa_r+0x774>
 800d32a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d32c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d32e:	1aeb      	subs	r3, r5, r3
 800d330:	18d3      	adds	r3, r2, r3
 800d332:	950d      	str	r5, [sp, #52]	; 0x34
 800d334:	9313      	str	r3, [sp, #76]	; 0x4c
 800d336:	2500      	movs	r5, #0
 800d338:	e7f0      	b.n	800d31c <_dtoa_r+0x854>
 800d33a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d33c:	e7b7      	b.n	800d2ae <_dtoa_r+0x7e6>
 800d33e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d340:	2500      	movs	r5, #0
 800d342:	2b01      	cmp	r3, #1
 800d344:	ddca      	ble.n	800d2dc <_dtoa_r+0x814>
 800d346:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d348:	2001      	movs	r0, #1
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d008      	beq.n	800d360 <_dtoa_r+0x898>
 800d34e:	6933      	ldr	r3, [r6, #16]
 800d350:	3303      	adds	r3, #3
 800d352:	009b      	lsls	r3, r3, #2
 800d354:	18f3      	adds	r3, r6, r3
 800d356:	6858      	ldr	r0, [r3, #4]
 800d358:	f7fc f8b8 	bl	80094cc <__hi0bits>
 800d35c:	2320      	movs	r3, #32
 800d35e:	1a18      	subs	r0, r3, r0
 800d360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d362:	1818      	adds	r0, r3, r0
 800d364:	0002      	movs	r2, r0
 800d366:	231f      	movs	r3, #31
 800d368:	401a      	ands	r2, r3
 800d36a:	4218      	tst	r0, r3
 800d36c:	d047      	beq.n	800d3fe <_dtoa_r+0x936>
 800d36e:	3301      	adds	r3, #1
 800d370:	1a9b      	subs	r3, r3, r2
 800d372:	2b04      	cmp	r3, #4
 800d374:	dd3f      	ble.n	800d3f6 <_dtoa_r+0x92e>
 800d376:	231c      	movs	r3, #28
 800d378:	1a9b      	subs	r3, r3, r2
 800d37a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d37c:	18e4      	adds	r4, r4, r3
 800d37e:	18d2      	adds	r2, r2, r3
 800d380:	920a      	str	r2, [sp, #40]	; 0x28
 800d382:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d384:	18d3      	adds	r3, r2, r3
 800d386:	930c      	str	r3, [sp, #48]	; 0x30
 800d388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	dd05      	ble.n	800d39a <_dtoa_r+0x8d2>
 800d38e:	001a      	movs	r2, r3
 800d390:	9905      	ldr	r1, [sp, #20]
 800d392:	9804      	ldr	r0, [sp, #16]
 800d394:	f7fc f9ec 	bl	8009770 <__lshift>
 800d398:	9005      	str	r0, [sp, #20]
 800d39a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	dd05      	ble.n	800d3ac <_dtoa_r+0x8e4>
 800d3a0:	0031      	movs	r1, r6
 800d3a2:	001a      	movs	r2, r3
 800d3a4:	9804      	ldr	r0, [sp, #16]
 800d3a6:	f7fc f9e3 	bl	8009770 <__lshift>
 800d3aa:	0006      	movs	r6, r0
 800d3ac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d027      	beq.n	800d402 <_dtoa_r+0x93a>
 800d3b2:	0031      	movs	r1, r6
 800d3b4:	9805      	ldr	r0, [sp, #20]
 800d3b6:	f7fc fa49 	bl	800984c <__mcmp>
 800d3ba:	2800      	cmp	r0, #0
 800d3bc:	da21      	bge.n	800d402 <_dtoa_r+0x93a>
 800d3be:	9b03      	ldr	r3, [sp, #12]
 800d3c0:	220a      	movs	r2, #10
 800d3c2:	3b01      	subs	r3, #1
 800d3c4:	9303      	str	r3, [sp, #12]
 800d3c6:	9905      	ldr	r1, [sp, #20]
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	9804      	ldr	r0, [sp, #16]
 800d3cc:	f7fb ffee 	bl	80093ac <__multadd>
 800d3d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3d2:	9005      	str	r0, [sp, #20]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d100      	bne.n	800d3da <_dtoa_r+0x912>
 800d3d8:	e15d      	b.n	800d696 <_dtoa_r+0xbce>
 800d3da:	2300      	movs	r3, #0
 800d3dc:	0039      	movs	r1, r7
 800d3de:	220a      	movs	r2, #10
 800d3e0:	9804      	ldr	r0, [sp, #16]
 800d3e2:	f7fb ffe3 	bl	80093ac <__multadd>
 800d3e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3e8:	0007      	movs	r7, r0
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	dc49      	bgt.n	800d482 <_dtoa_r+0x9ba>
 800d3ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3f0:	2b02      	cmp	r3, #2
 800d3f2:	dc0e      	bgt.n	800d412 <_dtoa_r+0x94a>
 800d3f4:	e045      	b.n	800d482 <_dtoa_r+0x9ba>
 800d3f6:	2b04      	cmp	r3, #4
 800d3f8:	d0c6      	beq.n	800d388 <_dtoa_r+0x8c0>
 800d3fa:	331c      	adds	r3, #28
 800d3fc:	e7bd      	b.n	800d37a <_dtoa_r+0x8b2>
 800d3fe:	0013      	movs	r3, r2
 800d400:	e7fb      	b.n	800d3fa <_dtoa_r+0x932>
 800d402:	9b07      	ldr	r3, [sp, #28]
 800d404:	2b00      	cmp	r3, #0
 800d406:	dc36      	bgt.n	800d476 <_dtoa_r+0x9ae>
 800d408:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d40a:	2b02      	cmp	r3, #2
 800d40c:	dd33      	ble.n	800d476 <_dtoa_r+0x9ae>
 800d40e:	9b07      	ldr	r3, [sp, #28]
 800d410:	930b      	str	r3, [sp, #44]	; 0x2c
 800d412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d414:	2b00      	cmp	r3, #0
 800d416:	d10c      	bne.n	800d432 <_dtoa_r+0x96a>
 800d418:	0031      	movs	r1, r6
 800d41a:	2205      	movs	r2, #5
 800d41c:	9804      	ldr	r0, [sp, #16]
 800d41e:	f7fb ffc5 	bl	80093ac <__multadd>
 800d422:	0006      	movs	r6, r0
 800d424:	0001      	movs	r1, r0
 800d426:	9805      	ldr	r0, [sp, #20]
 800d428:	f7fc fa10 	bl	800984c <__mcmp>
 800d42c:	2800      	cmp	r0, #0
 800d42e:	dd00      	ble.n	800d432 <_dtoa_r+0x96a>
 800d430:	e59f      	b.n	800cf72 <_dtoa_r+0x4aa>
 800d432:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d434:	43db      	mvns	r3, r3
 800d436:	9303      	str	r3, [sp, #12]
 800d438:	9b06      	ldr	r3, [sp, #24]
 800d43a:	9308      	str	r3, [sp, #32]
 800d43c:	2500      	movs	r5, #0
 800d43e:	0031      	movs	r1, r6
 800d440:	9804      	ldr	r0, [sp, #16]
 800d442:	f7fb ffa9 	bl	8009398 <_Bfree>
 800d446:	2f00      	cmp	r7, #0
 800d448:	d100      	bne.n	800d44c <_dtoa_r+0x984>
 800d44a:	e6a3      	b.n	800d194 <_dtoa_r+0x6cc>
 800d44c:	2d00      	cmp	r5, #0
 800d44e:	d005      	beq.n	800d45c <_dtoa_r+0x994>
 800d450:	42bd      	cmp	r5, r7
 800d452:	d003      	beq.n	800d45c <_dtoa_r+0x994>
 800d454:	0029      	movs	r1, r5
 800d456:	9804      	ldr	r0, [sp, #16]
 800d458:	f7fb ff9e 	bl	8009398 <_Bfree>
 800d45c:	0039      	movs	r1, r7
 800d45e:	9804      	ldr	r0, [sp, #16]
 800d460:	f7fb ff9a 	bl	8009398 <_Bfree>
 800d464:	e696      	b.n	800d194 <_dtoa_r+0x6cc>
 800d466:	2600      	movs	r6, #0
 800d468:	0037      	movs	r7, r6
 800d46a:	e7e2      	b.n	800d432 <_dtoa_r+0x96a>
 800d46c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d46e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800d470:	9303      	str	r3, [sp, #12]
 800d472:	0037      	movs	r7, r6
 800d474:	e57d      	b.n	800cf72 <_dtoa_r+0x4aa>
 800d476:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d100      	bne.n	800d47e <_dtoa_r+0x9b6>
 800d47c:	e0c3      	b.n	800d606 <_dtoa_r+0xb3e>
 800d47e:	9b07      	ldr	r3, [sp, #28]
 800d480:	930b      	str	r3, [sp, #44]	; 0x2c
 800d482:	2c00      	cmp	r4, #0
 800d484:	dd05      	ble.n	800d492 <_dtoa_r+0x9ca>
 800d486:	0039      	movs	r1, r7
 800d488:	0022      	movs	r2, r4
 800d48a:	9804      	ldr	r0, [sp, #16]
 800d48c:	f7fc f970 	bl	8009770 <__lshift>
 800d490:	0007      	movs	r7, r0
 800d492:	0038      	movs	r0, r7
 800d494:	2d00      	cmp	r5, #0
 800d496:	d024      	beq.n	800d4e2 <_dtoa_r+0xa1a>
 800d498:	6879      	ldr	r1, [r7, #4]
 800d49a:	9804      	ldr	r0, [sp, #16]
 800d49c:	f7fb ff54 	bl	8009348 <_Balloc>
 800d4a0:	1e04      	subs	r4, r0, #0
 800d4a2:	d111      	bne.n	800d4c8 <_dtoa_r+0xa00>
 800d4a4:	0022      	movs	r2, r4
 800d4a6:	4b05      	ldr	r3, [pc, #20]	; (800d4bc <_dtoa_r+0x9f4>)
 800d4a8:	4805      	ldr	r0, [pc, #20]	; (800d4c0 <_dtoa_r+0x9f8>)
 800d4aa:	4906      	ldr	r1, [pc, #24]	; (800d4c4 <_dtoa_r+0x9fc>)
 800d4ac:	e43c      	b.n	800cd28 <_dtoa_r+0x260>
 800d4ae:	46c0      	nop			; (mov r8, r8)
 800d4b0:	40240000 	.word	0x40240000
 800d4b4:	00000433 	.word	0x00000433
 800d4b8:	7ff00000 	.word	0x7ff00000
 800d4bc:	0800f631 	.word	0x0800f631
 800d4c0:	0800f8c1 	.word	0x0800f8c1
 800d4c4:	000002ef 	.word	0x000002ef
 800d4c8:	0039      	movs	r1, r7
 800d4ca:	693a      	ldr	r2, [r7, #16]
 800d4cc:	310c      	adds	r1, #12
 800d4ce:	3202      	adds	r2, #2
 800d4d0:	0092      	lsls	r2, r2, #2
 800d4d2:	300c      	adds	r0, #12
 800d4d4:	f7fb fa9d 	bl	8008a12 <memcpy>
 800d4d8:	2201      	movs	r2, #1
 800d4da:	0021      	movs	r1, r4
 800d4dc:	9804      	ldr	r0, [sp, #16]
 800d4de:	f7fc f947 	bl	8009770 <__lshift>
 800d4e2:	9b06      	ldr	r3, [sp, #24]
 800d4e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d4e6:	9307      	str	r3, [sp, #28]
 800d4e8:	3b01      	subs	r3, #1
 800d4ea:	189b      	adds	r3, r3, r2
 800d4ec:	2201      	movs	r2, #1
 800d4ee:	003d      	movs	r5, r7
 800d4f0:	0007      	movs	r7, r0
 800d4f2:	930e      	str	r3, [sp, #56]	; 0x38
 800d4f4:	9b08      	ldr	r3, [sp, #32]
 800d4f6:	4013      	ands	r3, r2
 800d4f8:	930d      	str	r3, [sp, #52]	; 0x34
 800d4fa:	0031      	movs	r1, r6
 800d4fc:	9805      	ldr	r0, [sp, #20]
 800d4fe:	f7ff fa53 	bl	800c9a8 <quorem>
 800d502:	0029      	movs	r1, r5
 800d504:	0004      	movs	r4, r0
 800d506:	900b      	str	r0, [sp, #44]	; 0x2c
 800d508:	9805      	ldr	r0, [sp, #20]
 800d50a:	f7fc f99f 	bl	800984c <__mcmp>
 800d50e:	003a      	movs	r2, r7
 800d510:	900c      	str	r0, [sp, #48]	; 0x30
 800d512:	0031      	movs	r1, r6
 800d514:	9804      	ldr	r0, [sp, #16]
 800d516:	f7fc f9b5 	bl	8009884 <__mdiff>
 800d51a:	2201      	movs	r2, #1
 800d51c:	68c3      	ldr	r3, [r0, #12]
 800d51e:	3430      	adds	r4, #48	; 0x30
 800d520:	9008      	str	r0, [sp, #32]
 800d522:	920a      	str	r2, [sp, #40]	; 0x28
 800d524:	2b00      	cmp	r3, #0
 800d526:	d104      	bne.n	800d532 <_dtoa_r+0xa6a>
 800d528:	0001      	movs	r1, r0
 800d52a:	9805      	ldr	r0, [sp, #20]
 800d52c:	f7fc f98e 	bl	800984c <__mcmp>
 800d530:	900a      	str	r0, [sp, #40]	; 0x28
 800d532:	9908      	ldr	r1, [sp, #32]
 800d534:	9804      	ldr	r0, [sp, #16]
 800d536:	f7fb ff2f 	bl	8009398 <_Bfree>
 800d53a:	9b07      	ldr	r3, [sp, #28]
 800d53c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d53e:	3301      	adds	r3, #1
 800d540:	9308      	str	r3, [sp, #32]
 800d542:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d544:	4313      	orrs	r3, r2
 800d546:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d548:	4313      	orrs	r3, r2
 800d54a:	d109      	bne.n	800d560 <_dtoa_r+0xa98>
 800d54c:	2c39      	cmp	r4, #57	; 0x39
 800d54e:	d022      	beq.n	800d596 <_dtoa_r+0xace>
 800d550:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d552:	2b00      	cmp	r3, #0
 800d554:	dd01      	ble.n	800d55a <_dtoa_r+0xa92>
 800d556:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d558:	3431      	adds	r4, #49	; 0x31
 800d55a:	9b07      	ldr	r3, [sp, #28]
 800d55c:	701c      	strb	r4, [r3, #0]
 800d55e:	e76e      	b.n	800d43e <_dtoa_r+0x976>
 800d560:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d562:	2b00      	cmp	r3, #0
 800d564:	db04      	blt.n	800d570 <_dtoa_r+0xaa8>
 800d566:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d568:	4313      	orrs	r3, r2
 800d56a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d56c:	4313      	orrs	r3, r2
 800d56e:	d11e      	bne.n	800d5ae <_dtoa_r+0xae6>
 800d570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d572:	2b00      	cmp	r3, #0
 800d574:	ddf1      	ble.n	800d55a <_dtoa_r+0xa92>
 800d576:	9905      	ldr	r1, [sp, #20]
 800d578:	2201      	movs	r2, #1
 800d57a:	9804      	ldr	r0, [sp, #16]
 800d57c:	f7fc f8f8 	bl	8009770 <__lshift>
 800d580:	0031      	movs	r1, r6
 800d582:	9005      	str	r0, [sp, #20]
 800d584:	f7fc f962 	bl	800984c <__mcmp>
 800d588:	2800      	cmp	r0, #0
 800d58a:	dc02      	bgt.n	800d592 <_dtoa_r+0xaca>
 800d58c:	d1e5      	bne.n	800d55a <_dtoa_r+0xa92>
 800d58e:	07e3      	lsls	r3, r4, #31
 800d590:	d5e3      	bpl.n	800d55a <_dtoa_r+0xa92>
 800d592:	2c39      	cmp	r4, #57	; 0x39
 800d594:	d1df      	bne.n	800d556 <_dtoa_r+0xa8e>
 800d596:	2339      	movs	r3, #57	; 0x39
 800d598:	9a07      	ldr	r2, [sp, #28]
 800d59a:	7013      	strb	r3, [r2, #0]
 800d59c:	9b08      	ldr	r3, [sp, #32]
 800d59e:	9308      	str	r3, [sp, #32]
 800d5a0:	3b01      	subs	r3, #1
 800d5a2:	781a      	ldrb	r2, [r3, #0]
 800d5a4:	2a39      	cmp	r2, #57	; 0x39
 800d5a6:	d063      	beq.n	800d670 <_dtoa_r+0xba8>
 800d5a8:	3201      	adds	r2, #1
 800d5aa:	701a      	strb	r2, [r3, #0]
 800d5ac:	e747      	b.n	800d43e <_dtoa_r+0x976>
 800d5ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	dd03      	ble.n	800d5bc <_dtoa_r+0xaf4>
 800d5b4:	2c39      	cmp	r4, #57	; 0x39
 800d5b6:	d0ee      	beq.n	800d596 <_dtoa_r+0xace>
 800d5b8:	3401      	adds	r4, #1
 800d5ba:	e7ce      	b.n	800d55a <_dtoa_r+0xa92>
 800d5bc:	9b07      	ldr	r3, [sp, #28]
 800d5be:	9a07      	ldr	r2, [sp, #28]
 800d5c0:	701c      	strb	r4, [r3, #0]
 800d5c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d5c4:	4293      	cmp	r3, r2
 800d5c6:	d03e      	beq.n	800d646 <_dtoa_r+0xb7e>
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	220a      	movs	r2, #10
 800d5cc:	9905      	ldr	r1, [sp, #20]
 800d5ce:	9804      	ldr	r0, [sp, #16]
 800d5d0:	f7fb feec 	bl	80093ac <__multadd>
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	9005      	str	r0, [sp, #20]
 800d5d8:	220a      	movs	r2, #10
 800d5da:	0029      	movs	r1, r5
 800d5dc:	9804      	ldr	r0, [sp, #16]
 800d5de:	42bd      	cmp	r5, r7
 800d5e0:	d106      	bne.n	800d5f0 <_dtoa_r+0xb28>
 800d5e2:	f7fb fee3 	bl	80093ac <__multadd>
 800d5e6:	0005      	movs	r5, r0
 800d5e8:	0007      	movs	r7, r0
 800d5ea:	9b08      	ldr	r3, [sp, #32]
 800d5ec:	9307      	str	r3, [sp, #28]
 800d5ee:	e784      	b.n	800d4fa <_dtoa_r+0xa32>
 800d5f0:	f7fb fedc 	bl	80093ac <__multadd>
 800d5f4:	0039      	movs	r1, r7
 800d5f6:	0005      	movs	r5, r0
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	220a      	movs	r2, #10
 800d5fc:	9804      	ldr	r0, [sp, #16]
 800d5fe:	f7fb fed5 	bl	80093ac <__multadd>
 800d602:	0007      	movs	r7, r0
 800d604:	e7f1      	b.n	800d5ea <_dtoa_r+0xb22>
 800d606:	9b07      	ldr	r3, [sp, #28]
 800d608:	930b      	str	r3, [sp, #44]	; 0x2c
 800d60a:	2500      	movs	r5, #0
 800d60c:	0031      	movs	r1, r6
 800d60e:	9805      	ldr	r0, [sp, #20]
 800d610:	f7ff f9ca 	bl	800c9a8 <quorem>
 800d614:	9b06      	ldr	r3, [sp, #24]
 800d616:	3030      	adds	r0, #48	; 0x30
 800d618:	5558      	strb	r0, [r3, r5]
 800d61a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d61c:	3501      	adds	r5, #1
 800d61e:	0004      	movs	r4, r0
 800d620:	42ab      	cmp	r3, r5
 800d622:	dd07      	ble.n	800d634 <_dtoa_r+0xb6c>
 800d624:	2300      	movs	r3, #0
 800d626:	220a      	movs	r2, #10
 800d628:	9905      	ldr	r1, [sp, #20]
 800d62a:	9804      	ldr	r0, [sp, #16]
 800d62c:	f7fb febe 	bl	80093ac <__multadd>
 800d630:	9005      	str	r0, [sp, #20]
 800d632:	e7eb      	b.n	800d60c <_dtoa_r+0xb44>
 800d634:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d636:	2301      	movs	r3, #1
 800d638:	2a00      	cmp	r2, #0
 800d63a:	dd00      	ble.n	800d63e <_dtoa_r+0xb76>
 800d63c:	0013      	movs	r3, r2
 800d63e:	2500      	movs	r5, #0
 800d640:	9a06      	ldr	r2, [sp, #24]
 800d642:	18d3      	adds	r3, r2, r3
 800d644:	9308      	str	r3, [sp, #32]
 800d646:	9905      	ldr	r1, [sp, #20]
 800d648:	2201      	movs	r2, #1
 800d64a:	9804      	ldr	r0, [sp, #16]
 800d64c:	f7fc f890 	bl	8009770 <__lshift>
 800d650:	0031      	movs	r1, r6
 800d652:	9005      	str	r0, [sp, #20]
 800d654:	f7fc f8fa 	bl	800984c <__mcmp>
 800d658:	2800      	cmp	r0, #0
 800d65a:	dc9f      	bgt.n	800d59c <_dtoa_r+0xad4>
 800d65c:	d101      	bne.n	800d662 <_dtoa_r+0xb9a>
 800d65e:	07e4      	lsls	r4, r4, #31
 800d660:	d49c      	bmi.n	800d59c <_dtoa_r+0xad4>
 800d662:	9b08      	ldr	r3, [sp, #32]
 800d664:	9308      	str	r3, [sp, #32]
 800d666:	3b01      	subs	r3, #1
 800d668:	781a      	ldrb	r2, [r3, #0]
 800d66a:	2a30      	cmp	r2, #48	; 0x30
 800d66c:	d0fa      	beq.n	800d664 <_dtoa_r+0xb9c>
 800d66e:	e6e6      	b.n	800d43e <_dtoa_r+0x976>
 800d670:	9a06      	ldr	r2, [sp, #24]
 800d672:	429a      	cmp	r2, r3
 800d674:	d193      	bne.n	800d59e <_dtoa_r+0xad6>
 800d676:	9b03      	ldr	r3, [sp, #12]
 800d678:	3301      	adds	r3, #1
 800d67a:	9303      	str	r3, [sp, #12]
 800d67c:	2331      	movs	r3, #49	; 0x31
 800d67e:	7013      	strb	r3, [r2, #0]
 800d680:	e6dd      	b.n	800d43e <_dtoa_r+0x976>
 800d682:	4b09      	ldr	r3, [pc, #36]	; (800d6a8 <_dtoa_r+0xbe0>)
 800d684:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d686:	9306      	str	r3, [sp, #24]
 800d688:	4b08      	ldr	r3, [pc, #32]	; (800d6ac <_dtoa_r+0xbe4>)
 800d68a:	2a00      	cmp	r2, #0
 800d68c:	d001      	beq.n	800d692 <_dtoa_r+0xbca>
 800d68e:	f7ff fa4c 	bl	800cb2a <_dtoa_r+0x62>
 800d692:	f7ff fa4c 	bl	800cb2e <_dtoa_r+0x66>
 800d696:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d698:	2b00      	cmp	r3, #0
 800d69a:	dcb6      	bgt.n	800d60a <_dtoa_r+0xb42>
 800d69c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d69e:	2b02      	cmp	r3, #2
 800d6a0:	dd00      	ble.n	800d6a4 <_dtoa_r+0xbdc>
 800d6a2:	e6b6      	b.n	800d412 <_dtoa_r+0x94a>
 800d6a4:	e7b1      	b.n	800d60a <_dtoa_r+0xb42>
 800d6a6:	46c0      	nop			; (mov r8, r8)
 800d6a8:	0800f8b4 	.word	0x0800f8b4
 800d6ac:	0800f8bc 	.word	0x0800f8bc

0800d6b0 <realloc>:
 800d6b0:	b510      	push	{r4, lr}
 800d6b2:	4b03      	ldr	r3, [pc, #12]	; (800d6c0 <realloc+0x10>)
 800d6b4:	000a      	movs	r2, r1
 800d6b6:	0001      	movs	r1, r0
 800d6b8:	6818      	ldr	r0, [r3, #0]
 800d6ba:	f000 f803 	bl	800d6c4 <_realloc_r>
 800d6be:	bd10      	pop	{r4, pc}
 800d6c0:	200006d0 	.word	0x200006d0

0800d6c4 <_realloc_r>:
 800d6c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6c6:	b087      	sub	sp, #28
 800d6c8:	1e0c      	subs	r4, r1, #0
 800d6ca:	9001      	str	r0, [sp, #4]
 800d6cc:	9205      	str	r2, [sp, #20]
 800d6ce:	d106      	bne.n	800d6de <_realloc_r+0x1a>
 800d6d0:	0011      	movs	r1, r2
 800d6d2:	f7f9 fe39 	bl	8007348 <_malloc_r>
 800d6d6:	0007      	movs	r7, r0
 800d6d8:	0038      	movs	r0, r7
 800d6da:	b007      	add	sp, #28
 800d6dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6de:	9801      	ldr	r0, [sp, #4]
 800d6e0:	f7fa f846 	bl	8007770 <__malloc_lock>
 800d6e4:	0023      	movs	r3, r4
 800d6e6:	3b08      	subs	r3, #8
 800d6e8:	685f      	ldr	r7, [r3, #4]
 800d6ea:	9304      	str	r3, [sp, #16]
 800d6ec:	9b05      	ldr	r3, [sp, #20]
 800d6ee:	330b      	adds	r3, #11
 800d6f0:	2b16      	cmp	r3, #22
 800d6f2:	d908      	bls.n	800d706 <_realloc_r+0x42>
 800d6f4:	2207      	movs	r2, #7
 800d6f6:	4393      	bics	r3, r2
 800d6f8:	9300      	str	r3, [sp, #0]
 800d6fa:	d506      	bpl.n	800d70a <_realloc_r+0x46>
 800d6fc:	230c      	movs	r3, #12
 800d6fe:	9a01      	ldr	r2, [sp, #4]
 800d700:	2700      	movs	r7, #0
 800d702:	6013      	str	r3, [r2, #0]
 800d704:	e7e8      	b.n	800d6d8 <_realloc_r+0x14>
 800d706:	2310      	movs	r3, #16
 800d708:	9300      	str	r3, [sp, #0]
 800d70a:	9b00      	ldr	r3, [sp, #0]
 800d70c:	9a05      	ldr	r2, [sp, #20]
 800d70e:	4293      	cmp	r3, r2
 800d710:	d3f4      	bcc.n	800d6fc <_realloc_r+0x38>
 800d712:	9b04      	ldr	r3, [sp, #16]
 800d714:	003a      	movs	r2, r7
 800d716:	9302      	str	r3, [sp, #8]
 800d718:	2303      	movs	r3, #3
 800d71a:	439a      	bics	r2, r3
 800d71c:	9b00      	ldr	r3, [sp, #0]
 800d71e:	9203      	str	r2, [sp, #12]
 800d720:	4293      	cmp	r3, r2
 800d722:	dc00      	bgt.n	800d726 <_realloc_r+0x62>
 800d724:	e169      	b.n	800d9fa <_realloc_r+0x336>
 800d726:	9b04      	ldr	r3, [sp, #16]
 800d728:	48b8      	ldr	r0, [pc, #736]	; (800da0c <_realloc_r+0x348>)
 800d72a:	189b      	adds	r3, r3, r2
 800d72c:	6882      	ldr	r2, [r0, #8]
 800d72e:	4694      	mov	ip, r2
 800d730:	685a      	ldr	r2, [r3, #4]
 800d732:	459c      	cmp	ip, r3
 800d734:	d006      	beq.n	800d744 <_realloc_r+0x80>
 800d736:	2501      	movs	r5, #1
 800d738:	0011      	movs	r1, r2
 800d73a:	43a9      	bics	r1, r5
 800d73c:	1859      	adds	r1, r3, r1
 800d73e:	6849      	ldr	r1, [r1, #4]
 800d740:	4229      	tst	r1, r5
 800d742:	d144      	bne.n	800d7ce <_realloc_r+0x10a>
 800d744:	2103      	movs	r1, #3
 800d746:	438a      	bics	r2, r1
 800d748:	9903      	ldr	r1, [sp, #12]
 800d74a:	188e      	adds	r6, r1, r2
 800d74c:	9900      	ldr	r1, [sp, #0]
 800d74e:	459c      	cmp	ip, r3
 800d750:	d117      	bne.n	800d782 <_realloc_r+0xbe>
 800d752:	3110      	adds	r1, #16
 800d754:	42b1      	cmp	r1, r6
 800d756:	dc3c      	bgt.n	800d7d2 <_realloc_r+0x10e>
 800d758:	9a00      	ldr	r2, [sp, #0]
 800d75a:	2101      	movs	r1, #1
 800d75c:	4694      	mov	ip, r2
 800d75e:	1ab6      	subs	r6, r6, r2
 800d760:	0022      	movs	r2, r4
 800d762:	9b04      	ldr	r3, [sp, #16]
 800d764:	430e      	orrs	r6, r1
 800d766:	4463      	add	r3, ip
 800d768:	6083      	str	r3, [r0, #8]
 800d76a:	3a08      	subs	r2, #8
 800d76c:	605e      	str	r6, [r3, #4]
 800d76e:	6853      	ldr	r3, [r2, #4]
 800d770:	9801      	ldr	r0, [sp, #4]
 800d772:	400b      	ands	r3, r1
 800d774:	4661      	mov	r1, ip
 800d776:	430b      	orrs	r3, r1
 800d778:	6053      	str	r3, [r2, #4]
 800d77a:	f7fa f801 	bl	8007780 <__malloc_unlock>
 800d77e:	0027      	movs	r7, r4
 800d780:	e7aa      	b.n	800d6d8 <_realloc_r+0x14>
 800d782:	42b1      	cmp	r1, r6
 800d784:	dc25      	bgt.n	800d7d2 <_realloc_r+0x10e>
 800d786:	68da      	ldr	r2, [r3, #12]
 800d788:	689b      	ldr	r3, [r3, #8]
 800d78a:	60da      	str	r2, [r3, #12]
 800d78c:	6093      	str	r3, [r2, #8]
 800d78e:	9b00      	ldr	r3, [sp, #0]
 800d790:	9a02      	ldr	r2, [sp, #8]
 800d792:	1af4      	subs	r4, r6, r3
 800d794:	9b02      	ldr	r3, [sp, #8]
 800d796:	1992      	adds	r2, r2, r6
 800d798:	6858      	ldr	r0, [r3, #4]
 800d79a:	2301      	movs	r3, #1
 800d79c:	4018      	ands	r0, r3
 800d79e:	2c0f      	cmp	r4, #15
 800d7a0:	d800      	bhi.n	800d7a4 <_realloc_r+0xe0>
 800d7a2:	e12c      	b.n	800d9fe <_realloc_r+0x33a>
 800d7a4:	9d00      	ldr	r5, [sp, #0]
 800d7a6:	9902      	ldr	r1, [sp, #8]
 800d7a8:	4328      	orrs	r0, r5
 800d7aa:	1949      	adds	r1, r1, r5
 800d7ac:	9d02      	ldr	r5, [sp, #8]
 800d7ae:	431c      	orrs	r4, r3
 800d7b0:	6068      	str	r0, [r5, #4]
 800d7b2:	604c      	str	r4, [r1, #4]
 800d7b4:	6850      	ldr	r0, [r2, #4]
 800d7b6:	3108      	adds	r1, #8
 800d7b8:	4303      	orrs	r3, r0
 800d7ba:	6053      	str	r3, [r2, #4]
 800d7bc:	9801      	ldr	r0, [sp, #4]
 800d7be:	f7fb f9a3 	bl	8008b08 <_free_r>
 800d7c2:	9801      	ldr	r0, [sp, #4]
 800d7c4:	f7f9 ffdc 	bl	8007780 <__malloc_unlock>
 800d7c8:	9f02      	ldr	r7, [sp, #8]
 800d7ca:	3708      	adds	r7, #8
 800d7cc:	e784      	b.n	800d6d8 <_realloc_r+0x14>
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	0013      	movs	r3, r2
 800d7d2:	07ff      	lsls	r7, r7, #31
 800d7d4:	d500      	bpl.n	800d7d8 <_realloc_r+0x114>
 800d7d6:	e0c6      	b.n	800d966 <_realloc_r+0x2a2>
 800d7d8:	0021      	movs	r1, r4
 800d7da:	2003      	movs	r0, #3
 800d7dc:	3908      	subs	r1, #8
 800d7de:	680d      	ldr	r5, [r1, #0]
 800d7e0:	9904      	ldr	r1, [sp, #16]
 800d7e2:	1b4d      	subs	r5, r1, r5
 800d7e4:	6869      	ldr	r1, [r5, #4]
 800d7e6:	4381      	bics	r1, r0
 800d7e8:	9803      	ldr	r0, [sp, #12]
 800d7ea:	180f      	adds	r7, r1, r0
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d100      	bne.n	800d7f2 <_realloc_r+0x12e>
 800d7f0:	e084      	b.n	800d8fc <_realloc_r+0x238>
 800d7f2:	19d6      	adds	r6, r2, r7
 800d7f4:	459c      	cmp	ip, r3
 800d7f6:	d148      	bne.n	800d88a <_realloc_r+0x1c6>
 800d7f8:	9b00      	ldr	r3, [sp, #0]
 800d7fa:	3310      	adds	r3, #16
 800d7fc:	42b3      	cmp	r3, r6
 800d7fe:	dc7d      	bgt.n	800d8fc <_realloc_r+0x238>
 800d800:	68aa      	ldr	r2, [r5, #8]
 800d802:	68eb      	ldr	r3, [r5, #12]
 800d804:	002f      	movs	r7, r5
 800d806:	60d3      	str	r3, [r2, #12]
 800d808:	609a      	str	r2, [r3, #8]
 800d80a:	0002      	movs	r2, r0
 800d80c:	3a04      	subs	r2, #4
 800d80e:	3708      	adds	r7, #8
 800d810:	2a24      	cmp	r2, #36	; 0x24
 800d812:	d835      	bhi.n	800d880 <_realloc_r+0x1bc>
 800d814:	003b      	movs	r3, r7
 800d816:	2a13      	cmp	r2, #19
 800d818:	d908      	bls.n	800d82c <_realloc_r+0x168>
 800d81a:	6823      	ldr	r3, [r4, #0]
 800d81c:	60ab      	str	r3, [r5, #8]
 800d81e:	6863      	ldr	r3, [r4, #4]
 800d820:	60eb      	str	r3, [r5, #12]
 800d822:	2a1b      	cmp	r2, #27
 800d824:	d81a      	bhi.n	800d85c <_realloc_r+0x198>
 800d826:	002b      	movs	r3, r5
 800d828:	3408      	adds	r4, #8
 800d82a:	3310      	adds	r3, #16
 800d82c:	6822      	ldr	r2, [r4, #0]
 800d82e:	601a      	str	r2, [r3, #0]
 800d830:	6862      	ldr	r2, [r4, #4]
 800d832:	605a      	str	r2, [r3, #4]
 800d834:	68a2      	ldr	r2, [r4, #8]
 800d836:	609a      	str	r2, [r3, #8]
 800d838:	9b00      	ldr	r3, [sp, #0]
 800d83a:	4a74      	ldr	r2, [pc, #464]	; (800da0c <_realloc_r+0x348>)
 800d83c:	18eb      	adds	r3, r5, r3
 800d83e:	6093      	str	r3, [r2, #8]
 800d840:	9a00      	ldr	r2, [sp, #0]
 800d842:	1ab6      	subs	r6, r6, r2
 800d844:	2201      	movs	r2, #1
 800d846:	4316      	orrs	r6, r2
 800d848:	605e      	str	r6, [r3, #4]
 800d84a:	686b      	ldr	r3, [r5, #4]
 800d84c:	4013      	ands	r3, r2
 800d84e:	9a00      	ldr	r2, [sp, #0]
 800d850:	4313      	orrs	r3, r2
 800d852:	606b      	str	r3, [r5, #4]
 800d854:	9801      	ldr	r0, [sp, #4]
 800d856:	f7f9 ff93 	bl	8007780 <__malloc_unlock>
 800d85a:	e73d      	b.n	800d6d8 <_realloc_r+0x14>
 800d85c:	68a3      	ldr	r3, [r4, #8]
 800d85e:	612b      	str	r3, [r5, #16]
 800d860:	68e3      	ldr	r3, [r4, #12]
 800d862:	616b      	str	r3, [r5, #20]
 800d864:	2a24      	cmp	r2, #36	; 0x24
 800d866:	d003      	beq.n	800d870 <_realloc_r+0x1ac>
 800d868:	002b      	movs	r3, r5
 800d86a:	3410      	adds	r4, #16
 800d86c:	3318      	adds	r3, #24
 800d86e:	e7dd      	b.n	800d82c <_realloc_r+0x168>
 800d870:	6923      	ldr	r3, [r4, #16]
 800d872:	61ab      	str	r3, [r5, #24]
 800d874:	002b      	movs	r3, r5
 800d876:	6962      	ldr	r2, [r4, #20]
 800d878:	3320      	adds	r3, #32
 800d87a:	61ea      	str	r2, [r5, #28]
 800d87c:	3418      	adds	r4, #24
 800d87e:	e7d5      	b.n	800d82c <_realloc_r+0x168>
 800d880:	0021      	movs	r1, r4
 800d882:	0038      	movs	r0, r7
 800d884:	f001 fbb5 	bl	800eff2 <memmove>
 800d888:	e7d6      	b.n	800d838 <_realloc_r+0x174>
 800d88a:	9a00      	ldr	r2, [sp, #0]
 800d88c:	42b2      	cmp	r2, r6
 800d88e:	dc35      	bgt.n	800d8fc <_realloc_r+0x238>
 800d890:	0028      	movs	r0, r5
 800d892:	68da      	ldr	r2, [r3, #12]
 800d894:	689b      	ldr	r3, [r3, #8]
 800d896:	3008      	adds	r0, #8
 800d898:	60da      	str	r2, [r3, #12]
 800d89a:	6093      	str	r3, [r2, #8]
 800d89c:	68aa      	ldr	r2, [r5, #8]
 800d89e:	68eb      	ldr	r3, [r5, #12]
 800d8a0:	60d3      	str	r3, [r2, #12]
 800d8a2:	609a      	str	r2, [r3, #8]
 800d8a4:	9a03      	ldr	r2, [sp, #12]
 800d8a6:	3a04      	subs	r2, #4
 800d8a8:	2a24      	cmp	r2, #36	; 0x24
 800d8aa:	d823      	bhi.n	800d8f4 <_realloc_r+0x230>
 800d8ac:	2a13      	cmp	r2, #19
 800d8ae:	d907      	bls.n	800d8c0 <_realloc_r+0x1fc>
 800d8b0:	6823      	ldr	r3, [r4, #0]
 800d8b2:	60ab      	str	r3, [r5, #8]
 800d8b4:	6863      	ldr	r3, [r4, #4]
 800d8b6:	60eb      	str	r3, [r5, #12]
 800d8b8:	2a1b      	cmp	r2, #27
 800d8ba:	d809      	bhi.n	800d8d0 <_realloc_r+0x20c>
 800d8bc:	3408      	adds	r4, #8
 800d8be:	3008      	adds	r0, #8
 800d8c0:	6823      	ldr	r3, [r4, #0]
 800d8c2:	6003      	str	r3, [r0, #0]
 800d8c4:	6863      	ldr	r3, [r4, #4]
 800d8c6:	6043      	str	r3, [r0, #4]
 800d8c8:	68a3      	ldr	r3, [r4, #8]
 800d8ca:	6083      	str	r3, [r0, #8]
 800d8cc:	9502      	str	r5, [sp, #8]
 800d8ce:	e75e      	b.n	800d78e <_realloc_r+0xca>
 800d8d0:	68a3      	ldr	r3, [r4, #8]
 800d8d2:	612b      	str	r3, [r5, #16]
 800d8d4:	68e3      	ldr	r3, [r4, #12]
 800d8d6:	616b      	str	r3, [r5, #20]
 800d8d8:	2a24      	cmp	r2, #36	; 0x24
 800d8da:	d003      	beq.n	800d8e4 <_realloc_r+0x220>
 800d8dc:	0028      	movs	r0, r5
 800d8de:	3410      	adds	r4, #16
 800d8e0:	3018      	adds	r0, #24
 800d8e2:	e7ed      	b.n	800d8c0 <_realloc_r+0x1fc>
 800d8e4:	0028      	movs	r0, r5
 800d8e6:	6923      	ldr	r3, [r4, #16]
 800d8e8:	3020      	adds	r0, #32
 800d8ea:	61ab      	str	r3, [r5, #24]
 800d8ec:	6963      	ldr	r3, [r4, #20]
 800d8ee:	3418      	adds	r4, #24
 800d8f0:	61eb      	str	r3, [r5, #28]
 800d8f2:	e7e5      	b.n	800d8c0 <_realloc_r+0x1fc>
 800d8f4:	0021      	movs	r1, r4
 800d8f6:	f001 fb7c 	bl	800eff2 <memmove>
 800d8fa:	e7e7      	b.n	800d8cc <_realloc_r+0x208>
 800d8fc:	9b00      	ldr	r3, [sp, #0]
 800d8fe:	42bb      	cmp	r3, r7
 800d900:	dc31      	bgt.n	800d966 <_realloc_r+0x2a2>
 800d902:	0028      	movs	r0, r5
 800d904:	68aa      	ldr	r2, [r5, #8]
 800d906:	68eb      	ldr	r3, [r5, #12]
 800d908:	3008      	adds	r0, #8
 800d90a:	60d3      	str	r3, [r2, #12]
 800d90c:	609a      	str	r2, [r3, #8]
 800d90e:	9a03      	ldr	r2, [sp, #12]
 800d910:	3a04      	subs	r2, #4
 800d912:	2a24      	cmp	r2, #36	; 0x24
 800d914:	d823      	bhi.n	800d95e <_realloc_r+0x29a>
 800d916:	2a13      	cmp	r2, #19
 800d918:	d907      	bls.n	800d92a <_realloc_r+0x266>
 800d91a:	6823      	ldr	r3, [r4, #0]
 800d91c:	60ab      	str	r3, [r5, #8]
 800d91e:	6863      	ldr	r3, [r4, #4]
 800d920:	60eb      	str	r3, [r5, #12]
 800d922:	2a1b      	cmp	r2, #27
 800d924:	d809      	bhi.n	800d93a <_realloc_r+0x276>
 800d926:	3408      	adds	r4, #8
 800d928:	3008      	adds	r0, #8
 800d92a:	6823      	ldr	r3, [r4, #0]
 800d92c:	6003      	str	r3, [r0, #0]
 800d92e:	6863      	ldr	r3, [r4, #4]
 800d930:	6043      	str	r3, [r0, #4]
 800d932:	68a3      	ldr	r3, [r4, #8]
 800d934:	6083      	str	r3, [r0, #8]
 800d936:	003e      	movs	r6, r7
 800d938:	e7c8      	b.n	800d8cc <_realloc_r+0x208>
 800d93a:	68a3      	ldr	r3, [r4, #8]
 800d93c:	612b      	str	r3, [r5, #16]
 800d93e:	68e3      	ldr	r3, [r4, #12]
 800d940:	616b      	str	r3, [r5, #20]
 800d942:	2a24      	cmp	r2, #36	; 0x24
 800d944:	d003      	beq.n	800d94e <_realloc_r+0x28a>
 800d946:	0028      	movs	r0, r5
 800d948:	3410      	adds	r4, #16
 800d94a:	3018      	adds	r0, #24
 800d94c:	e7ed      	b.n	800d92a <_realloc_r+0x266>
 800d94e:	0028      	movs	r0, r5
 800d950:	6923      	ldr	r3, [r4, #16]
 800d952:	3020      	adds	r0, #32
 800d954:	61ab      	str	r3, [r5, #24]
 800d956:	6963      	ldr	r3, [r4, #20]
 800d958:	3418      	adds	r4, #24
 800d95a:	61eb      	str	r3, [r5, #28]
 800d95c:	e7e5      	b.n	800d92a <_realloc_r+0x266>
 800d95e:	0021      	movs	r1, r4
 800d960:	f001 fb47 	bl	800eff2 <memmove>
 800d964:	e7e7      	b.n	800d936 <_realloc_r+0x272>
 800d966:	9905      	ldr	r1, [sp, #20]
 800d968:	9801      	ldr	r0, [sp, #4]
 800d96a:	f7f9 fced 	bl	8007348 <_malloc_r>
 800d96e:	1e07      	subs	r7, r0, #0
 800d970:	d100      	bne.n	800d974 <_realloc_r+0x2b0>
 800d972:	e76f      	b.n	800d854 <_realloc_r+0x190>
 800d974:	0023      	movs	r3, r4
 800d976:	2201      	movs	r2, #1
 800d978:	3b08      	subs	r3, #8
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	4393      	bics	r3, r2
 800d97e:	9a04      	ldr	r2, [sp, #16]
 800d980:	18d3      	adds	r3, r2, r3
 800d982:	0002      	movs	r2, r0
 800d984:	3a08      	subs	r2, #8
 800d986:	4293      	cmp	r3, r2
 800d988:	d105      	bne.n	800d996 <_realloc_r+0x2d2>
 800d98a:	685e      	ldr	r6, [r3, #4]
 800d98c:	2303      	movs	r3, #3
 800d98e:	439e      	bics	r6, r3
 800d990:	9b03      	ldr	r3, [sp, #12]
 800d992:	18f6      	adds	r6, r6, r3
 800d994:	e6fb      	b.n	800d78e <_realloc_r+0xca>
 800d996:	9a03      	ldr	r2, [sp, #12]
 800d998:	3a04      	subs	r2, #4
 800d99a:	2a24      	cmp	r2, #36	; 0x24
 800d99c:	d829      	bhi.n	800d9f2 <_realloc_r+0x32e>
 800d99e:	0003      	movs	r3, r0
 800d9a0:	0021      	movs	r1, r4
 800d9a2:	2a13      	cmp	r2, #19
 800d9a4:	d908      	bls.n	800d9b8 <_realloc_r+0x2f4>
 800d9a6:	6823      	ldr	r3, [r4, #0]
 800d9a8:	6003      	str	r3, [r0, #0]
 800d9aa:	6863      	ldr	r3, [r4, #4]
 800d9ac:	6043      	str	r3, [r0, #4]
 800d9ae:	2a1b      	cmp	r2, #27
 800d9b0:	d80d      	bhi.n	800d9ce <_realloc_r+0x30a>
 800d9b2:	0003      	movs	r3, r0
 800d9b4:	3108      	adds	r1, #8
 800d9b6:	3308      	adds	r3, #8
 800d9b8:	680a      	ldr	r2, [r1, #0]
 800d9ba:	601a      	str	r2, [r3, #0]
 800d9bc:	684a      	ldr	r2, [r1, #4]
 800d9be:	605a      	str	r2, [r3, #4]
 800d9c0:	688a      	ldr	r2, [r1, #8]
 800d9c2:	609a      	str	r2, [r3, #8]
 800d9c4:	0021      	movs	r1, r4
 800d9c6:	9801      	ldr	r0, [sp, #4]
 800d9c8:	f7fb f89e 	bl	8008b08 <_free_r>
 800d9cc:	e742      	b.n	800d854 <_realloc_r+0x190>
 800d9ce:	68a3      	ldr	r3, [r4, #8]
 800d9d0:	6083      	str	r3, [r0, #8]
 800d9d2:	68e3      	ldr	r3, [r4, #12]
 800d9d4:	60c3      	str	r3, [r0, #12]
 800d9d6:	2a24      	cmp	r2, #36	; 0x24
 800d9d8:	d003      	beq.n	800d9e2 <_realloc_r+0x31e>
 800d9da:	0003      	movs	r3, r0
 800d9dc:	3110      	adds	r1, #16
 800d9de:	3310      	adds	r3, #16
 800d9e0:	e7ea      	b.n	800d9b8 <_realloc_r+0x2f4>
 800d9e2:	6923      	ldr	r3, [r4, #16]
 800d9e4:	3118      	adds	r1, #24
 800d9e6:	6103      	str	r3, [r0, #16]
 800d9e8:	0003      	movs	r3, r0
 800d9ea:	6962      	ldr	r2, [r4, #20]
 800d9ec:	3318      	adds	r3, #24
 800d9ee:	6142      	str	r2, [r0, #20]
 800d9f0:	e7e2      	b.n	800d9b8 <_realloc_r+0x2f4>
 800d9f2:	0021      	movs	r1, r4
 800d9f4:	f001 fafd 	bl	800eff2 <memmove>
 800d9f8:	e7e4      	b.n	800d9c4 <_realloc_r+0x300>
 800d9fa:	9e03      	ldr	r6, [sp, #12]
 800d9fc:	e6c7      	b.n	800d78e <_realloc_r+0xca>
 800d9fe:	9902      	ldr	r1, [sp, #8]
 800da00:	4306      	orrs	r6, r0
 800da02:	604e      	str	r6, [r1, #4]
 800da04:	6851      	ldr	r1, [r2, #4]
 800da06:	430b      	orrs	r3, r1
 800da08:	6053      	str	r3, [r2, #4]
 800da0a:	e6da      	b.n	800d7c2 <_realloc_r+0xfe>
 800da0c:	20000024 	.word	0x20000024

0800da10 <_strtoul_l.constprop.0>:
 800da10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da12:	b087      	sub	sp, #28
 800da14:	9202      	str	r2, [sp, #8]
 800da16:	4a3e      	ldr	r2, [pc, #248]	; (800db10 <_strtoul_l.constprop.0+0x100>)
 800da18:	001e      	movs	r6, r3
 800da1a:	9101      	str	r1, [sp, #4]
 800da1c:	000b      	movs	r3, r1
 800da1e:	4694      	mov	ip, r2
 800da20:	2108      	movs	r1, #8
 800da22:	9005      	str	r0, [sp, #20]
 800da24:	001a      	movs	r2, r3
 800da26:	4660      	mov	r0, ip
 800da28:	7814      	ldrb	r4, [r2, #0]
 800da2a:	3301      	adds	r3, #1
 800da2c:	5d00      	ldrb	r0, [r0, r4]
 800da2e:	001d      	movs	r5, r3
 800da30:	0007      	movs	r7, r0
 800da32:	400f      	ands	r7, r1
 800da34:	4208      	tst	r0, r1
 800da36:	d1f5      	bne.n	800da24 <_strtoul_l.constprop.0+0x14>
 800da38:	2c2d      	cmp	r4, #45	; 0x2d
 800da3a:	d13d      	bne.n	800dab8 <_strtoul_l.constprop.0+0xa8>
 800da3c:	2701      	movs	r7, #1
 800da3e:	781c      	ldrb	r4, [r3, #0]
 800da40:	1c95      	adds	r5, r2, #2
 800da42:	2e00      	cmp	r6, #0
 800da44:	d05f      	beq.n	800db06 <_strtoul_l.constprop.0+0xf6>
 800da46:	2e10      	cmp	r6, #16
 800da48:	d109      	bne.n	800da5e <_strtoul_l.constprop.0+0x4e>
 800da4a:	2c30      	cmp	r4, #48	; 0x30
 800da4c:	d107      	bne.n	800da5e <_strtoul_l.constprop.0+0x4e>
 800da4e:	2220      	movs	r2, #32
 800da50:	782b      	ldrb	r3, [r5, #0]
 800da52:	4393      	bics	r3, r2
 800da54:	2b58      	cmp	r3, #88	; 0x58
 800da56:	d151      	bne.n	800dafc <_strtoul_l.constprop.0+0xec>
 800da58:	2610      	movs	r6, #16
 800da5a:	786c      	ldrb	r4, [r5, #1]
 800da5c:	3502      	adds	r5, #2
 800da5e:	2001      	movs	r0, #1
 800da60:	0031      	movs	r1, r6
 800da62:	4240      	negs	r0, r0
 800da64:	f7f2 fb6a 	bl	800013c <__udivsi3>
 800da68:	9003      	str	r0, [sp, #12]
 800da6a:	2001      	movs	r0, #1
 800da6c:	0031      	movs	r1, r6
 800da6e:	4240      	negs	r0, r0
 800da70:	f7f2 fbea 	bl	8000248 <__aeabi_uidivmod>
 800da74:	2300      	movs	r3, #0
 800da76:	2201      	movs	r2, #1
 800da78:	9104      	str	r1, [sp, #16]
 800da7a:	2101      	movs	r1, #1
 800da7c:	0018      	movs	r0, r3
 800da7e:	4694      	mov	ip, r2
 800da80:	4249      	negs	r1, r1
 800da82:	0022      	movs	r2, r4
 800da84:	3a30      	subs	r2, #48	; 0x30
 800da86:	2a09      	cmp	r2, #9
 800da88:	d903      	bls.n	800da92 <_strtoul_l.constprop.0+0x82>
 800da8a:	3a11      	subs	r2, #17
 800da8c:	2a19      	cmp	r2, #25
 800da8e:	d818      	bhi.n	800dac2 <_strtoul_l.constprop.0+0xb2>
 800da90:	320a      	adds	r2, #10
 800da92:	4296      	cmp	r6, r2
 800da94:	dd19      	ble.n	800daca <_strtoul_l.constprop.0+0xba>
 800da96:	1c5c      	adds	r4, r3, #1
 800da98:	d00b      	beq.n	800dab2 <_strtoul_l.constprop.0+0xa2>
 800da9a:	9c03      	ldr	r4, [sp, #12]
 800da9c:	000b      	movs	r3, r1
 800da9e:	4284      	cmp	r4, r0
 800daa0:	d307      	bcc.n	800dab2 <_strtoul_l.constprop.0+0xa2>
 800daa2:	d103      	bne.n	800daac <_strtoul_l.constprop.0+0x9c>
 800daa4:	9c04      	ldr	r4, [sp, #16]
 800daa6:	000b      	movs	r3, r1
 800daa8:	4294      	cmp	r4, r2
 800daaa:	db02      	blt.n	800dab2 <_strtoul_l.constprop.0+0xa2>
 800daac:	4663      	mov	r3, ip
 800daae:	4370      	muls	r0, r6
 800dab0:	1810      	adds	r0, r2, r0
 800dab2:	782c      	ldrb	r4, [r5, #0]
 800dab4:	3501      	adds	r5, #1
 800dab6:	e7e4      	b.n	800da82 <_strtoul_l.constprop.0+0x72>
 800dab8:	2c2b      	cmp	r4, #43	; 0x2b
 800daba:	d1c2      	bne.n	800da42 <_strtoul_l.constprop.0+0x32>
 800dabc:	781c      	ldrb	r4, [r3, #0]
 800dabe:	1c95      	adds	r5, r2, #2
 800dac0:	e7bf      	b.n	800da42 <_strtoul_l.constprop.0+0x32>
 800dac2:	0022      	movs	r2, r4
 800dac4:	3a61      	subs	r2, #97	; 0x61
 800dac6:	2a19      	cmp	r2, #25
 800dac8:	d9e2      	bls.n	800da90 <_strtoul_l.constprop.0+0x80>
 800daca:	1c5a      	adds	r2, r3, #1
 800dacc:	d108      	bne.n	800dae0 <_strtoul_l.constprop.0+0xd0>
 800dace:	2222      	movs	r2, #34	; 0x22
 800dad0:	9905      	ldr	r1, [sp, #20]
 800dad2:	0018      	movs	r0, r3
 800dad4:	600a      	str	r2, [r1, #0]
 800dad6:	9a02      	ldr	r2, [sp, #8]
 800dad8:	2a00      	cmp	r2, #0
 800dada:	d109      	bne.n	800daf0 <_strtoul_l.constprop.0+0xe0>
 800dadc:	b007      	add	sp, #28
 800dade:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dae0:	2f00      	cmp	r7, #0
 800dae2:	d000      	beq.n	800dae6 <_strtoul_l.constprop.0+0xd6>
 800dae4:	4240      	negs	r0, r0
 800dae6:	9a02      	ldr	r2, [sp, #8]
 800dae8:	2a00      	cmp	r2, #0
 800daea:	d0f7      	beq.n	800dadc <_strtoul_l.constprop.0+0xcc>
 800daec:	2b00      	cmp	r3, #0
 800daee:	d001      	beq.n	800daf4 <_strtoul_l.constprop.0+0xe4>
 800daf0:	1e6b      	subs	r3, r5, #1
 800daf2:	9301      	str	r3, [sp, #4]
 800daf4:	9b02      	ldr	r3, [sp, #8]
 800daf6:	9a01      	ldr	r2, [sp, #4]
 800daf8:	601a      	str	r2, [r3, #0]
 800dafa:	e7ef      	b.n	800dadc <_strtoul_l.constprop.0+0xcc>
 800dafc:	2430      	movs	r4, #48	; 0x30
 800dafe:	2e00      	cmp	r6, #0
 800db00:	d1ad      	bne.n	800da5e <_strtoul_l.constprop.0+0x4e>
 800db02:	3608      	adds	r6, #8
 800db04:	e7ab      	b.n	800da5e <_strtoul_l.constprop.0+0x4e>
 800db06:	2c30      	cmp	r4, #48	; 0x30
 800db08:	d0a1      	beq.n	800da4e <_strtoul_l.constprop.0+0x3e>
 800db0a:	260a      	movs	r6, #10
 800db0c:	e7a7      	b.n	800da5e <_strtoul_l.constprop.0+0x4e>
 800db0e:	46c0      	nop			; (mov r8, r8)
 800db10:	0800f529 	.word	0x0800f529

0800db14 <_strtoul_r>:
 800db14:	b510      	push	{r4, lr}
 800db16:	f7ff ff7b 	bl	800da10 <_strtoul_l.constprop.0>
 800db1a:	bd10      	pop	{r4, pc}

0800db1c <_strtoll_l.constprop.0>:
 800db1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db1e:	b08d      	sub	sp, #52	; 0x34
 800db20:	9203      	str	r2, [sp, #12]
 800db22:	4a53      	ldr	r2, [pc, #332]	; (800dc70 <_strtoll_l.constprop.0+0x154>)
 800db24:	001e      	movs	r6, r3
 800db26:	9102      	str	r1, [sp, #8]
 800db28:	000b      	movs	r3, r1
 800db2a:	4694      	mov	ip, r2
 800db2c:	2108      	movs	r1, #8
 800db2e:	900a      	str	r0, [sp, #40]	; 0x28
 800db30:	001a      	movs	r2, r3
 800db32:	4660      	mov	r0, ip
 800db34:	7814      	ldrb	r4, [r2, #0]
 800db36:	3301      	adds	r3, #1
 800db38:	5d00      	ldrb	r0, [r0, r4]
 800db3a:	001d      	movs	r5, r3
 800db3c:	0007      	movs	r7, r0
 800db3e:	400f      	ands	r7, r1
 800db40:	4208      	tst	r0, r1
 800db42:	d1f5      	bne.n	800db30 <_strtoll_l.constprop.0+0x14>
 800db44:	2c2d      	cmp	r4, #45	; 0x2d
 800db46:	d153      	bne.n	800dbf0 <_strtoll_l.constprop.0+0xd4>
 800db48:	781c      	ldrb	r4, [r3, #0]
 800db4a:	2301      	movs	r3, #1
 800db4c:	1c95      	adds	r5, r2, #2
 800db4e:	9301      	str	r3, [sp, #4]
 800db50:	2e00      	cmp	r6, #0
 800db52:	d100      	bne.n	800db56 <_strtoll_l.constprop.0+0x3a>
 800db54:	e086      	b.n	800dc64 <_strtoll_l.constprop.0+0x148>
 800db56:	2e10      	cmp	r6, #16
 800db58:	d10a      	bne.n	800db70 <_strtoll_l.constprop.0+0x54>
 800db5a:	2c30      	cmp	r4, #48	; 0x30
 800db5c:	d108      	bne.n	800db70 <_strtoll_l.constprop.0+0x54>
 800db5e:	2220      	movs	r2, #32
 800db60:	782b      	ldrb	r3, [r5, #0]
 800db62:	4393      	bics	r3, r2
 800db64:	2b58      	cmp	r3, #88	; 0x58
 800db66:	d000      	beq.n	800db6a <_strtoll_l.constprop.0+0x4e>
 800db68:	e076      	b.n	800dc58 <_strtoll_l.constprop.0+0x13c>
 800db6a:	2610      	movs	r6, #16
 800db6c:	786c      	ldrb	r4, [r5, #1]
 800db6e:	3502      	adds	r5, #2
 800db70:	2001      	movs	r0, #1
 800db72:	2300      	movs	r3, #0
 800db74:	493f      	ldr	r1, [pc, #252]	; (800dc74 <_strtoll_l.constprop.0+0x158>)
 800db76:	9a01      	ldr	r2, [sp, #4]
 800db78:	4240      	negs	r0, r0
 800db7a:	1812      	adds	r2, r2, r0
 800db7c:	414b      	adcs	r3, r1
 800db7e:	9204      	str	r2, [sp, #16]
 800db80:	9305      	str	r3, [sp, #20]
 800db82:	9804      	ldr	r0, [sp, #16]
 800db84:	9905      	ldr	r1, [sp, #20]
 800db86:	17f3      	asrs	r3, r6, #31
 800db88:	0032      	movs	r2, r6
 800db8a:	930b      	str	r3, [sp, #44]	; 0x2c
 800db8c:	f7f2 fc8a 	bl	80004a4 <__aeabi_uldivmod>
 800db90:	2300      	movs	r3, #0
 800db92:	000f      	movs	r7, r1
 800db94:	9008      	str	r0, [sp, #32]
 800db96:	2100      	movs	r1, #0
 800db98:	2000      	movs	r0, #0
 800db9a:	9209      	str	r2, [sp, #36]	; 0x24
 800db9c:	0022      	movs	r2, r4
 800db9e:	3a30      	subs	r2, #48	; 0x30
 800dba0:	2a09      	cmp	r2, #9
 800dba2:	d82b      	bhi.n	800dbfc <_strtoll_l.constprop.0+0xe0>
 800dba4:	0014      	movs	r4, r2
 800dba6:	42a6      	cmp	r6, r4
 800dba8:	dd37      	ble.n	800dc1a <_strtoll_l.constprop.0+0xfe>
 800dbaa:	1c5a      	adds	r2, r3, #1
 800dbac:	d01d      	beq.n	800dbea <_strtoll_l.constprop.0+0xce>
 800dbae:	42b9      	cmp	r1, r7
 800dbb0:	d830      	bhi.n	800dc14 <_strtoll_l.constprop.0+0xf8>
 800dbb2:	d102      	bne.n	800dbba <_strtoll_l.constprop.0+0x9e>
 800dbb4:	9b08      	ldr	r3, [sp, #32]
 800dbb6:	4298      	cmp	r0, r3
 800dbb8:	d82c      	bhi.n	800dc14 <_strtoll_l.constprop.0+0xf8>
 800dbba:	9b08      	ldr	r3, [sp, #32]
 800dbbc:	4283      	cmp	r3, r0
 800dbbe:	d106      	bne.n	800dbce <_strtoll_l.constprop.0+0xb2>
 800dbc0:	428f      	cmp	r7, r1
 800dbc2:	d104      	bne.n	800dbce <_strtoll_l.constprop.0+0xb2>
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dbc8:	425b      	negs	r3, r3
 800dbca:	42a2      	cmp	r2, r4
 800dbcc:	db0d      	blt.n	800dbea <_strtoll_l.constprop.0+0xce>
 800dbce:	000b      	movs	r3, r1
 800dbd0:	0002      	movs	r2, r0
 800dbd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dbd4:	0030      	movs	r0, r6
 800dbd6:	f7f2 fc85 	bl	80004e4 <__aeabi_lmul>
 800dbda:	17e3      	asrs	r3, r4, #31
 800dbdc:	9406      	str	r4, [sp, #24]
 800dbde:	9307      	str	r3, [sp, #28]
 800dbe0:	9b06      	ldr	r3, [sp, #24]
 800dbe2:	9c07      	ldr	r4, [sp, #28]
 800dbe4:	18c0      	adds	r0, r0, r3
 800dbe6:	4161      	adcs	r1, r4
 800dbe8:	2301      	movs	r3, #1
 800dbea:	782c      	ldrb	r4, [r5, #0]
 800dbec:	3501      	adds	r5, #1
 800dbee:	e7d5      	b.n	800db9c <_strtoll_l.constprop.0+0x80>
 800dbf0:	9701      	str	r7, [sp, #4]
 800dbf2:	2c2b      	cmp	r4, #43	; 0x2b
 800dbf4:	d1ac      	bne.n	800db50 <_strtoll_l.constprop.0+0x34>
 800dbf6:	781c      	ldrb	r4, [r3, #0]
 800dbf8:	1c95      	adds	r5, r2, #2
 800dbfa:	e7a9      	b.n	800db50 <_strtoll_l.constprop.0+0x34>
 800dbfc:	0022      	movs	r2, r4
 800dbfe:	3a41      	subs	r2, #65	; 0x41
 800dc00:	2a19      	cmp	r2, #25
 800dc02:	d801      	bhi.n	800dc08 <_strtoll_l.constprop.0+0xec>
 800dc04:	3c37      	subs	r4, #55	; 0x37
 800dc06:	e7ce      	b.n	800dba6 <_strtoll_l.constprop.0+0x8a>
 800dc08:	0022      	movs	r2, r4
 800dc0a:	3a61      	subs	r2, #97	; 0x61
 800dc0c:	2a19      	cmp	r2, #25
 800dc0e:	d804      	bhi.n	800dc1a <_strtoll_l.constprop.0+0xfe>
 800dc10:	3c57      	subs	r4, #87	; 0x57
 800dc12:	e7c8      	b.n	800dba6 <_strtoll_l.constprop.0+0x8a>
 800dc14:	2301      	movs	r3, #1
 800dc16:	425b      	negs	r3, r3
 800dc18:	e7e7      	b.n	800dbea <_strtoll_l.constprop.0+0xce>
 800dc1a:	1c5a      	adds	r2, r3, #1
 800dc1c:	d109      	bne.n	800dc32 <_strtoll_l.constprop.0+0x116>
 800dc1e:	9804      	ldr	r0, [sp, #16]
 800dc20:	9905      	ldr	r1, [sp, #20]
 800dc22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dc24:	3323      	adds	r3, #35	; 0x23
 800dc26:	6013      	str	r3, [r2, #0]
 800dc28:	9b03      	ldr	r3, [sp, #12]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d10e      	bne.n	800dc4c <_strtoll_l.constprop.0+0x130>
 800dc2e:	b00d      	add	sp, #52	; 0x34
 800dc30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc32:	9a01      	ldr	r2, [sp, #4]
 800dc34:	2a00      	cmp	r2, #0
 800dc36:	d004      	beq.n	800dc42 <_strtoll_l.constprop.0+0x126>
 800dc38:	0006      	movs	r6, r0
 800dc3a:	000f      	movs	r7, r1
 800dc3c:	2100      	movs	r1, #0
 800dc3e:	4270      	negs	r0, r6
 800dc40:	41b9      	sbcs	r1, r7
 800dc42:	9a03      	ldr	r2, [sp, #12]
 800dc44:	2a00      	cmp	r2, #0
 800dc46:	d0f2      	beq.n	800dc2e <_strtoll_l.constprop.0+0x112>
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d001      	beq.n	800dc50 <_strtoll_l.constprop.0+0x134>
 800dc4c:	1e6b      	subs	r3, r5, #1
 800dc4e:	9302      	str	r3, [sp, #8]
 800dc50:	9b03      	ldr	r3, [sp, #12]
 800dc52:	9a02      	ldr	r2, [sp, #8]
 800dc54:	601a      	str	r2, [r3, #0]
 800dc56:	e7ea      	b.n	800dc2e <_strtoll_l.constprop.0+0x112>
 800dc58:	2430      	movs	r4, #48	; 0x30
 800dc5a:	2e00      	cmp	r6, #0
 800dc5c:	d000      	beq.n	800dc60 <_strtoll_l.constprop.0+0x144>
 800dc5e:	e787      	b.n	800db70 <_strtoll_l.constprop.0+0x54>
 800dc60:	3608      	adds	r6, #8
 800dc62:	e785      	b.n	800db70 <_strtoll_l.constprop.0+0x54>
 800dc64:	2c30      	cmp	r4, #48	; 0x30
 800dc66:	d100      	bne.n	800dc6a <_strtoll_l.constprop.0+0x14e>
 800dc68:	e779      	b.n	800db5e <_strtoll_l.constprop.0+0x42>
 800dc6a:	260a      	movs	r6, #10
 800dc6c:	e780      	b.n	800db70 <_strtoll_l.constprop.0+0x54>
 800dc6e:	46c0      	nop			; (mov r8, r8)
 800dc70:	0800f529 	.word	0x0800f529
 800dc74:	7fffffff 	.word	0x7fffffff

0800dc78 <_strtoll_r>:
 800dc78:	b510      	push	{r4, lr}
 800dc7a:	f7ff ff4f 	bl	800db1c <_strtoll_l.constprop.0>
 800dc7e:	bd10      	pop	{r4, pc}

0800dc80 <_strtoull_l.constprop.0>:
 800dc80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc82:	b08b      	sub	sp, #44	; 0x2c
 800dc84:	9202      	str	r2, [sp, #8]
 800dc86:	4a54      	ldr	r2, [pc, #336]	; (800ddd8 <_strtoull_l.constprop.0+0x158>)
 800dc88:	001e      	movs	r6, r3
 800dc8a:	9101      	str	r1, [sp, #4]
 800dc8c:	000b      	movs	r3, r1
 800dc8e:	4694      	mov	ip, r2
 800dc90:	2108      	movs	r1, #8
 800dc92:	9009      	str	r0, [sp, #36]	; 0x24
 800dc94:	001a      	movs	r2, r3
 800dc96:	4660      	mov	r0, ip
 800dc98:	7814      	ldrb	r4, [r2, #0]
 800dc9a:	3301      	adds	r3, #1
 800dc9c:	5d00      	ldrb	r0, [r0, r4]
 800dc9e:	001d      	movs	r5, r3
 800dca0:	0007      	movs	r7, r0
 800dca2:	400f      	ands	r7, r1
 800dca4:	4208      	tst	r0, r1
 800dca6:	d1f5      	bne.n	800dc94 <_strtoull_l.constprop.0+0x14>
 800dca8:	2c2d      	cmp	r4, #45	; 0x2d
 800dcaa:	d154      	bne.n	800dd56 <_strtoull_l.constprop.0+0xd6>
 800dcac:	781c      	ldrb	r4, [r3, #0]
 800dcae:	2301      	movs	r3, #1
 800dcb0:	1c95      	adds	r5, r2, #2
 800dcb2:	9306      	str	r3, [sp, #24]
 800dcb4:	2e00      	cmp	r6, #0
 800dcb6:	d100      	bne.n	800dcba <_strtoull_l.constprop.0+0x3a>
 800dcb8:	e088      	b.n	800ddcc <_strtoull_l.constprop.0+0x14c>
 800dcba:	2e10      	cmp	r6, #16
 800dcbc:	d10a      	bne.n	800dcd4 <_strtoull_l.constprop.0+0x54>
 800dcbe:	2c30      	cmp	r4, #48	; 0x30
 800dcc0:	d108      	bne.n	800dcd4 <_strtoull_l.constprop.0+0x54>
 800dcc2:	2220      	movs	r2, #32
 800dcc4:	782b      	ldrb	r3, [r5, #0]
 800dcc6:	4393      	bics	r3, r2
 800dcc8:	2b58      	cmp	r3, #88	; 0x58
 800dcca:	d000      	beq.n	800dcce <_strtoull_l.constprop.0+0x4e>
 800dccc:	e078      	b.n	800ddc0 <_strtoull_l.constprop.0+0x140>
 800dcce:	2610      	movs	r6, #16
 800dcd0:	786c      	ldrb	r4, [r5, #1]
 800dcd2:	3502      	adds	r5, #2
 800dcd4:	17f7      	asrs	r7, r6, #31
 800dcd6:	0032      	movs	r2, r6
 800dcd8:	003b      	movs	r3, r7
 800dcda:	2001      	movs	r0, #1
 800dcdc:	4240      	negs	r0, r0
 800dcde:	17c1      	asrs	r1, r0, #31
 800dce0:	f7f2 fbe0 	bl	80004a4 <__aeabi_uldivmod>
 800dce4:	0032      	movs	r2, r6
 800dce6:	9007      	str	r0, [sp, #28]
 800dce8:	9103      	str	r1, [sp, #12]
 800dcea:	003b      	movs	r3, r7
 800dcec:	2001      	movs	r0, #1
 800dcee:	4240      	negs	r0, r0
 800dcf0:	17c1      	asrs	r1, r0, #31
 800dcf2:	f7f2 fbd7 	bl	80004a4 <__aeabi_uldivmod>
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	2000      	movs	r0, #0
 800dcfa:	2100      	movs	r1, #0
 800dcfc:	9208      	str	r2, [sp, #32]
 800dcfe:	0022      	movs	r2, r4
 800dd00:	3a30      	subs	r2, #48	; 0x30
 800dd02:	2a09      	cmp	r2, #9
 800dd04:	d82d      	bhi.n	800dd62 <_strtoull_l.constprop.0+0xe2>
 800dd06:	0014      	movs	r4, r2
 800dd08:	42a6      	cmp	r6, r4
 800dd0a:	dd39      	ble.n	800dd80 <_strtoull_l.constprop.0+0x100>
 800dd0c:	1c5a      	adds	r2, r3, #1
 800dd0e:	d01f      	beq.n	800dd50 <_strtoull_l.constprop.0+0xd0>
 800dd10:	9b03      	ldr	r3, [sp, #12]
 800dd12:	4299      	cmp	r1, r3
 800dd14:	d831      	bhi.n	800dd7a <_strtoull_l.constprop.0+0xfa>
 800dd16:	d102      	bne.n	800dd1e <_strtoull_l.constprop.0+0x9e>
 800dd18:	9b07      	ldr	r3, [sp, #28]
 800dd1a:	4298      	cmp	r0, r3
 800dd1c:	d82d      	bhi.n	800dd7a <_strtoull_l.constprop.0+0xfa>
 800dd1e:	9b07      	ldr	r3, [sp, #28]
 800dd20:	4283      	cmp	r3, r0
 800dd22:	d107      	bne.n	800dd34 <_strtoull_l.constprop.0+0xb4>
 800dd24:	9b03      	ldr	r3, [sp, #12]
 800dd26:	428b      	cmp	r3, r1
 800dd28:	d104      	bne.n	800dd34 <_strtoull_l.constprop.0+0xb4>
 800dd2a:	2301      	movs	r3, #1
 800dd2c:	9a08      	ldr	r2, [sp, #32]
 800dd2e:	425b      	negs	r3, r3
 800dd30:	42a2      	cmp	r2, r4
 800dd32:	db0d      	blt.n	800dd50 <_strtoull_l.constprop.0+0xd0>
 800dd34:	000b      	movs	r3, r1
 800dd36:	0002      	movs	r2, r0
 800dd38:	0039      	movs	r1, r7
 800dd3a:	0030      	movs	r0, r6
 800dd3c:	f7f2 fbd2 	bl	80004e4 <__aeabi_lmul>
 800dd40:	17e3      	asrs	r3, r4, #31
 800dd42:	9404      	str	r4, [sp, #16]
 800dd44:	9305      	str	r3, [sp, #20]
 800dd46:	9b04      	ldr	r3, [sp, #16]
 800dd48:	9c05      	ldr	r4, [sp, #20]
 800dd4a:	18c0      	adds	r0, r0, r3
 800dd4c:	4161      	adcs	r1, r4
 800dd4e:	2301      	movs	r3, #1
 800dd50:	782c      	ldrb	r4, [r5, #0]
 800dd52:	3501      	adds	r5, #1
 800dd54:	e7d3      	b.n	800dcfe <_strtoull_l.constprop.0+0x7e>
 800dd56:	9706      	str	r7, [sp, #24]
 800dd58:	2c2b      	cmp	r4, #43	; 0x2b
 800dd5a:	d1ab      	bne.n	800dcb4 <_strtoull_l.constprop.0+0x34>
 800dd5c:	781c      	ldrb	r4, [r3, #0]
 800dd5e:	1c95      	adds	r5, r2, #2
 800dd60:	e7a8      	b.n	800dcb4 <_strtoull_l.constprop.0+0x34>
 800dd62:	0022      	movs	r2, r4
 800dd64:	3a41      	subs	r2, #65	; 0x41
 800dd66:	2a19      	cmp	r2, #25
 800dd68:	d801      	bhi.n	800dd6e <_strtoull_l.constprop.0+0xee>
 800dd6a:	3c37      	subs	r4, #55	; 0x37
 800dd6c:	e7cc      	b.n	800dd08 <_strtoull_l.constprop.0+0x88>
 800dd6e:	0022      	movs	r2, r4
 800dd70:	3a61      	subs	r2, #97	; 0x61
 800dd72:	2a19      	cmp	r2, #25
 800dd74:	d804      	bhi.n	800dd80 <_strtoull_l.constprop.0+0x100>
 800dd76:	3c57      	subs	r4, #87	; 0x57
 800dd78:	e7c6      	b.n	800dd08 <_strtoull_l.constprop.0+0x88>
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	425b      	negs	r3, r3
 800dd7e:	e7e7      	b.n	800dd50 <_strtoull_l.constprop.0+0xd0>
 800dd80:	1c5a      	adds	r2, r3, #1
 800dd82:	d10a      	bne.n	800dd9a <_strtoull_l.constprop.0+0x11a>
 800dd84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd86:	3323      	adds	r3, #35	; 0x23
 800dd88:	6013      	str	r3, [r2, #0]
 800dd8a:	9b02      	ldr	r3, [sp, #8]
 800dd8c:	2001      	movs	r0, #1
 800dd8e:	4240      	negs	r0, r0
 800dd90:	17c1      	asrs	r1, r0, #31
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d10e      	bne.n	800ddb4 <_strtoull_l.constprop.0+0x134>
 800dd96:	b00b      	add	sp, #44	; 0x2c
 800dd98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd9a:	9a06      	ldr	r2, [sp, #24]
 800dd9c:	2a00      	cmp	r2, #0
 800dd9e:	d004      	beq.n	800ddaa <_strtoull_l.constprop.0+0x12a>
 800dda0:	0006      	movs	r6, r0
 800dda2:	000f      	movs	r7, r1
 800dda4:	2100      	movs	r1, #0
 800dda6:	4270      	negs	r0, r6
 800dda8:	41b9      	sbcs	r1, r7
 800ddaa:	9a02      	ldr	r2, [sp, #8]
 800ddac:	2a00      	cmp	r2, #0
 800ddae:	d0f2      	beq.n	800dd96 <_strtoull_l.constprop.0+0x116>
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d001      	beq.n	800ddb8 <_strtoull_l.constprop.0+0x138>
 800ddb4:	1e6b      	subs	r3, r5, #1
 800ddb6:	9301      	str	r3, [sp, #4]
 800ddb8:	9b02      	ldr	r3, [sp, #8]
 800ddba:	9a01      	ldr	r2, [sp, #4]
 800ddbc:	601a      	str	r2, [r3, #0]
 800ddbe:	e7ea      	b.n	800dd96 <_strtoull_l.constprop.0+0x116>
 800ddc0:	2430      	movs	r4, #48	; 0x30
 800ddc2:	2e00      	cmp	r6, #0
 800ddc4:	d000      	beq.n	800ddc8 <_strtoull_l.constprop.0+0x148>
 800ddc6:	e785      	b.n	800dcd4 <_strtoull_l.constprop.0+0x54>
 800ddc8:	3608      	adds	r6, #8
 800ddca:	e783      	b.n	800dcd4 <_strtoull_l.constprop.0+0x54>
 800ddcc:	2c30      	cmp	r4, #48	; 0x30
 800ddce:	d100      	bne.n	800ddd2 <_strtoull_l.constprop.0+0x152>
 800ddd0:	e777      	b.n	800dcc2 <_strtoull_l.constprop.0+0x42>
 800ddd2:	260a      	movs	r6, #10
 800ddd4:	e77e      	b.n	800dcd4 <_strtoull_l.constprop.0+0x54>
 800ddd6:	46c0      	nop			; (mov r8, r8)
 800ddd8:	0800f529 	.word	0x0800f529

0800dddc <_strtoull_r>:
 800dddc:	b510      	push	{r4, lr}
 800ddde:	f7ff ff4f 	bl	800dc80 <_strtoull_l.constprop.0>
 800dde2:	bd10      	pop	{r4, pc}

0800dde4 <_mbrtowc_r>:
 800dde4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dde6:	0004      	movs	r4, r0
 800dde8:	0010      	movs	r0, r2
 800ddea:	4a0b      	ldr	r2, [pc, #44]	; (800de18 <_mbrtowc_r+0x34>)
 800ddec:	9d06      	ldr	r5, [sp, #24]
 800ddee:	32e4      	adds	r2, #228	; 0xe4
 800ddf0:	6816      	ldr	r6, [r2, #0]
 800ddf2:	2800      	cmp	r0, #0
 800ddf4:	d10c      	bne.n	800de10 <_mbrtowc_r+0x2c>
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	0001      	movs	r1, r0
 800ddfa:	4a08      	ldr	r2, [pc, #32]	; (800de1c <_mbrtowc_r+0x38>)
 800ddfc:	9500      	str	r5, [sp, #0]
 800ddfe:	0020      	movs	r0, r4
 800de00:	47b0      	blx	r6
 800de02:	1c43      	adds	r3, r0, #1
 800de04:	d103      	bne.n	800de0e <_mbrtowc_r+0x2a>
 800de06:	2300      	movs	r3, #0
 800de08:	602b      	str	r3, [r5, #0]
 800de0a:	338a      	adds	r3, #138	; 0x8a
 800de0c:	6023      	str	r3, [r4, #0]
 800de0e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 800de10:	0002      	movs	r2, r0
 800de12:	9500      	str	r5, [sp, #0]
 800de14:	e7f3      	b.n	800ddfe <_mbrtowc_r+0x1a>
 800de16:	46c0      	nop			; (mov r8, r8)
 800de18:	20000440 	.word	0x20000440
 800de1c:	0800f8b3 	.word	0x0800f8b3

0800de20 <iswspace>:
 800de20:	b510      	push	{r4, lr}
 800de22:	2100      	movs	r1, #0
 800de24:	f000 f802 	bl	800de2c <iswspace_l>
 800de28:	bd10      	pop	{r4, pc}
	...

0800de2c <iswspace_l>:
 800de2c:	0003      	movs	r3, r0
 800de2e:	2000      	movs	r0, #0
 800de30:	2bff      	cmp	r3, #255	; 0xff
 800de32:	d803      	bhi.n	800de3c <iswspace_l+0x10>
 800de34:	4a02      	ldr	r2, [pc, #8]	; (800de40 <iswspace_l+0x14>)
 800de36:	5cd0      	ldrb	r0, [r2, r3]
 800de38:	2308      	movs	r3, #8
 800de3a:	4018      	ands	r0, r3
 800de3c:	4770      	bx	lr
 800de3e:	46c0      	nop			; (mov r8, r8)
 800de40:	0800f529 	.word	0x0800f529

0800de44 <fiprintf>:
 800de44:	b40e      	push	{r1, r2, r3}
 800de46:	b517      	push	{r0, r1, r2, r4, lr}
 800de48:	4c05      	ldr	r4, [pc, #20]	; (800de60 <fiprintf+0x1c>)
 800de4a:	ab05      	add	r3, sp, #20
 800de4c:	cb04      	ldmia	r3!, {r2}
 800de4e:	0001      	movs	r1, r0
 800de50:	6820      	ldr	r0, [r4, #0]
 800de52:	9301      	str	r3, [sp, #4]
 800de54:	f000 f954 	bl	800e100 <_vfiprintf_r>
 800de58:	bc1e      	pop	{r1, r2, r3, r4}
 800de5a:	bc08      	pop	{r3}
 800de5c:	b003      	add	sp, #12
 800de5e:	4718      	bx	r3
 800de60:	200006d0 	.word	0x200006d0

0800de64 <__ssprint_r>:
 800de64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de66:	6813      	ldr	r3, [r2, #0]
 800de68:	b087      	sub	sp, #28
 800de6a:	0017      	movs	r7, r2
 800de6c:	9303      	str	r3, [sp, #12]
 800de6e:	6893      	ldr	r3, [r2, #8]
 800de70:	2200      	movs	r2, #0
 800de72:	000c      	movs	r4, r1
 800de74:	9005      	str	r0, [sp, #20]
 800de76:	9202      	str	r2, [sp, #8]
 800de78:	9201      	str	r2, [sp, #4]
 800de7a:	4293      	cmp	r3, r2
 800de7c:	d10d      	bne.n	800de9a <__ssprint_r+0x36>
 800de7e:	2000      	movs	r0, #0
 800de80:	2300      	movs	r3, #0
 800de82:	607b      	str	r3, [r7, #4]
 800de84:	b007      	add	sp, #28
 800de86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de88:	9b03      	ldr	r3, [sp, #12]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	9302      	str	r3, [sp, #8]
 800de8e:	9b03      	ldr	r3, [sp, #12]
 800de90:	685b      	ldr	r3, [r3, #4]
 800de92:	9301      	str	r3, [sp, #4]
 800de94:	9b03      	ldr	r3, [sp, #12]
 800de96:	3308      	adds	r3, #8
 800de98:	9303      	str	r3, [sp, #12]
 800de9a:	9a01      	ldr	r2, [sp, #4]
 800de9c:	68a6      	ldr	r6, [r4, #8]
 800de9e:	6823      	ldr	r3, [r4, #0]
 800dea0:	2a00      	cmp	r2, #0
 800dea2:	d0f1      	beq.n	800de88 <__ssprint_r+0x24>
 800dea4:	42b2      	cmp	r2, r6
 800dea6:	d32e      	bcc.n	800df06 <__ssprint_r+0xa2>
 800dea8:	2190      	movs	r1, #144	; 0x90
 800deaa:	89a2      	ldrh	r2, [r4, #12]
 800deac:	00c9      	lsls	r1, r1, #3
 800deae:	420a      	tst	r2, r1
 800deb0:	d029      	beq.n	800df06 <__ssprint_r+0xa2>
 800deb2:	2003      	movs	r0, #3
 800deb4:	6921      	ldr	r1, [r4, #16]
 800deb6:	1a5b      	subs	r3, r3, r1
 800deb8:	9304      	str	r3, [sp, #16]
 800deba:	6963      	ldr	r3, [r4, #20]
 800debc:	4343      	muls	r3, r0
 800debe:	0fdd      	lsrs	r5, r3, #31
 800dec0:	18ed      	adds	r5, r5, r3
 800dec2:	9b04      	ldr	r3, [sp, #16]
 800dec4:	9801      	ldr	r0, [sp, #4]
 800dec6:	3301      	adds	r3, #1
 800dec8:	181b      	adds	r3, r3, r0
 800deca:	106d      	asrs	r5, r5, #1
 800decc:	42ab      	cmp	r3, r5
 800dece:	d900      	bls.n	800ded2 <__ssprint_r+0x6e>
 800ded0:	001d      	movs	r5, r3
 800ded2:	0552      	lsls	r2, r2, #21
 800ded4:	d532      	bpl.n	800df3c <__ssprint_r+0xd8>
 800ded6:	0029      	movs	r1, r5
 800ded8:	9805      	ldr	r0, [sp, #20]
 800deda:	f7f9 fa35 	bl	8007348 <_malloc_r>
 800dede:	1e06      	subs	r6, r0, #0
 800dee0:	d036      	beq.n	800df50 <__ssprint_r+0xec>
 800dee2:	9a04      	ldr	r2, [sp, #16]
 800dee4:	6921      	ldr	r1, [r4, #16]
 800dee6:	f7fa fd94 	bl	8008a12 <memcpy>
 800deea:	89a2      	ldrh	r2, [r4, #12]
 800deec:	4b1e      	ldr	r3, [pc, #120]	; (800df68 <__ssprint_r+0x104>)
 800deee:	401a      	ands	r2, r3
 800def0:	2380      	movs	r3, #128	; 0x80
 800def2:	4313      	orrs	r3, r2
 800def4:	81a3      	strh	r3, [r4, #12]
 800def6:	9b04      	ldr	r3, [sp, #16]
 800def8:	6126      	str	r6, [r4, #16]
 800defa:	18f6      	adds	r6, r6, r3
 800defc:	6026      	str	r6, [r4, #0]
 800defe:	6165      	str	r5, [r4, #20]
 800df00:	9e01      	ldr	r6, [sp, #4]
 800df02:	1aed      	subs	r5, r5, r3
 800df04:	60a5      	str	r5, [r4, #8]
 800df06:	9b01      	ldr	r3, [sp, #4]
 800df08:	429e      	cmp	r6, r3
 800df0a:	d900      	bls.n	800df0e <__ssprint_r+0xaa>
 800df0c:	001e      	movs	r6, r3
 800df0e:	0032      	movs	r2, r6
 800df10:	9902      	ldr	r1, [sp, #8]
 800df12:	6820      	ldr	r0, [r4, #0]
 800df14:	f001 f86d 	bl	800eff2 <memmove>
 800df18:	9a01      	ldr	r2, [sp, #4]
 800df1a:	68a3      	ldr	r3, [r4, #8]
 800df1c:	4694      	mov	ip, r2
 800df1e:	1b9b      	subs	r3, r3, r6
 800df20:	60a3      	str	r3, [r4, #8]
 800df22:	6823      	ldr	r3, [r4, #0]
 800df24:	199b      	adds	r3, r3, r6
 800df26:	6023      	str	r3, [r4, #0]
 800df28:	9b02      	ldr	r3, [sp, #8]
 800df2a:	4463      	add	r3, ip
 800df2c:	9302      	str	r3, [sp, #8]
 800df2e:	68bb      	ldr	r3, [r7, #8]
 800df30:	1a9b      	subs	r3, r3, r2
 800df32:	60bb      	str	r3, [r7, #8]
 800df34:	d0a3      	beq.n	800de7e <__ssprint_r+0x1a>
 800df36:	2300      	movs	r3, #0
 800df38:	9301      	str	r3, [sp, #4]
 800df3a:	e7ae      	b.n	800de9a <__ssprint_r+0x36>
 800df3c:	002a      	movs	r2, r5
 800df3e:	9805      	ldr	r0, [sp, #20]
 800df40:	f7ff fbc0 	bl	800d6c4 <_realloc_r>
 800df44:	1e06      	subs	r6, r0, #0
 800df46:	d1d6      	bne.n	800def6 <__ssprint_r+0x92>
 800df48:	6921      	ldr	r1, [r4, #16]
 800df4a:	9805      	ldr	r0, [sp, #20]
 800df4c:	f7fa fddc 	bl	8008b08 <_free_r>
 800df50:	230c      	movs	r3, #12
 800df52:	9a05      	ldr	r2, [sp, #20]
 800df54:	2001      	movs	r0, #1
 800df56:	6013      	str	r3, [r2, #0]
 800df58:	89a2      	ldrh	r2, [r4, #12]
 800df5a:	3334      	adds	r3, #52	; 0x34
 800df5c:	4313      	orrs	r3, r2
 800df5e:	81a3      	strh	r3, [r4, #12]
 800df60:	2300      	movs	r3, #0
 800df62:	4240      	negs	r0, r0
 800df64:	60bb      	str	r3, [r7, #8]
 800df66:	e78b      	b.n	800de80 <__ssprint_r+0x1c>
 800df68:	fffffb7f 	.word	0xfffffb7f

0800df6c <_sungetc_r>:
 800df6c:	b570      	push	{r4, r5, r6, lr}
 800df6e:	0014      	movs	r4, r2
 800df70:	1c4b      	adds	r3, r1, #1
 800df72:	d103      	bne.n	800df7c <_sungetc_r+0x10>
 800df74:	2501      	movs	r5, #1
 800df76:	426d      	negs	r5, r5
 800df78:	0028      	movs	r0, r5
 800df7a:	bd70      	pop	{r4, r5, r6, pc}
 800df7c:	8993      	ldrh	r3, [r2, #12]
 800df7e:	2220      	movs	r2, #32
 800df80:	4393      	bics	r3, r2
 800df82:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800df84:	81a3      	strh	r3, [r4, #12]
 800df86:	b2ce      	uxtb	r6, r1
 800df88:	6863      	ldr	r3, [r4, #4]
 800df8a:	b2cd      	uxtb	r5, r1
 800df8c:	2a00      	cmp	r2, #0
 800df8e:	d010      	beq.n	800dfb2 <_sungetc_r+0x46>
 800df90:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800df92:	429a      	cmp	r2, r3
 800df94:	dd07      	ble.n	800dfa6 <_sungetc_r+0x3a>
 800df96:	6823      	ldr	r3, [r4, #0]
 800df98:	3b01      	subs	r3, #1
 800df9a:	6023      	str	r3, [r4, #0]
 800df9c:	701e      	strb	r6, [r3, #0]
 800df9e:	6863      	ldr	r3, [r4, #4]
 800dfa0:	3301      	adds	r3, #1
 800dfa2:	6063      	str	r3, [r4, #4]
 800dfa4:	e7e8      	b.n	800df78 <_sungetc_r+0xc>
 800dfa6:	0021      	movs	r1, r4
 800dfa8:	f000 ff1a 	bl	800ede0 <__submore>
 800dfac:	2800      	cmp	r0, #0
 800dfae:	d0f2      	beq.n	800df96 <_sungetc_r+0x2a>
 800dfb0:	e7e0      	b.n	800df74 <_sungetc_r+0x8>
 800dfb2:	6921      	ldr	r1, [r4, #16]
 800dfb4:	6822      	ldr	r2, [r4, #0]
 800dfb6:	2900      	cmp	r1, #0
 800dfb8:	d007      	beq.n	800dfca <_sungetc_r+0x5e>
 800dfba:	4291      	cmp	r1, r2
 800dfbc:	d205      	bcs.n	800dfca <_sungetc_r+0x5e>
 800dfbe:	1e51      	subs	r1, r2, #1
 800dfc0:	7808      	ldrb	r0, [r1, #0]
 800dfc2:	42a8      	cmp	r0, r5
 800dfc4:	d101      	bne.n	800dfca <_sungetc_r+0x5e>
 800dfc6:	6021      	str	r1, [r4, #0]
 800dfc8:	e7ea      	b.n	800dfa0 <_sungetc_r+0x34>
 800dfca:	63e3      	str	r3, [r4, #60]	; 0x3c
 800dfcc:	0023      	movs	r3, r4
 800dfce:	3340      	adds	r3, #64	; 0x40
 800dfd0:	6323      	str	r3, [r4, #48]	; 0x30
 800dfd2:	2303      	movs	r3, #3
 800dfd4:	6363      	str	r3, [r4, #52]	; 0x34
 800dfd6:	0023      	movs	r3, r4
 800dfd8:	3342      	adds	r3, #66	; 0x42
 800dfda:	63a2      	str	r2, [r4, #56]	; 0x38
 800dfdc:	701e      	strb	r6, [r3, #0]
 800dfde:	6023      	str	r3, [r4, #0]
 800dfe0:	2301      	movs	r3, #1
 800dfe2:	e7de      	b.n	800dfa2 <_sungetc_r+0x36>

0800dfe4 <__ssrefill_r>:
 800dfe4:	b510      	push	{r4, lr}
 800dfe6:	000c      	movs	r4, r1
 800dfe8:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800dfea:	2900      	cmp	r1, #0
 800dfec:	d00e      	beq.n	800e00c <__ssrefill_r+0x28>
 800dfee:	0023      	movs	r3, r4
 800dff0:	3340      	adds	r3, #64	; 0x40
 800dff2:	4299      	cmp	r1, r3
 800dff4:	d001      	beq.n	800dffa <__ssrefill_r+0x16>
 800dff6:	f7fa fd87 	bl	8008b08 <_free_r>
 800dffa:	2000      	movs	r0, #0
 800dffc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800dffe:	6320      	str	r0, [r4, #48]	; 0x30
 800e000:	6063      	str	r3, [r4, #4]
 800e002:	4283      	cmp	r3, r0
 800e004:	d002      	beq.n	800e00c <__ssrefill_r+0x28>
 800e006:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800e008:	6023      	str	r3, [r4, #0]
 800e00a:	bd10      	pop	{r4, pc}
 800e00c:	6923      	ldr	r3, [r4, #16]
 800e00e:	2001      	movs	r0, #1
 800e010:	6023      	str	r3, [r4, #0]
 800e012:	2300      	movs	r3, #0
 800e014:	89a2      	ldrh	r2, [r4, #12]
 800e016:	6063      	str	r3, [r4, #4]
 800e018:	3320      	adds	r3, #32
 800e01a:	4313      	orrs	r3, r2
 800e01c:	81a3      	strh	r3, [r4, #12]
 800e01e:	4240      	negs	r0, r0
 800e020:	e7f3      	b.n	800e00a <__ssrefill_r+0x26>

0800e022 <_sfread_r>:
 800e022:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e024:	0014      	movs	r4, r2
 800e026:	435c      	muls	r4, r3
 800e028:	b087      	sub	sp, #28
 800e02a:	1e26      	subs	r6, r4, #0
 800e02c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e02e:	9005      	str	r0, [sp, #20]
 800e030:	9101      	str	r1, [sp, #4]
 800e032:	9202      	str	r2, [sp, #8]
 800e034:	9303      	str	r3, [sp, #12]
 800e036:	d11e      	bne.n	800e076 <_sfread_r+0x54>
 800e038:	0020      	movs	r0, r4
 800e03a:	b007      	add	sp, #28
 800e03c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e03e:	003a      	movs	r2, r7
 800e040:	9801      	ldr	r0, [sp, #4]
 800e042:	f7fa fce6 	bl	8008a12 <memcpy>
 800e046:	682b      	ldr	r3, [r5, #0]
 800e048:	0029      	movs	r1, r5
 800e04a:	19db      	adds	r3, r3, r7
 800e04c:	602b      	str	r3, [r5, #0]
 800e04e:	2300      	movs	r3, #0
 800e050:	606b      	str	r3, [r5, #4]
 800e052:	9b01      	ldr	r3, [sp, #4]
 800e054:	9805      	ldr	r0, [sp, #20]
 800e056:	19db      	adds	r3, r3, r7
 800e058:	9301      	str	r3, [sp, #4]
 800e05a:	1bf3      	subs	r3, r6, r7
 800e05c:	9304      	str	r3, [sp, #16]
 800e05e:	f7ff ffc1 	bl	800dfe4 <__ssrefill_r>
 800e062:	2800      	cmp	r0, #0
 800e064:	d006      	beq.n	800e074 <_sfread_r+0x52>
 800e066:	193c      	adds	r4, r7, r4
 800e068:	1ba0      	subs	r0, r4, r6
 800e06a:	9902      	ldr	r1, [sp, #8]
 800e06c:	f7f2 f866 	bl	800013c <__udivsi3>
 800e070:	0004      	movs	r4, r0
 800e072:	e7e1      	b.n	800e038 <_sfread_r+0x16>
 800e074:	9e04      	ldr	r6, [sp, #16]
 800e076:	686f      	ldr	r7, [r5, #4]
 800e078:	6829      	ldr	r1, [r5, #0]
 800e07a:	42b7      	cmp	r7, r6
 800e07c:	d3df      	bcc.n	800e03e <_sfread_r+0x1c>
 800e07e:	0032      	movs	r2, r6
 800e080:	9801      	ldr	r0, [sp, #4]
 800e082:	f7fa fcc6 	bl	8008a12 <memcpy>
 800e086:	686b      	ldr	r3, [r5, #4]
 800e088:	9c03      	ldr	r4, [sp, #12]
 800e08a:	1b9b      	subs	r3, r3, r6
 800e08c:	606b      	str	r3, [r5, #4]
 800e08e:	682b      	ldr	r3, [r5, #0]
 800e090:	199b      	adds	r3, r3, r6
 800e092:	602b      	str	r3, [r5, #0]
 800e094:	e7d0      	b.n	800e038 <_sfread_r+0x16>

0800e096 <__sprint_r>:
 800e096:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e098:	6893      	ldr	r3, [r2, #8]
 800e09a:	b085      	sub	sp, #20
 800e09c:	9001      	str	r0, [sp, #4]
 800e09e:	000d      	movs	r5, r1
 800e0a0:	0014      	movs	r4, r2
 800e0a2:	1e18      	subs	r0, r3, #0
 800e0a4:	d018      	beq.n	800e0d8 <__sprint_r+0x42>
 800e0a6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e0a8:	049b      	lsls	r3, r3, #18
 800e0aa:	d524      	bpl.n	800e0f6 <__sprint_r+0x60>
 800e0ac:	6817      	ldr	r7, [r2, #0]
 800e0ae:	2600      	movs	r6, #0
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	9302      	str	r3, [sp, #8]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	9300      	str	r3, [sp, #0]
 800e0b8:	089b      	lsrs	r3, r3, #2
 800e0ba:	9303      	str	r3, [sp, #12]
 800e0bc:	9b03      	ldr	r3, [sp, #12]
 800e0be:	42b3      	cmp	r3, r6
 800e0c0:	dc0e      	bgt.n	800e0e0 <__sprint_r+0x4a>
 800e0c2:	2203      	movs	r2, #3
 800e0c4:	9b00      	ldr	r3, [sp, #0]
 800e0c6:	68a0      	ldr	r0, [r4, #8]
 800e0c8:	4393      	bics	r3, r2
 800e0ca:	1ac0      	subs	r0, r0, r3
 800e0cc:	60a0      	str	r0, [r4, #8]
 800e0ce:	3708      	adds	r7, #8
 800e0d0:	2800      	cmp	r0, #0
 800e0d2:	d1ec      	bne.n	800e0ae <__sprint_r+0x18>
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	60a3      	str	r3, [r4, #8]
 800e0d8:	2300      	movs	r3, #0
 800e0da:	6063      	str	r3, [r4, #4]
 800e0dc:	b005      	add	sp, #20
 800e0de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0e0:	9902      	ldr	r1, [sp, #8]
 800e0e2:	00b3      	lsls	r3, r6, #2
 800e0e4:	58c9      	ldr	r1, [r1, r3]
 800e0e6:	002a      	movs	r2, r5
 800e0e8:	9801      	ldr	r0, [sp, #4]
 800e0ea:	f000 ff59 	bl	800efa0 <_fputwc_r>
 800e0ee:	1c43      	adds	r3, r0, #1
 800e0f0:	d0f0      	beq.n	800e0d4 <__sprint_r+0x3e>
 800e0f2:	3601      	adds	r6, #1
 800e0f4:	e7e2      	b.n	800e0bc <__sprint_r+0x26>
 800e0f6:	9801      	ldr	r0, [sp, #4]
 800e0f8:	f000 fd14 	bl	800eb24 <__sfvwrite_r>
 800e0fc:	e7ea      	b.n	800e0d4 <__sprint_r+0x3e>
	...

0800e100 <_vfiprintf_r>:
 800e100:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e102:	b0c1      	sub	sp, #260	; 0x104
 800e104:	001c      	movs	r4, r3
 800e106:	001f      	movs	r7, r3
 800e108:	9006      	str	r0, [sp, #24]
 800e10a:	9103      	str	r1, [sp, #12]
 800e10c:	9207      	str	r2, [sp, #28]
 800e10e:	2800      	cmp	r0, #0
 800e110:	d004      	beq.n	800e11c <_vfiprintf_r+0x1c>
 800e112:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e114:	2b00      	cmp	r3, #0
 800e116:	d101      	bne.n	800e11c <_vfiprintf_r+0x1c>
 800e118:	f7fa fa98 	bl	800864c <__sinit>
 800e11c:	9b03      	ldr	r3, [sp, #12]
 800e11e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e120:	07db      	lsls	r3, r3, #31
 800e122:	d407      	bmi.n	800e134 <_vfiprintf_r+0x34>
 800e124:	9b03      	ldr	r3, [sp, #12]
 800e126:	899b      	ldrh	r3, [r3, #12]
 800e128:	059b      	lsls	r3, r3, #22
 800e12a:	d403      	bmi.n	800e134 <_vfiprintf_r+0x34>
 800e12c:	9b03      	ldr	r3, [sp, #12]
 800e12e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e130:	f7fa fc62 	bl	80089f8 <__retarget_lock_acquire_recursive>
 800e134:	9b03      	ldr	r3, [sp, #12]
 800e136:	220c      	movs	r2, #12
 800e138:	5e9a      	ldrsh	r2, [r3, r2]
 800e13a:	2380      	movs	r3, #128	; 0x80
 800e13c:	019b      	lsls	r3, r3, #6
 800e13e:	421a      	tst	r2, r3
 800e140:	d107      	bne.n	800e152 <_vfiprintf_r+0x52>
 800e142:	4313      	orrs	r3, r2
 800e144:	9a03      	ldr	r2, [sp, #12]
 800e146:	8193      	strh	r3, [r2, #12]
 800e148:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e14a:	4aa3      	ldr	r2, [pc, #652]	; (800e3d8 <_vfiprintf_r+0x2d8>)
 800e14c:	4013      	ands	r3, r2
 800e14e:	9a03      	ldr	r2, [sp, #12]
 800e150:	6653      	str	r3, [r2, #100]	; 0x64
 800e152:	9b03      	ldr	r3, [sp, #12]
 800e154:	899b      	ldrh	r3, [r3, #12]
 800e156:	071b      	lsls	r3, r3, #28
 800e158:	d503      	bpl.n	800e162 <_vfiprintf_r+0x62>
 800e15a:	9b03      	ldr	r3, [sp, #12]
 800e15c:	691b      	ldr	r3, [r3, #16]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d118      	bne.n	800e194 <_vfiprintf_r+0x94>
 800e162:	9903      	ldr	r1, [sp, #12]
 800e164:	9806      	ldr	r0, [sp, #24]
 800e166:	f000 fe79 	bl	800ee5c <__swsetup_r>
 800e16a:	2800      	cmp	r0, #0
 800e16c:	d012      	beq.n	800e194 <_vfiprintf_r+0x94>
 800e16e:	9b03      	ldr	r3, [sp, #12]
 800e170:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e172:	07db      	lsls	r3, r3, #31
 800e174:	d505      	bpl.n	800e182 <_vfiprintf_r+0x82>
 800e176:	2301      	movs	r3, #1
 800e178:	425b      	negs	r3, r3
 800e17a:	9308      	str	r3, [sp, #32]
 800e17c:	9808      	ldr	r0, [sp, #32]
 800e17e:	b041      	add	sp, #260	; 0x104
 800e180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e182:	9b03      	ldr	r3, [sp, #12]
 800e184:	899b      	ldrh	r3, [r3, #12]
 800e186:	059b      	lsls	r3, r3, #22
 800e188:	d4f5      	bmi.n	800e176 <_vfiprintf_r+0x76>
 800e18a:	9b03      	ldr	r3, [sp, #12]
 800e18c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e18e:	f7fa fc34 	bl	80089fa <__retarget_lock_release_recursive>
 800e192:	e7f0      	b.n	800e176 <_vfiprintf_r+0x76>
 800e194:	221a      	movs	r2, #26
 800e196:	9b03      	ldr	r3, [sp, #12]
 800e198:	899b      	ldrh	r3, [r3, #12]
 800e19a:	401a      	ands	r2, r3
 800e19c:	2a0a      	cmp	r2, #10
 800e19e:	d116      	bne.n	800e1ce <_vfiprintf_r+0xce>
 800e1a0:	9a03      	ldr	r2, [sp, #12]
 800e1a2:	210e      	movs	r1, #14
 800e1a4:	5e52      	ldrsh	r2, [r2, r1]
 800e1a6:	2a00      	cmp	r2, #0
 800e1a8:	db11      	blt.n	800e1ce <_vfiprintf_r+0xce>
 800e1aa:	9a03      	ldr	r2, [sp, #12]
 800e1ac:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800e1ae:	07d2      	lsls	r2, r2, #31
 800e1b0:	d405      	bmi.n	800e1be <_vfiprintf_r+0xbe>
 800e1b2:	059b      	lsls	r3, r3, #22
 800e1b4:	d403      	bmi.n	800e1be <_vfiprintf_r+0xbe>
 800e1b6:	9b03      	ldr	r3, [sp, #12]
 800e1b8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e1ba:	f7fa fc1e 	bl	80089fa <__retarget_lock_release_recursive>
 800e1be:	0023      	movs	r3, r4
 800e1c0:	9a07      	ldr	r2, [sp, #28]
 800e1c2:	9903      	ldr	r1, [sp, #12]
 800e1c4:	9806      	ldr	r0, [sp, #24]
 800e1c6:	f000 fc69 	bl	800ea9c <__sbprintf>
 800e1ca:	9008      	str	r0, [sp, #32]
 800e1cc:	e7d6      	b.n	800e17c <_vfiprintf_r+0x7c>
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	ad17      	add	r5, sp, #92	; 0x5c
 800e1d2:	9514      	str	r5, [sp, #80]	; 0x50
 800e1d4:	9316      	str	r3, [sp, #88]	; 0x58
 800e1d6:	9315      	str	r3, [sp, #84]	; 0x54
 800e1d8:	930c      	str	r3, [sp, #48]	; 0x30
 800e1da:	930d      	str	r3, [sp, #52]	; 0x34
 800e1dc:	930e      	str	r3, [sp, #56]	; 0x38
 800e1de:	930f      	str	r3, [sp, #60]	; 0x3c
 800e1e0:	9308      	str	r3, [sp, #32]
 800e1e2:	9c07      	ldr	r4, [sp, #28]
 800e1e4:	7823      	ldrb	r3, [r4, #0]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d002      	beq.n	800e1f0 <_vfiprintf_r+0xf0>
 800e1ea:	2b25      	cmp	r3, #37	; 0x25
 800e1ec:	d000      	beq.n	800e1f0 <_vfiprintf_r+0xf0>
 800e1ee:	e08d      	b.n	800e30c <_vfiprintf_r+0x20c>
 800e1f0:	9b07      	ldr	r3, [sp, #28]
 800e1f2:	1ae6      	subs	r6, r4, r3
 800e1f4:	429c      	cmp	r4, r3
 800e1f6:	d016      	beq.n	800e226 <_vfiprintf_r+0x126>
 800e1f8:	602b      	str	r3, [r5, #0]
 800e1fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e1fc:	606e      	str	r6, [r5, #4]
 800e1fe:	199b      	adds	r3, r3, r6
 800e200:	9316      	str	r3, [sp, #88]	; 0x58
 800e202:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e204:	3508      	adds	r5, #8
 800e206:	3301      	adds	r3, #1
 800e208:	9315      	str	r3, [sp, #84]	; 0x54
 800e20a:	2b07      	cmp	r3, #7
 800e20c:	dd08      	ble.n	800e220 <_vfiprintf_r+0x120>
 800e20e:	9903      	ldr	r1, [sp, #12]
 800e210:	9806      	ldr	r0, [sp, #24]
 800e212:	aa14      	add	r2, sp, #80	; 0x50
 800e214:	f7ff ff3f 	bl	800e096 <__sprint_r>
 800e218:	2800      	cmp	r0, #0
 800e21a:	d000      	beq.n	800e21e <_vfiprintf_r+0x11e>
 800e21c:	e3d9      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e21e:	ad17      	add	r5, sp, #92	; 0x5c
 800e220:	9b08      	ldr	r3, [sp, #32]
 800e222:	199b      	adds	r3, r3, r6
 800e224:	9308      	str	r3, [sp, #32]
 800e226:	7823      	ldrb	r3, [r4, #0]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d101      	bne.n	800e230 <_vfiprintf_r+0x130>
 800e22c:	f000 fbf6 	bl	800ea1c <_vfiprintf_r+0x91c>
 800e230:	2200      	movs	r2, #0
 800e232:	a912      	add	r1, sp, #72	; 0x48
 800e234:	70ca      	strb	r2, [r1, #3]
 800e236:	2101      	movs	r1, #1
 800e238:	1c63      	adds	r3, r4, #1
 800e23a:	0014      	movs	r4, r2
 800e23c:	4249      	negs	r1, r1
 800e23e:	9105      	str	r1, [sp, #20]
 800e240:	9209      	str	r2, [sp, #36]	; 0x24
 800e242:	1c5a      	adds	r2, r3, #1
 800e244:	781b      	ldrb	r3, [r3, #0]
 800e246:	9207      	str	r2, [sp, #28]
 800e248:	0018      	movs	r0, r3
 800e24a:	3820      	subs	r0, #32
 800e24c:	285a      	cmp	r0, #90	; 0x5a
 800e24e:	d900      	bls.n	800e252 <_vfiprintf_r+0x152>
 800e250:	e362      	b.n	800e918 <_vfiprintf_r+0x818>
 800e252:	f7f1 ff69 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e256:	0078      	.short	0x0078
 800e258:	03610361 	.word	0x03610361
 800e25c:	03610081 	.word	0x03610081
 800e260:	03610361 	.word	0x03610361
 800e264:	0361005d 	.word	0x0361005d
 800e268:	00830361 	.word	0x00830361
 800e26c:	0361008b 	.word	0x0361008b
 800e270:	008f0089 	.word	0x008f0089
 800e274:	00ad0361 	.word	0x00ad0361
 800e278:	00af00af 	.word	0x00af00af
 800e27c:	00af00af 	.word	0x00af00af
 800e280:	00af00af 	.word	0x00af00af
 800e284:	00af00af 	.word	0x00af00af
 800e288:	036100af 	.word	0x036100af
 800e28c:	03610361 	.word	0x03610361
 800e290:	03610361 	.word	0x03610361
 800e294:	03610361 	.word	0x03610361
 800e298:	03610361 	.word	0x03610361
 800e29c:	00e600da 	.word	0x00e600da
 800e2a0:	03610361 	.word	0x03610361
 800e2a4:	03610361 	.word	0x03610361
 800e2a8:	03610361 	.word	0x03610361
 800e2ac:	03610361 	.word	0x03610361
 800e2b0:	03610361 	.word	0x03610361
 800e2b4:	03610143 	.word	0x03610143
 800e2b8:	03610361 	.word	0x03610361
 800e2bc:	03610182 	.word	0x03610182
 800e2c0:	0361027c 	.word	0x0361027c
 800e2c4:	02ae0361 	.word	0x02ae0361
 800e2c8:	03610361 	.word	0x03610361
 800e2cc:	03610361 	.word	0x03610361
 800e2d0:	03610361 	.word	0x03610361
 800e2d4:	03610361 	.word	0x03610361
 800e2d8:	03610361 	.word	0x03610361
 800e2dc:	00e800da 	.word	0x00e800da
 800e2e0:	03610361 	.word	0x03610361
 800e2e4:	00c30361 	.word	0x00c30361
 800e2e8:	00d600e8 	.word	0x00d600e8
 800e2ec:	00cf0361 	.word	0x00cf0361
 800e2f0:	01260361 	.word	0x01260361
 800e2f4:	01740145 	.word	0x01740145
 800e2f8:	036100d6 	.word	0x036100d6
 800e2fc:	007f0182 	.word	0x007f0182
 800e300:	0361027e 	.word	0x0361027e
 800e304:	02cd0361 	.word	0x02cd0361
 800e308:	007f0361 	.word	0x007f0361
 800e30c:	3401      	adds	r4, #1
 800e30e:	e769      	b.n	800e1e4 <_vfiprintf_r+0xe4>
 800e310:	9806      	ldr	r0, [sp, #24]
 800e312:	f7fe fa47 	bl	800c7a4 <_localeconv_r>
 800e316:	6843      	ldr	r3, [r0, #4]
 800e318:	0018      	movs	r0, r3
 800e31a:	930f      	str	r3, [sp, #60]	; 0x3c
 800e31c:	f7f1 fef2 	bl	8000104 <strlen>
 800e320:	900e      	str	r0, [sp, #56]	; 0x38
 800e322:	9806      	ldr	r0, [sp, #24]
 800e324:	f7fe fa3e 	bl	800c7a4 <_localeconv_r>
 800e328:	6883      	ldr	r3, [r0, #8]
 800e32a:	930d      	str	r3, [sp, #52]	; 0x34
 800e32c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d010      	beq.n	800e354 <_vfiprintf_r+0x254>
 800e332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e334:	2b00      	cmp	r3, #0
 800e336:	d00d      	beq.n	800e354 <_vfiprintf_r+0x254>
 800e338:	781b      	ldrb	r3, [r3, #0]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d00a      	beq.n	800e354 <_vfiprintf_r+0x254>
 800e33e:	2380      	movs	r3, #128	; 0x80
 800e340:	00db      	lsls	r3, r3, #3
 800e342:	431c      	orrs	r4, r3
 800e344:	e006      	b.n	800e354 <_vfiprintf_r+0x254>
 800e346:	ab12      	add	r3, sp, #72	; 0x48
 800e348:	78da      	ldrb	r2, [r3, #3]
 800e34a:	3303      	adds	r3, #3
 800e34c:	2a00      	cmp	r2, #0
 800e34e:	d101      	bne.n	800e354 <_vfiprintf_r+0x254>
 800e350:	3220      	adds	r2, #32
 800e352:	701a      	strb	r2, [r3, #0]
 800e354:	9b07      	ldr	r3, [sp, #28]
 800e356:	e774      	b.n	800e242 <_vfiprintf_r+0x142>
 800e358:	2301      	movs	r3, #1
 800e35a:	e7f2      	b.n	800e342 <_vfiprintf_r+0x242>
 800e35c:	cf08      	ldmia	r7!, {r3}
 800e35e:	9309      	str	r3, [sp, #36]	; 0x24
 800e360:	2b00      	cmp	r3, #0
 800e362:	daf7      	bge.n	800e354 <_vfiprintf_r+0x254>
 800e364:	425b      	negs	r3, r3
 800e366:	9309      	str	r3, [sp, #36]	; 0x24
 800e368:	2304      	movs	r3, #4
 800e36a:	e7ea      	b.n	800e342 <_vfiprintf_r+0x242>
 800e36c:	222b      	movs	r2, #43	; 0x2b
 800e36e:	ab12      	add	r3, sp, #72	; 0x48
 800e370:	70da      	strb	r2, [r3, #3]
 800e372:	e7ef      	b.n	800e354 <_vfiprintf_r+0x254>
 800e374:	9b07      	ldr	r3, [sp, #28]
 800e376:	1c5a      	adds	r2, r3, #1
 800e378:	781b      	ldrb	r3, [r3, #0]
 800e37a:	2b2a      	cmp	r3, #42	; 0x2a
 800e37c:	d00f      	beq.n	800e39e <_vfiprintf_r+0x29e>
 800e37e:	2100      	movs	r1, #0
 800e380:	9105      	str	r1, [sp, #20]
 800e382:	0019      	movs	r1, r3
 800e384:	3930      	subs	r1, #48	; 0x30
 800e386:	9207      	str	r2, [sp, #28]
 800e388:	2909      	cmp	r1, #9
 800e38a:	d900      	bls.n	800e38e <_vfiprintf_r+0x28e>
 800e38c:	e75c      	b.n	800e248 <_vfiprintf_r+0x148>
 800e38e:	200a      	movs	r0, #10
 800e390:	9b05      	ldr	r3, [sp, #20]
 800e392:	4343      	muls	r3, r0
 800e394:	185b      	adds	r3, r3, r1
 800e396:	9305      	str	r3, [sp, #20]
 800e398:	7813      	ldrb	r3, [r2, #0]
 800e39a:	3201      	adds	r2, #1
 800e39c:	e7f1      	b.n	800e382 <_vfiprintf_r+0x282>
 800e39e:	cf08      	ldmia	r7!, {r3}
 800e3a0:	9305      	str	r3, [sp, #20]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	da02      	bge.n	800e3ac <_vfiprintf_r+0x2ac>
 800e3a6:	2301      	movs	r3, #1
 800e3a8:	425b      	negs	r3, r3
 800e3aa:	9305      	str	r3, [sp, #20]
 800e3ac:	9207      	str	r2, [sp, #28]
 800e3ae:	e7d1      	b.n	800e354 <_vfiprintf_r+0x254>
 800e3b0:	2380      	movs	r3, #128	; 0x80
 800e3b2:	e7c6      	b.n	800e342 <_vfiprintf_r+0x242>
 800e3b4:	2100      	movs	r1, #0
 800e3b6:	9a07      	ldr	r2, [sp, #28]
 800e3b8:	9109      	str	r1, [sp, #36]	; 0x24
 800e3ba:	200a      	movs	r0, #10
 800e3bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e3be:	3b30      	subs	r3, #48	; 0x30
 800e3c0:	4341      	muls	r1, r0
 800e3c2:	185b      	adds	r3, r3, r1
 800e3c4:	9309      	str	r3, [sp, #36]	; 0x24
 800e3c6:	0013      	movs	r3, r2
 800e3c8:	781b      	ldrb	r3, [r3, #0]
 800e3ca:	3201      	adds	r2, #1
 800e3cc:	0019      	movs	r1, r3
 800e3ce:	3930      	subs	r1, #48	; 0x30
 800e3d0:	9207      	str	r2, [sp, #28]
 800e3d2:	2909      	cmp	r1, #9
 800e3d4:	d9f1      	bls.n	800e3ba <_vfiprintf_r+0x2ba>
 800e3d6:	e737      	b.n	800e248 <_vfiprintf_r+0x148>
 800e3d8:	ffffdfff 	.word	0xffffdfff
 800e3dc:	9b07      	ldr	r3, [sp, #28]
 800e3de:	781b      	ldrb	r3, [r3, #0]
 800e3e0:	2b68      	cmp	r3, #104	; 0x68
 800e3e2:	d105      	bne.n	800e3f0 <_vfiprintf_r+0x2f0>
 800e3e4:	9b07      	ldr	r3, [sp, #28]
 800e3e6:	3301      	adds	r3, #1
 800e3e8:	9307      	str	r3, [sp, #28]
 800e3ea:	2380      	movs	r3, #128	; 0x80
 800e3ec:	009b      	lsls	r3, r3, #2
 800e3ee:	e7a8      	b.n	800e342 <_vfiprintf_r+0x242>
 800e3f0:	2340      	movs	r3, #64	; 0x40
 800e3f2:	e7a6      	b.n	800e342 <_vfiprintf_r+0x242>
 800e3f4:	9b07      	ldr	r3, [sp, #28]
 800e3f6:	781b      	ldrb	r3, [r3, #0]
 800e3f8:	2b6c      	cmp	r3, #108	; 0x6c
 800e3fa:	d104      	bne.n	800e406 <_vfiprintf_r+0x306>
 800e3fc:	9b07      	ldr	r3, [sp, #28]
 800e3fe:	3301      	adds	r3, #1
 800e400:	9307      	str	r3, [sp, #28]
 800e402:	2320      	movs	r3, #32
 800e404:	e79d      	b.n	800e342 <_vfiprintf_r+0x242>
 800e406:	2310      	movs	r3, #16
 800e408:	e79b      	b.n	800e342 <_vfiprintf_r+0x242>
 800e40a:	003a      	movs	r2, r7
 800e40c:	ca08      	ldmia	r2!, {r3}
 800e40e:	ae27      	add	r6, sp, #156	; 0x9c
 800e410:	7033      	strb	r3, [r6, #0]
 800e412:	2300      	movs	r3, #0
 800e414:	9204      	str	r2, [sp, #16]
 800e416:	aa12      	add	r2, sp, #72	; 0x48
 800e418:	70d3      	strb	r3, [r2, #3]
 800e41a:	2201      	movs	r2, #1
 800e41c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e41e:	9205      	str	r2, [sp, #20]
 800e420:	e0b0      	b.n	800e584 <_vfiprintf_r+0x484>
 800e422:	2310      	movs	r3, #16
 800e424:	431c      	orrs	r4, r3
 800e426:	06a3      	lsls	r3, r4, #26
 800e428:	d52a      	bpl.n	800e480 <_vfiprintf_r+0x380>
 800e42a:	2307      	movs	r3, #7
 800e42c:	3707      	adds	r7, #7
 800e42e:	439f      	bics	r7, r3
 800e430:	0039      	movs	r1, r7
 800e432:	c90c      	ldmia	r1!, {r2, r3}
 800e434:	9200      	str	r2, [sp, #0]
 800e436:	9301      	str	r3, [sp, #4]
 800e438:	9104      	str	r1, [sp, #16]
 800e43a:	9a01      	ldr	r2, [sp, #4]
 800e43c:	2301      	movs	r3, #1
 800e43e:	2a00      	cmp	r2, #0
 800e440:	da09      	bge.n	800e456 <_vfiprintf_r+0x356>
 800e442:	9e00      	ldr	r6, [sp, #0]
 800e444:	9f01      	ldr	r7, [sp, #4]
 800e446:	2200      	movs	r2, #0
 800e448:	4271      	negs	r1, r6
 800e44a:	41ba      	sbcs	r2, r7
 800e44c:	9100      	str	r1, [sp, #0]
 800e44e:	9201      	str	r2, [sp, #4]
 800e450:	212d      	movs	r1, #45	; 0x2d
 800e452:	aa12      	add	r2, sp, #72	; 0x48
 800e454:	70d1      	strb	r1, [r2, #3]
 800e456:	9901      	ldr	r1, [sp, #4]
 800e458:	9a00      	ldr	r2, [sp, #0]
 800e45a:	430a      	orrs	r2, r1
 800e45c:	9905      	ldr	r1, [sp, #20]
 800e45e:	3101      	adds	r1, #1
 800e460:	d100      	bne.n	800e464 <_vfiprintf_r+0x364>
 800e462:	e2e9      	b.n	800ea38 <_vfiprintf_r+0x938>
 800e464:	2180      	movs	r1, #128	; 0x80
 800e466:	0027      	movs	r7, r4
 800e468:	438f      	bics	r7, r1
 800e46a:	2a00      	cmp	r2, #0
 800e46c:	d000      	beq.n	800e470 <_vfiprintf_r+0x370>
 800e46e:	e2e7      	b.n	800ea40 <_vfiprintf_r+0x940>
 800e470:	9a05      	ldr	r2, [sp, #20]
 800e472:	2a00      	cmp	r2, #0
 800e474:	d100      	bne.n	800e478 <_vfiprintf_r+0x378>
 800e476:	e243      	b.n	800e900 <_vfiprintf_r+0x800>
 800e478:	2b01      	cmp	r3, #1
 800e47a:	d000      	beq.n	800e47e <_vfiprintf_r+0x37e>
 800e47c:	e2e3      	b.n	800ea46 <_vfiprintf_r+0x946>
 800e47e:	e1e7      	b.n	800e850 <_vfiprintf_r+0x750>
 800e480:	003a      	movs	r2, r7
 800e482:	ca08      	ldmia	r2!, {r3}
 800e484:	9204      	str	r2, [sp, #16]
 800e486:	06e2      	lsls	r2, r4, #27
 800e488:	d503      	bpl.n	800e492 <_vfiprintf_r+0x392>
 800e48a:	9300      	str	r3, [sp, #0]
 800e48c:	17db      	asrs	r3, r3, #31
 800e48e:	9301      	str	r3, [sp, #4]
 800e490:	e7d3      	b.n	800e43a <_vfiprintf_r+0x33a>
 800e492:	0662      	lsls	r2, r4, #25
 800e494:	d501      	bpl.n	800e49a <_vfiprintf_r+0x39a>
 800e496:	b21b      	sxth	r3, r3
 800e498:	e7f7      	b.n	800e48a <_vfiprintf_r+0x38a>
 800e49a:	05a2      	lsls	r2, r4, #22
 800e49c:	d5f5      	bpl.n	800e48a <_vfiprintf_r+0x38a>
 800e49e:	b25b      	sxtb	r3, r3
 800e4a0:	e7f3      	b.n	800e48a <_vfiprintf_r+0x38a>
 800e4a2:	1d3b      	adds	r3, r7, #4
 800e4a4:	9304      	str	r3, [sp, #16]
 800e4a6:	06a3      	lsls	r3, r4, #26
 800e4a8:	d506      	bpl.n	800e4b8 <_vfiprintf_r+0x3b8>
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	9a08      	ldr	r2, [sp, #32]
 800e4ae:	601a      	str	r2, [r3, #0]
 800e4b0:	17d2      	asrs	r2, r2, #31
 800e4b2:	605a      	str	r2, [r3, #4]
 800e4b4:	9f04      	ldr	r7, [sp, #16]
 800e4b6:	e694      	b.n	800e1e2 <_vfiprintf_r+0xe2>
 800e4b8:	06e3      	lsls	r3, r4, #27
 800e4ba:	d503      	bpl.n	800e4c4 <_vfiprintf_r+0x3c4>
 800e4bc:	683b      	ldr	r3, [r7, #0]
 800e4be:	9a08      	ldr	r2, [sp, #32]
 800e4c0:	601a      	str	r2, [r3, #0]
 800e4c2:	e7f7      	b.n	800e4b4 <_vfiprintf_r+0x3b4>
 800e4c4:	0663      	lsls	r3, r4, #25
 800e4c6:	d503      	bpl.n	800e4d0 <_vfiprintf_r+0x3d0>
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	9a08      	ldr	r2, [sp, #32]
 800e4cc:	801a      	strh	r2, [r3, #0]
 800e4ce:	e7f1      	b.n	800e4b4 <_vfiprintf_r+0x3b4>
 800e4d0:	05a4      	lsls	r4, r4, #22
 800e4d2:	d5f3      	bpl.n	800e4bc <_vfiprintf_r+0x3bc>
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	9a08      	ldr	r2, [sp, #32]
 800e4d8:	701a      	strb	r2, [r3, #0]
 800e4da:	e7eb      	b.n	800e4b4 <_vfiprintf_r+0x3b4>
 800e4dc:	2310      	movs	r3, #16
 800e4de:	431c      	orrs	r4, r3
 800e4e0:	2320      	movs	r3, #32
 800e4e2:	0020      	movs	r0, r4
 800e4e4:	4018      	ands	r0, r3
 800e4e6:	421c      	tst	r4, r3
 800e4e8:	d00d      	beq.n	800e506 <_vfiprintf_r+0x406>
 800e4ea:	3b19      	subs	r3, #25
 800e4ec:	3707      	adds	r7, #7
 800e4ee:	439f      	bics	r7, r3
 800e4f0:	0039      	movs	r1, r7
 800e4f2:	c90c      	ldmia	r1!, {r2, r3}
 800e4f4:	9200      	str	r2, [sp, #0]
 800e4f6:	9301      	str	r3, [sp, #4]
 800e4f8:	9104      	str	r1, [sp, #16]
 800e4fa:	4bcc      	ldr	r3, [pc, #816]	; (800e82c <_vfiprintf_r+0x72c>)
 800e4fc:	401c      	ands	r4, r3
 800e4fe:	2300      	movs	r3, #0
 800e500:	2100      	movs	r1, #0
 800e502:	aa12      	add	r2, sp, #72	; 0x48
 800e504:	e7a6      	b.n	800e454 <_vfiprintf_r+0x354>
 800e506:	003a      	movs	r2, r7
 800e508:	ca08      	ldmia	r2!, {r3}
 800e50a:	0021      	movs	r1, r4
 800e50c:	9204      	str	r2, [sp, #16]
 800e50e:	2210      	movs	r2, #16
 800e510:	4011      	ands	r1, r2
 800e512:	4214      	tst	r4, r2
 800e514:	d002      	beq.n	800e51c <_vfiprintf_r+0x41c>
 800e516:	9300      	str	r3, [sp, #0]
 800e518:	9001      	str	r0, [sp, #4]
 800e51a:	e7ee      	b.n	800e4fa <_vfiprintf_r+0x3fa>
 800e51c:	2240      	movs	r2, #64	; 0x40
 800e51e:	0020      	movs	r0, r4
 800e520:	4010      	ands	r0, r2
 800e522:	4214      	tst	r4, r2
 800e524:	d003      	beq.n	800e52e <_vfiprintf_r+0x42e>
 800e526:	b29b      	uxth	r3, r3
 800e528:	9300      	str	r3, [sp, #0]
 800e52a:	9101      	str	r1, [sp, #4]
 800e52c:	e7e5      	b.n	800e4fa <_vfiprintf_r+0x3fa>
 800e52e:	2280      	movs	r2, #128	; 0x80
 800e530:	0021      	movs	r1, r4
 800e532:	0092      	lsls	r2, r2, #2
 800e534:	4011      	ands	r1, r2
 800e536:	4214      	tst	r4, r2
 800e538:	d0f6      	beq.n	800e528 <_vfiprintf_r+0x428>
 800e53a:	b2db      	uxtb	r3, r3
 800e53c:	e7eb      	b.n	800e516 <_vfiprintf_r+0x416>
 800e53e:	003b      	movs	r3, r7
 800e540:	cb04      	ldmia	r3!, {r2}
 800e542:	49bb      	ldr	r1, [pc, #748]	; (800e830 <_vfiprintf_r+0x730>)
 800e544:	9304      	str	r3, [sp, #16]
 800e546:	2300      	movs	r3, #0
 800e548:	9200      	str	r2, [sp, #0]
 800e54a:	aa13      	add	r2, sp, #76	; 0x4c
 800e54c:	8011      	strh	r1, [r2, #0]
 800e54e:	4ab9      	ldr	r2, [pc, #740]	; (800e834 <_vfiprintf_r+0x734>)
 800e550:	9301      	str	r3, [sp, #4]
 800e552:	3302      	adds	r3, #2
 800e554:	431c      	orrs	r4, r3
 800e556:	920c      	str	r2, [sp, #48]	; 0x30
 800e558:	e7d2      	b.n	800e500 <_vfiprintf_r+0x400>
 800e55a:	003b      	movs	r3, r7
 800e55c:	2700      	movs	r7, #0
 800e55e:	cb40      	ldmia	r3!, {r6}
 800e560:	9304      	str	r3, [sp, #16]
 800e562:	ab12      	add	r3, sp, #72	; 0x48
 800e564:	70df      	strb	r7, [r3, #3]
 800e566:	9b05      	ldr	r3, [sp, #20]
 800e568:	3301      	adds	r3, #1
 800e56a:	d100      	bne.n	800e56e <_vfiprintf_r+0x46e>
 800e56c:	e0ea      	b.n	800e744 <_vfiprintf_r+0x644>
 800e56e:	0039      	movs	r1, r7
 800e570:	0030      	movs	r0, r6
 800e572:	9a05      	ldr	r2, [sp, #20]
 800e574:	f7fe f92e 	bl	800c7d4 <memchr>
 800e578:	900b      	str	r0, [sp, #44]	; 0x2c
 800e57a:	42b8      	cmp	r0, r7
 800e57c:	d002      	beq.n	800e584 <_vfiprintf_r+0x484>
 800e57e:	1b83      	subs	r3, r0, r6
 800e580:	9305      	str	r3, [sp, #20]
 800e582:	970b      	str	r7, [sp, #44]	; 0x2c
 800e584:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e586:	9a05      	ldr	r2, [sp, #20]
 800e588:	930a      	str	r3, [sp, #40]	; 0x28
 800e58a:	4293      	cmp	r3, r2
 800e58c:	da00      	bge.n	800e590 <_vfiprintf_r+0x490>
 800e58e:	920a      	str	r2, [sp, #40]	; 0x28
 800e590:	ab12      	add	r3, sp, #72	; 0x48
 800e592:	3303      	adds	r3, #3
 800e594:	781b      	ldrb	r3, [r3, #0]
 800e596:	1e5a      	subs	r2, r3, #1
 800e598:	4193      	sbcs	r3, r2
 800e59a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e59c:	18d3      	adds	r3, r2, r3
 800e59e:	930a      	str	r3, [sp, #40]	; 0x28
 800e5a0:	0022      	movs	r2, r4
 800e5a2:	2302      	movs	r3, #2
 800e5a4:	401a      	ands	r2, r3
 800e5a6:	9210      	str	r2, [sp, #64]	; 0x40
 800e5a8:	421c      	tst	r4, r3
 800e5aa:	d002      	beq.n	800e5b2 <_vfiprintf_r+0x4b2>
 800e5ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5ae:	3302      	adds	r3, #2
 800e5b0:	930a      	str	r3, [sp, #40]	; 0x28
 800e5b2:	2384      	movs	r3, #132	; 0x84
 800e5b4:	0022      	movs	r2, r4
 800e5b6:	401a      	ands	r2, r3
 800e5b8:	9211      	str	r2, [sp, #68]	; 0x44
 800e5ba:	421c      	tst	r4, r3
 800e5bc:	d11e      	bne.n	800e5fc <_vfiprintf_r+0x4fc>
 800e5be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e5c2:	1a9f      	subs	r7, r3, r2
 800e5c4:	2f00      	cmp	r7, #0
 800e5c6:	dd19      	ble.n	800e5fc <_vfiprintf_r+0x4fc>
 800e5c8:	0029      	movs	r1, r5
 800e5ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e5cc:	489a      	ldr	r0, [pc, #616]	; (800e838 <_vfiprintf_r+0x738>)
 800e5ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e5d0:	3301      	adds	r3, #1
 800e5d2:	3108      	adds	r1, #8
 800e5d4:	6028      	str	r0, [r5, #0]
 800e5d6:	2f10      	cmp	r7, #16
 800e5d8:	dd00      	ble.n	800e5dc <_vfiprintf_r+0x4dc>
 800e5da:	e1a7      	b.n	800e92c <_vfiprintf_r+0x82c>
 800e5dc:	606f      	str	r7, [r5, #4]
 800e5de:	18bf      	adds	r7, r7, r2
 800e5e0:	000d      	movs	r5, r1
 800e5e2:	9716      	str	r7, [sp, #88]	; 0x58
 800e5e4:	9315      	str	r3, [sp, #84]	; 0x54
 800e5e6:	2b07      	cmp	r3, #7
 800e5e8:	dd08      	ble.n	800e5fc <_vfiprintf_r+0x4fc>
 800e5ea:	9903      	ldr	r1, [sp, #12]
 800e5ec:	9806      	ldr	r0, [sp, #24]
 800e5ee:	aa14      	add	r2, sp, #80	; 0x50
 800e5f0:	f7ff fd51 	bl	800e096 <__sprint_r>
 800e5f4:	2800      	cmp	r0, #0
 800e5f6:	d000      	beq.n	800e5fa <_vfiprintf_r+0x4fa>
 800e5f8:	e1eb      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e5fa:	ad17      	add	r5, sp, #92	; 0x5c
 800e5fc:	a912      	add	r1, sp, #72	; 0x48
 800e5fe:	78c8      	ldrb	r0, [r1, #3]
 800e600:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e602:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e604:	3103      	adds	r1, #3
 800e606:	2800      	cmp	r0, #0
 800e608:	d012      	beq.n	800e630 <_vfiprintf_r+0x530>
 800e60a:	6029      	str	r1, [r5, #0]
 800e60c:	2101      	movs	r1, #1
 800e60e:	3301      	adds	r3, #1
 800e610:	1852      	adds	r2, r2, r1
 800e612:	6069      	str	r1, [r5, #4]
 800e614:	9216      	str	r2, [sp, #88]	; 0x58
 800e616:	9315      	str	r3, [sp, #84]	; 0x54
 800e618:	3508      	adds	r5, #8
 800e61a:	2b07      	cmp	r3, #7
 800e61c:	dd08      	ble.n	800e630 <_vfiprintf_r+0x530>
 800e61e:	9903      	ldr	r1, [sp, #12]
 800e620:	9806      	ldr	r0, [sp, #24]
 800e622:	aa14      	add	r2, sp, #80	; 0x50
 800e624:	f7ff fd37 	bl	800e096 <__sprint_r>
 800e628:	2800      	cmp	r0, #0
 800e62a:	d000      	beq.n	800e62e <_vfiprintf_r+0x52e>
 800e62c:	e1d1      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e62e:	ad17      	add	r5, sp, #92	; 0x5c
 800e630:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e632:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e634:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e636:	2900      	cmp	r1, #0
 800e638:	d013      	beq.n	800e662 <_vfiprintf_r+0x562>
 800e63a:	a913      	add	r1, sp, #76	; 0x4c
 800e63c:	6029      	str	r1, [r5, #0]
 800e63e:	2102      	movs	r1, #2
 800e640:	3301      	adds	r3, #1
 800e642:	1852      	adds	r2, r2, r1
 800e644:	6069      	str	r1, [r5, #4]
 800e646:	9216      	str	r2, [sp, #88]	; 0x58
 800e648:	9315      	str	r3, [sp, #84]	; 0x54
 800e64a:	3508      	adds	r5, #8
 800e64c:	2b07      	cmp	r3, #7
 800e64e:	dd08      	ble.n	800e662 <_vfiprintf_r+0x562>
 800e650:	9903      	ldr	r1, [sp, #12]
 800e652:	9806      	ldr	r0, [sp, #24]
 800e654:	aa14      	add	r2, sp, #80	; 0x50
 800e656:	f7ff fd1e 	bl	800e096 <__sprint_r>
 800e65a:	2800      	cmp	r0, #0
 800e65c:	d000      	beq.n	800e660 <_vfiprintf_r+0x560>
 800e65e:	e1b8      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e660:	ad17      	add	r5, sp, #92	; 0x5c
 800e662:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e664:	2b80      	cmp	r3, #128	; 0x80
 800e666:	d11e      	bne.n	800e6a6 <_vfiprintf_r+0x5a6>
 800e668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e66a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e66c:	1a9f      	subs	r7, r3, r2
 800e66e:	2f00      	cmp	r7, #0
 800e670:	dd19      	ble.n	800e6a6 <_vfiprintf_r+0x5a6>
 800e672:	0029      	movs	r1, r5
 800e674:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e676:	4871      	ldr	r0, [pc, #452]	; (800e83c <_vfiprintf_r+0x73c>)
 800e678:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e67a:	3301      	adds	r3, #1
 800e67c:	3108      	adds	r1, #8
 800e67e:	6028      	str	r0, [r5, #0]
 800e680:	2f10      	cmp	r7, #16
 800e682:	dd00      	ble.n	800e686 <_vfiprintf_r+0x586>
 800e684:	e164      	b.n	800e950 <_vfiprintf_r+0x850>
 800e686:	606f      	str	r7, [r5, #4]
 800e688:	18bf      	adds	r7, r7, r2
 800e68a:	000d      	movs	r5, r1
 800e68c:	9716      	str	r7, [sp, #88]	; 0x58
 800e68e:	9315      	str	r3, [sp, #84]	; 0x54
 800e690:	2b07      	cmp	r3, #7
 800e692:	dd08      	ble.n	800e6a6 <_vfiprintf_r+0x5a6>
 800e694:	9903      	ldr	r1, [sp, #12]
 800e696:	9806      	ldr	r0, [sp, #24]
 800e698:	aa14      	add	r2, sp, #80	; 0x50
 800e69a:	f7ff fcfc 	bl	800e096 <__sprint_r>
 800e69e:	2800      	cmp	r0, #0
 800e6a0:	d000      	beq.n	800e6a4 <_vfiprintf_r+0x5a4>
 800e6a2:	e196      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e6a4:	ad17      	add	r5, sp, #92	; 0x5c
 800e6a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6a8:	9a05      	ldr	r2, [sp, #20]
 800e6aa:	1a9f      	subs	r7, r3, r2
 800e6ac:	2f00      	cmp	r7, #0
 800e6ae:	dd19      	ble.n	800e6e4 <_vfiprintf_r+0x5e4>
 800e6b0:	0029      	movs	r1, r5
 800e6b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e6b4:	4861      	ldr	r0, [pc, #388]	; (800e83c <_vfiprintf_r+0x73c>)
 800e6b6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e6b8:	3301      	adds	r3, #1
 800e6ba:	3108      	adds	r1, #8
 800e6bc:	6028      	str	r0, [r5, #0]
 800e6be:	2f10      	cmp	r7, #16
 800e6c0:	dd00      	ble.n	800e6c4 <_vfiprintf_r+0x5c4>
 800e6c2:	e157      	b.n	800e974 <_vfiprintf_r+0x874>
 800e6c4:	606f      	str	r7, [r5, #4]
 800e6c6:	18bf      	adds	r7, r7, r2
 800e6c8:	000d      	movs	r5, r1
 800e6ca:	9716      	str	r7, [sp, #88]	; 0x58
 800e6cc:	9315      	str	r3, [sp, #84]	; 0x54
 800e6ce:	2b07      	cmp	r3, #7
 800e6d0:	dd08      	ble.n	800e6e4 <_vfiprintf_r+0x5e4>
 800e6d2:	9903      	ldr	r1, [sp, #12]
 800e6d4:	9806      	ldr	r0, [sp, #24]
 800e6d6:	aa14      	add	r2, sp, #80	; 0x50
 800e6d8:	f7ff fcdd 	bl	800e096 <__sprint_r>
 800e6dc:	2800      	cmp	r0, #0
 800e6de:	d000      	beq.n	800e6e2 <_vfiprintf_r+0x5e2>
 800e6e0:	e177      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e6e2:	ad17      	add	r5, sp, #92	; 0x5c
 800e6e4:	9b05      	ldr	r3, [sp, #20]
 800e6e6:	9a05      	ldr	r2, [sp, #20]
 800e6e8:	606b      	str	r3, [r5, #4]
 800e6ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e6ec:	602e      	str	r6, [r5, #0]
 800e6ee:	189b      	adds	r3, r3, r2
 800e6f0:	9316      	str	r3, [sp, #88]	; 0x58
 800e6f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e6f4:	3508      	adds	r5, #8
 800e6f6:	3301      	adds	r3, #1
 800e6f8:	9315      	str	r3, [sp, #84]	; 0x54
 800e6fa:	2b07      	cmp	r3, #7
 800e6fc:	dd08      	ble.n	800e710 <_vfiprintf_r+0x610>
 800e6fe:	9903      	ldr	r1, [sp, #12]
 800e700:	9806      	ldr	r0, [sp, #24]
 800e702:	aa14      	add	r2, sp, #80	; 0x50
 800e704:	f7ff fcc7 	bl	800e096 <__sprint_r>
 800e708:	2800      	cmp	r0, #0
 800e70a:	d000      	beq.n	800e70e <_vfiprintf_r+0x60e>
 800e70c:	e161      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e70e:	ad17      	add	r5, sp, #92	; 0x5c
 800e710:	0764      	lsls	r4, r4, #29
 800e712:	d500      	bpl.n	800e716 <_vfiprintf_r+0x616>
 800e714:	e140      	b.n	800e998 <_vfiprintf_r+0x898>
 800e716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e718:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e71a:	4293      	cmp	r3, r2
 800e71c:	da00      	bge.n	800e720 <_vfiprintf_r+0x620>
 800e71e:	0013      	movs	r3, r2
 800e720:	9a08      	ldr	r2, [sp, #32]
 800e722:	18d3      	adds	r3, r2, r3
 800e724:	9308      	str	r3, [sp, #32]
 800e726:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d007      	beq.n	800e73c <_vfiprintf_r+0x63c>
 800e72c:	9903      	ldr	r1, [sp, #12]
 800e72e:	9806      	ldr	r0, [sp, #24]
 800e730:	aa14      	add	r2, sp, #80	; 0x50
 800e732:	f7ff fcb0 	bl	800e096 <__sprint_r>
 800e736:	2800      	cmp	r0, #0
 800e738:	d000      	beq.n	800e73c <_vfiprintf_r+0x63c>
 800e73a:	e14a      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e73c:	2300      	movs	r3, #0
 800e73e:	ad17      	add	r5, sp, #92	; 0x5c
 800e740:	9315      	str	r3, [sp, #84]	; 0x54
 800e742:	e6b7      	b.n	800e4b4 <_vfiprintf_r+0x3b4>
 800e744:	0030      	movs	r0, r6
 800e746:	f7f1 fcdd 	bl	8000104 <strlen>
 800e74a:	9005      	str	r0, [sp, #20]
 800e74c:	e719      	b.n	800e582 <_vfiprintf_r+0x482>
 800e74e:	2310      	movs	r3, #16
 800e750:	431c      	orrs	r4, r3
 800e752:	2320      	movs	r3, #32
 800e754:	0020      	movs	r0, r4
 800e756:	4018      	ands	r0, r3
 800e758:	421c      	tst	r4, r3
 800e75a:	d009      	beq.n	800e770 <_vfiprintf_r+0x670>
 800e75c:	3b19      	subs	r3, #25
 800e75e:	3707      	adds	r7, #7
 800e760:	439f      	bics	r7, r3
 800e762:	0039      	movs	r1, r7
 800e764:	c90c      	ldmia	r1!, {r2, r3}
 800e766:	9200      	str	r2, [sp, #0]
 800e768:	9301      	str	r3, [sp, #4]
 800e76a:	9104      	str	r1, [sp, #16]
 800e76c:	2301      	movs	r3, #1
 800e76e:	e6c7      	b.n	800e500 <_vfiprintf_r+0x400>
 800e770:	003b      	movs	r3, r7
 800e772:	cb04      	ldmia	r3!, {r2}
 800e774:	0021      	movs	r1, r4
 800e776:	9304      	str	r3, [sp, #16]
 800e778:	2310      	movs	r3, #16
 800e77a:	4019      	ands	r1, r3
 800e77c:	421c      	tst	r4, r3
 800e77e:	d003      	beq.n	800e788 <_vfiprintf_r+0x688>
 800e780:	9200      	str	r2, [sp, #0]
 800e782:	9001      	str	r0, [sp, #4]
 800e784:	3b0f      	subs	r3, #15
 800e786:	e6bb      	b.n	800e500 <_vfiprintf_r+0x400>
 800e788:	2340      	movs	r3, #64	; 0x40
 800e78a:	0020      	movs	r0, r4
 800e78c:	4018      	ands	r0, r3
 800e78e:	421c      	tst	r4, r3
 800e790:	d003      	beq.n	800e79a <_vfiprintf_r+0x69a>
 800e792:	b293      	uxth	r3, r2
 800e794:	9300      	str	r3, [sp, #0]
 800e796:	9101      	str	r1, [sp, #4]
 800e798:	e7e8      	b.n	800e76c <_vfiprintf_r+0x66c>
 800e79a:	2380      	movs	r3, #128	; 0x80
 800e79c:	0021      	movs	r1, r4
 800e79e:	009b      	lsls	r3, r3, #2
 800e7a0:	4019      	ands	r1, r3
 800e7a2:	421c      	tst	r4, r3
 800e7a4:	d003      	beq.n	800e7ae <_vfiprintf_r+0x6ae>
 800e7a6:	b2d3      	uxtb	r3, r2
 800e7a8:	9300      	str	r3, [sp, #0]
 800e7aa:	9001      	str	r0, [sp, #4]
 800e7ac:	e7de      	b.n	800e76c <_vfiprintf_r+0x66c>
 800e7ae:	9200      	str	r2, [sp, #0]
 800e7b0:	e7f1      	b.n	800e796 <_vfiprintf_r+0x696>
 800e7b2:	4a23      	ldr	r2, [pc, #140]	; (800e840 <_vfiprintf_r+0x740>)
 800e7b4:	0020      	movs	r0, r4
 800e7b6:	920c      	str	r2, [sp, #48]	; 0x30
 800e7b8:	2220      	movs	r2, #32
 800e7ba:	4010      	ands	r0, r2
 800e7bc:	4214      	tst	r4, r2
 800e7be:	d019      	beq.n	800e7f4 <_vfiprintf_r+0x6f4>
 800e7c0:	3a19      	subs	r2, #25
 800e7c2:	3707      	adds	r7, #7
 800e7c4:	4397      	bics	r7, r2
 800e7c6:	0038      	movs	r0, r7
 800e7c8:	c806      	ldmia	r0!, {r1, r2}
 800e7ca:	9100      	str	r1, [sp, #0]
 800e7cc:	9201      	str	r2, [sp, #4]
 800e7ce:	9004      	str	r0, [sp, #16]
 800e7d0:	07e2      	lsls	r2, r4, #31
 800e7d2:	d509      	bpl.n	800e7e8 <_vfiprintf_r+0x6e8>
 800e7d4:	9a00      	ldr	r2, [sp, #0]
 800e7d6:	9901      	ldr	r1, [sp, #4]
 800e7d8:	430a      	orrs	r2, r1
 800e7da:	d005      	beq.n	800e7e8 <_vfiprintf_r+0x6e8>
 800e7dc:	aa13      	add	r2, sp, #76	; 0x4c
 800e7de:	2130      	movs	r1, #48	; 0x30
 800e7e0:	7053      	strb	r3, [r2, #1]
 800e7e2:	2302      	movs	r3, #2
 800e7e4:	7011      	strb	r1, [r2, #0]
 800e7e6:	431c      	orrs	r4, r3
 800e7e8:	4b10      	ldr	r3, [pc, #64]	; (800e82c <_vfiprintf_r+0x72c>)
 800e7ea:	401c      	ands	r4, r3
 800e7ec:	2302      	movs	r3, #2
 800e7ee:	e687      	b.n	800e500 <_vfiprintf_r+0x400>
 800e7f0:	4a10      	ldr	r2, [pc, #64]	; (800e834 <_vfiprintf_r+0x734>)
 800e7f2:	e7df      	b.n	800e7b4 <_vfiprintf_r+0x6b4>
 800e7f4:	0039      	movs	r1, r7
 800e7f6:	c904      	ldmia	r1!, {r2}
 800e7f8:	0026      	movs	r6, r4
 800e7fa:	9104      	str	r1, [sp, #16]
 800e7fc:	2110      	movs	r1, #16
 800e7fe:	400e      	ands	r6, r1
 800e800:	420c      	tst	r4, r1
 800e802:	d002      	beq.n	800e80a <_vfiprintf_r+0x70a>
 800e804:	9200      	str	r2, [sp, #0]
 800e806:	9001      	str	r0, [sp, #4]
 800e808:	e7e2      	b.n	800e7d0 <_vfiprintf_r+0x6d0>
 800e80a:	2140      	movs	r1, #64	; 0x40
 800e80c:	0020      	movs	r0, r4
 800e80e:	4008      	ands	r0, r1
 800e810:	420c      	tst	r4, r1
 800e812:	d003      	beq.n	800e81c <_vfiprintf_r+0x71c>
 800e814:	b292      	uxth	r2, r2
 800e816:	9200      	str	r2, [sp, #0]
 800e818:	9601      	str	r6, [sp, #4]
 800e81a:	e7d9      	b.n	800e7d0 <_vfiprintf_r+0x6d0>
 800e81c:	2180      	movs	r1, #128	; 0x80
 800e81e:	0026      	movs	r6, r4
 800e820:	0089      	lsls	r1, r1, #2
 800e822:	400e      	ands	r6, r1
 800e824:	420c      	tst	r4, r1
 800e826:	d0f6      	beq.n	800e816 <_vfiprintf_r+0x716>
 800e828:	b2d2      	uxtb	r2, r2
 800e82a:	e7eb      	b.n	800e804 <_vfiprintf_r+0x704>
 800e82c:	fffffbff 	.word	0xfffffbff
 800e830:	00007830 	.word	0x00007830
 800e834:	0800f80c 	.word	0x0800f80c
 800e838:	0800f919 	.word	0x0800f919
 800e83c:	0800f929 	.word	0x0800f929
 800e840:	0800f81d 	.word	0x0800f81d
 800e844:	9b01      	ldr	r3, [sp, #4]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d109      	bne.n	800e85e <_vfiprintf_r+0x75e>
 800e84a:	9b00      	ldr	r3, [sp, #0]
 800e84c:	2b09      	cmp	r3, #9
 800e84e:	d806      	bhi.n	800e85e <_vfiprintf_r+0x75e>
 800e850:	26b7      	movs	r6, #183	; 0xb7
 800e852:	ab12      	add	r3, sp, #72	; 0x48
 800e854:	18f6      	adds	r6, r6, r3
 800e856:	9b00      	ldr	r3, [sp, #0]
 800e858:	3330      	adds	r3, #48	; 0x30
 800e85a:	7033      	strb	r3, [r6, #0]
 800e85c:	e115      	b.n	800ea8a <_vfiprintf_r+0x98a>
 800e85e:	2380      	movs	r3, #128	; 0x80
 800e860:	2400      	movs	r4, #0
 800e862:	00db      	lsls	r3, r3, #3
 800e864:	403b      	ands	r3, r7
 800e866:	ae40      	add	r6, sp, #256	; 0x100
 800e868:	930a      	str	r3, [sp, #40]	; 0x28
 800e86a:	220a      	movs	r2, #10
 800e86c:	9800      	ldr	r0, [sp, #0]
 800e86e:	9901      	ldr	r1, [sp, #4]
 800e870:	2300      	movs	r3, #0
 800e872:	f7f1 fe17 	bl	80004a4 <__aeabi_uldivmod>
 800e876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e878:	3e01      	subs	r6, #1
 800e87a:	3230      	adds	r2, #48	; 0x30
 800e87c:	900b      	str	r0, [sp, #44]	; 0x2c
 800e87e:	9110      	str	r1, [sp, #64]	; 0x40
 800e880:	7032      	strb	r2, [r6, #0]
 800e882:	3401      	adds	r4, #1
 800e884:	2b00      	cmp	r3, #0
 800e886:	d01a      	beq.n	800e8be <_vfiprintf_r+0x7be>
 800e888:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e88a:	781b      	ldrb	r3, [r3, #0]
 800e88c:	42a3      	cmp	r3, r4
 800e88e:	d116      	bne.n	800e8be <_vfiprintf_r+0x7be>
 800e890:	2cff      	cmp	r4, #255	; 0xff
 800e892:	d014      	beq.n	800e8be <_vfiprintf_r+0x7be>
 800e894:	9b01      	ldr	r3, [sp, #4]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d102      	bne.n	800e8a0 <_vfiprintf_r+0x7a0>
 800e89a:	9b00      	ldr	r3, [sp, #0]
 800e89c:	2b09      	cmp	r3, #9
 800e89e:	d90e      	bls.n	800e8be <_vfiprintf_r+0x7be>
 800e8a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e8a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e8a4:	1af6      	subs	r6, r6, r3
 800e8a6:	001a      	movs	r2, r3
 800e8a8:	0030      	movs	r0, r6
 800e8aa:	f7f9 ffe6 	bl	800887a <strncpy>
 800e8ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e8b0:	2400      	movs	r4, #0
 800e8b2:	785b      	ldrb	r3, [r3, #1]
 800e8b4:	1e5a      	subs	r2, r3, #1
 800e8b6:	4193      	sbcs	r3, r2
 800e8b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e8ba:	18d3      	adds	r3, r2, r3
 800e8bc:	930d      	str	r3, [sp, #52]	; 0x34
 800e8be:	9b01      	ldr	r3, [sp, #4]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d103      	bne.n	800e8cc <_vfiprintf_r+0x7cc>
 800e8c4:	9b00      	ldr	r3, [sp, #0]
 800e8c6:	2b09      	cmp	r3, #9
 800e8c8:	d800      	bhi.n	800e8cc <_vfiprintf_r+0x7cc>
 800e8ca:	e0de      	b.n	800ea8a <_vfiprintf_r+0x98a>
 800e8cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8ce:	9300      	str	r3, [sp, #0]
 800e8d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e8d2:	9301      	str	r3, [sp, #4]
 800e8d4:	e7c9      	b.n	800e86a <_vfiprintf_r+0x76a>
 800e8d6:	200f      	movs	r0, #15
 800e8d8:	9b00      	ldr	r3, [sp, #0]
 800e8da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e8dc:	4003      	ands	r3, r0
 800e8de:	5cd3      	ldrb	r3, [r2, r3]
 800e8e0:	3e01      	subs	r6, #1
 800e8e2:	7033      	strb	r3, [r6, #0]
 800e8e4:	9b01      	ldr	r3, [sp, #4]
 800e8e6:	0719      	lsls	r1, r3, #28
 800e8e8:	9b00      	ldr	r3, [sp, #0]
 800e8ea:	091a      	lsrs	r2, r3, #4
 800e8ec:	9b01      	ldr	r3, [sp, #4]
 800e8ee:	4311      	orrs	r1, r2
 800e8f0:	091b      	lsrs	r3, r3, #4
 800e8f2:	9301      	str	r3, [sp, #4]
 800e8f4:	000b      	movs	r3, r1
 800e8f6:	9a01      	ldr	r2, [sp, #4]
 800e8f8:	9100      	str	r1, [sp, #0]
 800e8fa:	4313      	orrs	r3, r2
 800e8fc:	d1ec      	bne.n	800e8d8 <_vfiprintf_r+0x7d8>
 800e8fe:	e0c4      	b.n	800ea8a <_vfiprintf_r+0x98a>
 800e900:	ae40      	add	r6, sp, #256	; 0x100
 800e902:	2b00      	cmp	r3, #0
 800e904:	d000      	beq.n	800e908 <_vfiprintf_r+0x808>
 800e906:	e0c0      	b.n	800ea8a <_vfiprintf_r+0x98a>
 800e908:	07e4      	lsls	r4, r4, #31
 800e90a:	d400      	bmi.n	800e90e <_vfiprintf_r+0x80e>
 800e90c:	e0bd      	b.n	800ea8a <_vfiprintf_r+0x98a>
 800e90e:	26b7      	movs	r6, #183	; 0xb7
 800e910:	ab12      	add	r3, sp, #72	; 0x48
 800e912:	18f6      	adds	r6, r6, r3
 800e914:	2330      	movs	r3, #48	; 0x30
 800e916:	e7a0      	b.n	800e85a <_vfiprintf_r+0x75a>
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d100      	bne.n	800e91e <_vfiprintf_r+0x81e>
 800e91c:	e07e      	b.n	800ea1c <_vfiprintf_r+0x91c>
 800e91e:	ae27      	add	r6, sp, #156	; 0x9c
 800e920:	7033      	strb	r3, [r6, #0]
 800e922:	2300      	movs	r3, #0
 800e924:	aa12      	add	r2, sp, #72	; 0x48
 800e926:	70d3      	strb	r3, [r2, #3]
 800e928:	9704      	str	r7, [sp, #16]
 800e92a:	e576      	b.n	800e41a <_vfiprintf_r+0x31a>
 800e92c:	2010      	movs	r0, #16
 800e92e:	1812      	adds	r2, r2, r0
 800e930:	6068      	str	r0, [r5, #4]
 800e932:	9216      	str	r2, [sp, #88]	; 0x58
 800e934:	9315      	str	r3, [sp, #84]	; 0x54
 800e936:	2b07      	cmp	r3, #7
 800e938:	dd07      	ble.n	800e94a <_vfiprintf_r+0x84a>
 800e93a:	9903      	ldr	r1, [sp, #12]
 800e93c:	9806      	ldr	r0, [sp, #24]
 800e93e:	aa14      	add	r2, sp, #80	; 0x50
 800e940:	f7ff fba9 	bl	800e096 <__sprint_r>
 800e944:	2800      	cmp	r0, #0
 800e946:	d144      	bne.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e948:	a917      	add	r1, sp, #92	; 0x5c
 800e94a:	000d      	movs	r5, r1
 800e94c:	3f10      	subs	r7, #16
 800e94e:	e63b      	b.n	800e5c8 <_vfiprintf_r+0x4c8>
 800e950:	2010      	movs	r0, #16
 800e952:	1812      	adds	r2, r2, r0
 800e954:	6068      	str	r0, [r5, #4]
 800e956:	9216      	str	r2, [sp, #88]	; 0x58
 800e958:	9315      	str	r3, [sp, #84]	; 0x54
 800e95a:	2b07      	cmp	r3, #7
 800e95c:	dd07      	ble.n	800e96e <_vfiprintf_r+0x86e>
 800e95e:	9903      	ldr	r1, [sp, #12]
 800e960:	9806      	ldr	r0, [sp, #24]
 800e962:	aa14      	add	r2, sp, #80	; 0x50
 800e964:	f7ff fb97 	bl	800e096 <__sprint_r>
 800e968:	2800      	cmp	r0, #0
 800e96a:	d132      	bne.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e96c:	a917      	add	r1, sp, #92	; 0x5c
 800e96e:	000d      	movs	r5, r1
 800e970:	3f10      	subs	r7, #16
 800e972:	e67e      	b.n	800e672 <_vfiprintf_r+0x572>
 800e974:	2010      	movs	r0, #16
 800e976:	1812      	adds	r2, r2, r0
 800e978:	6068      	str	r0, [r5, #4]
 800e97a:	9216      	str	r2, [sp, #88]	; 0x58
 800e97c:	9315      	str	r3, [sp, #84]	; 0x54
 800e97e:	2b07      	cmp	r3, #7
 800e980:	dd07      	ble.n	800e992 <_vfiprintf_r+0x892>
 800e982:	9903      	ldr	r1, [sp, #12]
 800e984:	9806      	ldr	r0, [sp, #24]
 800e986:	aa14      	add	r2, sp, #80	; 0x50
 800e988:	f7ff fb85 	bl	800e096 <__sprint_r>
 800e98c:	2800      	cmp	r0, #0
 800e98e:	d120      	bne.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e990:	a917      	add	r1, sp, #92	; 0x5c
 800e992:	000d      	movs	r5, r1
 800e994:	3f10      	subs	r7, #16
 800e996:	e68b      	b.n	800e6b0 <_vfiprintf_r+0x5b0>
 800e998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e99a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e99c:	2610      	movs	r6, #16
 800e99e:	1a9c      	subs	r4, r3, r2
 800e9a0:	2c00      	cmp	r4, #0
 800e9a2:	dc00      	bgt.n	800e9a6 <_vfiprintf_r+0x8a6>
 800e9a4:	e6b7      	b.n	800e716 <_vfiprintf_r+0x616>
 800e9a6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e9a8:	4a3b      	ldr	r2, [pc, #236]	; (800ea98 <_vfiprintf_r+0x998>)
 800e9aa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e9ac:	3101      	adds	r1, #1
 800e9ae:	602a      	str	r2, [r5, #0]
 800e9b0:	2c10      	cmp	r4, #16
 800e9b2:	dc22      	bgt.n	800e9fa <_vfiprintf_r+0x8fa>
 800e9b4:	606c      	str	r4, [r5, #4]
 800e9b6:	18e4      	adds	r4, r4, r3
 800e9b8:	9416      	str	r4, [sp, #88]	; 0x58
 800e9ba:	9115      	str	r1, [sp, #84]	; 0x54
 800e9bc:	2907      	cmp	r1, #7
 800e9be:	dc00      	bgt.n	800e9c2 <_vfiprintf_r+0x8c2>
 800e9c0:	e6a9      	b.n	800e716 <_vfiprintf_r+0x616>
 800e9c2:	9903      	ldr	r1, [sp, #12]
 800e9c4:	9806      	ldr	r0, [sp, #24]
 800e9c6:	aa14      	add	r2, sp, #80	; 0x50
 800e9c8:	f7ff fb65 	bl	800e096 <__sprint_r>
 800e9cc:	2800      	cmp	r0, #0
 800e9ce:	d100      	bne.n	800e9d2 <_vfiprintf_r+0x8d2>
 800e9d0:	e6a1      	b.n	800e716 <_vfiprintf_r+0x616>
 800e9d2:	9b03      	ldr	r3, [sp, #12]
 800e9d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9d6:	07db      	lsls	r3, r3, #31
 800e9d8:	d407      	bmi.n	800e9ea <_vfiprintf_r+0x8ea>
 800e9da:	9b03      	ldr	r3, [sp, #12]
 800e9dc:	899b      	ldrh	r3, [r3, #12]
 800e9de:	059b      	lsls	r3, r3, #22
 800e9e0:	d403      	bmi.n	800e9ea <_vfiprintf_r+0x8ea>
 800e9e2:	9b03      	ldr	r3, [sp, #12]
 800e9e4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e9e6:	f7fa f808 	bl	80089fa <__retarget_lock_release_recursive>
 800e9ea:	9b03      	ldr	r3, [sp, #12]
 800e9ec:	899b      	ldrh	r3, [r3, #12]
 800e9ee:	065b      	lsls	r3, r3, #25
 800e9f0:	d401      	bmi.n	800e9f6 <_vfiprintf_r+0x8f6>
 800e9f2:	f7ff fbc3 	bl	800e17c <_vfiprintf_r+0x7c>
 800e9f6:	f7ff fbbe 	bl	800e176 <_vfiprintf_r+0x76>
 800e9fa:	3310      	adds	r3, #16
 800e9fc:	606e      	str	r6, [r5, #4]
 800e9fe:	9316      	str	r3, [sp, #88]	; 0x58
 800ea00:	9115      	str	r1, [sp, #84]	; 0x54
 800ea02:	3508      	adds	r5, #8
 800ea04:	2907      	cmp	r1, #7
 800ea06:	dd07      	ble.n	800ea18 <_vfiprintf_r+0x918>
 800ea08:	9903      	ldr	r1, [sp, #12]
 800ea0a:	9806      	ldr	r0, [sp, #24]
 800ea0c:	aa14      	add	r2, sp, #80	; 0x50
 800ea0e:	f7ff fb42 	bl	800e096 <__sprint_r>
 800ea12:	2800      	cmp	r0, #0
 800ea14:	d1dd      	bne.n	800e9d2 <_vfiprintf_r+0x8d2>
 800ea16:	ad17      	add	r5, sp, #92	; 0x5c
 800ea18:	3c10      	subs	r4, #16
 800ea1a:	e7c4      	b.n	800e9a6 <_vfiprintf_r+0x8a6>
 800ea1c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d102      	bne.n	800ea28 <_vfiprintf_r+0x928>
 800ea22:	2300      	movs	r3, #0
 800ea24:	9315      	str	r3, [sp, #84]	; 0x54
 800ea26:	e7d4      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800ea28:	9903      	ldr	r1, [sp, #12]
 800ea2a:	9806      	ldr	r0, [sp, #24]
 800ea2c:	aa14      	add	r2, sp, #80	; 0x50
 800ea2e:	f7ff fb32 	bl	800e096 <__sprint_r>
 800ea32:	2800      	cmp	r0, #0
 800ea34:	d0f5      	beq.n	800ea22 <_vfiprintf_r+0x922>
 800ea36:	e7cc      	b.n	800e9d2 <_vfiprintf_r+0x8d2>
 800ea38:	0027      	movs	r7, r4
 800ea3a:	2a00      	cmp	r2, #0
 800ea3c:	d100      	bne.n	800ea40 <_vfiprintf_r+0x940>
 800ea3e:	e51b      	b.n	800e478 <_vfiprintf_r+0x378>
 800ea40:	2b01      	cmp	r3, #1
 800ea42:	d100      	bne.n	800ea46 <_vfiprintf_r+0x946>
 800ea44:	e6fe      	b.n	800e844 <_vfiprintf_r+0x744>
 800ea46:	ae40      	add	r6, sp, #256	; 0x100
 800ea48:	2b02      	cmp	r3, #2
 800ea4a:	d100      	bne.n	800ea4e <_vfiprintf_r+0x94e>
 800ea4c:	e743      	b.n	800e8d6 <_vfiprintf_r+0x7d6>
 800ea4e:	2307      	movs	r3, #7
 800ea50:	469c      	mov	ip, r3
 800ea52:	4663      	mov	r3, ip
 800ea54:	9900      	ldr	r1, [sp, #0]
 800ea56:	0032      	movs	r2, r6
 800ea58:	400b      	ands	r3, r1
 800ea5a:	9901      	ldr	r1, [sp, #4]
 800ea5c:	3e01      	subs	r6, #1
 800ea5e:	074c      	lsls	r4, r1, #29
 800ea60:	9900      	ldr	r1, [sp, #0]
 800ea62:	3330      	adds	r3, #48	; 0x30
 800ea64:	08c8      	lsrs	r0, r1, #3
 800ea66:	9901      	ldr	r1, [sp, #4]
 800ea68:	4304      	orrs	r4, r0
 800ea6a:	08c9      	lsrs	r1, r1, #3
 800ea6c:	9101      	str	r1, [sp, #4]
 800ea6e:	0021      	movs	r1, r4
 800ea70:	9801      	ldr	r0, [sp, #4]
 800ea72:	7033      	strb	r3, [r6, #0]
 800ea74:	9400      	str	r4, [sp, #0]
 800ea76:	4301      	orrs	r1, r0
 800ea78:	d1eb      	bne.n	800ea52 <_vfiprintf_r+0x952>
 800ea7a:	07f9      	lsls	r1, r7, #31
 800ea7c:	d505      	bpl.n	800ea8a <_vfiprintf_r+0x98a>
 800ea7e:	2b30      	cmp	r3, #48	; 0x30
 800ea80:	d003      	beq.n	800ea8a <_vfiprintf_r+0x98a>
 800ea82:	2330      	movs	r3, #48	; 0x30
 800ea84:	3e01      	subs	r6, #1
 800ea86:	7033      	strb	r3, [r6, #0]
 800ea88:	1e96      	subs	r6, r2, #2
 800ea8a:	9b05      	ldr	r3, [sp, #20]
 800ea8c:	003c      	movs	r4, r7
 800ea8e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea90:	ab40      	add	r3, sp, #256	; 0x100
 800ea92:	1b9b      	subs	r3, r3, r6
 800ea94:	9305      	str	r3, [sp, #20]
 800ea96:	e575      	b.n	800e584 <_vfiprintf_r+0x484>
 800ea98:	0800f919 	.word	0x0800f919

0800ea9c <__sbprintf>:
 800ea9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea9e:	0015      	movs	r5, r2
 800eaa0:	2202      	movs	r2, #2
 800eaa2:	4c1e      	ldr	r4, [pc, #120]	; (800eb1c <__sbprintf+0x80>)
 800eaa4:	001f      	movs	r7, r3
 800eaa6:	898b      	ldrh	r3, [r1, #12]
 800eaa8:	44a5      	add	sp, r4
 800eaaa:	4393      	bics	r3, r2
 800eaac:	466a      	mov	r2, sp
 800eaae:	8193      	strh	r3, [r2, #12]
 800eab0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800eab2:	0006      	movs	r6, r0
 800eab4:	9319      	str	r3, [sp, #100]	; 0x64
 800eab6:	89cb      	ldrh	r3, [r1, #14]
 800eab8:	a816      	add	r0, sp, #88	; 0x58
 800eaba:	81d3      	strh	r3, [r2, #14]
 800eabc:	69cb      	ldr	r3, [r1, #28]
 800eabe:	000c      	movs	r4, r1
 800eac0:	9307      	str	r3, [sp, #28]
 800eac2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800eac4:	9309      	str	r3, [sp, #36]	; 0x24
 800eac6:	ab1a      	add	r3, sp, #104	; 0x68
 800eac8:	9300      	str	r3, [sp, #0]
 800eaca:	9304      	str	r3, [sp, #16]
 800eacc:	2380      	movs	r3, #128	; 0x80
 800eace:	00db      	lsls	r3, r3, #3
 800ead0:	9302      	str	r3, [sp, #8]
 800ead2:	9305      	str	r3, [sp, #20]
 800ead4:	2300      	movs	r3, #0
 800ead6:	9306      	str	r3, [sp, #24]
 800ead8:	f7f9 ff8c 	bl	80089f4 <__retarget_lock_init_recursive>
 800eadc:	002a      	movs	r2, r5
 800eade:	003b      	movs	r3, r7
 800eae0:	4669      	mov	r1, sp
 800eae2:	0030      	movs	r0, r6
 800eae4:	f7ff fb0c 	bl	800e100 <_vfiprintf_r>
 800eae8:	1e05      	subs	r5, r0, #0
 800eaea:	db07      	blt.n	800eafc <__sbprintf+0x60>
 800eaec:	4669      	mov	r1, sp
 800eaee:	0030      	movs	r0, r6
 800eaf0:	f7fd fdf6 	bl	800c6e0 <_fflush_r>
 800eaf4:	2800      	cmp	r0, #0
 800eaf6:	d001      	beq.n	800eafc <__sbprintf+0x60>
 800eaf8:	2501      	movs	r5, #1
 800eafa:	426d      	negs	r5, r5
 800eafc:	466b      	mov	r3, sp
 800eafe:	899a      	ldrh	r2, [r3, #12]
 800eb00:	2340      	movs	r3, #64	; 0x40
 800eb02:	421a      	tst	r2, r3
 800eb04:	d002      	beq.n	800eb0c <__sbprintf+0x70>
 800eb06:	89a2      	ldrh	r2, [r4, #12]
 800eb08:	4313      	orrs	r3, r2
 800eb0a:	81a3      	strh	r3, [r4, #12]
 800eb0c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800eb0e:	f7f9 ff72 	bl	80089f6 <__retarget_lock_close_recursive>
 800eb12:	0028      	movs	r0, r5
 800eb14:	4b02      	ldr	r3, [pc, #8]	; (800eb20 <__sbprintf+0x84>)
 800eb16:	449d      	add	sp, r3
 800eb18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb1a:	46c0      	nop			; (mov r8, r8)
 800eb1c:	fffffb94 	.word	0xfffffb94
 800eb20:	0000046c 	.word	0x0000046c

0800eb24 <__sfvwrite_r>:
 800eb24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb26:	6893      	ldr	r3, [r2, #8]
 800eb28:	b087      	sub	sp, #28
 800eb2a:	000c      	movs	r4, r1
 800eb2c:	9002      	str	r0, [sp, #8]
 800eb2e:	9204      	str	r2, [sp, #16]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d102      	bne.n	800eb3a <__sfvwrite_r+0x16>
 800eb34:	2000      	movs	r0, #0
 800eb36:	b007      	add	sp, #28
 800eb38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb3a:	898b      	ldrh	r3, [r1, #12]
 800eb3c:	071b      	lsls	r3, r3, #28
 800eb3e:	d557      	bpl.n	800ebf0 <__sfvwrite_r+0xcc>
 800eb40:	690b      	ldr	r3, [r1, #16]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d054      	beq.n	800ebf0 <__sfvwrite_r+0xcc>
 800eb46:	9b04      	ldr	r3, [sp, #16]
 800eb48:	2202      	movs	r2, #2
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	9301      	str	r3, [sp, #4]
 800eb4e:	89a3      	ldrh	r3, [r4, #12]
 800eb50:	001f      	movs	r7, r3
 800eb52:	4017      	ands	r7, r2
 800eb54:	4213      	tst	r3, r2
 800eb56:	d171      	bne.n	800ec3c <__sfvwrite_r+0x118>
 800eb58:	2201      	movs	r2, #1
 800eb5a:	2101      	movs	r1, #1
 800eb5c:	401a      	ands	r2, r3
 800eb5e:	420b      	tst	r3, r1
 800eb60:	d100      	bne.n	800eb64 <__sfvwrite_r+0x40>
 800eb62:	e0a5      	b.n	800ecb0 <__sfvwrite_r+0x18c>
 800eb64:	0038      	movs	r0, r7
 800eb66:	003e      	movs	r6, r7
 800eb68:	9703      	str	r7, [sp, #12]
 800eb6a:	9b03      	ldr	r3, [sp, #12]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d100      	bne.n	800eb72 <__sfvwrite_r+0x4e>
 800eb70:	e10b      	b.n	800ed8a <__sfvwrite_r+0x266>
 800eb72:	2800      	cmp	r0, #0
 800eb74:	d10a      	bne.n	800eb8c <__sfvwrite_r+0x68>
 800eb76:	001a      	movs	r2, r3
 800eb78:	210a      	movs	r1, #10
 800eb7a:	0030      	movs	r0, r6
 800eb7c:	f7fd fe2a 	bl	800c7d4 <memchr>
 800eb80:	9b03      	ldr	r3, [sp, #12]
 800eb82:	1c5f      	adds	r7, r3, #1
 800eb84:	2800      	cmp	r0, #0
 800eb86:	d001      	beq.n	800eb8c <__sfvwrite_r+0x68>
 800eb88:	3001      	adds	r0, #1
 800eb8a:	1b87      	subs	r7, r0, r6
 800eb8c:	9b03      	ldr	r3, [sp, #12]
 800eb8e:	9705      	str	r7, [sp, #20]
 800eb90:	429f      	cmp	r7, r3
 800eb92:	d900      	bls.n	800eb96 <__sfvwrite_r+0x72>
 800eb94:	9305      	str	r3, [sp, #20]
 800eb96:	6820      	ldr	r0, [r4, #0]
 800eb98:	6922      	ldr	r2, [r4, #16]
 800eb9a:	68a5      	ldr	r5, [r4, #8]
 800eb9c:	6963      	ldr	r3, [r4, #20]
 800eb9e:	4290      	cmp	r0, r2
 800eba0:	d800      	bhi.n	800eba4 <__sfvwrite_r+0x80>
 800eba2:	e0fb      	b.n	800ed9c <__sfvwrite_r+0x278>
 800eba4:	9a05      	ldr	r2, [sp, #20]
 800eba6:	18ed      	adds	r5, r5, r3
 800eba8:	42aa      	cmp	r2, r5
 800ebaa:	dc00      	bgt.n	800ebae <__sfvwrite_r+0x8a>
 800ebac:	e0f6      	b.n	800ed9c <__sfvwrite_r+0x278>
 800ebae:	0031      	movs	r1, r6
 800ebb0:	002a      	movs	r2, r5
 800ebb2:	f000 fa1e 	bl	800eff2 <memmove>
 800ebb6:	6823      	ldr	r3, [r4, #0]
 800ebb8:	0021      	movs	r1, r4
 800ebba:	195b      	adds	r3, r3, r5
 800ebbc:	9802      	ldr	r0, [sp, #8]
 800ebbe:	6023      	str	r3, [r4, #0]
 800ebc0:	f7fd fd8e 	bl	800c6e0 <_fflush_r>
 800ebc4:	2800      	cmp	r0, #0
 800ebc6:	d16e      	bne.n	800eca6 <__sfvwrite_r+0x182>
 800ebc8:	2001      	movs	r0, #1
 800ebca:	1b7f      	subs	r7, r7, r5
 800ebcc:	d105      	bne.n	800ebda <__sfvwrite_r+0xb6>
 800ebce:	0021      	movs	r1, r4
 800ebd0:	9802      	ldr	r0, [sp, #8]
 800ebd2:	f7fd fd85 	bl	800c6e0 <_fflush_r>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d165      	bne.n	800eca6 <__sfvwrite_r+0x182>
 800ebda:	9b03      	ldr	r3, [sp, #12]
 800ebdc:	9a04      	ldr	r2, [sp, #16]
 800ebde:	1b5b      	subs	r3, r3, r5
 800ebe0:	9303      	str	r3, [sp, #12]
 800ebe2:	9b04      	ldr	r3, [sp, #16]
 800ebe4:	1976      	adds	r6, r6, r5
 800ebe6:	689b      	ldr	r3, [r3, #8]
 800ebe8:	1b5b      	subs	r3, r3, r5
 800ebea:	6093      	str	r3, [r2, #8]
 800ebec:	d1bd      	bne.n	800eb6a <__sfvwrite_r+0x46>
 800ebee:	e7a1      	b.n	800eb34 <__sfvwrite_r+0x10>
 800ebf0:	0021      	movs	r1, r4
 800ebf2:	9802      	ldr	r0, [sp, #8]
 800ebf4:	f000 f932 	bl	800ee5c <__swsetup_r>
 800ebf8:	2800      	cmp	r0, #0
 800ebfa:	d0a4      	beq.n	800eb46 <__sfvwrite_r+0x22>
 800ebfc:	2001      	movs	r0, #1
 800ebfe:	4240      	negs	r0, r0
 800ec00:	e799      	b.n	800eb36 <__sfvwrite_r+0x12>
 800ec02:	9b01      	ldr	r3, [sp, #4]
 800ec04:	681e      	ldr	r6, [r3, #0]
 800ec06:	685d      	ldr	r5, [r3, #4]
 800ec08:	3308      	adds	r3, #8
 800ec0a:	9301      	str	r3, [sp, #4]
 800ec0c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800ec0e:	69e1      	ldr	r1, [r4, #28]
 800ec10:	2d00      	cmp	r5, #0
 800ec12:	d0f6      	beq.n	800ec02 <__sfvwrite_r+0xde>
 800ec14:	4a6e      	ldr	r2, [pc, #440]	; (800edd0 <__sfvwrite_r+0x2ac>)
 800ec16:	002b      	movs	r3, r5
 800ec18:	4295      	cmp	r5, r2
 800ec1a:	d900      	bls.n	800ec1e <__sfvwrite_r+0xfa>
 800ec1c:	0013      	movs	r3, r2
 800ec1e:	0032      	movs	r2, r6
 800ec20:	9802      	ldr	r0, [sp, #8]
 800ec22:	47b8      	blx	r7
 800ec24:	2800      	cmp	r0, #0
 800ec26:	dd3e      	ble.n	800eca6 <__sfvwrite_r+0x182>
 800ec28:	9b04      	ldr	r3, [sp, #16]
 800ec2a:	9a04      	ldr	r2, [sp, #16]
 800ec2c:	689b      	ldr	r3, [r3, #8]
 800ec2e:	1836      	adds	r6, r6, r0
 800ec30:	1a1b      	subs	r3, r3, r0
 800ec32:	1a2d      	subs	r5, r5, r0
 800ec34:	6093      	str	r3, [r2, #8]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d1e8      	bne.n	800ec0c <__sfvwrite_r+0xe8>
 800ec3a:	e77b      	b.n	800eb34 <__sfvwrite_r+0x10>
 800ec3c:	2600      	movs	r6, #0
 800ec3e:	0035      	movs	r5, r6
 800ec40:	e7e4      	b.n	800ec0c <__sfvwrite_r+0xe8>
 800ec42:	9b01      	ldr	r3, [sp, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	9303      	str	r3, [sp, #12]
 800ec48:	9b01      	ldr	r3, [sp, #4]
 800ec4a:	685d      	ldr	r5, [r3, #4]
 800ec4c:	3308      	adds	r3, #8
 800ec4e:	9301      	str	r3, [sp, #4]
 800ec50:	220c      	movs	r2, #12
 800ec52:	5ea3      	ldrsh	r3, [r4, r2]
 800ec54:	6820      	ldr	r0, [r4, #0]
 800ec56:	68a6      	ldr	r6, [r4, #8]
 800ec58:	2d00      	cmp	r5, #0
 800ec5a:	d0f2      	beq.n	800ec42 <__sfvwrite_r+0x11e>
 800ec5c:	2180      	movs	r1, #128	; 0x80
 800ec5e:	0089      	lsls	r1, r1, #2
 800ec60:	b29a      	uxth	r2, r3
 800ec62:	420b      	tst	r3, r1
 800ec64:	d062      	beq.n	800ed2c <__sfvwrite_r+0x208>
 800ec66:	42ae      	cmp	r6, r5
 800ec68:	d837      	bhi.n	800ecda <__sfvwrite_r+0x1b6>
 800ec6a:	2390      	movs	r3, #144	; 0x90
 800ec6c:	00db      	lsls	r3, r3, #3
 800ec6e:	421a      	tst	r2, r3
 800ec70:	d033      	beq.n	800ecda <__sfvwrite_r+0x1b6>
 800ec72:	6921      	ldr	r1, [r4, #16]
 800ec74:	1a43      	subs	r3, r0, r1
 800ec76:	2003      	movs	r0, #3
 800ec78:	9305      	str	r3, [sp, #20]
 800ec7a:	6963      	ldr	r3, [r4, #20]
 800ec7c:	4343      	muls	r3, r0
 800ec7e:	0fdf      	lsrs	r7, r3, #31
 800ec80:	18ff      	adds	r7, r7, r3
 800ec82:	9b05      	ldr	r3, [sp, #20]
 800ec84:	107f      	asrs	r7, r7, #1
 800ec86:	3301      	adds	r3, #1
 800ec88:	195b      	adds	r3, r3, r5
 800ec8a:	42bb      	cmp	r3, r7
 800ec8c:	d900      	bls.n	800ec90 <__sfvwrite_r+0x16c>
 800ec8e:	001f      	movs	r7, r3
 800ec90:	0552      	lsls	r2, r2, #21
 800ec92:	d53c      	bpl.n	800ed0e <__sfvwrite_r+0x1ea>
 800ec94:	0039      	movs	r1, r7
 800ec96:	9802      	ldr	r0, [sp, #8]
 800ec98:	f7f8 fb56 	bl	8007348 <_malloc_r>
 800ec9c:	1e06      	subs	r6, r0, #0
 800ec9e:	d10a      	bne.n	800ecb6 <__sfvwrite_r+0x192>
 800eca0:	230c      	movs	r3, #12
 800eca2:	9a02      	ldr	r2, [sp, #8]
 800eca4:	6013      	str	r3, [r2, #0]
 800eca6:	2340      	movs	r3, #64	; 0x40
 800eca8:	89a2      	ldrh	r2, [r4, #12]
 800ecaa:	4313      	orrs	r3, r2
 800ecac:	81a3      	strh	r3, [r4, #12]
 800ecae:	e7a5      	b.n	800ebfc <__sfvwrite_r+0xd8>
 800ecb0:	0015      	movs	r5, r2
 800ecb2:	9203      	str	r2, [sp, #12]
 800ecb4:	e7cc      	b.n	800ec50 <__sfvwrite_r+0x12c>
 800ecb6:	9a05      	ldr	r2, [sp, #20]
 800ecb8:	6921      	ldr	r1, [r4, #16]
 800ecba:	f7f9 feaa 	bl	8008a12 <memcpy>
 800ecbe:	89a2      	ldrh	r2, [r4, #12]
 800ecc0:	4b44      	ldr	r3, [pc, #272]	; (800edd4 <__sfvwrite_r+0x2b0>)
 800ecc2:	401a      	ands	r2, r3
 800ecc4:	2380      	movs	r3, #128	; 0x80
 800ecc6:	4313      	orrs	r3, r2
 800ecc8:	81a3      	strh	r3, [r4, #12]
 800ecca:	9b05      	ldr	r3, [sp, #20]
 800eccc:	6126      	str	r6, [r4, #16]
 800ecce:	18f6      	adds	r6, r6, r3
 800ecd0:	6026      	str	r6, [r4, #0]
 800ecd2:	002e      	movs	r6, r5
 800ecd4:	6167      	str	r7, [r4, #20]
 800ecd6:	1aff      	subs	r7, r7, r3
 800ecd8:	60a7      	str	r7, [r4, #8]
 800ecda:	002f      	movs	r7, r5
 800ecdc:	42ae      	cmp	r6, r5
 800ecde:	d900      	bls.n	800ece2 <__sfvwrite_r+0x1be>
 800ece0:	002e      	movs	r6, r5
 800ece2:	0032      	movs	r2, r6
 800ece4:	9903      	ldr	r1, [sp, #12]
 800ece6:	6820      	ldr	r0, [r4, #0]
 800ece8:	f000 f983 	bl	800eff2 <memmove>
 800ecec:	68a3      	ldr	r3, [r4, #8]
 800ecee:	1b9b      	subs	r3, r3, r6
 800ecf0:	60a3      	str	r3, [r4, #8]
 800ecf2:	6823      	ldr	r3, [r4, #0]
 800ecf4:	199b      	adds	r3, r3, r6
 800ecf6:	6023      	str	r3, [r4, #0]
 800ecf8:	9b03      	ldr	r3, [sp, #12]
 800ecfa:	9a04      	ldr	r2, [sp, #16]
 800ecfc:	19db      	adds	r3, r3, r7
 800ecfe:	9303      	str	r3, [sp, #12]
 800ed00:	9b04      	ldr	r3, [sp, #16]
 800ed02:	1bed      	subs	r5, r5, r7
 800ed04:	689b      	ldr	r3, [r3, #8]
 800ed06:	1bdb      	subs	r3, r3, r7
 800ed08:	6093      	str	r3, [r2, #8]
 800ed0a:	d1a1      	bne.n	800ec50 <__sfvwrite_r+0x12c>
 800ed0c:	e712      	b.n	800eb34 <__sfvwrite_r+0x10>
 800ed0e:	003a      	movs	r2, r7
 800ed10:	9802      	ldr	r0, [sp, #8]
 800ed12:	f7fe fcd7 	bl	800d6c4 <_realloc_r>
 800ed16:	1e06      	subs	r6, r0, #0
 800ed18:	d1d7      	bne.n	800ecca <__sfvwrite_r+0x1a6>
 800ed1a:	6921      	ldr	r1, [r4, #16]
 800ed1c:	9802      	ldr	r0, [sp, #8]
 800ed1e:	f7f9 fef3 	bl	8008b08 <_free_r>
 800ed22:	2280      	movs	r2, #128	; 0x80
 800ed24:	89a3      	ldrh	r3, [r4, #12]
 800ed26:	4393      	bics	r3, r2
 800ed28:	81a3      	strh	r3, [r4, #12]
 800ed2a:	e7b9      	b.n	800eca0 <__sfvwrite_r+0x17c>
 800ed2c:	6923      	ldr	r3, [r4, #16]
 800ed2e:	4283      	cmp	r3, r0
 800ed30:	d302      	bcc.n	800ed38 <__sfvwrite_r+0x214>
 800ed32:	6967      	ldr	r7, [r4, #20]
 800ed34:	42af      	cmp	r7, r5
 800ed36:	d916      	bls.n	800ed66 <__sfvwrite_r+0x242>
 800ed38:	42ae      	cmp	r6, r5
 800ed3a:	d900      	bls.n	800ed3e <__sfvwrite_r+0x21a>
 800ed3c:	002e      	movs	r6, r5
 800ed3e:	0032      	movs	r2, r6
 800ed40:	9903      	ldr	r1, [sp, #12]
 800ed42:	f000 f956 	bl	800eff2 <memmove>
 800ed46:	68a3      	ldr	r3, [r4, #8]
 800ed48:	6822      	ldr	r2, [r4, #0]
 800ed4a:	1b9b      	subs	r3, r3, r6
 800ed4c:	1992      	adds	r2, r2, r6
 800ed4e:	0037      	movs	r7, r6
 800ed50:	60a3      	str	r3, [r4, #8]
 800ed52:	6022      	str	r2, [r4, #0]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d1cf      	bne.n	800ecf8 <__sfvwrite_r+0x1d4>
 800ed58:	0021      	movs	r1, r4
 800ed5a:	9802      	ldr	r0, [sp, #8]
 800ed5c:	f7fd fcc0 	bl	800c6e0 <_fflush_r>
 800ed60:	2800      	cmp	r0, #0
 800ed62:	d0c9      	beq.n	800ecf8 <__sfvwrite_r+0x1d4>
 800ed64:	e79f      	b.n	800eca6 <__sfvwrite_r+0x182>
 800ed66:	4b1c      	ldr	r3, [pc, #112]	; (800edd8 <__sfvwrite_r+0x2b4>)
 800ed68:	0028      	movs	r0, r5
 800ed6a:	429d      	cmp	r5, r3
 800ed6c:	d900      	bls.n	800ed70 <__sfvwrite_r+0x24c>
 800ed6e:	481b      	ldr	r0, [pc, #108]	; (800eddc <__sfvwrite_r+0x2b8>)
 800ed70:	0039      	movs	r1, r7
 800ed72:	f7f1 fa6d 	bl	8000250 <__divsi3>
 800ed76:	003b      	movs	r3, r7
 800ed78:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ed7a:	4343      	muls	r3, r0
 800ed7c:	9a03      	ldr	r2, [sp, #12]
 800ed7e:	69e1      	ldr	r1, [r4, #28]
 800ed80:	9802      	ldr	r0, [sp, #8]
 800ed82:	47b0      	blx	r6
 800ed84:	1e07      	subs	r7, r0, #0
 800ed86:	dcb7      	bgt.n	800ecf8 <__sfvwrite_r+0x1d4>
 800ed88:	e78d      	b.n	800eca6 <__sfvwrite_r+0x182>
 800ed8a:	9b01      	ldr	r3, [sp, #4]
 800ed8c:	2000      	movs	r0, #0
 800ed8e:	681e      	ldr	r6, [r3, #0]
 800ed90:	685b      	ldr	r3, [r3, #4]
 800ed92:	9303      	str	r3, [sp, #12]
 800ed94:	9b01      	ldr	r3, [sp, #4]
 800ed96:	3308      	adds	r3, #8
 800ed98:	9301      	str	r3, [sp, #4]
 800ed9a:	e6e6      	b.n	800eb6a <__sfvwrite_r+0x46>
 800ed9c:	9a05      	ldr	r2, [sp, #20]
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	dc08      	bgt.n	800edb4 <__sfvwrite_r+0x290>
 800eda2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800eda4:	0032      	movs	r2, r6
 800eda6:	69e1      	ldr	r1, [r4, #28]
 800eda8:	9802      	ldr	r0, [sp, #8]
 800edaa:	47a8      	blx	r5
 800edac:	1e05      	subs	r5, r0, #0
 800edae:	dd00      	ble.n	800edb2 <__sfvwrite_r+0x28e>
 800edb0:	e70a      	b.n	800ebc8 <__sfvwrite_r+0xa4>
 800edb2:	e778      	b.n	800eca6 <__sfvwrite_r+0x182>
 800edb4:	9a05      	ldr	r2, [sp, #20]
 800edb6:	0031      	movs	r1, r6
 800edb8:	f000 f91b 	bl	800eff2 <memmove>
 800edbc:	9a05      	ldr	r2, [sp, #20]
 800edbe:	68a3      	ldr	r3, [r4, #8]
 800edc0:	0015      	movs	r5, r2
 800edc2:	1a9b      	subs	r3, r3, r2
 800edc4:	60a3      	str	r3, [r4, #8]
 800edc6:	6823      	ldr	r3, [r4, #0]
 800edc8:	189b      	adds	r3, r3, r2
 800edca:	6023      	str	r3, [r4, #0]
 800edcc:	e6fc      	b.n	800ebc8 <__sfvwrite_r+0xa4>
 800edce:	46c0      	nop			; (mov r8, r8)
 800edd0:	7ffffc00 	.word	0x7ffffc00
 800edd4:	fffffb7f 	.word	0xfffffb7f
 800edd8:	7ffffffe 	.word	0x7ffffffe
 800eddc:	7fffffff 	.word	0x7fffffff

0800ede0 <__submore>:
 800ede0:	000b      	movs	r3, r1
 800ede2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ede4:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 800ede6:	3340      	adds	r3, #64	; 0x40
 800ede8:	000c      	movs	r4, r1
 800edea:	429d      	cmp	r5, r3
 800edec:	d11c      	bne.n	800ee28 <__submore+0x48>
 800edee:	2680      	movs	r6, #128	; 0x80
 800edf0:	00f6      	lsls	r6, r6, #3
 800edf2:	0031      	movs	r1, r6
 800edf4:	f7f8 faa8 	bl	8007348 <_malloc_r>
 800edf8:	2800      	cmp	r0, #0
 800edfa:	d102      	bne.n	800ee02 <__submore+0x22>
 800edfc:	2001      	movs	r0, #1
 800edfe:	4240      	negs	r0, r0
 800ee00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ee02:	0023      	movs	r3, r4
 800ee04:	6320      	str	r0, [r4, #48]	; 0x30
 800ee06:	6366      	str	r6, [r4, #52]	; 0x34
 800ee08:	3342      	adds	r3, #66	; 0x42
 800ee0a:	781a      	ldrb	r2, [r3, #0]
 800ee0c:	4b10      	ldr	r3, [pc, #64]	; (800ee50 <__submore+0x70>)
 800ee0e:	54c2      	strb	r2, [r0, r3]
 800ee10:	0023      	movs	r3, r4
 800ee12:	3341      	adds	r3, #65	; 0x41
 800ee14:	781a      	ldrb	r2, [r3, #0]
 800ee16:	4b0f      	ldr	r3, [pc, #60]	; (800ee54 <__submore+0x74>)
 800ee18:	54c2      	strb	r2, [r0, r3]
 800ee1a:	782a      	ldrb	r2, [r5, #0]
 800ee1c:	4b0e      	ldr	r3, [pc, #56]	; (800ee58 <__submore+0x78>)
 800ee1e:	54c2      	strb	r2, [r0, r3]
 800ee20:	18c0      	adds	r0, r0, r3
 800ee22:	6020      	str	r0, [r4, #0]
 800ee24:	2000      	movs	r0, #0
 800ee26:	e7eb      	b.n	800ee00 <__submore+0x20>
 800ee28:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 800ee2a:	0029      	movs	r1, r5
 800ee2c:	0073      	lsls	r3, r6, #1
 800ee2e:	001a      	movs	r2, r3
 800ee30:	9301      	str	r3, [sp, #4]
 800ee32:	f7fe fc47 	bl	800d6c4 <_realloc_r>
 800ee36:	1e05      	subs	r5, r0, #0
 800ee38:	d0e0      	beq.n	800edfc <__submore+0x1c>
 800ee3a:	1987      	adds	r7, r0, r6
 800ee3c:	0001      	movs	r1, r0
 800ee3e:	0032      	movs	r2, r6
 800ee40:	0038      	movs	r0, r7
 800ee42:	f7f9 fde6 	bl	8008a12 <memcpy>
 800ee46:	9b01      	ldr	r3, [sp, #4]
 800ee48:	6027      	str	r7, [r4, #0]
 800ee4a:	6325      	str	r5, [r4, #48]	; 0x30
 800ee4c:	6363      	str	r3, [r4, #52]	; 0x34
 800ee4e:	e7e9      	b.n	800ee24 <__submore+0x44>
 800ee50:	000003ff 	.word	0x000003ff
 800ee54:	000003fe 	.word	0x000003fe
 800ee58:	000003fd 	.word	0x000003fd

0800ee5c <__swsetup_r>:
 800ee5c:	4b30      	ldr	r3, [pc, #192]	; (800ef20 <__swsetup_r+0xc4>)
 800ee5e:	b570      	push	{r4, r5, r6, lr}
 800ee60:	0005      	movs	r5, r0
 800ee62:	6818      	ldr	r0, [r3, #0]
 800ee64:	000c      	movs	r4, r1
 800ee66:	2800      	cmp	r0, #0
 800ee68:	d004      	beq.n	800ee74 <__swsetup_r+0x18>
 800ee6a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d101      	bne.n	800ee74 <__swsetup_r+0x18>
 800ee70:	f7f9 fbec 	bl	800864c <__sinit>
 800ee74:	230c      	movs	r3, #12
 800ee76:	5ee2      	ldrsh	r2, [r4, r3]
 800ee78:	b293      	uxth	r3, r2
 800ee7a:	0711      	lsls	r1, r2, #28
 800ee7c:	d423      	bmi.n	800eec6 <__swsetup_r+0x6a>
 800ee7e:	06d9      	lsls	r1, r3, #27
 800ee80:	d407      	bmi.n	800ee92 <__swsetup_r+0x36>
 800ee82:	2309      	movs	r3, #9
 800ee84:	2001      	movs	r0, #1
 800ee86:	602b      	str	r3, [r5, #0]
 800ee88:	3337      	adds	r3, #55	; 0x37
 800ee8a:	4313      	orrs	r3, r2
 800ee8c:	81a3      	strh	r3, [r4, #12]
 800ee8e:	4240      	negs	r0, r0
 800ee90:	bd70      	pop	{r4, r5, r6, pc}
 800ee92:	075b      	lsls	r3, r3, #29
 800ee94:	d513      	bpl.n	800eebe <__swsetup_r+0x62>
 800ee96:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ee98:	2900      	cmp	r1, #0
 800ee9a:	d008      	beq.n	800eeae <__swsetup_r+0x52>
 800ee9c:	0023      	movs	r3, r4
 800ee9e:	3340      	adds	r3, #64	; 0x40
 800eea0:	4299      	cmp	r1, r3
 800eea2:	d002      	beq.n	800eeaa <__swsetup_r+0x4e>
 800eea4:	0028      	movs	r0, r5
 800eea6:	f7f9 fe2f 	bl	8008b08 <_free_r>
 800eeaa:	2300      	movs	r3, #0
 800eeac:	6323      	str	r3, [r4, #48]	; 0x30
 800eeae:	2224      	movs	r2, #36	; 0x24
 800eeb0:	89a3      	ldrh	r3, [r4, #12]
 800eeb2:	4393      	bics	r3, r2
 800eeb4:	81a3      	strh	r3, [r4, #12]
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	6063      	str	r3, [r4, #4]
 800eeba:	6923      	ldr	r3, [r4, #16]
 800eebc:	6023      	str	r3, [r4, #0]
 800eebe:	2308      	movs	r3, #8
 800eec0:	89a2      	ldrh	r2, [r4, #12]
 800eec2:	4313      	orrs	r3, r2
 800eec4:	81a3      	strh	r3, [r4, #12]
 800eec6:	6923      	ldr	r3, [r4, #16]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d10b      	bne.n	800eee4 <__swsetup_r+0x88>
 800eecc:	21a0      	movs	r1, #160	; 0xa0
 800eece:	2280      	movs	r2, #128	; 0x80
 800eed0:	89a3      	ldrh	r3, [r4, #12]
 800eed2:	0089      	lsls	r1, r1, #2
 800eed4:	0092      	lsls	r2, r2, #2
 800eed6:	400b      	ands	r3, r1
 800eed8:	4293      	cmp	r3, r2
 800eeda:	d003      	beq.n	800eee4 <__swsetup_r+0x88>
 800eedc:	0021      	movs	r1, r4
 800eede:	0028      	movs	r0, r5
 800eee0:	f000 f8e8 	bl	800f0b4 <__smakebuf_r>
 800eee4:	220c      	movs	r2, #12
 800eee6:	5ea3      	ldrsh	r3, [r4, r2]
 800eee8:	2001      	movs	r0, #1
 800eeea:	001a      	movs	r2, r3
 800eeec:	b299      	uxth	r1, r3
 800eeee:	4002      	ands	r2, r0
 800eef0:	4203      	tst	r3, r0
 800eef2:	d00f      	beq.n	800ef14 <__swsetup_r+0xb8>
 800eef4:	2200      	movs	r2, #0
 800eef6:	60a2      	str	r2, [r4, #8]
 800eef8:	6962      	ldr	r2, [r4, #20]
 800eefa:	4252      	negs	r2, r2
 800eefc:	61a2      	str	r2, [r4, #24]
 800eefe:	2000      	movs	r0, #0
 800ef00:	6922      	ldr	r2, [r4, #16]
 800ef02:	4282      	cmp	r2, r0
 800ef04:	d1c4      	bne.n	800ee90 <__swsetup_r+0x34>
 800ef06:	0609      	lsls	r1, r1, #24
 800ef08:	d5c2      	bpl.n	800ee90 <__swsetup_r+0x34>
 800ef0a:	2240      	movs	r2, #64	; 0x40
 800ef0c:	4313      	orrs	r3, r2
 800ef0e:	81a3      	strh	r3, [r4, #12]
 800ef10:	3801      	subs	r0, #1
 800ef12:	e7bd      	b.n	800ee90 <__swsetup_r+0x34>
 800ef14:	0788      	lsls	r0, r1, #30
 800ef16:	d400      	bmi.n	800ef1a <__swsetup_r+0xbe>
 800ef18:	6962      	ldr	r2, [r4, #20]
 800ef1a:	60a2      	str	r2, [r4, #8]
 800ef1c:	e7ef      	b.n	800eefe <__swsetup_r+0xa2>
 800ef1e:	46c0      	nop			; (mov r8, r8)
 800ef20:	200006d0 	.word	0x200006d0

0800ef24 <__fputwc>:
 800ef24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef26:	b085      	sub	sp, #20
 800ef28:	000e      	movs	r6, r1
 800ef2a:	0015      	movs	r5, r2
 800ef2c:	9001      	str	r0, [sp, #4]
 800ef2e:	f7f9 fccf 	bl	80088d0 <__locale_mb_cur_max>
 800ef32:	0004      	movs	r4, r0
 800ef34:	2801      	cmp	r0, #1
 800ef36:	d119      	bne.n	800ef6c <__fputwc+0x48>
 800ef38:	1e73      	subs	r3, r6, #1
 800ef3a:	2bfe      	cmp	r3, #254	; 0xfe
 800ef3c:	d816      	bhi.n	800ef6c <__fputwc+0x48>
 800ef3e:	ab02      	add	r3, sp, #8
 800ef40:	711e      	strb	r6, [r3, #4]
 800ef42:	2700      	movs	r7, #0
 800ef44:	42a7      	cmp	r7, r4
 800ef46:	d020      	beq.n	800ef8a <__fputwc+0x66>
 800ef48:	ab03      	add	r3, sp, #12
 800ef4a:	5dd9      	ldrb	r1, [r3, r7]
 800ef4c:	68ab      	ldr	r3, [r5, #8]
 800ef4e:	3b01      	subs	r3, #1
 800ef50:	60ab      	str	r3, [r5, #8]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	da04      	bge.n	800ef60 <__fputwc+0x3c>
 800ef56:	69aa      	ldr	r2, [r5, #24]
 800ef58:	4293      	cmp	r3, r2
 800ef5a:	db19      	blt.n	800ef90 <__fputwc+0x6c>
 800ef5c:	290a      	cmp	r1, #10
 800ef5e:	d017      	beq.n	800ef90 <__fputwc+0x6c>
 800ef60:	682b      	ldr	r3, [r5, #0]
 800ef62:	1c5a      	adds	r2, r3, #1
 800ef64:	602a      	str	r2, [r5, #0]
 800ef66:	7019      	strb	r1, [r3, #0]
 800ef68:	3701      	adds	r7, #1
 800ef6a:	e7eb      	b.n	800ef44 <__fputwc+0x20>
 800ef6c:	002b      	movs	r3, r5
 800ef6e:	0032      	movs	r2, r6
 800ef70:	9801      	ldr	r0, [sp, #4]
 800ef72:	335c      	adds	r3, #92	; 0x5c
 800ef74:	a903      	add	r1, sp, #12
 800ef76:	f000 f857 	bl	800f028 <_wcrtomb_r>
 800ef7a:	0004      	movs	r4, r0
 800ef7c:	1c43      	adds	r3, r0, #1
 800ef7e:	d1e0      	bne.n	800ef42 <__fputwc+0x1e>
 800ef80:	2340      	movs	r3, #64	; 0x40
 800ef82:	0006      	movs	r6, r0
 800ef84:	89aa      	ldrh	r2, [r5, #12]
 800ef86:	4313      	orrs	r3, r2
 800ef88:	81ab      	strh	r3, [r5, #12]
 800ef8a:	0030      	movs	r0, r6
 800ef8c:	b005      	add	sp, #20
 800ef8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef90:	002a      	movs	r2, r5
 800ef92:	9801      	ldr	r0, [sp, #4]
 800ef94:	f000 f8cc 	bl	800f130 <__swbuf_r>
 800ef98:	1c43      	adds	r3, r0, #1
 800ef9a:	d1e5      	bne.n	800ef68 <__fputwc+0x44>
 800ef9c:	0006      	movs	r6, r0
 800ef9e:	e7f4      	b.n	800ef8a <__fputwc+0x66>

0800efa0 <_fputwc_r>:
 800efa0:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800efa2:	b570      	push	{r4, r5, r6, lr}
 800efa4:	0005      	movs	r5, r0
 800efa6:	000e      	movs	r6, r1
 800efa8:	0014      	movs	r4, r2
 800efaa:	07db      	lsls	r3, r3, #31
 800efac:	d405      	bmi.n	800efba <_fputwc_r+0x1a>
 800efae:	8993      	ldrh	r3, [r2, #12]
 800efb0:	059b      	lsls	r3, r3, #22
 800efb2:	d402      	bmi.n	800efba <_fputwc_r+0x1a>
 800efb4:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800efb6:	f7f9 fd1f 	bl	80089f8 <__retarget_lock_acquire_recursive>
 800efba:	230c      	movs	r3, #12
 800efbc:	5ee2      	ldrsh	r2, [r4, r3]
 800efbe:	2380      	movs	r3, #128	; 0x80
 800efc0:	019b      	lsls	r3, r3, #6
 800efc2:	421a      	tst	r2, r3
 800efc4:	d104      	bne.n	800efd0 <_fputwc_r+0x30>
 800efc6:	431a      	orrs	r2, r3
 800efc8:	81a2      	strh	r2, [r4, #12]
 800efca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800efcc:	4313      	orrs	r3, r2
 800efce:	6663      	str	r3, [r4, #100]	; 0x64
 800efd0:	0028      	movs	r0, r5
 800efd2:	0022      	movs	r2, r4
 800efd4:	0031      	movs	r1, r6
 800efd6:	f7ff ffa5 	bl	800ef24 <__fputwc>
 800efda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800efdc:	0005      	movs	r5, r0
 800efde:	07db      	lsls	r3, r3, #31
 800efe0:	d405      	bmi.n	800efee <_fputwc_r+0x4e>
 800efe2:	89a3      	ldrh	r3, [r4, #12]
 800efe4:	059b      	lsls	r3, r3, #22
 800efe6:	d402      	bmi.n	800efee <_fputwc_r+0x4e>
 800efe8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800efea:	f7f9 fd06 	bl	80089fa <__retarget_lock_release_recursive>
 800efee:	0028      	movs	r0, r5
 800eff0:	bd70      	pop	{r4, r5, r6, pc}

0800eff2 <memmove>:
 800eff2:	b510      	push	{r4, lr}
 800eff4:	4288      	cmp	r0, r1
 800eff6:	d902      	bls.n	800effe <memmove+0xc>
 800eff8:	188b      	adds	r3, r1, r2
 800effa:	4298      	cmp	r0, r3
 800effc:	d303      	bcc.n	800f006 <memmove+0x14>
 800effe:	2300      	movs	r3, #0
 800f000:	e007      	b.n	800f012 <memmove+0x20>
 800f002:	5c8b      	ldrb	r3, [r1, r2]
 800f004:	5483      	strb	r3, [r0, r2]
 800f006:	3a01      	subs	r2, #1
 800f008:	d2fb      	bcs.n	800f002 <memmove+0x10>
 800f00a:	bd10      	pop	{r4, pc}
 800f00c:	5ccc      	ldrb	r4, [r1, r3]
 800f00e:	54c4      	strb	r4, [r0, r3]
 800f010:	3301      	adds	r3, #1
 800f012:	429a      	cmp	r2, r3
 800f014:	d1fa      	bne.n	800f00c <memmove+0x1a>
 800f016:	e7f8      	b.n	800f00a <memmove+0x18>

0800f018 <abort>:
 800f018:	2006      	movs	r0, #6
 800f01a:	b510      	push	{r4, lr}
 800f01c:	f000 f906 	bl	800f22c <raise>
 800f020:	2001      	movs	r0, #1
 800f022:	f7f4 f96b 	bl	80032fc <_exit>
	...

0800f028 <_wcrtomb_r>:
 800f028:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f02a:	001d      	movs	r5, r3
 800f02c:	4b09      	ldr	r3, [pc, #36]	; (800f054 <_wcrtomb_r+0x2c>)
 800f02e:	0004      	movs	r4, r0
 800f030:	33e0      	adds	r3, #224	; 0xe0
 800f032:	681e      	ldr	r6, [r3, #0]
 800f034:	002b      	movs	r3, r5
 800f036:	2900      	cmp	r1, #0
 800f038:	d101      	bne.n	800f03e <_wcrtomb_r+0x16>
 800f03a:	000a      	movs	r2, r1
 800f03c:	a901      	add	r1, sp, #4
 800f03e:	0020      	movs	r0, r4
 800f040:	47b0      	blx	r6
 800f042:	1c43      	adds	r3, r0, #1
 800f044:	d103      	bne.n	800f04e <_wcrtomb_r+0x26>
 800f046:	2300      	movs	r3, #0
 800f048:	602b      	str	r3, [r5, #0]
 800f04a:	338a      	adds	r3, #138	; 0x8a
 800f04c:	6023      	str	r3, [r4, #0]
 800f04e:	b004      	add	sp, #16
 800f050:	bd70      	pop	{r4, r5, r6, pc}
 800f052:	46c0      	nop			; (mov r8, r8)
 800f054:	20000440 	.word	0x20000440

0800f058 <__swhatbuf_r>:
 800f058:	b570      	push	{r4, r5, r6, lr}
 800f05a:	000e      	movs	r6, r1
 800f05c:	001d      	movs	r5, r3
 800f05e:	230e      	movs	r3, #14
 800f060:	5ec9      	ldrsh	r1, [r1, r3]
 800f062:	0014      	movs	r4, r2
 800f064:	b096      	sub	sp, #88	; 0x58
 800f066:	2900      	cmp	r1, #0
 800f068:	da09      	bge.n	800f07e <__swhatbuf_r+0x26>
 800f06a:	89b2      	ldrh	r2, [r6, #12]
 800f06c:	2380      	movs	r3, #128	; 0x80
 800f06e:	0011      	movs	r1, r2
 800f070:	4019      	ands	r1, r3
 800f072:	421a      	tst	r2, r3
 800f074:	d018      	beq.n	800f0a8 <__swhatbuf_r+0x50>
 800f076:	2100      	movs	r1, #0
 800f078:	3b40      	subs	r3, #64	; 0x40
 800f07a:	0008      	movs	r0, r1
 800f07c:	e010      	b.n	800f0a0 <__swhatbuf_r+0x48>
 800f07e:	466a      	mov	r2, sp
 800f080:	f000 f8de 	bl	800f240 <_fstat_r>
 800f084:	2800      	cmp	r0, #0
 800f086:	dbf0      	blt.n	800f06a <__swhatbuf_r+0x12>
 800f088:	23f0      	movs	r3, #240	; 0xf0
 800f08a:	9901      	ldr	r1, [sp, #4]
 800f08c:	021b      	lsls	r3, r3, #8
 800f08e:	4019      	ands	r1, r3
 800f090:	4b07      	ldr	r3, [pc, #28]	; (800f0b0 <__swhatbuf_r+0x58>)
 800f092:	2080      	movs	r0, #128	; 0x80
 800f094:	18c9      	adds	r1, r1, r3
 800f096:	424b      	negs	r3, r1
 800f098:	4159      	adcs	r1, r3
 800f09a:	2380      	movs	r3, #128	; 0x80
 800f09c:	0100      	lsls	r0, r0, #4
 800f09e:	00db      	lsls	r3, r3, #3
 800f0a0:	6029      	str	r1, [r5, #0]
 800f0a2:	6023      	str	r3, [r4, #0]
 800f0a4:	b016      	add	sp, #88	; 0x58
 800f0a6:	bd70      	pop	{r4, r5, r6, pc}
 800f0a8:	2380      	movs	r3, #128	; 0x80
 800f0aa:	00db      	lsls	r3, r3, #3
 800f0ac:	e7e5      	b.n	800f07a <__swhatbuf_r+0x22>
 800f0ae:	46c0      	nop			; (mov r8, r8)
 800f0b0:	ffffe000 	.word	0xffffe000

0800f0b4 <__smakebuf_r>:
 800f0b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f0b6:	2602      	movs	r6, #2
 800f0b8:	898b      	ldrh	r3, [r1, #12]
 800f0ba:	0005      	movs	r5, r0
 800f0bc:	000c      	movs	r4, r1
 800f0be:	4233      	tst	r3, r6
 800f0c0:	d006      	beq.n	800f0d0 <__smakebuf_r+0x1c>
 800f0c2:	0023      	movs	r3, r4
 800f0c4:	3343      	adds	r3, #67	; 0x43
 800f0c6:	6023      	str	r3, [r4, #0]
 800f0c8:	6123      	str	r3, [r4, #16]
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	6163      	str	r3, [r4, #20]
 800f0ce:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800f0d0:	466a      	mov	r2, sp
 800f0d2:	ab01      	add	r3, sp, #4
 800f0d4:	f7ff ffc0 	bl	800f058 <__swhatbuf_r>
 800f0d8:	9900      	ldr	r1, [sp, #0]
 800f0da:	0007      	movs	r7, r0
 800f0dc:	0028      	movs	r0, r5
 800f0de:	f7f8 f933 	bl	8007348 <_malloc_r>
 800f0e2:	2800      	cmp	r0, #0
 800f0e4:	d108      	bne.n	800f0f8 <__smakebuf_r+0x44>
 800f0e6:	220c      	movs	r2, #12
 800f0e8:	5ea3      	ldrsh	r3, [r4, r2]
 800f0ea:	059a      	lsls	r2, r3, #22
 800f0ec:	d4ef      	bmi.n	800f0ce <__smakebuf_r+0x1a>
 800f0ee:	2203      	movs	r2, #3
 800f0f0:	4393      	bics	r3, r2
 800f0f2:	431e      	orrs	r6, r3
 800f0f4:	81a6      	strh	r6, [r4, #12]
 800f0f6:	e7e4      	b.n	800f0c2 <__smakebuf_r+0xe>
 800f0f8:	2380      	movs	r3, #128	; 0x80
 800f0fa:	89a2      	ldrh	r2, [r4, #12]
 800f0fc:	6020      	str	r0, [r4, #0]
 800f0fe:	4313      	orrs	r3, r2
 800f100:	81a3      	strh	r3, [r4, #12]
 800f102:	9b00      	ldr	r3, [sp, #0]
 800f104:	6120      	str	r0, [r4, #16]
 800f106:	6163      	str	r3, [r4, #20]
 800f108:	9b01      	ldr	r3, [sp, #4]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d00c      	beq.n	800f128 <__smakebuf_r+0x74>
 800f10e:	0028      	movs	r0, r5
 800f110:	230e      	movs	r3, #14
 800f112:	5ee1      	ldrsh	r1, [r4, r3]
 800f114:	f000 f8a6 	bl	800f264 <_isatty_r>
 800f118:	2800      	cmp	r0, #0
 800f11a:	d005      	beq.n	800f128 <__smakebuf_r+0x74>
 800f11c:	2303      	movs	r3, #3
 800f11e:	89a2      	ldrh	r2, [r4, #12]
 800f120:	439a      	bics	r2, r3
 800f122:	3b02      	subs	r3, #2
 800f124:	4313      	orrs	r3, r2
 800f126:	81a3      	strh	r3, [r4, #12]
 800f128:	89a3      	ldrh	r3, [r4, #12]
 800f12a:	433b      	orrs	r3, r7
 800f12c:	81a3      	strh	r3, [r4, #12]
 800f12e:	e7ce      	b.n	800f0ce <__smakebuf_r+0x1a>

0800f130 <__swbuf_r>:
 800f130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f132:	0006      	movs	r6, r0
 800f134:	000d      	movs	r5, r1
 800f136:	0014      	movs	r4, r2
 800f138:	2800      	cmp	r0, #0
 800f13a:	d004      	beq.n	800f146 <__swbuf_r+0x16>
 800f13c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d101      	bne.n	800f146 <__swbuf_r+0x16>
 800f142:	f7f9 fa83 	bl	800864c <__sinit>
 800f146:	69a3      	ldr	r3, [r4, #24]
 800f148:	60a3      	str	r3, [r4, #8]
 800f14a:	89a3      	ldrh	r3, [r4, #12]
 800f14c:	071b      	lsls	r3, r3, #28
 800f14e:	d52e      	bpl.n	800f1ae <__swbuf_r+0x7e>
 800f150:	6923      	ldr	r3, [r4, #16]
 800f152:	2b00      	cmp	r3, #0
 800f154:	d02b      	beq.n	800f1ae <__swbuf_r+0x7e>
 800f156:	230c      	movs	r3, #12
 800f158:	5ee2      	ldrsh	r2, [r4, r3]
 800f15a:	2380      	movs	r3, #128	; 0x80
 800f15c:	019b      	lsls	r3, r3, #6
 800f15e:	b2ef      	uxtb	r7, r5
 800f160:	b2ed      	uxtb	r5, r5
 800f162:	421a      	tst	r2, r3
 800f164:	d02c      	beq.n	800f1c0 <__swbuf_r+0x90>
 800f166:	6923      	ldr	r3, [r4, #16]
 800f168:	6820      	ldr	r0, [r4, #0]
 800f16a:	1ac0      	subs	r0, r0, r3
 800f16c:	6963      	ldr	r3, [r4, #20]
 800f16e:	4283      	cmp	r3, r0
 800f170:	dc05      	bgt.n	800f17e <__swbuf_r+0x4e>
 800f172:	0021      	movs	r1, r4
 800f174:	0030      	movs	r0, r6
 800f176:	f7fd fab3 	bl	800c6e0 <_fflush_r>
 800f17a:	2800      	cmp	r0, #0
 800f17c:	d11d      	bne.n	800f1ba <__swbuf_r+0x8a>
 800f17e:	68a3      	ldr	r3, [r4, #8]
 800f180:	3001      	adds	r0, #1
 800f182:	3b01      	subs	r3, #1
 800f184:	60a3      	str	r3, [r4, #8]
 800f186:	6823      	ldr	r3, [r4, #0]
 800f188:	1c5a      	adds	r2, r3, #1
 800f18a:	6022      	str	r2, [r4, #0]
 800f18c:	701f      	strb	r7, [r3, #0]
 800f18e:	6963      	ldr	r3, [r4, #20]
 800f190:	4283      	cmp	r3, r0
 800f192:	d004      	beq.n	800f19e <__swbuf_r+0x6e>
 800f194:	89a3      	ldrh	r3, [r4, #12]
 800f196:	07db      	lsls	r3, r3, #31
 800f198:	d507      	bpl.n	800f1aa <__swbuf_r+0x7a>
 800f19a:	2d0a      	cmp	r5, #10
 800f19c:	d105      	bne.n	800f1aa <__swbuf_r+0x7a>
 800f19e:	0021      	movs	r1, r4
 800f1a0:	0030      	movs	r0, r6
 800f1a2:	f7fd fa9d 	bl	800c6e0 <_fflush_r>
 800f1a6:	2800      	cmp	r0, #0
 800f1a8:	d107      	bne.n	800f1ba <__swbuf_r+0x8a>
 800f1aa:	0028      	movs	r0, r5
 800f1ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1ae:	0021      	movs	r1, r4
 800f1b0:	0030      	movs	r0, r6
 800f1b2:	f7ff fe53 	bl	800ee5c <__swsetup_r>
 800f1b6:	2800      	cmp	r0, #0
 800f1b8:	d0cd      	beq.n	800f156 <__swbuf_r+0x26>
 800f1ba:	2501      	movs	r5, #1
 800f1bc:	426d      	negs	r5, r5
 800f1be:	e7f4      	b.n	800f1aa <__swbuf_r+0x7a>
 800f1c0:	4313      	orrs	r3, r2
 800f1c2:	81a3      	strh	r3, [r4, #12]
 800f1c4:	4a02      	ldr	r2, [pc, #8]	; (800f1d0 <__swbuf_r+0xa0>)
 800f1c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f1c8:	4013      	ands	r3, r2
 800f1ca:	6663      	str	r3, [r4, #100]	; 0x64
 800f1cc:	e7cb      	b.n	800f166 <__swbuf_r+0x36>
 800f1ce:	46c0      	nop			; (mov r8, r8)
 800f1d0:	ffffdfff 	.word	0xffffdfff

0800f1d4 <_raise_r>:
 800f1d4:	b570      	push	{r4, r5, r6, lr}
 800f1d6:	0004      	movs	r4, r0
 800f1d8:	000d      	movs	r5, r1
 800f1da:	291f      	cmp	r1, #31
 800f1dc:	d904      	bls.n	800f1e8 <_raise_r+0x14>
 800f1de:	2316      	movs	r3, #22
 800f1e0:	6003      	str	r3, [r0, #0]
 800f1e2:	2001      	movs	r0, #1
 800f1e4:	4240      	negs	r0, r0
 800f1e6:	bd70      	pop	{r4, r5, r6, pc}
 800f1e8:	0003      	movs	r3, r0
 800f1ea:	33fc      	adds	r3, #252	; 0xfc
 800f1ec:	69db      	ldr	r3, [r3, #28]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d004      	beq.n	800f1fc <_raise_r+0x28>
 800f1f2:	008a      	lsls	r2, r1, #2
 800f1f4:	189b      	adds	r3, r3, r2
 800f1f6:	681a      	ldr	r2, [r3, #0]
 800f1f8:	2a00      	cmp	r2, #0
 800f1fa:	d108      	bne.n	800f20e <_raise_r+0x3a>
 800f1fc:	0020      	movs	r0, r4
 800f1fe:	f000 f855 	bl	800f2ac <_getpid_r>
 800f202:	002a      	movs	r2, r5
 800f204:	0001      	movs	r1, r0
 800f206:	0020      	movs	r0, r4
 800f208:	f000 f83e 	bl	800f288 <_kill_r>
 800f20c:	e7eb      	b.n	800f1e6 <_raise_r+0x12>
 800f20e:	2000      	movs	r0, #0
 800f210:	2a01      	cmp	r2, #1
 800f212:	d0e8      	beq.n	800f1e6 <_raise_r+0x12>
 800f214:	1c51      	adds	r1, r2, #1
 800f216:	d103      	bne.n	800f220 <_raise_r+0x4c>
 800f218:	2316      	movs	r3, #22
 800f21a:	3001      	adds	r0, #1
 800f21c:	6023      	str	r3, [r4, #0]
 800f21e:	e7e2      	b.n	800f1e6 <_raise_r+0x12>
 800f220:	2400      	movs	r4, #0
 800f222:	0028      	movs	r0, r5
 800f224:	601c      	str	r4, [r3, #0]
 800f226:	4790      	blx	r2
 800f228:	0020      	movs	r0, r4
 800f22a:	e7dc      	b.n	800f1e6 <_raise_r+0x12>

0800f22c <raise>:
 800f22c:	b510      	push	{r4, lr}
 800f22e:	4b03      	ldr	r3, [pc, #12]	; (800f23c <raise+0x10>)
 800f230:	0001      	movs	r1, r0
 800f232:	6818      	ldr	r0, [r3, #0]
 800f234:	f7ff ffce 	bl	800f1d4 <_raise_r>
 800f238:	bd10      	pop	{r4, pc}
 800f23a:	46c0      	nop			; (mov r8, r8)
 800f23c:	200006d0 	.word	0x200006d0

0800f240 <_fstat_r>:
 800f240:	2300      	movs	r3, #0
 800f242:	b570      	push	{r4, r5, r6, lr}
 800f244:	4d06      	ldr	r5, [pc, #24]	; (800f260 <_fstat_r+0x20>)
 800f246:	0004      	movs	r4, r0
 800f248:	0008      	movs	r0, r1
 800f24a:	0011      	movs	r1, r2
 800f24c:	602b      	str	r3, [r5, #0]
 800f24e:	f7f4 f8a4 	bl	800339a <_fstat>
 800f252:	1c43      	adds	r3, r0, #1
 800f254:	d103      	bne.n	800f25e <_fstat_r+0x1e>
 800f256:	682b      	ldr	r3, [r5, #0]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d000      	beq.n	800f25e <_fstat_r+0x1e>
 800f25c:	6023      	str	r3, [r4, #0]
 800f25e:	bd70      	pop	{r4, r5, r6, pc}
 800f260:	20000dc4 	.word	0x20000dc4

0800f264 <_isatty_r>:
 800f264:	2300      	movs	r3, #0
 800f266:	b570      	push	{r4, r5, r6, lr}
 800f268:	4d06      	ldr	r5, [pc, #24]	; (800f284 <_isatty_r+0x20>)
 800f26a:	0004      	movs	r4, r0
 800f26c:	0008      	movs	r0, r1
 800f26e:	602b      	str	r3, [r5, #0]
 800f270:	f7f4 f8a1 	bl	80033b6 <_isatty>
 800f274:	1c43      	adds	r3, r0, #1
 800f276:	d103      	bne.n	800f280 <_isatty_r+0x1c>
 800f278:	682b      	ldr	r3, [r5, #0]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d000      	beq.n	800f280 <_isatty_r+0x1c>
 800f27e:	6023      	str	r3, [r4, #0]
 800f280:	bd70      	pop	{r4, r5, r6, pc}
 800f282:	46c0      	nop			; (mov r8, r8)
 800f284:	20000dc4 	.word	0x20000dc4

0800f288 <_kill_r>:
 800f288:	2300      	movs	r3, #0
 800f28a:	b570      	push	{r4, r5, r6, lr}
 800f28c:	4d06      	ldr	r5, [pc, #24]	; (800f2a8 <_kill_r+0x20>)
 800f28e:	0004      	movs	r4, r0
 800f290:	0008      	movs	r0, r1
 800f292:	0011      	movs	r1, r2
 800f294:	602b      	str	r3, [r5, #0]
 800f296:	f7f4 f821 	bl	80032dc <_kill>
 800f29a:	1c43      	adds	r3, r0, #1
 800f29c:	d103      	bne.n	800f2a6 <_kill_r+0x1e>
 800f29e:	682b      	ldr	r3, [r5, #0]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d000      	beq.n	800f2a6 <_kill_r+0x1e>
 800f2a4:	6023      	str	r3, [r4, #0]
 800f2a6:	bd70      	pop	{r4, r5, r6, pc}
 800f2a8:	20000dc4 	.word	0x20000dc4

0800f2ac <_getpid_r>:
 800f2ac:	b510      	push	{r4, lr}
 800f2ae:	f7f4 f80f 	bl	80032d0 <_getpid>
 800f2b2:	bd10      	pop	{r4, pc}

0800f2b4 <round>:
 800f2b4:	b570      	push	{r4, r5, r6, lr}
 800f2b6:	004a      	lsls	r2, r1, #1
 800f2b8:	000d      	movs	r5, r1
 800f2ba:	4920      	ldr	r1, [pc, #128]	; (800f33c <round+0x88>)
 800f2bc:	0d52      	lsrs	r2, r2, #21
 800f2be:	1851      	adds	r1, r2, r1
 800f2c0:	0006      	movs	r6, r0
 800f2c2:	2913      	cmp	r1, #19
 800f2c4:	dc18      	bgt.n	800f2f8 <round+0x44>
 800f2c6:	2900      	cmp	r1, #0
 800f2c8:	da09      	bge.n	800f2de <round+0x2a>
 800f2ca:	0feb      	lsrs	r3, r5, #31
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	07db      	lsls	r3, r3, #31
 800f2d0:	3101      	adds	r1, #1
 800f2d2:	d101      	bne.n	800f2d8 <round+0x24>
 800f2d4:	491a      	ldr	r1, [pc, #104]	; (800f340 <round+0x8c>)
 800f2d6:	430b      	orrs	r3, r1
 800f2d8:	0019      	movs	r1, r3
 800f2da:	0010      	movs	r0, r2
 800f2dc:	e017      	b.n	800f30e <round+0x5a>
 800f2de:	4c19      	ldr	r4, [pc, #100]	; (800f344 <round+0x90>)
 800f2e0:	410c      	asrs	r4, r1
 800f2e2:	0022      	movs	r2, r4
 800f2e4:	402a      	ands	r2, r5
 800f2e6:	4302      	orrs	r2, r0
 800f2e8:	d013      	beq.n	800f312 <round+0x5e>
 800f2ea:	2280      	movs	r2, #128	; 0x80
 800f2ec:	0312      	lsls	r2, r2, #12
 800f2ee:	410a      	asrs	r2, r1
 800f2f0:	1953      	adds	r3, r2, r5
 800f2f2:	43a3      	bics	r3, r4
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	e7ef      	b.n	800f2d8 <round+0x24>
 800f2f8:	2933      	cmp	r1, #51	; 0x33
 800f2fa:	dd0d      	ble.n	800f318 <round+0x64>
 800f2fc:	2380      	movs	r3, #128	; 0x80
 800f2fe:	00db      	lsls	r3, r3, #3
 800f300:	4299      	cmp	r1, r3
 800f302:	d106      	bne.n	800f312 <round+0x5e>
 800f304:	0002      	movs	r2, r0
 800f306:	002b      	movs	r3, r5
 800f308:	0029      	movs	r1, r5
 800f30a:	f7f1 fa55 	bl	80007b8 <__aeabi_dadd>
 800f30e:	0006      	movs	r6, r0
 800f310:	000d      	movs	r5, r1
 800f312:	0030      	movs	r0, r6
 800f314:	0029      	movs	r1, r5
 800f316:	bd70      	pop	{r4, r5, r6, pc}
 800f318:	4c0b      	ldr	r4, [pc, #44]	; (800f348 <round+0x94>)
 800f31a:	1912      	adds	r2, r2, r4
 800f31c:	2401      	movs	r4, #1
 800f31e:	4264      	negs	r4, r4
 800f320:	40d4      	lsrs	r4, r2
 800f322:	4220      	tst	r0, r4
 800f324:	d0f5      	beq.n	800f312 <round+0x5e>
 800f326:	2233      	movs	r2, #51	; 0x33
 800f328:	1a51      	subs	r1, r2, r1
 800f32a:	3a32      	subs	r2, #50	; 0x32
 800f32c:	408a      	lsls	r2, r1
 800f32e:	1812      	adds	r2, r2, r0
 800f330:	4282      	cmp	r2, r0
 800f332:	4180      	sbcs	r0, r0
 800f334:	4240      	negs	r0, r0
 800f336:	182b      	adds	r3, r5, r0
 800f338:	43a2      	bics	r2, r4
 800f33a:	e7cd      	b.n	800f2d8 <round+0x24>
 800f33c:	fffffc01 	.word	0xfffffc01
 800f340:	3ff00000 	.word	0x3ff00000
 800f344:	000fffff 	.word	0x000fffff
 800f348:	fffffbed 	.word	0xfffffbed

0800f34c <_init>:
 800f34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f34e:	46c0      	nop			; (mov r8, r8)
 800f350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f352:	bc08      	pop	{r3}
 800f354:	469e      	mov	lr, r3
 800f356:	4770      	bx	lr

0800f358 <_fini>:
 800f358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f35a:	46c0      	nop			; (mov r8, r8)
 800f35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f35e:	bc08      	pop	{r3}
 800f360:	469e      	mov	lr, r3
 800f362:	4770      	bx	lr
