

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:300.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 300000000.000000:300000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000333333333333:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
af1dc9a4a824acc557ee292a621d8abf  /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/bfs.gpu
Extracting PTX file and ptxas options    1: bfs.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/bfs.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/bfs.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/bfs.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/bfs.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/bfs.gpu
Extracting specific PTX file named bfs.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x55b1e0661fa6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=21, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x55b1e0661dbf, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (bfs.1.sm_30.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (bfs.1.sm_30.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (bfs.1.sm_30.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (bfs.1.sm_30.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (bfs.1.sm_30.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (bfs.1.sm_30.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5228
gpu_sim_insn = 1245360
gpu_ipc =     238.2096
gpu_tot_sim_cycle = 5228
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     238.2096
gpu_tot_issued_cta = 128
gpu_occupancy = 55.4861% 
gpu_tot_occupancy = 55.4861% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1150
partiton_level_parallism_total  =       0.1150
partiton_level_parallism_util =       1.2733
partiton_level_parallism_util_total  =       1.2733
L2_BW  =       4.2656 GB/Sec
L2_BW_total  =       4.2656 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1440
	L1I_total_cache_miss_rate = 0.0636
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155, Miss = 51, Miss_rate = 0.329, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12616	W0_Idle:18688	W0_Scoreboard:18763	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 245 
max_icnt2mem_latency = 44 
maxmrqlatency = 9 
max_icnt2sh_latency = 26 
averagemflatency = 132 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 8 
mrq_lat_table:10 	2 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	416 	1723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	29 	26 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1776 	220 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      1938         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        245         0         0       170       143       145       133       170         0         0         0         0       130         0         0       170
dram[1]:          0         0         0         0       141       153       132       130         0         0       130         0         0         0         0         0
dram[2]:          0       170         0         0       155       239       133       133         0       170         0       170         0       130         0         0
dram[3]:          0         0         0         0       156       151       130       132         0       170       130       130       130         0         0         0
dram[4]:          0         0         0         0       154       144       170       133         0         0         0         0         0         0       170         0
dram[5]:        170         0       170         0       155       149       130       130       170       170         0       170         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16100 n_nop=16079 n_act=4 n_pre=3 n_ref_event=94222486568528 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001739
n_activity=196 dram_eff=0.1429
bk0: 14a 15996i bk1: 0a 16097i bk2: 0a 16097i bk3: 0a 16098i bk4: 0a 16098i bk5: 0a 16100i bk6: 0a 16100i bk7: 0a 16100i bk8: 0a 16100i bk9: 0a 16100i bk10: 0a 16100i bk11: 0a 16100i bk12: 0a 16100i bk13: 0a 16102i bk14: 0a 16102i bk15: 0a 16103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001739 
total_CMD = 16100 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 15978 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16100 
n_nop = 16079 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94222486568528 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000435 
CoL_Bus_Util = 0.000870 
Either_Row_CoL_Bus_Util = 0.001304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0125466
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16100 n_nop=16091 n_act=1 n_pre=0 n_ref_event=94222487414896 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009938
n_activity=61 dram_eff=0.2623
bk0: 8a 16078i bk1: 0a 16100i bk2: 0a 16100i bk3: 0a 16100i bk4: 0a 16100i bk5: 0a 16100i bk6: 0a 16100i bk7: 0a 16100i bk8: 0a 16100i bk9: 0a 16100i bk10: 0a 16100i bk11: 0a 16100i bk12: 0a 16100i bk13: 0a 16100i bk14: 0a 16100i bk15: 0a 16100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000994 
total_CMD = 16100 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 16067 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16100 
n_nop = 16091 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94222487414896 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00236025
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16100 n_nop=16095 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004969
n_activity=40 dram_eff=0.2
bk0: 0a 16100i bk1: 0a 16101i bk2: 0a 16101i bk3: 0a 16101i bk4: 0a 16101i bk5: 4a 16082i bk6: 0a 16099i bk7: 0a 16099i bk8: 0a 16099i bk9: 0a 16099i bk10: 0a 16099i bk11: 0a 16100i bk12: 0a 16100i bk13: 0a 16100i bk14: 0a 16100i bk15: 0a 16100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000497 
total_CMD = 16100 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 16077 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16100 
n_nop = 16095 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0026087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16100 n_nop=16100 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16100i bk1: 0a 16100i bk2: 0a 16100i bk3: 0a 16100i bk4: 0a 16100i bk5: 0a 16100i bk6: 0a 16100i bk7: 0a 16100i bk8: 0a 16100i bk9: 0a 16100i bk10: 0a 16100i bk11: 0a 16100i bk12: 0a 16100i bk13: 0a 16100i bk14: 0a 16100i bk15: 0a 16100i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16100 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16100 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16100 
n_nop = 16100 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16100 n_nop=16100 n_act=0 n_pre=0 n_ref_event=227392 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16100i bk1: 0a 16100i bk2: 0a 16100i bk3: 0a 16100i bk4: 0a 16100i bk5: 0a 16100i bk6: 0a 16100i bk7: 0a 16100i bk8: 0a 16100i bk9: 0a 16100i bk10: 0a 16100i bk11: 0a 16100i bk12: 0a 16100i bk13: 0a 16100i bk14: 0a 16100i bk15: 0a 16100i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16100 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16100 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16100 
n_nop = 16100 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 227392 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16100 n_nop=16100 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16100i bk1: 0a 16100i bk2: 0a 16100i bk3: 0a 16100i bk4: 0a 16100i bk5: 0a 16100i bk6: 0a 16100i bk7: 0a 16100i bk8: 0a 16100i bk9: 0a 16100i bk10: 0a 16100i bk11: 0a 16100i bk12: 0a 16100i bk13: 0a 16100i bk14: 0a 16100i bk15: 0a 16100i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 16100 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16100 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16100 
n_nop = 16100 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 1397
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1050
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1050
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.97196
	minimum = 5
	maximum = 24
Network latency average = 5.97196
	minimum = 5
	maximum = 24
Slowest packet = 683
Flit latency average = 5.97196
	minimum = 5
	maximum = 24
Slowest flit = 683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0207147
	minimum = 0.006886 (at node 10)
	maximum = 0.0631217 (at node 15)
Accepted packet rate average = 0.0207147
	minimum = 0.00803366 (at node 18)
	maximum = 0.0334736 (at node 0)
Injected flit rate average = 0.0207147
	minimum = 0.006886 (at node 10)
	maximum = 0.0631217 (at node 15)
Accepted flit rate average= 0.0207147
	minimum = 0.00803366 (at node 18)
	maximum = 0.0334736 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.97196 (1 samples)
	minimum = 5 (1 samples)
	maximum = 24 (1 samples)
Network latency average = 5.97196 (1 samples)
	minimum = 5 (1 samples)
	maximum = 24 (1 samples)
Flit latency average = 5.97196 (1 samples)
	minimum = 5 (1 samples)
	maximum = 24 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0207147 (1 samples)
	minimum = 0.006886 (1 samples)
	maximum = 0.0631217 (1 samples)
Accepted packet rate average = 0.0207147 (1 samples)
	minimum = 0.00803366 (1 samples)
	maximum = 0.0334736 (1 samples)
Injected flit rate average = 0.0207147 (1 samples)
	minimum = 0.006886 (1 samples)
	maximum = 0.0631217 (1 samples)
Accepted flit rate average = 0.0207147 (1 samples)
	minimum = 0.00803366 (1 samples)
	maximum = 0.0334736 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 2614 (cycle/sec)
gpgpu_silicon_slowdown = 114766x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (bfs.1.sm_30.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (bfs.1.sm_30.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2384
gpu_sim_insn = 1114192
gpu_ipc =     467.3624
gpu_tot_sim_cycle = 7612
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     309.9779
gpu_tot_issued_cta = 256
gpu_occupancy = 87.1487% 
gpu_tot_occupancy = 68.5736% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2408
partiton_level_parallism_total  =       0.1544
partiton_level_parallism_util =       1.2870
partiton_level_parallism_util_total  =       1.2800
L2_BW  =       8.8591 GB/Sec
L2_BW_total  =       5.7043 GB/Sec
gpu_total_sim_rate=589888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2400
	L1I_total_cache_miss_rate = 0.0556
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 303, Miss = 90, Miss_rate = 0.297, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[1]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[5]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[10]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[12]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[13]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 165, 154, 154, 154, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18580	W0_Idle:30209	W0_Scoreboard:28602	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 245 
max_icnt2mem_latency = 45 
maxmrqlatency = 9 
max_icnt2sh_latency = 31 
averagemflatency = 131 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 8 
mrq_lat_table:15 	2 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	794 	3425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46 	39 	6 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3465 	536 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       301         0         0         0         0      1938         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        245         0         0       170       143       145       133       170       170       151       130       130       172         0         0       170
dram[1]:          0         0         0         0       171       153       132       170       158       144       170       133         0         0         0         0
dram[2]:          0       170         0         0       155       239       133       133       146       170       132       170         0       130         0         0
dram[3]:          0         0         0         0       156       151       130       132       147       170       170       170       170         0         0         0
dram[4]:          0         0         0         0       154       144       170       133       152       145       135       130         0         0       170         0
dram[5]:        170         0       170         0       155       149       170       130       170       170       132       170         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23440 n_nop=23419 n_act=4 n_pre=3 n_ref_event=94222486568528 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001195
n_activity=196 dram_eff=0.1429
bk0: 14a 23336i bk1: 0a 23437i bk2: 0a 23437i bk3: 0a 23438i bk4: 0a 23438i bk5: 0a 23440i bk6: 0a 23440i bk7: 0a 23440i bk8: 0a 23440i bk9: 0a 23440i bk10: 0a 23440i bk11: 0a 23440i bk12: 0a 23440i bk13: 0a 23442i bk14: 0a 23442i bk15: 0a 23443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001195 
total_CMD = 23440 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 23318 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23440 
n_nop = 23419 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94222486568528 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000299 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00861775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23440 n_nop=23431 n_act=1 n_pre=0 n_ref_event=94222487414896 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006826
n_activity=61 dram_eff=0.2623
bk0: 8a 23418i bk1: 0a 23440i bk2: 0a 23440i bk3: 0a 23440i bk4: 0a 23440i bk5: 0a 23440i bk6: 0a 23440i bk7: 0a 23440i bk8: 0a 23440i bk9: 0a 23440i bk10: 0a 23440i bk11: 0a 23440i bk12: 0a 23440i bk13: 0a 23440i bk14: 0a 23440i bk15: 0a 23440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000683 
total_CMD = 23440 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 23407 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23440 
n_nop = 23431 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94222487414896 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000341 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23440 n_nop=23426 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001024
n_activity=101 dram_eff=0.2376
bk0: 8a 23418i bk1: 0a 23440i bk2: 0a 23440i bk3: 0a 23440i bk4: 0a 23440i bk5: 4a 23421i bk6: 0a 23438i bk7: 0a 23438i bk8: 0a 23439i bk9: 0a 23439i bk10: 0a 23440i bk11: 0a 23441i bk12: 0a 23441i bk13: 0a 23441i bk14: 0a 23441i bk15: 0a 23441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001024 
total_CMD = 23440 
util_bw = 24 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 23384 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23440 
n_nop = 23426 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00366894
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23440 n_nop=23440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23440i bk1: 0a 23440i bk2: 0a 23440i bk3: 0a 23440i bk4: 0a 23440i bk5: 0a 23440i bk6: 0a 23440i bk7: 0a 23440i bk8: 0a 23440i bk9: 0a 23440i bk10: 0a 23440i bk11: 0a 23440i bk12: 0a 23440i bk13: 0a 23440i bk14: 0a 23440i bk15: 0a 23440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23440 
n_nop = 23440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23440 n_nop=23440 n_act=0 n_pre=0 n_ref_event=227392 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23440i bk1: 0a 23440i bk2: 0a 23440i bk3: 0a 23440i bk4: 0a 23440i bk5: 0a 23440i bk6: 0a 23440i bk7: 0a 23440i bk8: 0a 23440i bk9: 0a 23440i bk10: 0a 23440i bk11: 0a 23440i bk12: 0a 23440i bk13: 0a 23440i bk14: 0a 23440i bk15: 0a 23440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23440 
n_nop = 23440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 227392 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23440 n_nop=23440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23440i bk1: 0a 23440i bk2: 0a 23440i bk3: 0a 23440i bk4: 0a 23440i bk5: 0a 23440i bk6: 0a 23440i bk7: 0a 23440i bk8: 0a 23440i bk9: 0a 23440i bk10: 0a 23440i bk11: 0a 23440i bk12: 0a 23440i bk13: 0a 23440i bk14: 0a 23440i bk15: 0a 23440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 23440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23440 
n_nop = 23440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.75991
	minimum = 5
	maximum = 29
Network latency average = 5.75991
	minimum = 5
	maximum = 29
Slowest packet = 3496
Flit latency average = 5.75991
	minimum = 5
	maximum = 29
Slowest flit = 3496
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0430959
	minimum = 0.0142617 (at node 2)
	maximum = 0.124161 (at node 19)
Accepted packet rate average = 0.0430959
	minimum = 0.0176174 (at node 16)
	maximum = 0.0671141 (at node 14)
Injected flit rate average = 0.0430959
	minimum = 0.0142617 (at node 2)
	maximum = 0.124161 (at node 19)
Accepted flit rate average= 0.0430959
	minimum = 0.0176174 (at node 16)
	maximum = 0.0671141 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.86593 (2 samples)
	minimum = 5 (2 samples)
	maximum = 26.5 (2 samples)
Network latency average = 5.86593 (2 samples)
	minimum = 5 (2 samples)
	maximum = 26.5 (2 samples)
Flit latency average = 5.86593 (2 samples)
	minimum = 5 (2 samples)
	maximum = 26.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0319053 (2 samples)
	minimum = 0.0105739 (2 samples)
	maximum = 0.0936414 (2 samples)
Accepted packet rate average = 0.0319053 (2 samples)
	minimum = 0.0128256 (2 samples)
	maximum = 0.0502938 (2 samples)
Injected flit rate average = 0.0319053 (2 samples)
	minimum = 0.0105739 (2 samples)
	maximum = 0.0936414 (2 samples)
Accepted flit rate average = 0.0319053 (2 samples)
	minimum = 0.0128256 (2 samples)
	maximum = 0.0502938 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 589888 (inst/sec)
gpgpu_simulation_rate = 1903 (cycle/sec)
gpgpu_silicon_slowdown = 157645x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6015
gpu_sim_insn = 1246360
gpu_ipc =     207.2086
gpu_tot_sim_cycle = 13627
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     264.6152
gpu_tot_issued_cta = 384
gpu_occupancy = 31.5912% 
gpu_tot_occupancy = 53.7894% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1170
partiton_level_parallism_total  =       0.1379
partiton_level_parallism_util =       1.2731
partiton_level_parallism_util_total  =       1.2774
L2_BW  =       3.9964 GB/Sec
L2_BW_total  =       4.9504 GB/Sec
gpu_total_sim_rate=600985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2406
	L1I_total_cache_miss_rate = 0.0363
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 468, Miss = 152, Miss_rate = 0.325, Pending_hits = 228, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 121, Miss_rate = 0.278, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[2]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[3]: Access = 452, Miss = 115, Miss_rate = 0.254, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[4]: Access = 463, Miss = 127, Miss_rate = 0.274, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[5]: Access = 436, Miss = 111, Miss_rate = 0.255, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[6]: Access = 487, Miss = 137, Miss_rate = 0.281, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[7]: Access = 449, Miss = 120, Miss_rate = 0.267, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[8]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[9]: Access = 448, Miss = 112, Miss_rate = 0.250, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[10]: Access = 399, Miss = 110, Miss_rate = 0.276, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[11]: Access = 400, Miss = 100, Miss_rate = 0.250, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[12]: Access = 486, Miss = 134, Miss_rate = 0.276, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[13]: Access = 400, Miss = 100, Miss_rate = 0.250, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[14]: Access = 440, Miss = 114, Miss_rate = 0.259, Pending_hits = 324, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1765
	L1D_total_cache_miss_rate = 0.2670
	L1D_total_cache_pending_hits = 4608
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63914
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2406
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
301, 114, 114, 114, 114, 114, 114, 114, 354, 114, 114, 114, 114, 114, 114, 114, 194, 194, 194, 194, 194, 194, 194, 194, 194, 194, 287, 194, 205, 194, 194, 194, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1629
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25099	W0_Idle:52739	W0_Scoreboard:60893	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13032 {8:1629,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260640 {40:6516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13120 {40:328,}
maxmflatency = 245 
max_icnt2mem_latency = 45 
maxmrqlatency = 9 
max_icnt2sh_latency = 31 
averagemflatency = 132 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:30 	10 	50 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1277 	5422 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	52 	39 	6 	1782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5937 	544 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1241         0         0         0         0         0         0      1993      1951         0         0         0         0         0         0         0 
dram[2]:       301         0         0         0         0      1938         0      2765         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1312         0         0      2438         0         0         0      1426         0         0      1594         0      1351         0 
dram[4]:         0         0      2322         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        245         0       170       170       170       145       239       239       170       151       130       170       172       130         0       170
dram[1]:        170         0       170         0       171       170       170       242       239       170       170       239         0       170         0       170
dram[2]:          0       170         0       239       170       239       170       239       170       170       170       170       130       130       170       170
dram[3]:        170       170       243         0       170       239       136       170       170       239       170       239       239         0       242         0
dram[4]:        170       170       240         0       170       144       170       133       171       170       170       130         0       130       170         0
dram[5]:        170       170       170       170       239       149       170       170       170       170       132       170       170       130         0       170
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41964 n_nop=41933 n_act=6 n_pre=3 n_ref_event=94222486568528 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001049
n_activity=276 dram_eff=0.1594
bk0: 14a 41860i bk1: 0a 41961i bk2: 0a 41961i bk3: 0a 41962i bk4: 0a 41962i bk5: 0a 41966i bk6: 4a 41947i bk7: 4a 41945i bk8: 0a 41962i bk9: 0a 41963i bk10: 0a 41963i bk11: 0a 41964i bk12: 0a 41964i bk13: 0a 41966i bk14: 0a 41966i bk15: 0a 41967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001049 
total_CMD = 41964 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 41796 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41964 
n_nop = 41933 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94222486568528 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.000524 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00652941
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41964 n_nop=41940 n_act=4 n_pre=0 n_ref_event=94222487414896 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009532
n_activity=181 dram_eff=0.221
bk0: 8a 41942i bk1: 0a 41964i bk2: 0a 41965i bk3: 0a 41966i bk4: 0a 41966i bk5: 0a 41966i bk6: 0a 41966i bk7: 4a 41947i bk8: 4a 41945i bk9: 0a 41963i bk10: 0a 41963i bk11: 4a 41944i bk12: 0a 41961i bk13: 0a 41962i bk14: 0a 41962i bk15: 0a 41963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000953 
total_CMD = 41964 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 41862 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41964 
n_nop = 41940 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 94222487414896 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00376513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41964 n_nop=41940 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009532
n_activity=181 dram_eff=0.221
bk0: 8a 41943i bk1: 0a 41965i bk2: 0a 41965i bk3: 4a 41946i bk4: 0a 41963i bk5: 4a 41944i bk6: 0a 41961i bk7: 4a 41943i bk8: 0a 41962i bk9: 0a 41963i bk10: 0a 41964i bk11: 0a 41965i bk12: 0a 41965i bk13: 0a 41965i bk14: 0a 41965i bk15: 0a 41966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000953 
total_CMD = 41964 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 41862 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41964 
n_nop = 41940 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00376513
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41964 n_nop=41934 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=240 dram_eff=0.2
bk0: 0a 41962i bk1: 0a 41965i bk2: 4a 41946i bk3: 0a 41964i bk4: 0a 41964i bk5: 4a 41946i bk6: 0a 41963i bk7: 0a 41965i bk8: 0a 41965i bk9: 4a 41946i bk10: 0a 41965i bk11: 4a 41947i bk12: 4a 41945i bk13: 0a 41962i bk14: 4a 41944i bk15: 0a 41961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 41964 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 41826 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41964 
n_nop = 41934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000715 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0056477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41964 n_nop=41959 n_act=1 n_pre=0 n_ref_event=227392 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=40 dram_eff=0.2
bk0: 0a 41964i bk1: 0a 41965i bk2: 4a 41946i bk3: 0a 41963i bk4: 0a 41963i bk5: 0a 41964i bk6: 0a 41964i bk7: 0a 41964i bk8: 0a 41964i bk9: 0a 41964i bk10: 0a 41964i bk11: 0a 41964i bk12: 0a 41964i bk13: 0a 41964i bk14: 0a 41964i bk15: 0a 41964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 41964 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 41941 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41964 
n_nop = 41959 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 227392 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100086
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41964 n_nop=41959 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=40 dram_eff=0.2
bk0: 0a 41964i bk1: 0a 41965i bk2: 0a 41965i bk3: 0a 41965i bk4: 4a 41946i bk5: 0a 41963i bk6: 0a 41963i bk7: 0a 41963i bk8: 0a 41963i bk9: 0a 41964i bk10: 0a 41964i bk11: 0a 41964i bk12: 0a 41964i bk13: 0a 41964i bk14: 0a 41964i bk15: 0a 41964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 41964 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 41941 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41964 
n_nop = 41959 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000857878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 570, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7027
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6516
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7027
icnt_total_pkts_simt_to_mem=1879
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01683
	minimum = 5
	maximum = 7
Network latency average = 5.01683
	minimum = 5
	maximum = 7
Slowest packet = 5707
Flit latency average = 5.01683
	minimum = 5
	maximum = 7
Slowest flit = 5707
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0197531
	minimum = 0.00598504 (at node 8)
	maximum = 0.0382377 (at node 23)
Accepted packet rate average = 0.0197531
	minimum = 0.0081463 (at node 24)
	maximum = 0.0367415 (at node 6)
Injected flit rate average = 0.0197531
	minimum = 0.00598504 (at node 8)
	maximum = 0.0382377 (at node 23)
Accepted flit rate average= 0.0197531
	minimum = 0.0081463 (at node 24)
	maximum = 0.0367415 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.5829 (3 samples)
	minimum = 5 (3 samples)
	maximum = 20 (3 samples)
Network latency average = 5.5829 (3 samples)
	minimum = 5 (3 samples)
	maximum = 20 (3 samples)
Flit latency average = 5.5829 (3 samples)
	minimum = 5 (3 samples)
	maximum = 20 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0278546 (3 samples)
	minimum = 0.00904426 (3 samples)
	maximum = 0.0751735 (3 samples)
Accepted packet rate average = 0.0278546 (3 samples)
	minimum = 0.0112658 (3 samples)
	maximum = 0.0457764 (3 samples)
Injected flit rate average = 0.0278546 (3 samples)
	minimum = 0.00904426 (3 samples)
	maximum = 0.0751735 (3 samples)
Accepted flit rate average = 0.0278546 (3 samples)
	minimum = 0.0112658 (3 samples)
	maximum = 0.0457764 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 600985 (inst/sec)
gpgpu_simulation_rate = 2271 (cycle/sec)
gpgpu_silicon_slowdown = 132100x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1955
gpu_sim_insn = 1114592
gpu_ipc =     570.1238
gpu_tot_sim_cycle = 15582
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     302.9460
gpu_tot_issued_cta = 512
gpu_occupancy = 74.2037% 
gpu_tot_occupancy = 57.1819% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3560
partiton_level_parallism_total  =       0.1653
partiton_level_parallism_util =       1.2961
partiton_level_parallism_util_total  =       1.2824
L2_BW  =      10.9602 GB/Sec
L2_BW_total  =       5.7044 GB/Sec
gpu_total_sim_rate=674357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2406
	L1I_total_cache_miss_rate = 0.0276
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 620, Miss = 194, Miss_rate = 0.313, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[1]: Access = 571, Miss = 159, Miss_rate = 0.278, Pending_hits = 384, Reservation_fails = 0
	L1D_cache_core[2]: Access = 588, Miss = 153, Miss_rate = 0.260, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[3]: Access = 604, Miss = 157, Miss_rate = 0.260, Pending_hits = 444, Reservation_fails = 0
	L1D_cache_core[4]: Access = 599, Miss = 165, Miss_rate = 0.275, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[5]: Access = 580, Miss = 156, Miss_rate = 0.269, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[6]: Access = 635, Miss = 184, Miss_rate = 0.290, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[7]: Access = 593, Miss = 164, Miss_rate = 0.277, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[8]: Access = 580, Miss = 155, Miss_rate = 0.267, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[9]: Access = 588, Miss = 153, Miss_rate = 0.260, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[10]: Access = 539, Miss = 151, Miss_rate = 0.280, Pending_hits = 360, Reservation_fails = 0
	L1D_cache_core[11]: Access = 552, Miss = 142, Miss_rate = 0.257, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[12]: Access = 642, Miss = 179, Miss_rate = 0.279, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[13]: Access = 560, Miss = 148, Miss_rate = 0.264, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[14]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 432, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2416
	L1D_total_cache_miss_rate = 0.2732
	L1D_total_cache_pending_hits = 6144
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2406
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
355, 168, 168, 168, 168, 168, 168, 168, 408, 168, 168, 168, 168, 168, 168, 179, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 341, 248, 259, 248, 248, 248, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 119, 108, 108, 108, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2141
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29490	W0_Idle:55845	W0_Scoreboard:67666	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17128 {8:2141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342560 {40:8564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13120 {40:328,}
maxmflatency = 245 
max_icnt2mem_latency = 45 
maxmrqlatency = 9 
max_icnt2sh_latency = 31 
averagemflatency = 132 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:30 	10 	50 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1704 	7227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	52 	39 	6 	2478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8117 	596 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1241         0         0         0         0         0         0      1993      1951         0         0         0         0         0         0         0 
dram[2]:       301         0         0         0         0      1938         0      2765         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1312         0         0      2438         0         0         0      1426         0         0      1594         0      1351         0 
dram[4]:         0         0      2322         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        245         0       170       170       170       145       239       239       173       151       170       170       173       172         0       170
dram[1]:        170         0       170         0       171       170       170       242       239       172       170       239         0       170         0       170
dram[2]:          0       170         0       239       170       239       170       239       170       170       170       170       170       170       170       170
dram[3]:        170       170       243         0       170       239       170       170       170       239       170       239       239         0       242         0
dram[4]:        170       170       240         0       170       170       170       170       171       170       170       130         0       170       170         0
dram[5]:        170       170       170       170       239       170       170       171       170       170       171       170       172       170         0       170
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47983 n_nop=47952 n_act=6 n_pre=3 n_ref_event=94222486568528 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000917
n_activity=276 dram_eff=0.1594
bk0: 14a 47879i bk1: 0a 47980i bk2: 0a 47980i bk3: 0a 47981i bk4: 0a 47981i bk5: 0a 47985i bk6: 4a 47966i bk7: 4a 47964i bk8: 0a 47981i bk9: 0a 47982i bk10: 0a 47982i bk11: 0a 47983i bk12: 0a 47983i bk13: 0a 47985i bk14: 0a 47985i bk15: 0a 47986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000917 
total_CMD = 47983 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 47815 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47983 
n_nop = 47952 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94222486568528 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00571036
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47983 n_nop=47959 n_act=4 n_pre=0 n_ref_event=94222487414896 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008336
n_activity=181 dram_eff=0.221
bk0: 8a 47961i bk1: 0a 47983i bk2: 0a 47984i bk3: 0a 47985i bk4: 0a 47985i bk5: 0a 47985i bk6: 0a 47985i bk7: 4a 47966i bk8: 4a 47964i bk9: 0a 47982i bk10: 0a 47982i bk11: 4a 47963i bk12: 0a 47980i bk13: 0a 47981i bk14: 0a 47981i bk15: 0a 47982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000834 
total_CMD = 47983 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 47881 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47983 
n_nop = 47959 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 94222487414896 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00329283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47983 n_nop=47959 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008336
n_activity=181 dram_eff=0.221
bk0: 8a 47962i bk1: 0a 47984i bk2: 0a 47984i bk3: 4a 47965i bk4: 0a 47982i bk5: 4a 47963i bk6: 0a 47980i bk7: 4a 47962i bk8: 0a 47981i bk9: 0a 47982i bk10: 0a 47983i bk11: 0a 47984i bk12: 0a 47984i bk13: 0a 47984i bk14: 0a 47984i bk15: 0a 47985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000834 
total_CMD = 47983 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 47881 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47983 
n_nop = 47959 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00329283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47983 n_nop=47953 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001
n_activity=240 dram_eff=0.2
bk0: 0a 47981i bk1: 0a 47984i bk2: 4a 47965i bk3: 0a 47983i bk4: 0a 47983i bk5: 4a 47965i bk6: 0a 47982i bk7: 0a 47984i bk8: 0a 47984i bk9: 4a 47965i bk10: 0a 47984i bk11: 4a 47966i bk12: 4a 47964i bk13: 0a 47981i bk14: 4a 47963i bk15: 0a 47980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001000 
total_CMD = 47983 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 47845 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47983 
n_nop = 47953 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00493925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47983 n_nop=47978 n_act=1 n_pre=0 n_ref_event=227392 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001667
n_activity=40 dram_eff=0.2
bk0: 0a 47983i bk1: 0a 47984i bk2: 4a 47965i bk3: 0a 47982i bk4: 0a 47982i bk5: 0a 47983i bk6: 0a 47983i bk7: 0a 47983i bk8: 0a 47983i bk9: 0a 47983i bk10: 0a 47983i bk11: 0a 47983i bk12: 0a 47983i bk13: 0a 47983i bk14: 0a 47983i bk15: 0a 47983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000167 
total_CMD = 47983 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 47960 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47983 
n_nop = 47978 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 227392 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00087531
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47983 n_nop=47978 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001667
n_activity=40 dram_eff=0.2
bk0: 0a 47983i bk1: 0a 47984i bk2: 0a 47984i bk3: 0a 47984i bk4: 4a 47965i bk5: 0a 47982i bk6: 0a 47982i bk7: 0a 47982i bk8: 0a 47982i bk9: 0a 47983i bk10: 0a 47983i bk11: 0a 47983i bk12: 0a 47983i bk13: 0a 47983i bk14: 0a 47983i bk15: 0a 47983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000167 
total_CMD = 47983 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 47960 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47983 
n_nop = 47978 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000750266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 822, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 750, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9259
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0102
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8564
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9259
icnt_total_pkts_simt_to_mem=2575
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03825
	minimum = 5
	maximum = 8
Network latency average = 5.03825
	minimum = 5
	maximum = 8
Slowest packet = 9108
Flit latency average = 5.03825
	minimum = 5
	maximum = 8
Slowest flit = 9108
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0554703
	minimum = 0.0204604 (at node 1)
	maximum = 0.119693 (at node 15)
Accepted packet rate average = 0.0554703
	minimum = 0.0265985 (at node 16)
	maximum = 0.0838875 (at node 8)
Injected flit rate average = 0.0554703
	minimum = 0.0204604 (at node 1)
	maximum = 0.119693 (at node 15)
Accepted flit rate average= 0.0554703
	minimum = 0.0265985 (at node 16)
	maximum = 0.0838875 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.44674 (4 samples)
	minimum = 5 (4 samples)
	maximum = 17 (4 samples)
Network latency average = 5.44674 (4 samples)
	minimum = 5 (4 samples)
	maximum = 17 (4 samples)
Flit latency average = 5.44674 (4 samples)
	minimum = 5 (4 samples)
	maximum = 17 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0347585 (4 samples)
	minimum = 0.0118983 (4 samples)
	maximum = 0.0863034 (4 samples)
Accepted packet rate average = 0.0347585 (4 samples)
	minimum = 0.015099 (4 samples)
	maximum = 0.0553042 (4 samples)
Injected flit rate average = 0.0347585 (4 samples)
	minimum = 0.0118983 (4 samples)
	maximum = 0.0863034 (4 samples)
Accepted flit rate average = 0.0347585 (4 samples)
	minimum = 0.015099 (4 samples)
	maximum = 0.0553042 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 674357 (inst/sec)
gpgpu_simulation_rate = 2226 (cycle/sec)
gpgpu_silicon_slowdown = 134770x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 9343
gpu_sim_insn = 1252440
gpu_ipc =     134.0512
gpu_tot_sim_cycle = 24925
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     239.6367
gpu_tot_issued_cta = 640
gpu_occupancy = 16.8134% 
gpu_tot_occupancy = 40.3586% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1759
partiton_level_parallism_total  =       0.1692
partiton_level_parallism_util =       1.1686
partiton_level_parallism_util_total  =       1.2355
L2_BW  =       4.7738 GB/Sec
L2_BW_total  =       5.3556 GB/Sec
gpu_total_sim_rate=597294

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 921, Miss = 300, Miss_rate = 0.326, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[1]: Access = 818, Miss = 251, Miss_rate = 0.307, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[2]: Access = 864, Miss = 255, Miss_rate = 0.295, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[3]: Access = 897, Miss = 271, Miss_rate = 0.302, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[4]: Access = 859, Miss = 261, Miss_rate = 0.304, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[5]: Access = 816, Miss = 236, Miss_rate = 0.289, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[6]: Access = 948, Miss = 299, Miss_rate = 0.315, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[7]: Access = 904, Miss = 279, Miss_rate = 0.309, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[8]: Access = 841, Miss = 243, Miss_rate = 0.289, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[9]: Access = 836, Miss = 241, Miss_rate = 0.288, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[10]: Access = 941, Miss = 318, Miss_rate = 0.338, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[11]: Access = 839, Miss = 242, Miss_rate = 0.288, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[12]: Access = 911, Miss = 279, Miss_rate = 0.306, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[13]: Access = 942, Miss = 282, Miss_rate = 0.299, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[14]: Access = 867, Miss = 249, Miss_rate = 0.287, Pending_hits = 564, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4006
	L1D_total_cache_miss_rate = 0.3034
	L1D_total_cache_pending_hits = 7680
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
475, 360, 288, 288, 288, 288, 288, 288, 528, 549, 288, 288, 288, 288, 288, 299, 328, 328, 328, 463, 328, 328, 328, 328, 328, 328, 421, 328, 339, 328, 328, 328, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 119, 108, 108, 108, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3134
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36721	W0_Idle:111296	W0_Scoreboard:178430	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25072 {8:3134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501440 {40:12536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 245 
max_icnt2mem_latency = 45 
maxmrqlatency = 10 
max_icnt2sh_latency = 31 
averagemflatency = 135 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	33 	166 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	2525 	11020 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	4113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12628 	699 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1850         0      2720         0      3285         0         0      1155         0         0         0      1198      1626         0         0         0 
dram[1]:      1241         0      3484      2709      5150         0      1611      1993      1951         0         0         0         0      2422         0         0 
dram[2]:       301         0      1984      3874      2097      1938         0      2765      1019         0         0         0         0         0      1546      2526 
dram[3]:         0         0      1312         0      4816      2438         0      5134      1018      1426         0         0      1594      2418      1351      1348 
dram[4]:      3362         0      2322         0         0      3063         0         0         0         0         0         0      3375      3457         0         0 
dram[5]:         0      2956      3700      3511      1471      1506         0         0         0         0         0         0      1530         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        245       173       243       170       244       170       239       243       173       170       170       242       244       172       170       239
dram[1]:        170       239       240       243       242       239       240       242       239       172       170       239       239       243       170       171
dram[2]:        170       239       239       243       240       239       170       244       242       170       170       170       170       170       243       239
dram[3]:        170       170       243       170       239       239       170       240       243       239       171       239       243       243       243       242
dram[4]:        242       243       240       170       174       243       170       170       173       239       174       170       243       242       239       170
dram[5]:        170       243       242       242       242       239       240       171       170       239       239       170       244       170       170       170
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76757 n_nop=76653 n_act=17 n_pre=9 n_ref_event=94222486568528 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002032
n_activity=823 dram_eff=0.1896
bk0: 18a 76623i bk1: 0a 76754i bk2: 12a 76673i bk3: 0a 76752i bk4: 16a 76667i bk5: 0a 76754i bk6: 4a 76735i bk7: 8a 76706i bk8: 0a 76753i bk9: 0a 76755i bk10: 0a 76758i bk11: 4a 76741i bk12: 8a 76736i bk13: 0a 76762i bk14: 0a 76762i bk15: 8a 76740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022267
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002032 
total_CMD = 76757 
util_bw = 156 
Wasted_Col = 250 
Wasted_Row = 108 
Idle = 76243 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76757 
n_nop = 76653 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94222486568528 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000339 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121292
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76757 n_nop=76657 n_act=16 n_pre=4 n_ref_event=94222487414896 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002085
n_activity=772 dram_eff=0.2073
bk0: 8a 76735i bk1: 4a 76740i bk2: 4a 76742i bk3: 8a 76711i bk4: 8a 76708i bk5: 12a 76729i bk6: 4a 76736i bk7: 4a 76735i bk8: 8a 76732i bk9: 0a 76756i bk10: 0a 76756i bk11: 4a 76738i bk12: 4a 76739i bk13: 12a 76677i bk14: 0a 76754i bk15: 0a 76756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002085 
total_CMD = 76757 
util_bw = 160 
Wasted_Col = 249 
Wasted_Row = 48 
Idle = 76300 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76757 
n_nop = 76657 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 94222487414896 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000261 
CoL_Bus_Util = 0.001042 
Either_Row_CoL_Bus_Util = 0.001303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00996652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76757 n_nop=76649 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002189
n_activity=811 dram_eff=0.2072
bk0: 8a 76734i bk1: 4a 76738i bk2: 4a 76737i bk3: 12a 76704i bk4: 4a 76737i bk5: 8a 76730i bk6: 0a 76756i bk7: 16a 76646i bk8: 8a 76704i bk9: 0a 76752i bk10: 0a 76754i bk11: 0a 76755i bk12: 0a 76760i bk13: 0a 76763i bk14: 16a 76677i bk15: 4a 76740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042105
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002189 
total_CMD = 76757 
util_bw = 168 
Wasted_Col = 257 
Wasted_Row = 72 
Idle = 76260 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76757 
n_nop = 76649 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000313 
CoL_Bus_Util = 0.001094 
Either_Row_CoL_Bus_Util = 0.001407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0118035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76757 n_nop=76658 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00198
n_activity=776 dram_eff=0.1959
bk0: 0a 76748i bk1: 0a 76754i bk2: 4a 76736i bk3: 0a 76756i bk4: 4a 76740i bk5: 4a 76740i bk6: 0a 76759i bk7: 4a 76743i bk8: 8a 76711i bk9: 4a 76739i bk10: 0a 76759i bk11: 8a 76738i bk12: 12a 76679i bk13: 12a 76703i bk14: 8a 76704i bk15: 8a 76700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001980 
total_CMD = 76757 
util_bw = 152 
Wasted_Col = 258 
Wasted_Row = 72 
Idle = 76275 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76757 
n_nop = 76658 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000300 
CoL_Bus_Util = 0.000990 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0114648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76757 n_nop=76695 n_act=11 n_pre=3 n_ref_event=227392 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001251
n_activity=481 dram_eff=0.1996
bk0: 4a 76736i bk1: 8a 76728i bk2: 4a 76737i bk3: 0a 76755i bk4: 0a 76755i bk5: 8a 76708i bk6: 0a 76754i bk7: 0a 76755i bk8: 0a 76756i bk9: 4a 76739i bk10: 0a 76760i bk11: 0a 76761i bk12: 4a 76743i bk13: 12a 76681i bk14: 4a 76738i bk15: 0a 76755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001251 
total_CMD = 76757 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 76456 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76757 
n_nop = 76695 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 227392 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000808 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00805138
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76757 n_nop=76672 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=637 dram_eff=0.2135
bk0: 0a 76761i bk1: 8a 76713i bk2: 16a 76703i bk3: 8a 76708i bk4: 8a 76704i bk5: 8a 76729i bk6: 8a 76730i bk7: 0a 76752i bk8: 0a 76755i bk9: 4a 76740i bk10: 4a 76739i bk11: 0a 76757i bk12: 4a 76739i bk13: 0a 76756i bk14: 0a 76757i bk15: 0a 76759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001772 
total_CMD = 76757 
util_bw = 136 
Wasted_Col = 203 
Wasted_Row = 48 
Idle = 76370 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76757 
n_nop = 76672 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.000886 
Either_Row_CoL_Bus_Util = 0.001107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00831195

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1386, Miss = 58, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 1113, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1256, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 1104, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1230, Miss = 40, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 1150, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1139, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1146, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1141, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1058, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1110, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13905
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13905
icnt_total_pkts_simt_to_mem=4218
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04118
	minimum = 5
	maximum = 11
Network latency average = 5.04118
	minimum = 5
	maximum = 11
Slowest packet = 13287
Flit latency average = 5.04118
	minimum = 5
	maximum = 11
Slowest flit = 13287
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0249305
	minimum = 0.00899069 (at node 5)
	maximum = 0.0464519 (at node 17)
Accepted packet rate average = 0.0249305
	minimum = 0.0124157 (at node 25)
	maximum = 0.0459167 (at node 10)
Injected flit rate average = 0.0249305
	minimum = 0.00899069 (at node 5)
	maximum = 0.0464519 (at node 17)
Accepted flit rate average= 0.0249305
	minimum = 0.0124157 (at node 25)
	maximum = 0.0459167 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.36563 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15.8 (5 samples)
Network latency average = 5.36563 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15.8 (5 samples)
Flit latency average = 5.36563 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0327929 (5 samples)
	minimum = 0.0113168 (5 samples)
	maximum = 0.0783331 (5 samples)
Accepted packet rate average = 0.0327929 (5 samples)
	minimum = 0.0145623 (5 samples)
	maximum = 0.0534267 (5 samples)
Injected flit rate average = 0.0327929 (5 samples)
	minimum = 0.0113168 (5 samples)
	maximum = 0.0783331 (5 samples)
Accepted flit rate average = 0.0327929 (5 samples)
	minimum = 0.0145623 (5 samples)
	maximum = 0.0534267 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 597294 (inst/sec)
gpgpu_simulation_rate = 2492 (cycle/sec)
gpgpu_silicon_slowdown = 120385x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 2137
gpu_sim_insn = 1117092
gpu_ipc =     522.7384
gpu_tot_sim_cycle = 27062
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     261.9923
gpu_tot_issued_cta = 768
gpu_occupancy = 65.3028% 
gpu_tot_occupancy = 42.8546% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7412
partiton_level_parallism_total  =       0.2144
partiton_level_parallism_util =       1.5216
partiton_level_parallism_util_total  =       1.3024
L2_BW  =      14.0159 GB/Sec
L2_BW_total  =       6.0395 GB/Sec
gpu_total_sim_rate=590836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 1125, Miss = 391, Miss_rate = 0.348, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1046, Miss = 355, Miss_rate = 0.339, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1076, Miss = 356, Miss_rate = 0.331, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1093, Miss = 356, Miss_rate = 0.326, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1071, Miss = 351, Miss_rate = 0.328, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1008, Miss = 318, Miss_rate = 0.315, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1152, Miss = 382, Miss_rate = 0.332, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1116, Miss = 368, Miss_rate = 0.330, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1049, Miss = 337, Miss_rate = 0.321, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1048, Miss = 330, Miss_rate = 0.315, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1129, Miss = 399, Miss_rate = 0.353, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1047, Miss = 328, Miss_rate = 0.313, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1119, Miss = 366, Miss_rate = 0.327, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1166, Miss = 394, Miss_rate = 0.338, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1079, Miss = 342, Miss_rate = 0.317, Pending_hits = 672, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5373
	L1D_total_cache_miss_rate = 0.3291
	L1D_total_cache_pending_hits = 9216
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 132869
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
529, 425, 342, 342, 342, 342, 353, 342, 593, 603, 342, 342, 342, 353, 353, 353, 382, 393, 382, 550, 393, 382, 404, 382, 404, 393, 475, 382, 393, 382, 382, 382, 144, 144, 155, 144, 155, 144, 144, 144, 144, 144, 144, 144, 155, 155, 144, 155, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3646
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41205	W0_Idle:116055	W0_Scoreboard:188609	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29168 {8:3646,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583360 {40:14584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 245 
max_icnt2mem_latency = 46 
maxmrqlatency = 10 
max_icnt2sh_latency = 31 
averagemflatency = 137 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	33 	166 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	2952 	13713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	5697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15563 	883 	219 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1850         0      2720         0      3285         0         0      1155         0         0         0      1198      1626         0         0         0 
dram[1]:      1241         0      3484      2709      5150         0      1611      1993      1951         0         0         0         0      2422         0         0 
dram[2]:       301         0      1984      3874      2097      1938         0      2765      1019         0         0         0         0         0      1546      2526 
dram[3]:         0         0      1312         0      4816      2438         0      5134      1018      1426         0         0      1594      2418      1351      1348 
dram[4]:      3362         0      2322         0         0      3063         0         0         0         0         0         0      3375      3457         0         0 
dram[5]:         0      2956      3700      3511      1471      1506         0         0         0         0         0         0      1530         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        245       173       243       170       244       170       239       243       176       171       175       242       244       172       170       239
dram[1]:        170       239       240       243       242       239       240       242       239       172       172       239       239       243       170       171
dram[2]:        170       239       239       243       240       239       170       244       242       170       171       172       170       174       243       239
dram[3]:        170       170       243       170       239       239       172       240       243       239       171       239       243       243       243       242
dram[4]:        242       243       240       170       174       243       174       177       173       239       174       172       243       242       239       170
dram[5]:        170       243       242       242       242       239       240       173       173       239       239       171       244       174       170       170
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83336 n_nop=83232 n_act=17 n_pre=9 n_ref_event=94222486568528 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001872
n_activity=823 dram_eff=0.1896
bk0: 18a 83202i bk1: 0a 83333i bk2: 12a 83252i bk3: 0a 83331i bk4: 16a 83246i bk5: 0a 83333i bk6: 4a 83314i bk7: 8a 83285i bk8: 0a 83332i bk9: 0a 83334i bk10: 0a 83337i bk11: 4a 83320i bk12: 8a 83315i bk13: 0a 83341i bk14: 0a 83341i bk15: 8a 83319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022267
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001872 
total_CMD = 83336 
util_bw = 156 
Wasted_Col = 250 
Wasted_Row = 108 
Idle = 82822 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83336 
n_nop = 83232 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94222486568528 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.000936 
Either_Row_CoL_Bus_Util = 0.001248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0111716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83336 n_nop=83236 n_act=16 n_pre=4 n_ref_event=94222487414896 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00192
n_activity=772 dram_eff=0.2073
bk0: 8a 83314i bk1: 4a 83319i bk2: 4a 83321i bk3: 8a 83290i bk4: 8a 83287i bk5: 12a 83308i bk6: 4a 83315i bk7: 4a 83314i bk8: 8a 83311i bk9: 0a 83335i bk10: 0a 83335i bk11: 4a 83317i bk12: 4a 83318i bk13: 12a 83256i bk14: 0a 83333i bk15: 0a 83335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001920 
total_CMD = 83336 
util_bw = 160 
Wasted_Col = 249 
Wasted_Row = 48 
Idle = 82879 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83336 
n_nop = 83236 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 94222487414896 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.000960 
Either_Row_CoL_Bus_Util = 0.001200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00917971
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83336 n_nop=83228 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002016
n_activity=811 dram_eff=0.2072
bk0: 8a 83313i bk1: 4a 83317i bk2: 4a 83316i bk3: 12a 83283i bk4: 4a 83316i bk5: 8a 83309i bk6: 0a 83335i bk7: 16a 83225i bk8: 8a 83283i bk9: 0a 83331i bk10: 0a 83333i bk11: 0a 83334i bk12: 0a 83339i bk13: 0a 83342i bk14: 16a 83256i bk15: 4a 83319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042105
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002016 
total_CMD = 83336 
util_bw = 168 
Wasted_Col = 257 
Wasted_Row = 72 
Idle = 82839 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83336 
n_nop = 83228 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000288 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0108717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83336 n_nop=83237 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001824
n_activity=776 dram_eff=0.1959
bk0: 0a 83327i bk1: 0a 83333i bk2: 4a 83315i bk3: 0a 83335i bk4: 4a 83319i bk5: 4a 83319i bk6: 0a 83338i bk7: 4a 83322i bk8: 8a 83290i bk9: 4a 83318i bk10: 0a 83338i bk11: 8a 83317i bk12: 12a 83258i bk13: 12a 83282i bk14: 8a 83283i bk15: 8a 83279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001824 
total_CMD = 83336 
util_bw = 152 
Wasted_Col = 258 
Wasted_Row = 72 
Idle = 82854 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83336 
n_nop = 83237 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.000912 
Either_Row_CoL_Bus_Util = 0.001188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83336 n_nop=83274 n_act=11 n_pre=3 n_ref_event=227392 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001152
n_activity=481 dram_eff=0.1996
bk0: 4a 83315i bk1: 8a 83307i bk2: 4a 83316i bk3: 0a 83334i bk4: 0a 83334i bk5: 8a 83287i bk6: 0a 83333i bk7: 0a 83334i bk8: 0a 83335i bk9: 4a 83318i bk10: 0a 83339i bk11: 0a 83340i bk12: 4a 83322i bk13: 12a 83260i bk14: 4a 83317i bk15: 0a 83334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001152 
total_CMD = 83336 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 83035 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83336 
n_nop = 83274 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 227392 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00741576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83336 n_nop=83251 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001632
n_activity=637 dram_eff=0.2135
bk0: 0a 83340i bk1: 8a 83292i bk2: 16a 83282i bk3: 8a 83287i bk4: 8a 83283i bk5: 8a 83308i bk6: 8a 83309i bk7: 0a 83331i bk8: 0a 83334i bk9: 4a 83319i bk10: 4a 83318i bk11: 0a 83336i bk12: 4a 83318i bk13: 0a 83335i bk14: 0a 83336i bk15: 0a 83338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001632 
total_CMD = 83336 
util_bw = 136 
Wasted_Col = 203 
Wasted_Row = 48 
Idle = 82949 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83336 
n_nop = 83251 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.000816 
Either_Row_CoL_Bus_Util = 0.001020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00765576

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1906, Miss = 58, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 1355, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1489, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 1333, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1480, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 1394, Miss = 44, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1376, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1371, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1385, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1283, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1339, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17025
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14584
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17025
icnt_total_pkts_simt_to_mem=5802
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09885
	minimum = 5
	maximum = 14
Network latency average = 5.09885
	minimum = 5
	maximum = 14
Slowest packet = 18386
Flit latency average = 5.09885
	minimum = 5
	maximum = 14
Slowest flit = 18386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0815265
	minimum = 0.043051 (at node 10)
	maximum = 0.243332 (at node 15)
Accepted packet rate average = 0.0815265
	minimum = 0.0463266 (at node 22)
	maximum = 0.181563 (at node 15)
Injected flit rate average = 0.0815265
	minimum = 0.043051 (at node 10)
	maximum = 0.243332 (at node 15)
Accepted flit rate average= 0.0815265
	minimum = 0.0463266 (at node 22)
	maximum = 0.181563 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32116 (6 samples)
	minimum = 5 (6 samples)
	maximum = 15.5 (6 samples)
Network latency average = 5.32116 (6 samples)
	minimum = 5 (6 samples)
	maximum = 15.5 (6 samples)
Flit latency average = 5.32116 (6 samples)
	minimum = 5 (6 samples)
	maximum = 15.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0409152 (6 samples)
	minimum = 0.0166058 (6 samples)
	maximum = 0.105833 (6 samples)
Accepted packet rate average = 0.0409152 (6 samples)
	minimum = 0.0198564 (6 samples)
	maximum = 0.0747827 (6 samples)
Injected flit rate average = 0.0409152 (6 samples)
	minimum = 0.0166058 (6 samples)
	maximum = 0.105833 (6 samples)
Accepted flit rate average = 0.0409152 (6 samples)
	minimum = 0.0198564 (6 samples)
	maximum = 0.0747827 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 590836 (inst/sec)
gpgpu_simulation_rate = 2255 (cycle/sec)
gpgpu_silicon_slowdown = 133037x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 19540
gpu_sim_insn = 1290400
gpu_ipc =      66.0389
gpu_tot_sim_cycle = 46602
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     179.8300
gpu_tot_issued_cta = 896
gpu_occupancy = 13.0530% 
gpu_tot_occupancy = 28.7067% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3719
partiton_level_parallism_total  =       0.2804
partiton_level_parallism_util =       1.2084
partiton_level_parallism_util_total  =       1.2484
L2_BW  =       8.4219 GB/Sec
L2_BW_total  =       7.0384 GB/Sec
gpu_total_sim_rate=523777

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 2222, Miss = 873, Miss_rate = 0.393, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2166, Miss = 853, Miss_rate = 0.394, Pending_hits = 684, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1843, Miss = 690, Miss_rate = 0.374, Pending_hits = 709, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2463, Miss = 964, Miss_rate = 0.391, Pending_hits = 710, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2127, Miss = 806, Miss_rate = 0.379, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2059, Miss = 775, Miss_rate = 0.376, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2530, Miss = 996, Miss_rate = 0.394, Pending_hits = 734, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2242, Miss = 843, Miss_rate = 0.376, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1947, Miss = 723, Miss_rate = 0.371, Pending_hits = 757, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1992, Miss = 728, Miss_rate = 0.365, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2376, Miss = 938, Miss_rate = 0.395, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1978, Miss = 733, Miss_rate = 0.371, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2053, Miss = 765, Miss_rate = 0.373, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2353, Miss = 899, Miss_rate = 0.382, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2191, Miss = 828, Miss_rate = 0.378, Pending_hits = 780, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12414
	L1D_total_cache_miss_rate = 0.3815
	L1D_total_cache_pending_hits = 10758
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178496
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
765, 838, 422, 557, 422, 422, 610, 599, 787, 860, 422, 723, 515, 526, 433, 589, 710, 712, 554, 722, 691, 482, 504, 596, 504, 493, 575, 482, 493, 482, 482, 596, 144, 144, 155, 144, 155, 144, 144, 144, 144, 144, 144, 144, 155, 155, 144, 155, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 3867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6938
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48729	W0_Idle:174601	W0_Scoreboard:571882	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55504 {8:6938,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1110080 {40:27752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 252 
max_icnt2mem_latency = 46 
maxmrqlatency = 16 
max_icnt2sh_latency = 31 
averagemflatency = 145 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:1321 	105 	462 	757 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	5429 	28378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	12963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30950 	2630 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8         8         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5049      5917      5411     11383     13569         0      4057      4361      7381      5203     12780      3397      4216      5177      4232      9191 
dram[1]:      5169     11454      9657     12846      5511     14608      2735      4384      4245      4111         0      7516      3914      4478      5550      5323 
dram[2]:      9585      4699     10035     13635     12420     10065      3165      4249      5880      7170      3478      4439      4260         0      4428      8723 
dram[3]:     10272      5671     11219      6172      5490      8685     11200      5134      7074      4068      3550      3428      4298      2626      4784      8705 
dram[4]:      5214      4827     13523      9408      5574      4477      4333      3984     10754      7205      7606      3366      7257      7442      7770      9565 
dram[5]:      4750      8983      6670      4913     13129      7878         0      2814      8557      7111      6418      5198      6823      4007      5578      4284 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000  6.666667 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  5.333333 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/355 = 7.456338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        246       246       243       243       246       239       243       246       248       243       246       243       244       243       243       247
dram[1]:        247       243       246       243       245       243       246       245       248       246       243       244       246       243       242       243
dram[2]:        245       245       246       247       243       245       243       246       245       245       244       245       246       239       247       251
dram[3]:        245       247       243       243       246       247       240       244       246       242       244       250       246       245       247       243
dram[4]:        243       251       248       247       246       250       246       246       249       245       246       248       250       246       244       243
dram[5]:        246       243       247       243       243       246       240       246       243       244       243       246       252       245       243       243
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143517 n_nop=142976 n_act=69 n_pre=53 n_ref_event=94222486568528 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.005839
n_activity=3946 dram_eff=0.2124
bk0: 50a 143239i bk1: 24a 143397i bk2: 36a 143299i bk3: 16a 143451i bk4: 32a 143304i bk5: 4a 143497i bk6: 36a 143351i bk7: 36a 143264i bk8: 28a 143381i bk9: 20a 143393i bk10: 8a 143463i bk11: 20a 143429i bk12: 32a 143361i bk13: 28a 143423i bk14: 28a 143423i bk15: 20a 143457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.034855
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.002375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005839 
total_CMD = 143517 
util_bw = 838 
Wasted_Col = 1082 
Wasted_Row = 608 
Idle = 140989 

BW Util Bottlenecks: 
RCDc_limit = 789 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 294 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 143517 
n_nop = 142976 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 94222486568528 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.000850 
CoL_Bus_Util = 0.002920 
Either_Row_CoL_Bus_Util = 0.003770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0332225
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143517 n_nop=142971 n_act=61 n_pre=45 n_ref_event=94222487414896 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006132
n_activity=3745 dram_eff=0.235
bk0: 44a 143340i bk1: 40a 143394i bk2: 32a 143359i bk3: 40a 143378i bk4: 56a 143278i bk5: 16a 143454i bk6: 12a 143428i bk7: 24a 143367i bk8: 32a 143358i bk9: 20a 143422i bk10: 16a 143480i bk11: 20a 143427i bk12: 24a 143373i bk13: 32a 143335i bk14: 16a 143457i bk15: 16a 143463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057336
Bank_Level_Parallism_Col = 1.041417
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034214 

BW Util details:
bwutil = 0.006132 
total_CMD = 143517 
util_bw = 880 
Wasted_Col = 976 
Wasted_Row = 492 
Idle = 141169 

BW Util Bottlenecks: 
RCDc_limit = 710 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143517 
n_nop = 142971 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 94222487414896 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.000739 
CoL_Bus_Util = 0.003066 
Either_Row_CoL_Bus_Util = 0.003804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0304912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143517 n_nop=142937 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006466
n_activity=3869 dram_eff=0.2399
bk0: 36a 143380i bk1: 32a 143359i bk2: 36a 143379i bk3: 28a 143383i bk4: 20a 143456i bk5: 28a 143351i bk6: 24a 143421i bk7: 56a 143225i bk8: 24a 143416i bk9: 24a 143444i bk10: 28a 143377i bk11: 20a 143423i bk12: 32a 143328i bk13: 8a 143495i bk14: 44a 143297i bk15: 24a 143393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081918
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.017131
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006466 
total_CMD = 143517 
util_bw = 928 
Wasted_Col = 1022 
Wasted_Row = 535 
Idle = 141032 

BW Util Bottlenecks: 
RCDc_limit = 743 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143517 
n_nop = 142937 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.000808 
CoL_Bus_Util = 0.003233 
Either_Row_CoL_Bus_Util = 0.004041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0342886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143517 n_nop=142915 n_act=69 n_pre=53 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006689
n_activity=4093 dram_eff=0.2345
bk0: 20a 143400i bk1: 44a 143363i bk2: 8a 143462i bk3: 28a 143389i bk4: 44a 143315i bk5: 36a 143321i bk6: 4a 143493i bk7: 32a 143361i bk8: 40a 143322i bk9: 20a 143457i bk10: 44a 143379i bk11: 48a 143341i bk12: 40a 143303i bk13: 32a 143357i bk14: 24a 143365i bk15: 16a 143397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041520
Bank_Level_Parallism_Col = 1.037746
Bank_Level_Parallism_Ready = 1.012474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028177 

BW Util details:
bwutil = 0.006689 
total_CMD = 143517 
util_bw = 960 
Wasted_Col = 1117 
Wasted_Row = 601 
Idle = 140839 

BW Util Bottlenecks: 
RCDc_limit = 802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143517 
n_nop = 142915 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 480 
Row_Bus_Util =  0.000850 
CoL_Bus_Util = 0.003345 
Either_Row_CoL_Bus_Util = 0.004195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0372708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143517 n_nop=142943 n_act=67 n_pre=51 n_ref_event=227392 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006355
n_activity=3730 dram_eff=0.2445
bk0: 36a 143383i bk1: 40a 143365i bk2: 24a 143417i bk3: 36a 143375i bk4: 12a 143433i bk5: 44a 143217i bk6: 40a 143332i bk7: 52a 143269i bk8: 12a 143424i bk9: 28a 143382i bk10: 8a 143471i bk11: 8a 143471i bk12: 28a 143403i bk13: 48a 143226i bk14: 24a 143407i bk15: 16a 143452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.866228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098791
Bank_Level_Parallism_Col = 1.102550
Bank_Level_Parallism_Ready = 1.048035
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088385 

BW Util details:
bwutil = 0.006355 
total_CMD = 143517 
util_bw = 912 
Wasted_Col = 1023 
Wasted_Row = 572 
Idle = 141010 

BW Util Bottlenecks: 
RCDc_limit = 748 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 306 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143517 
n_nop = 142943 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 227392 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 456 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.003177 
Either_Row_CoL_Bus_Util = 0.004000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0395075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143517 n_nop=143025 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005407
n_activity=3518 dram_eff=0.2206
bk0: 32a 143370i bk1: 36a 143308i bk2: 44a 143352i bk3: 44a 143285i bk4: 20a 143418i bk5: 24a 143384i bk6: 20a 143471i bk7: 12a 143429i bk8: 16a 143432i bk9: 20a 143404i bk10: 20a 143404i bk11: 20a 143422i bk12: 12a 143467i bk13: 32a 143391i bk14: 16a 143458i bk15: 20a 143435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030274
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.002564
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005407 
total_CMD = 143517 
util_bw = 776 
Wasted_Col = 958 
Wasted_Row = 498 
Idle = 141285 

BW Util Bottlenecks: 
RCDc_limit = 704 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143517 
n_nop = 143025 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.000725 
CoL_Bus_Util = 0.002704 
Either_Row_CoL_Bus_Util = 0.003428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0284914

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3338, Miss = 250, Miss_rate = 0.075, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 2845, Miss = 168, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2981, Miss = 232, Miss_rate = 0.078, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 2735, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2967, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 2809, Miss = 220, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2785, Miss = 224, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2821, Miss = 257, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2737, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2761, Miss = 272, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2631, Miss = 180, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2757, Miss = 210, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34167
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0775
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=34167
icnt_total_pkts_simt_to_mem=13068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15438
	minimum = 5
	maximum = 17
Network latency average = 5.15438
	minimum = 5
	maximum = 17
Slowest packet = 25247
Flit latency average = 5.15438
	minimum = 5
	maximum = 17
Slowest flit = 25247
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0462641
	minimum = 0.0176561 (at node 2)
	maximum = 0.0763562 (at node 17)
Accepted packet rate average = 0.0462641
	minimum = 0.0297339 (at node 23)
	maximum = 0.0751791 (at node 6)
Injected flit rate average = 0.0462641
	minimum = 0.0176561 (at node 2)
	maximum = 0.0763562 (at node 17)
Accepted flit rate average= 0.0462641
	minimum = 0.0297339 (at node 23)
	maximum = 0.0751791 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29734 (7 samples)
	minimum = 5 (7 samples)
	maximum = 15.7143 (7 samples)
Network latency average = 5.29734 (7 samples)
	minimum = 5 (7 samples)
	maximum = 15.7143 (7 samples)
Flit latency average = 5.29734 (7 samples)
	minimum = 5 (7 samples)
	maximum = 15.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0416793 (7 samples)
	minimum = 0.0167558 (7 samples)
	maximum = 0.101622 (7 samples)
Accepted packet rate average = 0.0416793 (7 samples)
	minimum = 0.0212674 (7 samples)
	maximum = 0.0748393 (7 samples)
Injected flit rate average = 0.0416793 (7 samples)
	minimum = 0.0167558 (7 samples)
	maximum = 0.101622 (7 samples)
Accepted flit rate average = 0.0416793 (7 samples)
	minimum = 0.0212674 (7 samples)
	maximum = 0.0748393 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 523777 (inst/sec)
gpgpu_simulation_rate = 2912 (cycle/sec)
gpgpu_silicon_slowdown = 103021x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2464
gpu_sim_insn = 1132352
gpu_ipc =     459.5584
gpu_tot_sim_cycle = 49066
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     193.8774
gpu_tot_issued_cta = 1024
gpu_occupancy = 70.1359% 
gpu_tot_occupancy = 31.1600% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1461
partiton_level_parallism_total  =       0.3741
partiton_level_parallism_util =       2.8083
partiton_level_parallism_util_total  =       1.4862
L2_BW  =      26.5870 GB/Sec
L2_BW_total  =       8.0201 GB/Sec
gpu_total_sim_rate=528488

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 2690, Miss = 1199, Miss_rate = 0.446, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2646, Miss = 1189, Miss_rate = 0.449, Pending_hits = 791, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2287, Miss = 1007, Miss_rate = 0.440, Pending_hits = 805, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2911, Miss = 1271, Miss_rate = 0.437, Pending_hits = 818, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2551, Miss = 1103, Miss_rate = 0.432, Pending_hits = 804, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2519, Miss = 1092, Miss_rate = 0.434, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3010, Miss = 1333, Miss_rate = 0.443, Pending_hits = 842, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2706, Miss = 1165, Miss_rate = 0.431, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2375, Miss = 1023, Miss_rate = 0.431, Pending_hits = 853, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2452, Miss = 1060, Miss_rate = 0.432, Pending_hits = 826, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2860, Miss = 1279, Miss_rate = 0.447, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2390, Miss = 1019, Miss_rate = 0.426, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2569, Miss = 1137, Miss_rate = 0.443, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2781, Miss = 1199, Miss_rate = 0.431, Pending_hits = 864, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2619, Miss = 1129, Miss_rate = 0.431, Pending_hits = 876, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17205
	L1D_total_cache_miss_rate = 0.4371
	L1D_total_cache_pending_hits = 12291
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204946
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
852, 903, 476, 644, 498, 487, 697, 664, 852, 936, 487, 810, 580, 580, 498, 643, 797, 777, 630, 798, 767, 558, 569, 672, 591, 569, 651, 558, 569, 569, 547, 672, 209, 209, 231, 220, 220, 231, 231, 198, 198, 220, 209, 231, 242, 220, 209, 231, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 3867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7450
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53661	W0_Idle:180262	W0_Scoreboard:582221	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59600 {8:7450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1192000 {40:29800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 388 
max_icnt2mem_latency = 243 
maxmrqlatency = 16 
max_icnt2sh_latency = 42 
averagemflatency = 150 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:1321 	105 	462 	757 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	5804 	34198 	629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	16847 	789 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35344 	4506 	690 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8         8         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5049      5917      5411     11383     13569         0      4057      4361      7381      5203     12780      3397      4216      5177      4232      9191 
dram[1]:      5169     11454      9657     12846      5511     14608      2735      4384      4245      4111         0      7516      3914      4478      5550      5323 
dram[2]:      9585      4699     10035     13635     12420     10065      3165      4249      5880      7170      3478      4439      4260         0      4428      8723 
dram[3]:     10272      5671     11219      6172      5490      8685     11200      5134      7074      4068      3550      3428      4298      2626      4784      8705 
dram[4]:      5214      4827     13523      9408      5574      4477      4333      3984     10754      7205      7606      3366      7257      7442      7770      9565 
dram[5]:      4750      8983      6670      4913     13129      7878         0      2814      8557      7111      6418      5198      6823      4007      5578      4284 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000  6.666667 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  5.333333 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/355 = 7.456338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        246       246       243       243       347       239       329       370       388       328       378       355       244       243       243       247
dram[1]:        247       243       246       243       341       289       246       245       324       327       361       309       246       243       242       243
dram[2]:        245       245       246       247       324       313       284       329       360       367       360       336       246       239       247       251
dram[3]:        245       247       243       243       338       310       240       244       339       360       312       354       246       245       247       243
dram[4]:        243       251       248       247       317       363       343       344       340       368       319       315       250       246       244       243
dram[5]:        246       243       247       243       353       311       240       246       369       328       320       325       252       245       243       243
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151104 n_nop=150563 n_act=69 n_pre=53 n_ref_event=94222486568528 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.005546
n_activity=3946 dram_eff=0.2124
bk0: 50a 150826i bk1: 24a 150984i bk2: 36a 150886i bk3: 16a 151038i bk4: 32a 150891i bk5: 4a 151084i bk6: 36a 150938i bk7: 36a 150851i bk8: 28a 150968i bk9: 20a 150980i bk10: 8a 151050i bk11: 20a 151016i bk12: 32a 150948i bk13: 28a 151010i bk14: 28a 151010i bk15: 20a 151044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.034855
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.002375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005546 
total_CMD = 151104 
util_bw = 838 
Wasted_Col = 1082 
Wasted_Row = 608 
Idle = 148576 

BW Util Bottlenecks: 
RCDc_limit = 789 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 294 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 151104 
n_nop = 150563 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 94222486568528 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.000807 
CoL_Bus_Util = 0.002773 
Either_Row_CoL_Bus_Util = 0.003580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0315544
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151104 n_nop=150558 n_act=61 n_pre=45 n_ref_event=94222487414896 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005824
n_activity=3745 dram_eff=0.235
bk0: 44a 150927i bk1: 40a 150981i bk2: 32a 150946i bk3: 40a 150965i bk4: 56a 150865i bk5: 16a 151041i bk6: 12a 151015i bk7: 24a 150954i bk8: 32a 150945i bk9: 20a 151009i bk10: 16a 151067i bk11: 20a 151014i bk12: 24a 150960i bk13: 32a 150922i bk14: 16a 151044i bk15: 16a 151050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057336
Bank_Level_Parallism_Col = 1.041417
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034214 

BW Util details:
bwutil = 0.005824 
total_CMD = 151104 
util_bw = 880 
Wasted_Col = 976 
Wasted_Row = 492 
Idle = 148756 

BW Util Bottlenecks: 
RCDc_limit = 710 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151104 
n_nop = 150558 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 94222487414896 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.000702 
CoL_Bus_Util = 0.002912 
Either_Row_CoL_Bus_Util = 0.003613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0289602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151104 n_nop=150524 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006141
n_activity=3869 dram_eff=0.2399
bk0: 36a 150967i bk1: 32a 150946i bk2: 36a 150966i bk3: 28a 150970i bk4: 20a 151043i bk5: 28a 150938i bk6: 24a 151008i bk7: 56a 150812i bk8: 24a 151003i bk9: 24a 151031i bk10: 28a 150964i bk11: 20a 151010i bk12: 32a 150915i bk13: 8a 151082i bk14: 44a 150884i bk15: 24a 150980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081918
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.017131
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006141 
total_CMD = 151104 
util_bw = 928 
Wasted_Col = 1022 
Wasted_Row = 535 
Idle = 148619 

BW Util Bottlenecks: 
RCDc_limit = 743 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151104 
n_nop = 150524 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.000768 
CoL_Bus_Util = 0.003071 
Either_Row_CoL_Bus_Util = 0.003838 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.032567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151104 n_nop=150502 n_act=69 n_pre=53 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006353
n_activity=4093 dram_eff=0.2345
bk0: 20a 150987i bk1: 44a 150950i bk2: 8a 151049i bk3: 28a 150976i bk4: 44a 150902i bk5: 36a 150908i bk6: 4a 151080i bk7: 32a 150948i bk8: 40a 150909i bk9: 20a 151044i bk10: 44a 150966i bk11: 48a 150928i bk12: 40a 150890i bk13: 32a 150944i bk14: 24a 150952i bk15: 16a 150984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041520
Bank_Level_Parallism_Col = 1.037746
Bank_Level_Parallism_Ready = 1.012474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028177 

BW Util details:
bwutil = 0.006353 
total_CMD = 151104 
util_bw = 960 
Wasted_Col = 1117 
Wasted_Row = 601 
Idle = 148426 

BW Util Bottlenecks: 
RCDc_limit = 802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151104 
n_nop = 150502 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 480 
Row_Bus_Util =  0.000807 
CoL_Bus_Util = 0.003177 
Either_Row_CoL_Bus_Util = 0.003984 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0353995
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151104 n_nop=150530 n_act=67 n_pre=51 n_ref_event=227392 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006036
n_activity=3730 dram_eff=0.2445
bk0: 36a 150970i bk1: 40a 150952i bk2: 24a 151004i bk3: 36a 150962i bk4: 12a 151020i bk5: 44a 150804i bk6: 40a 150919i bk7: 52a 150856i bk8: 12a 151011i bk9: 28a 150969i bk10: 8a 151058i bk11: 8a 151058i bk12: 28a 150990i bk13: 48a 150813i bk14: 24a 150994i bk15: 16a 151039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.866228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098791
Bank_Level_Parallism_Col = 1.102550
Bank_Level_Parallism_Ready = 1.048035
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088385 

BW Util details:
bwutil = 0.006036 
total_CMD = 151104 
util_bw = 912 
Wasted_Col = 1023 
Wasted_Row = 572 
Idle = 148597 

BW Util Bottlenecks: 
RCDc_limit = 748 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 306 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151104 
n_nop = 150530 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 227392 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 456 
Row_Bus_Util =  0.000781 
CoL_Bus_Util = 0.003018 
Either_Row_CoL_Bus_Util = 0.003799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0375238
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151104 n_nop=150612 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005136
n_activity=3518 dram_eff=0.2206
bk0: 32a 150957i bk1: 36a 150895i bk2: 44a 150939i bk3: 44a 150872i bk4: 20a 151005i bk5: 24a 150971i bk6: 20a 151058i bk7: 12a 151016i bk8: 16a 151019i bk9: 20a 150991i bk10: 20a 150991i bk11: 20a 151009i bk12: 12a 151054i bk13: 32a 150978i bk14: 16a 151045i bk15: 20a 151022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030274
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.002564
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005136 
total_CMD = 151104 
util_bw = 776 
Wasted_Col = 958 
Wasted_Row = 498 
Idle = 148872 

BW Util Bottlenecks: 
RCDc_limit = 704 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151104 
n_nop = 150612 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.000688 
CoL_Bus_Util = 0.002568 
Either_Row_CoL_Bus_Util = 0.003256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0270608

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4993, Miss = 250, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 3331, Miss = 168, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3458, Miss = 232, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 3193, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3461, Miss = 244, Miss_rate = 0.070, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 3262, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3251, Miss = 224, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3290, Miss = 257, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3190, Miss = 184, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3247, Miss = 272, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3100, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3215, Miss = 210, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 40991
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0646
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29800
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=40991
icnt_total_pkts_simt_to_mem=18356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.124
	minimum = 5
	maximum = 205
Network latency average = 17.124
	minimum = 5
	maximum = 205
Slowest packet = 49309
Flit latency average = 17.124
	minimum = 5
	maximum = 205
Slowest flit = 49309
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.182059
	minimum = 0.128247 (at node 11)
	maximum = 0.671672 (at node 15)
Accepted packet rate average = 0.182059
	minimum = 0.132711 (at node 20)
	maximum = 0.618101 (at node 15)
Injected flit rate average = 0.182059
	minimum = 0.128247 (at node 11)
	maximum = 0.671672 (at node 15)
Accepted flit rate average= 0.182059
	minimum = 0.132711 (at node 20)
	maximum = 0.618101 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.77567 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39.375 (8 samples)
Network latency average = 6.77567 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39.375 (8 samples)
Flit latency average = 6.77567 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0592267 (8 samples)
	minimum = 0.0306922 (8 samples)
	maximum = 0.172878 (8 samples)
Accepted packet rate average = 0.0592267 (8 samples)
	minimum = 0.0351979 (8 samples)
	maximum = 0.142747 (8 samples)
Injected flit rate average = 0.0592267 (8 samples)
	minimum = 0.0306922 (8 samples)
	maximum = 0.172878 (8 samples)
Accepted flit rate average = 0.0592267 (8 samples)
	minimum = 0.0351979 (8 samples)
	maximum = 0.142747 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 528488 (inst/sec)
gpgpu_simulation_rate = 2725 (cycle/sec)
gpgpu_silicon_slowdown = 110091x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 31988
gpu_sim_insn = 1510919
gpu_ipc =      47.2339
gpu_tot_sim_cycle = 81054
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     136.0045
gpu_tot_issued_cta = 1152
gpu_occupancy = 28.3889% 
gpu_tot_occupancy = 30.0000% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3305
partiton_level_parallism_total  =       0.7515
partiton_level_parallism_util =       1.9253
partiton_level_parallism_util_total  =       1.7679
L2_BW  =      30.8378 GB/Sec
L2_BW_total  =      17.0251 GB/Sec
gpu_total_sim_rate=408285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 7763, Miss = 3969, Miss_rate = 0.511, Pending_hits = 973, Reservation_fails = 26
	L1D_cache_core[1]: Access = 7971, Miss = 3908, Miss_rate = 0.490, Pending_hits = 997, Reservation_fails = 29
	L1D_cache_core[2]: Access = 7841, Miss = 4069, Miss_rate = 0.519, Pending_hits = 1042, Reservation_fails = 51
	L1D_cache_core[3]: Access = 8655, Miss = 4322, Miss_rate = 0.499, Pending_hits = 1012, Reservation_fails = 27
	L1D_cache_core[4]: Access = 7303, Miss = 3587, Miss_rate = 0.491, Pending_hits = 967, Reservation_fails = 3
	L1D_cache_core[5]: Access = 7498, Miss = 3630, Miss_rate = 0.484, Pending_hits = 986, Reservation_fails = 10
	L1D_cache_core[6]: Access = 7919, Miss = 4043, Miss_rate = 0.511, Pending_hits = 1062, Reservation_fails = 67
	L1D_cache_core[7]: Access = 7940, Miss = 3887, Miss_rate = 0.490, Pending_hits = 1042, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6868, Miss = 3400, Miss_rate = 0.495, Pending_hits = 1014, Reservation_fails = 35
	L1D_cache_core[9]: Access = 8395, Miss = 4272, Miss_rate = 0.509, Pending_hits = 1078, Reservation_fails = 242
	L1D_cache_core[10]: Access = 8042, Miss = 4190, Miss_rate = 0.521, Pending_hits = 919, Reservation_fails = 84
	L1D_cache_core[11]: Access = 8146, Miss = 4026, Miss_rate = 0.494, Pending_hits = 1018, Reservation_fails = 53
	L1D_cache_core[12]: Access = 7543, Miss = 3779, Miss_rate = 0.501, Pending_hits = 1036, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8171, Miss = 4142, Miss_rate = 0.507, Pending_hits = 1045, Reservation_fails = 83
	L1D_cache_core[14]: Access = 7845, Miss = 3963, Miss_rate = 0.505, Pending_hits = 1095, Reservation_fails = 79
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 59187
	L1D_total_cache_miss_rate = 0.5020
	L1D_total_cache_pending_hits = 15286
	L1D_total_cache_reservation_fails = 789
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 333906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 789
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1525, 1483, 712, 1141, 1005, 1160, 777, 1014, 1412, 1819, 1066, 1221, 941, 1298, 1004, 1129, 1460, 1325, 1293, 1232, 1264, 1106, 1274, 1033, 1088, 1012, 1001, 773, 940, 1106, 835, 1408, 209, 209, 231, 220, 220, 231, 231, 198, 198, 220, 209, 231, 242, 220, 209, 231, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 17879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27515
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64050	W0_Idle:215873	W0_Scoreboard:1152373	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220120 {8:27515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4402400 {40:110060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 388 
max_icnt2mem_latency = 243 
maxmrqlatency = 48 
max_icnt2sh_latency = 102 
averagemflatency = 156 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 11 
mrq_lat_table:10276 	1371 	1578 	3355 	262 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	13113 	128036 	2236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	59332 	862 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72967 	46303 	18866 	5002 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        36        40        40        24        28        44        36        32        40        24        36 
dram[1]:        40        48        36        60        20        36        24        44        52        48        52        60        36        40        44        20 
dram[2]:        44        40        48        36        36        24        24        28        20        40        40        40        32        44        28        32 
dram[3]:        36        44        44        56        40        31        28        24        52        28        32        32        28        56        36        32 
dram[4]:        60        40        52        44        28        16        28        28        44        44        32        68        48        36        17        32 
dram[5]:        36        48        52        36        28        20        40        36        28        64        40        32        24        32        32        24 
maximum service time to same row:
dram[0]:      7239      7190     10597     11383     13569      4548      6573      6039      7381      6453     12780      6757      6396      6647      6766      9191 
dram[1]:      6908     11454      9657     12846      5511     14608      5197      5248      6603      6686      6683      7516      6271      6362      6607      6025 
dram[2]:      9585      5406     10035     13635     12420     10065      5011      5070      6712      7170      6836      6626      6572      6362      6726      8723 
dram[3]:     10272      6901     11219      7737      5490      8685     11200      5134      7074      8054      6908      6623      6426      5893      6730      8705 
dram[4]:      6968      7569     13523      9408      5574      5351      5226      5288     10754      7205      7606      6583      7257      7442      7770      9565 
dram[5]:      6609      8983      6670      4913     13129      7878      5368      4388      8557      7111      6602      6634      6823      6458      6739      7010 
average row accesses per activate:
dram[0]: 12.210526 20.000000 10.642858 11.272727  9.062500 12.105263 12.500000  6.806452 13.818182 14.181818 22.666666 18.500000 12.333333 11.083333 10.166667 15.909091 
dram[1]: 15.416667 13.000000 10.280000 13.055555  8.400000  7.275862  4.972973  6.176471 13.818182 15.111111 28.799999 21.714285  9.666667 12.071428 15.111111  7.166667 
dram[2]: 13.615385 14.428572 13.250000 11.750000 10.315789  8.884615  8.826087  7.034483 10.500000 23.333334 15.555555 19.500000 11.461538 17.625000 10.470589  8.473684 
dram[3]: 15.400000 18.363636 12.250000 17.846153  7.320000 10.040000  7.851852  7.129032 13.454545 13.333333 17.777779 15.555555  8.777778 12.533334  9.157895  8.400000 
dram[4]: 16.714285 18.666666 17.000000 17.909090 10.333333  5.303030  7.593750  6.764706 21.142857 18.500000 17.714285 21.714285 12.076923 10.055555  8.300000  9.600000 
dram[5]: 13.533334 17.666666 12.050000 12.705882 12.066667  5.466667 10.350000  6.851852 15.200000 21.500000 21.000000 17.500000 10.666667 10.071428  9.944445 10.307693 
average row locality = 16856/1516 = 11.118733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         3         0         1         7         4        10        12        19         0         0         0         0         0         0         2         2 
dram[1]:         0         2         5         1         7        12        17        19         0         0         0         0         1         0         4         6 
dram[2]:         1         2         2         1         6         8        14        14         0         0         0         0         1         0         2         3 
dram[3]:         2         2         3         3         6         7        15        20         0         0         0         0         3         0         4         1 
dram[4]:         2         0         1         1         6        11        22        19         0         0         0         0         1         0         4         3 
dram[5]:         1         0         2         3         7        10        17        11         0         0         0         0         0         0         1         1 
total dram writes = 377
min_bank_accesses = 0!
chip skew: 74/53 = 1.40
average mf latency per bank:
dram[0]:      46074    none      103771     19343     31996     17000     18631     12307    none      none      none      none      none      none       45900     64688
dram[1]:     none       59676     29645    143667     22083     14051     13278     11813    none      none      none      none      403724    none       25040     16410
dram[2]:     114394     65677     63579    135237     24400     22899     16267     16020    none      none      none      none      408544    none       54647     34383
dram[3]:      53034     63651     39981     45655     23558     25247     14977     11092    none      none      none      none      127515    none       27247     92330
dram[4]:      69685    none      139141    119920     24667     15436     10638     12168    none      none      none      none      387032    none       26371     36454
dram[5]:     129417    none       64533     41300     22820     14712     13843     19883    none      none      none      none      none      none      111118    112495
maximum mf latency per bank:
dram[0]:        280       311       277       355       347       261       329       370       388       328       378       355       284       269       267       296
dram[1]:        276       294       291       293       341       289       278       283       324       327       361       309       285       279       265       294
dram[2]:        285       290       276       287       324       313       285       329       360       367       360       336       259       280       273       307
dram[3]:        318       281       331       284       338       310       273       270       339       360       312       354       260       274       275       282
dram[4]:        277       260       313       282       317       363       343       344       340       368       319       315       283       270       289       266
dram[5]:        263       284       283       283       353       311       285       275       369       328       320       325       273       271       262       262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249624 n_nop=246402 n_act=235 n_pre=219 n_ref_event=94222486568528 n_req=2740 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.02219
n_activity=17648 dram_eff=0.3139
bk0: 230a 248776i bk1: 180a 249081i bk2: 148a 249027i bk3: 240a 248631i bk4: 140a 248998i bk5: 220a 248679i bk6: 168a 248877i bk7: 192a 248364i bk8: 152a 249072i bk9: 156a 249022i bk10: 136a 249196i bk11: 148a 249185i bk12: 148a 249110i bk13: 132a 249115i bk14: 120a 249184i bk15: 172a 248832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917153
Row_Buffer_Locality_read = 0.928039
Row_Buffer_Locality_write = 0.413793
Bank_Level_Parallism = 1.200036
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.041757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022193 
total_CMD = 249624 
util_bw = 5540 
Wasted_Col = 4172 
Wasted_Row = 2057 
Idle = 237855 

BW Util Bottlenecks: 
RCDc_limit = 2167 
RCDWRc_limit = 194 
WTRc_limit = 111 
RTWc_limit = 491 
CCDLc_limit = 1728 
rwq = 0 
CCDLc_limit_alone = 1638 
WTRc_limit_alone = 108 
RTWc_limit_alone = 404 

Commands details: 
total_CMD = 249624 
n_nop = 246402 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 235 
n_pre = 219 
n_ref = 94222486568528 
n_req = 2740 
total_req = 2770 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 2770 
Row_Bus_Util =  0.001819 
CoL_Bus_Util = 0.011097 
Either_Row_CoL_Bus_Util = 0.012907 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000621 
queue_avg = 0.090789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0907885
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249624 n_nop=246238 n_act=284 n_pre=268 n_ref_event=94222487414896 n_req=2808 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=109 bw_util=0.02276
n_activity=19015 dram_eff=0.2988
bk0: 184a 249078i bk1: 192a 248893i bk2: 252a 248576i bk3: 232a 248754i bk4: 160a 248755i bk5: 200a 248448i bk6: 168a 248229i bk7: 192a 248193i bk8: 152a 249013i bk9: 136a 249125i bk10: 144a 249228i bk11: 152a 249202i bk12: 144a 249008i bk13: 168a 249013i bk14: 132a 249176i bk15: 124a 248959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900997
Row_Buffer_Locality_read = 0.919107
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.201638
Bank_Level_Parallism_Col = 1.158796
Bank_Level_Parallism_Ready = 1.032281
write_to_read_ratio_blp_rw_average = 0.112857
GrpLevelPara = 1.113061 

BW Util details:
bwutil = 0.022762 
total_CMD = 249624 
util_bw = 5682 
Wasted_Col = 4688 
Wasted_Row = 2632 
Idle = 236622 

BW Util Bottlenecks: 
RCDc_limit = 2476 
RCDWRc_limit = 331 
WTRc_limit = 70 
RTWc_limit = 648 
CCDLc_limit = 1773 
rwq = 0 
CCDLc_limit_alone = 1645 
WTRc_limit_alone = 66 
RTWc_limit_alone = 524 

Commands details: 
total_CMD = 249624 
n_nop = 246238 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 109 
n_act = 284 
n_pre = 268 
n_ref = 94222487414896 
n_req = 2808 
total_req = 2841 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 2841 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.011381 
Either_Row_CoL_Bus_Util = 0.013564 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.002067 
queue_avg = 0.107986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.107986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249624 n_nop=246309 n_act=252 n_pre=236 n_ref_event=0 n_req=2809 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.02269
n_activity=18404 dram_eff=0.3078
bk0: 176a 249031i bk1: 200a 248897i bk2: 208a 248848i bk3: 232a 248722i bk4: 188a 248780i bk5: 220a 248537i bk6: 188a 248379i bk7: 188a 248190i bk8: 84a 249225i bk9: 140a 249189i bk10: 140a 249137i bk11: 156a 249129i bk12: 148a 249123i bk13: 140a 249210i bk14: 176a 248973i bk15: 156a 248705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911712
Row_Buffer_Locality_read = 0.925912
Row_Buffer_Locality_write = 0.347826
Bank_Level_Parallism = 1.251711
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.077438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022690 
total_CMD = 249624 
util_bw = 5664 
Wasted_Col = 4288 
Wasted_Row = 2284 
Idle = 237388 

BW Util Bottlenecks: 
RCDc_limit = 2226 
RCDWRc_limit = 255 
WTRc_limit = 42 
RTWc_limit = 670 
CCDLc_limit = 1786 
rwq = 0 
CCDLc_limit_alone = 1650 
WTRc_limit_alone = 41 
RTWc_limit_alone = 535 

Commands details: 
total_CMD = 249624 
n_nop = 246309 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 252 
n_pre = 236 
n_ref = 0 
n_req = 2809 
total_req = 2832 

Dual Bus Interface Util: 
issued_total_row = 488 
issued_total_col = 2832 
Row_Bus_Util =  0.001955 
CoL_Bus_Util = 0.011345 
Either_Row_CoL_Bus_Util = 0.013280 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001508 
queue_avg = 0.099654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0996539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249624 n_nop=246210 n_act=268 n_pre=252 n_ref_event=0 n_req=2865 n_rd=2792 n_rd_L2_A=0 n_write=0 n_wr_bk=107 bw_util=0.02323
n_activity=18830 dram_eff=0.3079
bk0: 152a 248973i bk1: 200a 249008i bk2: 192a 248789i bk3: 228a 248815i bk4: 176a 248689i bk5: 240a 248549i bk6: 196a 248504i bk7: 204a 248302i bk8: 148a 249040i bk9: 120a 249184i bk10: 160a 249143i bk11: 140a 249169i bk12: 156a 248945i bk13: 188a 248974i bk14: 168a 248847i bk15: 124a 249065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908202
Row_Buffer_Locality_read = 0.922994
Row_Buffer_Locality_write = 0.342466
Bank_Level_Parallism = 1.224935
Bank_Level_Parallism_Col = 1.198914
Bank_Level_Parallism_Ready = 1.065427
write_to_read_ratio_blp_rw_average = 0.090657
GrpLevelPara = 1.146442 

BW Util details:
bwutil = 0.023227 
total_CMD = 249624 
util_bw = 5798 
Wasted_Col = 4388 
Wasted_Row = 2393 
Idle = 237045 

BW Util Bottlenecks: 
RCDc_limit = 2327 
RCDWRc_limit = 258 
WTRc_limit = 67 
RTWc_limit = 523 
CCDLc_limit = 1755 
rwq = 0 
CCDLc_limit_alone = 1669 
WTRc_limit_alone = 66 
RTWc_limit_alone = 438 

Commands details: 
total_CMD = 249624 
n_nop = 246210 
Read = 2792 
Write = 0 
L2_Alloc = 0 
L2_WB = 107 
n_act = 268 
n_pre = 252 
n_ref = 0 
n_req = 2865 
total_req = 2899 

Dual Bus Interface Util: 
issued_total_row = 520 
issued_total_col = 2899 
Row_Bus_Util =  0.002083 
CoL_Bus_Util = 0.011613 
Either_Row_CoL_Bus_Util = 0.013677 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001465 
queue_avg = 0.102394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.102394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249624 n_nop=246243 n_act=262 n_pre=246 n_ref_event=227392 n_req=2843 n_rd=2768 n_rd_L2_A=0 n_write=0 n_wr_bk=107 bw_util=0.02303
n_activity=18505 dram_eff=0.3107
bk0: 232a 248872i bk1: 168a 249092i bk2: 216a 248909i bk3: 196a 248984i bk4: 148a 248812i bk5: 164a 248432i bk6: 224a 248301i bk7: 212a 248107i bk8: 148a 249067i bk9: 148a 249078i bk10: 124a 249155i bk11: 152a 249156i bk12: 156a 249071i bk13: 180a 248898i bk14: 160a 248785i bk15: 140a 248971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909954
Row_Buffer_Locality_read = 0.924855
Row_Buffer_Locality_write = 0.360000
Bank_Level_Parallism = 1.249832
Bank_Level_Parallism_Col = 1.228400
Bank_Level_Parallism_Ready = 1.098508
write_to_read_ratio_blp_rw_average = 0.105169
GrpLevelPara = 1.169315 

BW Util details:
bwutil = 0.023035 
total_CMD = 249624 
util_bw = 5750 
Wasted_Col = 4396 
Wasted_Row = 2400 
Idle = 237078 

BW Util Bottlenecks: 
RCDc_limit = 2251 
RCDWRc_limit = 295 
WTRc_limit = 55 
RTWc_limit = 598 
CCDLc_limit = 1785 
rwq = 0 
CCDLc_limit_alone = 1669 
WTRc_limit_alone = 51 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 249624 
n_nop = 246243 
Read = 2768 
Write = 0 
L2_Alloc = 0 
L2_WB = 107 
n_act = 262 
n_pre = 246 
n_ref = 227392 
n_req = 2843 
total_req = 2875 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 2875 
Row_Bus_Util =  0.002035 
CoL_Bus_Util = 0.011517 
Either_Row_CoL_Bus_Util = 0.013544 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000592 
queue_avg = 0.106160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.10616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249624 n_nop=246323 n_act=252 n_pre=236 n_ref_event=0 n_req=2791 n_rd=2724 n_rd_L2_A=0 n_write=0 n_wr_bk=94 bw_util=0.02258
n_activity=17906 dram_eff=0.3148
bk0: 200a 248828i bk1: 212a 248981i bk2: 236a 248665i bk3: 212a 248786i bk4: 176a 248887i bk5: 152a 248509i bk6: 188a 248512i bk7: 172a 248444i bk8: 152a 249028i bk9: 172a 249071i bk10: 168a 249072i bk11: 140a 249117i bk12: 96a 249235i bk13: 140a 249038i bk14: 176a 248878i bk15: 132a 249077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912576
Row_Buffer_Locality_read = 0.926946
Row_Buffer_Locality_write = 0.328358
Bank_Level_Parallism = 1.263241
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.089305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022578 
total_CMD = 249624 
util_bw = 5636 
Wasted_Col = 4288 
Wasted_Row = 2144 
Idle = 237556 

BW Util Bottlenecks: 
RCDc_limit = 2210 
RCDWRc_limit = 242 
WTRc_limit = 53 
RTWc_limit = 648 
CCDLc_limit = 1759 
rwq = 0 
CCDLc_limit_alone = 1624 
WTRc_limit_alone = 51 
RTWc_limit_alone = 515 

Commands details: 
total_CMD = 249624 
n_nop = 246323 
Read = 2724 
Write = 0 
L2_Alloc = 0 
L2_WB = 94 
n_act = 252 
n_pre = 236 
n_ref = 0 
n_req = 2791 
total_req = 2818 

Dual Bus Interface Util: 
issued_total_row = 488 
issued_total_col = 2818 
Row_Bus_Util =  0.001955 
CoL_Bus_Util = 0.011289 
Either_Row_CoL_Bus_Util = 0.013224 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001515 
queue_avg = 0.102718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.102718

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13304, Miss = 1298, Miss_rate = 0.098, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 12303, Miss = 1522, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12144, Miss = 1371, Miss_rate = 0.113, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 12036, Miss = 1451, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11718, Miss = 1363, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 11999, Miss = 1500, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 11412, Miss = 1455, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11621, Miss = 1523, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12125, Miss = 1471, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11893, Miss = 1411, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11635, Miss = 1446, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11555, Miss = 1381, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 143745
L2_total_cache_misses = 17192
L2_total_cache_miss_rate = 0.1196
L2_total_cache_pending_hits = 67
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12354
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 529
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 110060
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=143745
icnt_total_pkts_simt_to_mem=60915
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.08007
	minimum = 5
	maximum = 100
Network latency average = 9.08007
	minimum = 5
	maximum = 100
Slowest packet = 65179
Flit latency average = 9.08007
	minimum = 5
	maximum = 100
Slowest flit = 65179
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.168249
	minimum = 0.0754345 (at node 8)
	maximum = 0.28048 (at node 16)
Accepted packet rate average = 0.168249
	minimum = 0.108259 (at node 21)
	maximum = 0.248343 (at node 9)
Injected flit rate average = 0.168249
	minimum = 0.0754345 (at node 8)
	maximum = 0.28048 (at node 16)
Accepted flit rate average= 0.168249
	minimum = 0.108259 (at node 21)
	maximum = 0.248343 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.03172 (9 samples)
	minimum = 5 (9 samples)
	maximum = 46.1111 (9 samples)
Network latency average = 7.03172 (9 samples)
	minimum = 5 (9 samples)
	maximum = 46.1111 (9 samples)
Flit latency average = 7.03172 (9 samples)
	minimum = 5 (9 samples)
	maximum = 46.1111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0713404 (9 samples)
	minimum = 0.0356636 (9 samples)
	maximum = 0.184834 (9 samples)
Accepted packet rate average = 0.0713404 (9 samples)
	minimum = 0.0433158 (9 samples)
	maximum = 0.15448 (9 samples)
Injected flit rate average = 0.0713404 (9 samples)
	minimum = 0.0356636 (9 samples)
	maximum = 0.184834 (9 samples)
Accepted flit rate average = 0.0713404 (9 samples)
	minimum = 0.0433158 (9 samples)
	maximum = 0.15448 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 408285 (inst/sec)
gpgpu_simulation_rate = 3002 (cycle/sec)
gpgpu_silicon_slowdown = 99933x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 3511
gpu_sim_insn = 1211812
gpu_ipc =     345.1472
gpu_tot_sim_cycle = 84565
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     144.6877
gpu_tot_issued_cta = 1280
gpu_occupancy = 81.2429% 
gpu_tot_occupancy = 32.3680% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4586
partiton_level_parallism_total  =       0.8224
partiton_level_parallism_util =       2.9451
partiton_level_parallism_util_total  =       1.8602
L2_BW  =      27.8020 GB/Sec
L2_BW_total  =      17.4725 GB/Sec
gpu_total_sim_rate=421914

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 8395, Miss = 4473, Miss_rate = 0.533, Pending_hits = 1067, Reservation_fails = 26
	L1D_cache_core[1]: Access = 8687, Miss = 4480, Miss_rate = 0.516, Pending_hits = 1103, Reservation_fails = 128
	L1D_cache_core[2]: Access = 8473, Miss = 4573, Miss_rate = 0.540, Pending_hits = 1136, Reservation_fails = 51
	L1D_cache_core[3]: Access = 9371, Miss = 4894, Miss_rate = 0.522, Pending_hits = 1117, Reservation_fails = 141
	L1D_cache_core[4]: Access = 7935, Miss = 4091, Miss_rate = 0.516, Pending_hits = 1061, Reservation_fails = 22
	L1D_cache_core[5]: Access = 8138, Miss = 4142, Miss_rate = 0.509, Pending_hits = 1080, Reservation_fails = 55
	L1D_cache_core[6]: Access = 8635, Miss = 4615, Miss_rate = 0.534, Pending_hits = 1169, Reservation_fails = 67
	L1D_cache_core[7]: Access = 8660, Miss = 4463, Miss_rate = 0.515, Pending_hits = 1148, Reservation_fails = 89
	L1D_cache_core[8]: Access = 7500, Miss = 3904, Miss_rate = 0.521, Pending_hits = 1109, Reservation_fails = 122
	L1D_cache_core[9]: Access = 9111, Miss = 4844, Miss_rate = 0.532, Pending_hits = 1183, Reservation_fails = 389
	L1D_cache_core[10]: Access = 8746, Miss = 4750, Miss_rate = 0.543, Pending_hits = 1025, Reservation_fails = 84
	L1D_cache_core[11]: Access = 8782, Miss = 4534, Miss_rate = 0.516, Pending_hits = 1111, Reservation_fails = 73
	L1D_cache_core[12]: Access = 8263, Miss = 4355, Miss_rate = 0.527, Pending_hits = 1143, Reservation_fails = 151
	L1D_cache_core[13]: Access = 8891, Miss = 4718, Miss_rate = 0.531, Pending_hits = 1151, Reservation_fails = 130
	L1D_cache_core[14]: Access = 8481, Miss = 4471, Miss_rate = 0.527, Pending_hits = 1187, Reservation_fails = 168
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 67307
	L1D_total_cache_miss_rate = 0.5256
	L1D_total_cache_pending_hits = 16790
	L1D_total_cache_reservation_fails = 1696
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 122400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 789
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 278
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 629
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1612, 1570, 799, 1228, 1092, 1247, 864, 1101, 1499, 1906, 1153, 1308, 1028, 1385, 1091, 1216, 1547, 1412, 1380, 1319, 1340, 1193, 1361, 1120, 1175, 1099, 1077, 860, 1027, 1193, 922, 1495, 267, 267, 289, 278, 278, 289, 289, 256, 256, 278, 267, 289, 300, 278, 267, 289, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 17879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28027
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69566	W0_Idle:224722	W0_Scoreboard:1178620	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 224216 {8:28027,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4484320 {40:112108,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 627 
max_icnt2mem_latency = 483 
maxmrqlatency = 48 
max_icnt2sh_latency = 102 
averagemflatency = 163 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 11 
mrq_lat_table:10285 	1371 	1578 	3355 	262 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	13387 	133569 	6153 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	62025 	2235 	3137 	2045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	79768 	48465 	19994 	5079 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	167 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        36        40        40        24        28        44        36        32        40        24        36 
dram[1]:        40        48        36        60        20        36        24        44        52        48        52        60        36        40        44        20 
dram[2]:        44        40        48        36        36        24        24        28        20        40        40        40        32        44        28        32 
dram[3]:        36        44        44        56        40        31        28        24        52        28        32        32        28        56        36        32 
dram[4]:        60        40        52        44        28        16        28        28        44        44        32        68        48        36        17        32 
dram[5]:        36        48        52        36        28        20        40        36        28        64        40        32        24        32        32        24 
maximum service time to same row:
dram[0]:      7239      7190     10597     11383     13569      4548      6573      6039      7381      6453     12780      6757      6396      6647      6766      9191 
dram[1]:      6908     11454      9657     12846      5511     14608      5197      5248      6603      6686      6683      7516      6271      6362      6607      6025 
dram[2]:      9585      5406     10035     13635     12420     10065      5011      5070      6712      7170      6836      6626      6572      6362      6726      8723 
dram[3]:     10272      6901     11219      7737      5490      8685     11200      5134      7074      8054      6908      6623      6426      5893      6730      8705 
dram[4]:      6968      7569     13523      9408      5574      5351      5226      5288     10754      7205      7606      6583      7257      7442      7770      9565 
dram[5]:      6609      8983      6670      4913     13129      7878      5368      4388      8557      7111      6602      6634      6823      6458      6739      7010 
average row accesses per activate:
dram[0]: 11.700000 20.000000 10.642858 11.272727  9.062500 12.105263 12.500000  6.806452 13.818182 14.181818 22.666666 18.500000 12.333333 11.083333 10.166667 15.909091 
dram[1]: 14.307693 13.000000 10.280000 12.421053  8.400000  7.275862  4.972973  6.176471 13.818182 15.111111 28.799999 21.714285  9.666667 12.071428 15.111111  7.166667 
dram[2]: 13.615385 14.428572 12.529411 11.750000 10.315789  8.884615  8.826087  7.034483 10.500000 23.333334 15.555555 19.500000 11.461538 17.625000 10.470589  8.473684 
dram[3]: 15.400000 18.363636 12.250000 17.846153  7.320000 10.040000  7.851852  7.129032 13.454545 13.333333 17.777779 15.555555  8.777778 12.533334  9.210526  8.400000 
dram[4]: 16.714285 17.000000 17.000000 17.909090 10.333333  5.303030  7.625000  6.764706 21.142857 18.500000 17.714285 21.714285 12.076923 10.055555  8.300000  9.600000 
dram[5]: 13.533334 17.666666 12.050000 12.705882 12.066667  5.466667 10.350000  6.851852 15.200000 21.500000 21.000000 17.500000 10.666667 10.071428  9.944445 10.307693 
average row locality = 16865/1521 = 11.088099
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         4         0         1         7         4        10        12        19         0         0         0         0         0         0         2         2 
dram[1]:         1         2         5         2         7        12        17        19         0         0         0         0         1         0         4         6 
dram[2]:         1         2         2         1         6         8        14        14         0         0         0         0         1         0         2         3 
dram[3]:         2         2         3         3         6         7        15        20         0         0         0         0         3         0         5         1 
dram[4]:         2         2         1         1         6        11        24        19         0         0         0         0         1         0         4         3 
dram[5]:         1         0         2         3         7        10        17        11         0         0         0         0         0         0         1         1 
total dram writes = 385
min_bank_accesses = 0!
chip skew: 76/53 = 1.43
average mf latency per bank:
dram[0]:      34555    none      103771     19343     34606     18141     21455     13877    none      none      none      none      none      none       45900     64688
dram[1]:     129249     59676     29645     71833     24118     15212     15251     13577    none      none      none      none      430289    none       25040     16410
dram[2]:     114394     65677     63579    135237     26525     24429     18320     18132    none      none      none      none      429182    none       54647     34383
dram[3]:      53034     63651     39981     45655     26138     27447     16947     12662    none      none      none      none      135780    none       21797     92330
dram[4]:      69685     55842    139141    119920     26569     16635     11054     13688    none      none      none      none      405656    none       26371     36454
dram[5]:     129417    none       64533     41300     25152     16131     16028     22429    none      none      none      none      none      none      111118    112495
maximum mf latency per bank:
dram[0]:        280       311       277       355       479       391       578       611       627       579       577       591       489       317       267       296
dram[1]:        276       294       291       293       526       477       462       402       553       580       572       511       477       377       265       294
dram[2]:        285       290       276       287       444       602       564       602       581       560       590       581       397       414       273       307
dram[3]:        318       281       331       284       513       524       417       450       553       583       505       558       407       459       275       282
dram[4]:        277       260       313       282       441       600       527       608       574       617       598       554       406       381       289       266
dram[5]:        263       284       283       283       563       485       481       365       589       547       536       542       450       415       262       262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260435 n_nop=257209 n_act=236 n_pre=220 n_ref_event=94222486568528 n_req=2742 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=90 bw_util=0.02129
n_activity=17711 dram_eff=0.313
bk0: 230a 259568i bk1: 180a 259891i bk2: 148a 259837i bk3: 240a 259441i bk4: 140a 259808i bk5: 220a 259490i bk6: 168a 259688i bk7: 192a 259175i bk8: 152a 259883i bk9: 156a 259833i bk10: 136a 260007i bk11: 148a 259996i bk12: 148a 259921i bk13: 132a 259927i bk14: 120a 259996i bk15: 172a 259644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916849
Row_Buffer_Locality_read = 0.928039
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.199658
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.041727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021287 
total_CMD = 260435 
util_bw = 5544 
Wasted_Col = 4179 
Wasted_Row = 2069 
Idle = 248643 

BW Util Bottlenecks: 
RCDc_limit = 2167 
RCDWRc_limit = 201 
WTRc_limit = 111 
RTWc_limit = 491 
CCDLc_limit = 1728 
rwq = 0 
CCDLc_limit_alone = 1638 
WTRc_limit_alone = 108 
RTWc_limit_alone = 404 

Commands details: 
total_CMD = 260435 
n_nop = 257209 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 90 
n_act = 236 
n_pre = 220 
n_ref = 94222486568528 
n_req = 2742 
total_req = 2772 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 2772 
Row_Bus_Util =  0.001751 
CoL_Bus_Util = 0.010644 
Either_Row_CoL_Bus_Util = 0.012387 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000620 
queue_avg = 0.087020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0870198
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260435 n_nop=257042 n_act=286 n_pre=270 n_ref_event=94222487414896 n_req=2810 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.02184
n_activity=19119 dram_eff=0.2975
bk0: 184a 259870i bk1: 192a 259703i bk2: 252a 259387i bk3: 232a 259542i bk4: 160a 259564i bk5: 200a 259257i bk6: 168a 259040i bk7: 192a 259004i bk8: 152a 259824i bk9: 136a 259936i bk10: 144a 260039i bk11: 152a 260013i bk12: 144a 259820i bk13: 168a 259825i bk14: 132a 259988i bk15: 124a 259771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900356
Row_Buffer_Locality_read = 0.919107
Row_Buffer_Locality_write = 0.243590
Bank_Level_Parallism = 1.200938
Bank_Level_Parallism_Col = 1.158509
Bank_Level_Parallism_Ready = 1.032247
write_to_read_ratio_blp_rw_average = 0.114458
GrpLevelPara = 1.112857 

BW Util details:
bwutil = 0.021840 
total_CMD = 260435 
util_bw = 5688 
Wasted_Col = 4703 
Wasted_Row = 2656 
Idle = 247388 

BW Util Bottlenecks: 
RCDc_limit = 2476 
RCDWRc_limit = 345 
WTRc_limit = 70 
RTWc_limit = 648 
CCDLc_limit = 1774 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 66 
RTWc_limit_alone = 524 

Commands details: 
total_CMD = 260435 
n_nop = 257042 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 286 
n_pre = 270 
n_ref = 94222487414896 
n_req = 2810 
total_req = 2844 

Dual Bus Interface Util: 
issued_total_row = 556 
issued_total_col = 2844 
Row_Bus_Util =  0.002135 
CoL_Bus_Util = 0.010920 
Either_Row_CoL_Bus_Util = 0.013028 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.002063 
queue_avg = 0.103504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.103504
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260435 n_nop=257117 n_act=253 n_pre=237 n_ref_event=0 n_req=2810 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=93 bw_util=0.02176
n_activity=18456 dram_eff=0.307
bk0: 176a 259843i bk1: 200a 259709i bk2: 208a 259640i bk3: 232a 259532i bk4: 188a 259590i bk5: 220a 259347i bk6: 188a 259190i bk7: 188a 259001i bk8: 84a 260036i bk9: 140a 260000i bk10: 140a 259948i bk11: 156a 259940i bk12: 148a 259934i bk13: 140a 260021i bk14: 176a 259784i bk15: 156a 259516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911388
Row_Buffer_Locality_read = 0.925912
Row_Buffer_Locality_write = 0.342857
Bank_Level_Parallism = 1.251276
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.077410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021756 
total_CMD = 260435 
util_bw = 5666 
Wasted_Col = 4295 
Wasted_Row = 2296 
Idle = 248178 

BW Util Bottlenecks: 
RCDc_limit = 2226 
RCDWRc_limit = 262 
WTRc_limit = 42 
RTWc_limit = 670 
CCDLc_limit = 1786 
rwq = 0 
CCDLc_limit_alone = 1650 
WTRc_limit_alone = 41 
RTWc_limit_alone = 535 

Commands details: 
total_CMD = 260435 
n_nop = 257117 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 93 
n_act = 253 
n_pre = 237 
n_ref = 0 
n_req = 2810 
total_req = 2833 

Dual Bus Interface Util: 
issued_total_row = 490 
issued_total_col = 2833 
Row_Bus_Util =  0.001881 
CoL_Bus_Util = 0.010878 
Either_Row_CoL_Bus_Util = 0.012740 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001507 
queue_avg = 0.095517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0955171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260435 n_nop=257020 n_act=268 n_pre=252 n_ref_event=0 n_req=2866 n_rd=2792 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.02227
n_activity=18841 dram_eff=0.3078
bk0: 152a 259784i bk1: 200a 259819i bk2: 192a 259600i bk3: 228a 259626i bk4: 176a 259500i bk5: 240a 259360i bk6: 196a 259315i bk7: 204a 259113i bk8: 148a 259851i bk9: 120a 259995i bk10: 160a 259954i bk11: 140a 259980i bk12: 156a 259756i bk13: 188a 259785i bk14: 168a 259658i bk15: 124a 259876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908234
Row_Buffer_Locality_read = 0.922994
Row_Buffer_Locality_write = 0.351351
Bank_Level_Parallism = 1.224916
Bank_Level_Parallism_Col = 1.198892
Bank_Level_Parallism_Ready = 1.065405
write_to_read_ratio_blp_rw_average = 0.090756
GrpLevelPara = 1.146426 

BW Util details:
bwutil = 0.022270 
total_CMD = 260435 
util_bw = 5800 
Wasted_Col = 4388 
Wasted_Row = 2393 
Idle = 247854 

BW Util Bottlenecks: 
RCDc_limit = 2327 
RCDWRc_limit = 258 
WTRc_limit = 67 
RTWc_limit = 523 
CCDLc_limit = 1755 
rwq = 0 
CCDLc_limit_alone = 1669 
WTRc_limit_alone = 66 
RTWc_limit_alone = 438 

Commands details: 
total_CMD = 260435 
n_nop = 257020 
Read = 2792 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 268 
n_pre = 252 
n_ref = 0 
n_req = 2866 
total_req = 2900 

Dual Bus Interface Util: 
issued_total_row = 520 
issued_total_col = 2900 
Row_Bus_Util =  0.001997 
CoL_Bus_Util = 0.011135 
Either_Row_CoL_Bus_Util = 0.013113 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001464 
queue_avg = 0.098143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0981435
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260435 n_nop=257048 n_act=263 n_pre=247 n_ref_event=227392 n_req=2846 n_rd=2768 n_rd_L2_A=0 n_write=0 n_wr_bk=111 bw_util=0.02211
n_activity=18582 dram_eff=0.3099
bk0: 232a 259684i bk1: 168a 259884i bk2: 216a 259719i bk3: 196a 259794i bk4: 148a 259622i bk5: 164a 259242i bk6: 224a 259108i bk7: 212a 258918i bk8: 148a 259878i bk9: 148a 259889i bk10: 124a 259966i bk11: 152a 259967i bk12: 156a 259882i bk13: 180a 259710i bk14: 160a 259597i bk15: 140a 259783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909698
Row_Buffer_Locality_read = 0.924855
Row_Buffer_Locality_write = 0.371795
Bank_Level_Parallism = 1.249307
Bank_Level_Parallism_Col = 1.228103
Bank_Level_Parallism_Ready = 1.098372
write_to_read_ratio_blp_rw_average = 0.106336
GrpLevelPara = 1.169094 

BW Util details:
bwutil = 0.022109 
total_CMD = 260435 
util_bw = 5758 
Wasted_Col = 4404 
Wasted_Row = 2412 
Idle = 247861 

BW Util Bottlenecks: 
RCDc_limit = 2251 
RCDWRc_limit = 302 
WTRc_limit = 55 
RTWc_limit = 598 
CCDLc_limit = 1786 
rwq = 0 
CCDLc_limit_alone = 1670 
WTRc_limit_alone = 51 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 260435 
n_nop = 257048 
Read = 2768 
Write = 0 
L2_Alloc = 0 
L2_WB = 111 
n_act = 263 
n_pre = 247 
n_ref = 227392 
n_req = 2846 
total_req = 2879 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 2879 
Row_Bus_Util =  0.001958 
CoL_Bus_Util = 0.011055 
Either_Row_CoL_Bus_Util = 0.013005 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000590 
queue_avg = 0.101753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.101753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260435 n_nop=257134 n_act=252 n_pre=236 n_ref_event=0 n_req=2791 n_rd=2724 n_rd_L2_A=0 n_write=0 n_wr_bk=94 bw_util=0.02164
n_activity=17906 dram_eff=0.3148
bk0: 200a 259639i bk1: 212a 259792i bk2: 236a 259476i bk3: 212a 259597i bk4: 176a 259698i bk5: 152a 259320i bk6: 188a 259323i bk7: 172a 259255i bk8: 152a 259839i bk9: 172a 259882i bk10: 168a 259883i bk11: 140a 259928i bk12: 96a 260046i bk13: 140a 259849i bk14: 176a 259689i bk15: 132a 259888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912576
Row_Buffer_Locality_read = 0.926946
Row_Buffer_Locality_write = 0.328358
Bank_Level_Parallism = 1.263241
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.089305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021641 
total_CMD = 260435 
util_bw = 5636 
Wasted_Col = 4288 
Wasted_Row = 2144 
Idle = 248367 

BW Util Bottlenecks: 
RCDc_limit = 2210 
RCDWRc_limit = 242 
WTRc_limit = 53 
RTWc_limit = 648 
CCDLc_limit = 1759 
rwq = 0 
CCDLc_limit_alone = 1624 
WTRc_limit_alone = 51 
RTWc_limit_alone = 515 

Commands details: 
total_CMD = 260435 
n_nop = 257134 
Read = 2724 
Write = 0 
L2_Alloc = 0 
L2_WB = 94 
n_act = 252 
n_pre = 236 
n_ref = 0 
n_req = 2791 
total_req = 2818 

Dual Bus Interface Util: 
issued_total_row = 488 
issued_total_col = 2818 
Row_Bus_Util =  0.001874 
CoL_Bus_Util = 0.010820 
Either_Row_CoL_Bus_Util = 0.012675 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001515 
queue_avg = 0.098455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0984545

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16018, Miss = 3356, Miss_rate = 0.210, Pending_hits = 30, Reservation_fails = 1062
L2_cache_bank[1]: Access = 12978, Miss = 1577, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12827, Miss = 1427, Miss_rate = 0.111, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[3]: Access = 12712, Miss = 1490, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12401, Miss = 1411, Miss_rate = 0.114, Pending_hits = 24, Reservation_fails = 668
L2_cache_bank[5]: Access = 12675, Miss = 1552, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 12096, Miss = 1491, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12296, Miss = 1574, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12801, Miss = 1515, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12568, Miss = 1470, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12310, Miss = 1498, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12231, Miss = 1421, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 153913
L2_total_cache_misses = 19782
L2_total_cache_miss_rate = 0.1285
L2_total_cache_pending_hits = 67
L2_total_cache_reservation_fails = 2065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12354
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2977
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 112108
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=153913
icnt_total_pkts_simt_to_mem=69547
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.5119
	minimum = 5
	maximum = 414
Network latency average = 59.1131
	minimum = 5
	maximum = 386
Slowest packet = 207084
Flit latency average = 59.1131
	minimum = 5
	maximum = 386
Slowest flit = 207582
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.198319
	minimum = 0.152663 (at node 0)
	maximum = 0.772999 (at node 15)
Accepted packet rate average = 0.198319
	minimum = 0.156366 (at node 16)
	maximum = 0.735403 (at node 15)
Injected flit rate average = 0.198319
	minimum = 0.152663 (at node 0)
	maximum = 0.772999 (at node 15)
Accepted flit rate average= 0.198319
	minimum = 0.156366 (at node 16)
	maximum = 0.735403 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3797 (10 samples)
	minimum = 5 (10 samples)
	maximum = 82.9 (10 samples)
Network latency average = 12.2399 (10 samples)
	minimum = 5 (10 samples)
	maximum = 80.1 (10 samples)
Flit latency average = 12.2399 (10 samples)
	minimum = 5 (10 samples)
	maximum = 80.1 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0840382 (10 samples)
	minimum = 0.0473635 (10 samples)
	maximum = 0.24365 (10 samples)
Accepted packet rate average = 0.0840382 (10 samples)
	minimum = 0.0546208 (10 samples)
	maximum = 0.212572 (10 samples)
Injected flit rate average = 0.0840382 (10 samples)
	minimum = 0.0473635 (10 samples)
	maximum = 0.24365 (10 samples)
Accepted flit rate average = 0.0840382 (10 samples)
	minimum = 0.0546208 (10 samples)
	maximum = 0.212572 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 421914 (inst/sec)
gpgpu_simulation_rate = 2916 (cycle/sec)
gpgpu_silicon_slowdown = 102880x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 116238
gpu_sim_insn = 2569542
gpu_ipc =      22.1059
gpu_tot_sim_cycle = 200803
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      73.7293
gpu_tot_issued_cta = 1408
gpu_occupancy = 55.4429% 
gpu_tot_occupancy = 46.2151% 
max_total_param_size = 0
gpu_stall_dramfull = 871633
gpu_stall_icnt2sh    = 338641
partiton_level_parallism =       2.1196
partiton_level_parallism_total  =       1.5733
partiton_level_parallism_util =       2.1127
partiton_level_parallism_util_total  =       2.0514
L2_BW  =      57.2199 GB/Sec
L2_BW_total  =      40.4809 GB/Sec
gpu_total_sim_rate=220971

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 27802, Miss = 20450, Miss_rate = 0.736, Pending_hits = 2867, Reservation_fails = 46102
	L1D_cache_core[1]: Access = 28236, Miss = 19764, Miss_rate = 0.700, Pending_hits = 2698, Reservation_fails = 25210
	L1D_cache_core[2]: Access = 26998, Miss = 19706, Miss_rate = 0.730, Pending_hits = 2789, Reservation_fails = 45399
	L1D_cache_core[3]: Access = 29941, Miss = 21488, Miss_rate = 0.718, Pending_hits = 2915, Reservation_fails = 44033
	L1D_cache_core[4]: Access = 26718, Miss = 19559, Miss_rate = 0.732, Pending_hits = 2759, Reservation_fails = 43624
	L1D_cache_core[5]: Access = 29868, Miss = 21787, Miss_rate = 0.729, Pending_hits = 3046, Reservation_fails = 45048
	L1D_cache_core[6]: Access = 27895, Miss = 20382, Miss_rate = 0.731, Pending_hits = 2891, Reservation_fails = 47779
	L1D_cache_core[7]: Access = 32292, Miss = 23983, Miss_rate = 0.743, Pending_hits = 3369, Reservation_fails = 47620
	L1D_cache_core[8]: Access = 26497, Miss = 19455, Miss_rate = 0.734, Pending_hits = 2835, Reservation_fails = 44084
	L1D_cache_core[9]: Access = 28518, Miss = 20687, Miss_rate = 0.725, Pending_hits = 2908, Reservation_fails = 43911
	L1D_cache_core[10]: Access = 27813, Miss = 20475, Miss_rate = 0.736, Pending_hits = 2768, Reservation_fails = 46209
	L1D_cache_core[11]: Access = 28055, Miss = 20280, Miss_rate = 0.723, Pending_hits = 2878, Reservation_fails = 43568
	L1D_cache_core[12]: Access = 28539, Miss = 20811, Miss_rate = 0.729, Pending_hits = 2960, Reservation_fails = 43381
	L1D_cache_core[13]: Access = 32260, Miss = 23950, Miss_rate = 0.742, Pending_hits = 3317, Reservation_fails = 47041
	L1D_cache_core[14]: Access = 27469, Miss = 20024, Miss_rate = 0.729, Pending_hits = 2886, Reservation_fails = 45201
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 312801
	L1D_total_cache_miss_rate = 0.7293
	L1D_total_cache_pending_hits = 43886
	L1D_total_cache_reservation_fails = 658210
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 176827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 657543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 613747
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 591252
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 313
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 65978
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 667
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2631, 2482, 1680, 2078, 2300, 2318, 1788, 2036, 2369, 2756, 2087, 2370, 1985, 2435, 1880, 2244, 2682, 2157, 2346, 2264, 2211, 2252, 2390, 2350, 1952, 2159, 2064, 1752, 2013, 2054, 1711, 2495, 267, 267, 289, 278, 278, 289, 289, 256, 256, 278, 267, 289, 300, 278, 267, 289, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 529540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 176827
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 348930
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:509371	W0_Idle:268080	W0_Scoreboard:3458008	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1414616 {8:176827,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28292320 {40:707308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1468 
max_icnt2mem_latency = 1105 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 339 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 89 
mrq_lat_table:41004 	7604 	7932 	18317 	4963 	1997 	503 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	16854 	313004 	379438 	136207 	876 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	181254 	34230 	53468 	41805 	5049 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95048 	74857 	51622 	53631 	343726 	226180 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	215 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96       116       105        68        56        76        48        52       100        92       124       116        92        80        49        53 
dram[1]:       104       116        78       104        53        73        41        51        96        93       112       112        96       104        45        54 
dram[2]:        96       100       112        99        51        68        52        32        76       100       104       124       100        88        62        74 
dram[3]:       112        56        80       120        63        68        40        36       104       104       112       128       100        84        69        44 
dram[4]:       120       112        93        88        68        72        60        68        92        96       124       108        84       104        79        56 
dram[5]:       100       104       104        87        56        60        44        49        92        80       108       124        84        92        56        72 
maximum service time to same row:
dram[0]:      9026     15031     10597     18934     13569      8639      7721     11021     24780     15200     14285     15979     17981     11538      8816     12157 
dram[1]:      9716     18833     19420     12846      6677     19020     11281      6738     25687     20975     25613     25609     21535     14426     12468     15262 
dram[2]:     10933      7376     13459     13635     12420     12180      6114      9351     20592     10230     21352     25629     16368     14746     15818      9330 
dram[3]:     10939      9418     19291      7737     16083      8685     13106      8520     25159     25072     25651     24834     17363     22237     17599      8705 
dram[4]:     20487     21240     13523      9408      8484     14670     14447     18110     17444     25680     22175     25605      9512     13729     17059     23079 
dram[5]:     15497     13236     11656     17923     13129     17294     13623     19026     25163     18031     21699     25535     18235     21467     16585     16123 
average row accesses per activate:
dram[0]: 10.038462  9.290909 12.647887 10.029703  8.169492 10.201835  6.770270  6.054348 13.137255 13.277778 19.914286 31.190475 12.775862 13.070175  7.594059  8.923077 
dram[1]: 10.760870 12.539474 10.752809 10.110000  8.500000  9.349056  5.945783  5.877778 14.300000 16.594595 25.320000 33.599998 11.531250 14.770833  8.675000  7.150443 
dram[2]:  8.471074  9.940594 11.337349 11.152174  8.870689  8.806452  6.341177  5.810526 12.847826 12.189655 21.600000 30.565218 11.261539 15.204082  8.164948  8.587629 
dram[3]: 10.191011  9.887851 11.048193 12.243902  8.697248  8.648438  6.048193  6.040462 16.046511 14.282609 19.968750 23.241379 12.160714 10.739130  7.472222  7.098214 
dram[4]: 10.755320 12.577465 12.212500 11.862500  9.804124  8.504348  6.417647  6.801370 18.513514 19.303030 25.653847 33.722221 12.627119 15.488889  7.770642  7.678161 
dram[5]: 11.470589 10.888889 11.804598 13.700000 10.811111  7.913386  6.384615  6.433962 15.152174 13.508772 25.480000 24.107143 13.510638 12.118644  7.880734  8.239130 
average row locality = 82410/8280 = 9.952899
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        83        77        75        76        92       101       217       223        25        26        16         6        28        25        76        92 
dram[1]:        82        59        82        76        97       102       205       235        14        12        10         6        28        23        79        92 
dram[2]:        78        80        77        84        99       114       239       221        22        30        15         6        31        42        87        72 
dram[3]:        66        79        69        81        99       116       199       212        12        16         6        10        22        40        82        75 
dram[4]:        76        66        87        76        93       110       221       197        18        10         6         6        39        21        80        79 
dram[5]:        77        65        71        71       110       116       207       213        13        26        10         6        23        35        87        86 
total dram writes = 7322
bank skew: 239/6 = 39.83
chip skew: 1297/1184 = 1.10
average mf latency per bank:
dram[0]:      27865     26990     28918     26470     21314     19070      9409      9502    151144    102899    342056    893330    193101    198386     26182     19559
dram[1]:      25585     38982     23446     28810     20155     20959      9561      9366    199928    226764    535921    974487    191331    231021     22229     22647
dram[2]:      31153     29388     30017     26418     23727     18777     10578     10327    142361    104536    425080   1007649    200647    135452     24138     28034
dram[3]:      27645     26934     25482     25368     17809     17340      8849      9263    201797    175975    758194    576971    208325    127598     18872     24823
dram[4]:      31234     23430     26540     19498     22582     13546     10231      7615    177945    197544   1059021    651925    152431    170219     26364     14844
dram[5]:      33623     31352     33364     26826     20559     16977     11976      9197    267772    107863    635848    884558    270959    138566     26143     20132
maximum mf latency per bank:
dram[0]:       1318      1183      1216      1052      1241      1207      1319      1177      1334      1327      1252      1197      1140      1027      1468      1120
dram[1]:       1087      1194      1134      1129      1139      1286      1146      1105      1201      1458      1153      1124      1066      1043      1087      1176
dram[2]:       1235      1100      1356      1220      1178      1290      1213      1146      1269      1265      1452      1242      1105      1408      1458      1216
dram[3]:       1008      1191      1078      1234      1004      1178      1075      1309      1034      1207      1118      1261       943      1084       952      1183
dram[4]:       1233      1045      1351       925      1259      1188      1233       983      1419      1163      1230      1017      1138      1017      1246       866
dram[5]:       1243      1193      1168      1139      1275      1289      1163      1190      1273      1387      1214      1272      1023      1186      1220      1186
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=618445 n_nop=601033 n_act=1421 n_pre=1405 n_ref_event=94222486568528 n_req=13973 n_rd=13088 n_rd_L2_A=0 n_write=0 n_wr_bk=1539 bw_util=0.0473
n_activity=85808 dram_eff=0.3409
bk0: 979a 611884i bk1: 964a 611889i bk2: 844a 612743i bk3: 948a 612057i bk4: 898a 611459i bk5: 1028a 611239i bk6: 861a 610618i bk7: 969a 608336i bk8: 656a 615142i bk9: 704a 614987i bk10: 688a 615480i bk11: 652a 616055i bk12: 721a 614235i bk13: 728a 615420i bk14: 704a 612623i bk15: 744a 612499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898876
Row_Buffer_Locality_read = 0.929630
Row_Buffer_Locality_write = 0.444068
Bank_Level_Parallism = 1.665208
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.198449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047303 
total_CMD = 618445 
util_bw = 29254 
Wasted_Col = 22193 
Wasted_Row = 11422 
Idle = 555576 

BW Util Bottlenecks: 
RCDc_limit = 9296 
RCDWRc_limit = 2595 
WTRc_limit = 1537 
RTWc_limit = 7955 
CCDLc_limit = 9872 
rwq = 0 
CCDLc_limit_alone = 8217 
WTRc_limit_alone = 1441 
RTWc_limit_alone = 6396 

Commands details: 
total_CMD = 618445 
n_nop = 601033 
Read = 13088 
Write = 0 
L2_Alloc = 0 
L2_WB = 1539 
n_act = 1421 
n_pre = 1405 
n_ref = 94222486568528 
n_req = 13973 
total_req = 14627 

Dual Bus Interface Util: 
issued_total_row = 2826 
issued_total_col = 14627 
Row_Bus_Util =  0.004570 
CoL_Bus_Util = 0.023651 
Either_Row_CoL_Bus_Util = 0.028154 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.002355 
queue_avg = 0.460313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.460313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=618445 n_nop=601596 n_act=1372 n_pre=1356 n_ref_event=94222487414896 n_req=13550 n_rd=12679 n_rd_L2_A=0 n_write=0 n_wr_bk=1489 bw_util=0.04582
n_activity=83306 dram_eff=0.3401
bk0: 921a 613055i bk1: 904a 613073i bk2: 894a 612697i bk3: 944a 612056i bk4: 941a 611928i bk5: 913a 612183i bk6: 856a 610173i bk7: 910a 609373i bk8: 708a 614981i bk9: 608a 615444i bk10: 628a 615885i bk11: 668a 616080i bk12: 716a 614377i bk13: 692a 615583i bk14: 640a 613732i bk15: 736a 612486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899188
Row_Buffer_Locality_read = 0.930830
Row_Buffer_Locality_write = 0.438576
Bank_Level_Parallism = 1.596189
Bank_Level_Parallism_Col = 1.582454
Bank_Level_Parallism_Ready = 1.178049
write_to_read_ratio_blp_rw_average = 0.247967
GrpLevelPara = 1.295520 

BW Util details:
bwutil = 0.045818 
total_CMD = 618445 
util_bw = 28336 
Wasted_Col = 21661 
Wasted_Row = 11133 
Idle = 557315 

BW Util Bottlenecks: 
RCDc_limit = 8901 
RCDWRc_limit = 2697 
WTRc_limit = 1547 
RTWc_limit = 7035 
CCDLc_limit = 9675 
rwq = 0 
CCDLc_limit_alone = 8042 
WTRc_limit_alone = 1440 
RTWc_limit_alone = 5509 

Commands details: 
total_CMD = 618445 
n_nop = 601596 
Read = 12679 
Write = 0 
L2_Alloc = 0 
L2_WB = 1489 
n_act = 1372 
n_pre = 1356 
n_ref = 94222487414896 
n_req = 13550 
total_req = 14168 

Dual Bus Interface Util: 
issued_total_row = 2728 
issued_total_col = 14168 
Row_Bus_Util =  0.004411 
CoL_Bus_Util = 0.022909 
Either_Row_CoL_Bus_Util = 0.027244 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002789 
queue_avg = 0.378279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.378279
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=618445 n_nop=600865 n_act=1466 n_pre=1450 n_ref_event=0 n_req=14050 n_rd=13122 n_rd_L2_A=0 n_write=0 n_wr_bk=1589 bw_util=0.04757
n_activity=86798 dram_eff=0.339
bk0: 956a 611602i bk1: 936a 611788i bk2: 881a 612609i bk3: 960a 612078i bk4: 952a 611769i bk5: 1001a 610823i bk6: 929a 608899i bk7: 960a 608750i bk8: 580a 614997i bk9: 692a 614369i bk10: 640a 615412i bk11: 700a 615504i bk12: 712a 614125i bk13: 716a 614893i bk14: 733a 613114i bk15: 774a 612842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895943
Row_Buffer_Locality_read = 0.929050
Row_Buffer_Locality_write = 0.427802
Bank_Level_Parallism = 1.696999
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.232876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047574 
total_CMD = 618445 
util_bw = 29422 
Wasted_Col = 22247 
Wasted_Row = 11891 
Idle = 554885 

BW Util Bottlenecks: 
RCDc_limit = 9260 
RCDWRc_limit = 2773 
WTRc_limit = 1568 
RTWc_limit = 7416 
CCDLc_limit = 9881 
rwq = 0 
CCDLc_limit_alone = 8310 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 5936 

Commands details: 
total_CMD = 618445 
n_nop = 600865 
Read = 13122 
Write = 0 
L2_Alloc = 0 
L2_WB = 1589 
n_act = 1466 
n_pre = 1450 
n_ref = 0 
n_req = 14050 
total_req = 14711 

Dual Bus Interface Util: 
issued_total_row = 2916 
issued_total_col = 14711 
Row_Bus_Util =  0.004715 
CoL_Bus_Util = 0.023787 
Either_Row_CoL_Bus_Util = 0.028426 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002673 
queue_avg = 0.447359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.447359
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=618445 n_nop=601348 n_act=1437 n_pre=1421 n_ref_event=0 n_req=13674 n_rd=12819 n_rd_L2_A=0 n_write=0 n_wr_bk=1469 bw_util=0.04621
n_activity=84623 dram_eff=0.3377
bk0: 857a 613162i bk1: 996a 612085i bk2: 868a 613203i bk3: 940a 612300i bk4: 876a 612038i bk5: 1012a 610482i bk6: 880a 610201i bk7: 908a 609587i bk8: 684a 615198i bk9: 648a 615262i bk10: 636a 615827i bk11: 668a 615778i bk12: 664a 615315i bk13: 708a 614349i bk14: 742a 612499i bk15: 732a 612648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895276
Row_Buffer_Locality_read = 0.928154
Row_Buffer_Locality_write = 0.402339
Bank_Level_Parallism = 1.630939
Bank_Level_Parallism_Col = 1.620783
Bank_Level_Parallism_Ready = 1.179782
write_to_read_ratio_blp_rw_average = 0.250497
GrpLevelPara = 1.345441 

BW Util details:
bwutil = 0.046206 
total_CMD = 618445 
util_bw = 28576 
Wasted_Col = 21854 
Wasted_Row = 11482 
Idle = 556533 

BW Util Bottlenecks: 
RCDc_limit = 9266 
RCDWRc_limit = 2687 
WTRc_limit = 1354 
RTWc_limit = 7310 
CCDLc_limit = 9381 
rwq = 0 
CCDLc_limit_alone = 7973 
WTRc_limit_alone = 1281 
RTWc_limit_alone = 5975 

Commands details: 
total_CMD = 618445 
n_nop = 601348 
Read = 12819 
Write = 0 
L2_Alloc = 0 
L2_WB = 1469 
n_act = 1437 
n_pre = 1421 
n_ref = 0 
n_req = 13674 
total_req = 14288 

Dual Bus Interface Util: 
issued_total_row = 2858 
issued_total_col = 14288 
Row_Bus_Util =  0.004621 
CoL_Bus_Util = 0.023103 
Either_Row_CoL_Bus_Util = 0.027645 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002866 
queue_avg = 0.395717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.395717
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=618445 n_nop=601940 n_act=1273 n_pre=1257 n_ref_event=227392 n_req=13396 n_rd=12556 n_rd_L2_A=0 n_write=0 n_wr_bk=1453 bw_util=0.0453
n_activity=80352 dram_eff=0.3487
bk0: 952a 612624i bk1: 844a 613585i bk2: 909a 612561i bk3: 888a 612546i bk4: 880a 612254i bk5: 901a 611577i bk6: 945a 609715i bk7: 868a 610272i bk8: 676a 615225i bk9: 632a 615776i bk10: 664a 615929i bk11: 604a 616235i bk12: 720a 614954i bk13: 684a 615411i bk14: 777a 612805i bk15: 612a 613547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905420
Row_Buffer_Locality_read = 0.934932
Row_Buffer_Locality_write = 0.464286
Bank_Level_Parallism = 1.631820
Bank_Level_Parallism_Col = 1.627012
Bank_Level_Parallism_Ready = 1.194711
write_to_read_ratio_blp_rw_average = 0.246802
GrpLevelPara = 1.334152 

BW Util details:
bwutil = 0.045304 
total_CMD = 618445 
util_bw = 28018 
Wasted_Col = 20229 
Wasted_Row = 10322 
Idle = 559876 

BW Util Bottlenecks: 
RCDc_limit = 8162 
RCDWRc_limit = 2335 
WTRc_limit = 1239 
RTWc_limit = 6631 
CCDLc_limit = 9153 
rwq = 0 
CCDLc_limit_alone = 7710 
WTRc_limit_alone = 1181 
RTWc_limit_alone = 5246 

Commands details: 
total_CMD = 618445 
n_nop = 601940 
Read = 12556 
Write = 0 
L2_Alloc = 0 
L2_WB = 1453 
n_act = 1273 
n_pre = 1257 
n_ref = 227392 
n_req = 13396 
total_req = 14009 

Dual Bus Interface Util: 
issued_total_row = 2530 
issued_total_col = 14009 
Row_Bus_Util =  0.004091 
CoL_Bus_Util = 0.022652 
Either_Row_CoL_Bus_Util = 0.026688 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002060 
queue_avg = 0.372489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.372489
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=618445 n_nop=601414 n_act=1348 n_pre=1332 n_ref_event=0 n_req=13767 n_rd=12905 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.04658
n_activity=82133 dram_eff=0.3507
bk0: 920a 612259i bk1: 932a 612737i bk2: 964a 612764i bk3: 908a 612933i bk4: 896a 611850i bk5: 921a 611379i bk6: 940a 609173i bk7: 884a 609701i bk8: 688a 614820i bk9: 756a 614760i bk10: 632a 615874i bk11: 672a 615647i bk12: 616a 615351i bk13: 688a 614613i bk14: 792a 612562i bk15: 696a 613103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902666
Row_Buffer_Locality_read = 0.933669
Row_Buffer_Locality_write = 0.438515
Bank_Level_Parallism = 1.671953
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.194504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046578 
total_CMD = 618445 
util_bw = 28806 
Wasted_Col = 21356 
Wasted_Row = 10503 
Idle = 557780 

BW Util Bottlenecks: 
RCDc_limit = 8689 
RCDWRc_limit = 2490 
WTRc_limit = 1303 
RTWc_limit = 7439 
CCDLc_limit = 9606 
rwq = 0 
CCDLc_limit_alone = 7980 
WTRc_limit_alone = 1230 
RTWc_limit_alone = 5886 

Commands details: 
total_CMD = 618445 
n_nop = 601414 
Read = 12905 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 1348 
n_pre = 1332 
n_ref = 0 
n_req = 13767 
total_req = 14403 

Dual Bus Interface Util: 
issued_total_row = 2680 
issued_total_col = 14403 
Row_Bus_Util =  0.004333 
CoL_Bus_Util = 0.023289 
Either_Row_CoL_Bus_Util = 0.027538 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.003053 
queue_avg = 0.404120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40412

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73208, Miss = 10941, Miss_rate = 0.149, Pending_hits = 36, Reservation_fails = 1069
L2_cache_bank[1]: Access = 71631, Miss = 9267, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 1
L2_cache_bank[2]: Access = 70521, Miss = 8577, Miss_rate = 0.122, Pending_hits = 17, Reservation_fails = 344
L2_cache_bank[3]: Access = 71347, Miss = 8795, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 9
L2_cache_bank[4]: Access = 70739, Miss = 9089, Miss_rate = 0.128, Pending_hits = 27, Reservation_fails = 673
L2_cache_bank[5]: Access = 70358, Miss = 9479, Miss_rate = 0.135, Pending_hits = 4, Reservation_fails = 9
L2_cache_bank[6]: Access = 69294, Miss = 8380, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 1
L2_cache_bank[7]: Access = 70079, Miss = 9088, Miss_rate = 0.130, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[8]: Access = 70726, Miss = 9060, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 5
L2_cache_bank[9]: Access = 68485, Miss = 7922, Miss_rate = 0.116, Pending_hits = 1, Reservation_fails = 3
L2_cache_bank[10]: Access = 70293, Miss = 8530, Miss_rate = 0.121, Pending_hits = 5, Reservation_fails = 7
L2_cache_bank[11]: Access = 70058, Miss = 9038, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 4
L2_total_cache_accesses = 846739
L2_total_cache_misses = 108166
L2_total_cache_miss_rate = 0.1277
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 2127
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 630157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59009
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 108013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27184
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 707308
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139041
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=846739
icnt_total_pkts_simt_to_mem=315973
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 84.3338
	minimum = 5
	maximum = 516
Network latency average = 76.9365
	minimum = 5
	maximum = 516
Slowest packet = 570310
Flit latency average = 76.9353
	minimum = 5
	maximum = 516
Slowest flit = 570324
Fragmentation average = 0.000469549
	minimum = 0
	maximum = 394
Injected packet rate average = 0.299258
	minimum = 0.130611 (at node 2)
	maximum = 0.504594 (at node 16)
Accepted packet rate average = 0.299258
	minimum = 0.172018 (at node 24)
	maximum = 0.475404 (at node 7)
Injected flit rate average = 0.299275
	minimum = 0.13068 (at node 2)
	maximum = 0.504594 (at node 16)
Accepted flit rate average= 0.299275
	minimum = 0.172069 (at node 24)
	maximum = 0.475404 (at node 7)
Injected packet length average = 1.00006
Accepted packet length average = 1.00006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.921 (11 samples)
	minimum = 5 (11 samples)
	maximum = 122.273 (11 samples)
Network latency average = 18.1214 (11 samples)
	minimum = 5 (11 samples)
	maximum = 119.727 (11 samples)
Flit latency average = 18.1213 (11 samples)
	minimum = 5 (11 samples)
	maximum = 119.727 (11 samples)
Fragmentation average = 4.26862e-05 (11 samples)
	minimum = 0 (11 samples)
	maximum = 35.8182 (11 samples)
Injected packet rate average = 0.103604 (11 samples)
	minimum = 0.0549315 (11 samples)
	maximum = 0.267373 (11 samples)
Accepted packet rate average = 0.103604 (11 samples)
	minimum = 0.0652933 (11 samples)
	maximum = 0.236466 (11 samples)
Injected flit rate average = 0.103605 (11 samples)
	minimum = 0.0549378 (11 samples)
	maximum = 0.267373 (11 samples)
Accepted flit rate average = 0.103605 (11 samples)
	minimum = 0.065298 (11 samples)
	maximum = 0.236466 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 220971 (inst/sec)
gpgpu_simulation_rate = 2997 (cycle/sec)
gpgpu_silicon_slowdown = 100100x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3392
gpu_sim_insn = 1431682
gpu_ipc =     422.0760
gpu_tot_sim_cycle = 204195
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      79.5159
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.3403% 
gpu_tot_occupancy = 46.8270% 
max_total_param_size = 0
gpu_stall_dramfull = 871633
gpu_stall_icnt2sh    = 338719
partiton_level_parallism =       2.5660
partiton_level_parallism_total  =       1.5898
partiton_level_parallism_util =       3.0964
partiton_level_parallism_util_total  =       2.0701
L2_BW  =      28.9811 GB/Sec
L2_BW_total  =      40.2899 GB/Sec
gpu_total_sim_rate=235315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 28442, Miss = 20962, Miss_rate = 0.737, Pending_hits = 2960, Reservation_fails = 46231
	L1D_cache_core[1]: Access = 28956, Miss = 20340, Miss_rate = 0.702, Pending_hits = 2806, Reservation_fails = 25262
	L1D_cache_core[2]: Access = 27718, Miss = 20282, Miss_rate = 0.732, Pending_hits = 2897, Reservation_fails = 45399
	L1D_cache_core[3]: Access = 30581, Miss = 22000, Miss_rate = 0.719, Pending_hits = 3009, Reservation_fails = 44134
	L1D_cache_core[4]: Access = 27358, Miss = 20071, Miss_rate = 0.734, Pending_hits = 2853, Reservation_fails = 43749
	L1D_cache_core[5]: Access = 30508, Miss = 22299, Miss_rate = 0.731, Pending_hits = 3142, Reservation_fails = 45098
	L1D_cache_core[6]: Access = 28615, Miss = 20958, Miss_rate = 0.732, Pending_hits = 2996, Reservation_fails = 47946
	L1D_cache_core[7]: Access = 33012, Miss = 24559, Miss_rate = 0.744, Pending_hits = 3477, Reservation_fails = 47650
	L1D_cache_core[8]: Access = 27217, Miss = 20031, Miss_rate = 0.736, Pending_hits = 2942, Reservation_fails = 44091
	L1D_cache_core[9]: Access = 29238, Miss = 21263, Miss_rate = 0.727, Pending_hits = 3016, Reservation_fails = 43911
	L1D_cache_core[10]: Access = 28453, Miss = 20987, Miss_rate = 0.738, Pending_hits = 2864, Reservation_fails = 46216
	L1D_cache_core[11]: Access = 28695, Miss = 20792, Miss_rate = 0.725, Pending_hits = 2974, Reservation_fails = 43587
	L1D_cache_core[12]: Access = 29179, Miss = 21323, Miss_rate = 0.731, Pending_hits = 3055, Reservation_fails = 43495
	L1D_cache_core[13]: Access = 32980, Miss = 24526, Miss_rate = 0.744, Pending_hits = 3425, Reservation_fails = 47041
	L1D_cache_core[14]: Access = 28189, Miss = 20600, Miss_rate = 0.731, Pending_hits = 2993, Reservation_fails = 45276
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 320993
	L1D_total_cache_miss_rate = 0.7310
	L1D_total_cache_pending_hits = 45409
	L1D_total_cache_reservation_fails = 659086
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 177339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 657808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 644467
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 591252
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 578
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 65978
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1278
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2718, 2569, 1767, 2165, 2387, 2405, 1875, 2123, 2456, 2843, 2174, 2457, 2072, 2522, 1967, 2331, 2769, 2244, 2433, 2351, 2298, 2339, 2477, 2437, 2039, 2246, 2151, 1839, 2100, 2141, 1798, 2582, 325, 325, 347, 336, 336, 347, 347, 314, 314, 336, 325, 347, 358, 336, 325, 347, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 529540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 177339
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 348930
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:515117	W0_Idle:279665	W0_Scoreboard:3479887	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1418712 {8:177339,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28374240 {40:709356,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1468 
max_icnt2mem_latency = 1105 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 338 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 88 
mrq_lat_table:41398 	7642 	7957 	18369 	4963 	1997 	503 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	17104 	318869 	383140 	136630 	876 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	184612 	36542 	55248 	43059 	5049 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	100100 	77404 	52364 	54167 	345089 	226180 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	220 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96       116       105        68        56        76        48        52       100        92       124       120        92        80        49        53 
dram[1]:       104       116        78       104        53        73        41        51        96        93       112       112        96       104        45        54 
dram[2]:        96       100       112        99        51        68        52        32        76       100       104       124       100        88        62        74 
dram[3]:       112        56        80       120        63        68        40        36       104       104       112       128       100        84        69        44 
dram[4]:       120       112        93        88        68        72        60        68        92        96       124       108        84       104        79        56 
dram[5]:       100       104       104        87        56        60        44        49        92        80       108       124        84        92        56        72 
maximum service time to same row:
dram[0]:      9026     15031     10597     18934     13569      8639      7721     11021     24780     15200     14285     15979     17981     11538      8816     12157 
dram[1]:      9716     18833     19420     12846      6677     19020     11281      6738     25687     20975     25613     25609     21535     14426     12468     15262 
dram[2]:     10933      7376     13459     13635     12420     12180      6114      9351     20592     10230     21352     25629     16368     14746     15818      9330 
dram[3]:     10939      9418     19291      7737     16083      8685     13106      8520     25159     25072     25651     24834     17363     22237     17599      8705 
dram[4]:     20487     21240     13523      9408      8484     14670     14447     18110     17444     25680     22175     25605      9512     13729     17059     23079 
dram[5]:     15497     13236     11656     17923     13129     17294     13623     19026     25163     18031     21699     25535     18235     21467     16585     16123 
average row accesses per activate:
dram[0]: 10.038462  9.290909 12.647887 10.029703  8.169492 10.201835  6.770270  6.054348 13.500000 13.618182 19.694445 30.318182 12.775862 12.879311  7.594059  8.934066 
dram[1]: 10.760870 12.539474 10.644444 10.019802  8.500000  9.349056  5.945783  5.877778 14.411765 16.789474 24.961538 32.571430 11.531250 14.489796  8.675000  7.150443 
dram[2]:  8.471074  9.940594 11.214286 11.152174  8.870689  8.806452  6.341177  5.810526 13.543478 13.155172 21.548388 30.565218 11.261539 15.204082  8.175258  8.510204 
dram[3]: 10.191011  9.887851 10.928572 12.108434  8.627273  8.648438  6.048193  6.040462 16.227272 14.891304 19.727272 23.000000 12.160714 10.739130  7.481482  7.116071 
dram[4]: 10.755320 12.591549 12.212500 11.862500  9.804124  8.504348  6.417647  6.801370 19.486486 19.205883 24.851852 33.722221 12.627119 15.488889  7.770642  7.689655 
dram[5]: 11.470589 10.900000 11.681818 13.700000 10.811111  7.913386  6.384615  6.433962 15.340425 14.034483 24.807692 23.551723 13.510638 12.118644  7.889908  8.250000 
average row locality = 82919/8308 = 9.980621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        83        77        75        76        92       101       217       223        25        26        16         6        28        27        76        93 
dram[1]:        82        59        84        77        97       102       205       235        14        12        10         6        28        25        79        92 
dram[2]:        78        80        78        84        99       114       239       221        22        30        15         6        31        42        89        72 
dram[3]:        66        79        70        82       100       116       199       212        12        16         6        10        22        40        84        78 
dram[4]:        76        68        87        76        93       110       221       197        18        10         6         6        39        21        80        81 
dram[5]:        77        67        72        71       110       116       207       213        13        26        10         6        23        35        89        88 
total dram writes = 7352
bank skew: 239/6 = 39.83
chip skew: 1300/1189 = 1.09
average mf latency per bank:
dram[0]:      27865     26990     28918     26470     21434     19174      9613      9628    183151    105242    345694    900305    194220    184335     26182     19349
dram[1]:      25585     38982     22887     28436     20294     21099      9691      9469    204030    231530    540098    981019    192075    213228     22229     22647
dram[2]:      31153     29388     29632     26418     23861     18894     10698     10457    145064    106671    427690   1014723    201239    135828     23596     28034
dram[3]:      27645     26934     25118     25059     17787     17471      8979      9387    206312    179741    764797    581006    209105    128011     18422     23868
dram[4]:      31234     22741     26540     19498     22691     13668     10361      7768    181364    202871   1065653    658894    152892    170963     26364     14477
dram[5]:      33623     30416     32900     26826     20695     17100     12113      9321    271970    110053    639899    891345    271719    139013     25555     19674
maximum mf latency per bank:
dram[0]:       1318      1183      1216      1052      1241      1207      1319      1177      1334      1327      1252      1197      1140      1027      1468      1120
dram[1]:       1087      1194      1134      1129      1139      1286      1146      1105      1201      1458      1153      1124      1066      1043      1087      1176
dram[2]:       1235      1100      1356      1220      1178      1290      1213      1146      1269      1265      1452      1242      1105      1408      1458      1216
dram[3]:       1008      1191      1078      1234      1004      1178      1075      1309      1034      1207      1118      1261       943      1084       952      1183
dram[4]:       1233      1045      1351       925      1259      1188      1233       983      1419      1163      1230      1017      1138      1017      1246       866
dram[5]:       1243      1193      1168      1139      1275      1289      1163      1190      1273      1387      1214      1272      1023      1186      1220      1186
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628890 n_nop=611376 n_act=1426 n_pre=1410 n_ref_event=94222486568528 n_req=14064 n_rd=13176 n_rd_L2_A=0 n_write=0 n_wr_bk=1543 bw_util=0.04681
n_activity=86351 dram_eff=0.3409
bk0: 979a 622328i bk1: 964a 622335i bk2: 844a 623189i bk3: 948a 622503i bk4: 898a 621905i bk5: 1028a 621685i bk6: 861a 621065i bk7: 969a 618783i bk8: 688a 625518i bk9: 736a 625360i bk10: 700a 625884i bk11: 664a 626455i bk12: 721a 624677i bk13: 728a 625838i bk14: 704a 623064i bk15: 744a 622942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899175
Row_Buffer_Locality_read = 0.929797
Row_Buffer_Locality_write = 0.444820
Bank_Level_Parallism = 1.662395
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.197282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046809 
total_CMD = 628890 
util_bw = 29438 
Wasted_Col = 22295 
Wasted_Row = 11470 
Idle = 565687 

BW Util Bottlenecks: 
RCDc_limit = 9336 
RCDWRc_limit = 2602 
WTRc_limit = 1537 
RTWc_limit = 7955 
CCDLc_limit = 9931 
rwq = 0 
CCDLc_limit_alone = 8276 
WTRc_limit_alone = 1441 
RTWc_limit_alone = 6396 

Commands details: 
total_CMD = 628890 
n_nop = 611376 
Read = 13176 
Write = 0 
L2_Alloc = 0 
L2_WB = 1543 
n_act = 1426 
n_pre = 1410 
n_ref = 94222486568528 
n_req = 14064 
total_req = 14719 

Dual Bus Interface Util: 
issued_total_row = 2836 
issued_total_col = 14719 
Row_Bus_Util =  0.004510 
CoL_Bus_Util = 0.023405 
Either_Row_CoL_Bus_Util = 0.027849 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.002341 
queue_avg = 0.453733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628890 n_nop=611950 n_act=1379 n_pre=1363 n_ref_event=94222487414896 n_req=13625 n_rd=12751 n_rd_L2_A=0 n_write=0 n_wr_bk=1494 bw_util=0.0453
n_activity=83930 dram_eff=0.3394
bk0: 921a 623500i bk1: 904a 623519i bk2: 894a 623099i bk3: 944a 622481i bk4: 941a 622371i bk5: 913a 622627i bk6: 856a 620620i bk7: 910a 619820i bk8: 728a 625381i bk9: 632a 625834i bk10: 644a 626285i bk11: 680a 626485i bk12: 716a 624819i bk13: 692a 626003i bk14: 640a 624175i bk15: 736a 622930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899229
Row_Buffer_Locality_read = 0.930907
Row_Buffer_Locality_write = 0.437071
Bank_Level_Parallism = 1.592985
Bank_Level_Parallism_Col = 1.579619
Bank_Level_Parallism_Ready = 1.177161
write_to_read_ratio_blp_rw_average = 0.247591
GrpLevelPara = 1.294187 

BW Util details:
bwutil = 0.045302 
total_CMD = 628890 
util_bw = 28490 
Wasted_Col = 21787 
Wasted_Row = 11217 
Idle = 567396 

BW Util Bottlenecks: 
RCDc_limit = 8949 
RCDWRc_limit = 2718 
WTRc_limit = 1547 
RTWc_limit = 7048 
CCDLc_limit = 9722 
rwq = 0 
CCDLc_limit_alone = 8089 
WTRc_limit_alone = 1440 
RTWc_limit_alone = 5522 

Commands details: 
total_CMD = 628890 
n_nop = 611950 
Read = 12751 
Write = 0 
L2_Alloc = 0 
L2_WB = 1494 
n_act = 1379 
n_pre = 1363 
n_ref = 94222487414896 
n_req = 13625 
total_req = 14245 

Dual Bus Interface Util: 
issued_total_row = 2742 
issued_total_col = 14245 
Row_Bus_Util =  0.004360 
CoL_Bus_Util = 0.022651 
Either_Row_CoL_Bus_Util = 0.026936 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002774 
queue_avg = 0.372536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.372536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628890 n_nop=611191 n_act=1469 n_pre=1453 n_ref_event=0 n_req=14161 n_rd=13230 n_rd_L2_A=0 n_write=0 n_wr_bk=1594 bw_util=0.04714
n_activity=87461 dram_eff=0.339
bk0: 956a 622046i bk1: 936a 622234i bk2: 881a 623032i bk3: 960a 622522i bk4: 952a 622213i bk5: 1001a 621268i bk6: 929a 619344i bk7: 960a 619196i bk8: 612a 625396i bk9: 748a 624748i bk10: 660a 625804i bk11: 700a 625947i bk12: 712a 624568i bk13: 716a 625337i bk14: 733a 623555i bk15: 774a 623268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896547
Row_Buffer_Locality_read = 0.929554
Row_Buffer_Locality_write = 0.427497
Bank_Level_Parallism = 1.693630
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.231110
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047143 
total_CMD = 628890 
util_bw = 29648 
Wasted_Col = 22342 
Wasted_Row = 11921 
Idle = 564979 

BW Util Bottlenecks: 
RCDc_limit = 9269 
RCDWRc_limit = 2787 
WTRc_limit = 1568 
RTWc_limit = 7416 
CCDLc_limit = 9954 
rwq = 0 
CCDLc_limit_alone = 8383 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 5936 

Commands details: 
total_CMD = 628890 
n_nop = 611191 
Read = 13230 
Write = 0 
L2_Alloc = 0 
L2_WB = 1594 
n_act = 1469 
n_pre = 1453 
n_ref = 0 
n_req = 14161 
total_req = 14824 

Dual Bus Interface Util: 
issued_total_row = 2922 
issued_total_col = 14824 
Row_Bus_Util =  0.004646 
CoL_Bus_Util = 0.023572 
Either_Row_CoL_Bus_Util = 0.028143 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002656 
queue_avg = 0.440350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628890 n_nop=611691 n_act=1443 n_pre=1427 n_ref_event=0 n_req=13760 n_rd=12899 n_rd_L2_A=0 n_write=0 n_wr_bk=1479 bw_util=0.04573
n_activity=85281 dram_eff=0.3372
bk0: 857a 623609i bk1: 996a 622533i bk2: 868a 623628i bk3: 940a 622726i bk4: 876a 622462i bk5: 1012a 620925i bk6: 880a 620645i bk7: 908a 620031i bk8: 708a 625578i bk9: 676a 625670i bk10: 648a 626230i bk11: 684a 626176i bk12: 664a 625758i bk13: 708a 624793i bk14: 742a 622940i bk15: 732a 623087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895494
Row_Buffer_Locality_read = 0.928367
Row_Buffer_Locality_write = 0.403020
Bank_Level_Parallism = 1.627727
Bank_Level_Parallism_Col = 1.617787
Bank_Level_Parallism_Ready = 1.178732
write_to_read_ratio_blp_rw_average = 0.249926
GrpLevelPara = 1.343915 

BW Util details:
bwutil = 0.045725 
total_CMD = 628890 
util_bw = 28756 
Wasted_Col = 21962 
Wasted_Row = 11554 
Idle = 566618 

BW Util Bottlenecks: 
RCDc_limit = 9302 
RCDWRc_limit = 2708 
WTRc_limit = 1354 
RTWc_limit = 7310 
CCDLc_limit = 9432 
rwq = 0 
CCDLc_limit_alone = 8024 
WTRc_limit_alone = 1281 
RTWc_limit_alone = 5975 

Commands details: 
total_CMD = 628890 
n_nop = 611691 
Read = 12899 
Write = 0 
L2_Alloc = 0 
L2_WB = 1479 
n_act = 1443 
n_pre = 1427 
n_ref = 0 
n_req = 13760 
total_req = 14378 

Dual Bus Interface Util: 
issued_total_row = 2870 
issued_total_col = 14378 
Row_Bus_Util =  0.004564 
CoL_Bus_Util = 0.022863 
Either_Row_CoL_Bus_Util = 0.027348 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002849 
queue_avg = 0.389696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.389696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628890 n_nop=612321 n_act=1275 n_pre=1259 n_ref_event=227392 n_req=13454 n_rd=12612 n_rd_L2_A=0 n_write=0 n_wr_bk=1457 bw_util=0.04474
n_activity=80704 dram_eff=0.3487
bk0: 952a 623069i bk1: 844a 624027i bk2: 909a 623006i bk3: 888a 622991i bk4: 880a 622699i bk5: 901a 622022i bk6: 945a 620160i bk7: 868a 620717i bk8: 712a 625622i bk9: 648a 626170i bk10: 668a 626343i bk11: 604a 626679i bk12: 720a 625398i bk13: 684a 625855i bk14: 777a 623250i bk15: 612a 623989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905679
Row_Buffer_Locality_read = 0.935062
Row_Buffer_Locality_write = 0.465558
Bank_Level_Parallism = 1.629987
Bank_Level_Parallism_Col = 1.625089
Bank_Level_Parallism_Ready = 1.194026
write_to_read_ratio_blp_rw_average = 0.246118
GrpLevelPara = 1.333252 

BW Util details:
bwutil = 0.044742 
total_CMD = 628890 
util_bw = 28138 
Wasted_Col = 20287 
Wasted_Row = 10346 
Idle = 570119 

BW Util Bottlenecks: 
RCDc_limit = 8186 
RCDWRc_limit = 2335 
WTRc_limit = 1239 
RTWc_limit = 6631 
CCDLc_limit = 9187 
rwq = 0 
CCDLc_limit_alone = 7744 
WTRc_limit_alone = 1181 
RTWc_limit_alone = 5246 

Commands details: 
total_CMD = 628890 
n_nop = 612321 
Read = 12612 
Write = 0 
L2_Alloc = 0 
L2_WB = 1457 
n_act = 1275 
n_pre = 1259 
n_ref = 227392 
n_req = 13454 
total_req = 14069 

Dual Bus Interface Util: 
issued_total_row = 2534 
issued_total_col = 14069 
Row_Bus_Util =  0.004029 
CoL_Bus_Util = 0.022371 
Either_Row_CoL_Bus_Util = 0.026346 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.002052 
queue_avg = 0.366657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.366657
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628890 n_nop=611757 n_act=1353 n_pre=1337 n_ref_event=0 n_req=13855 n_rd=12989 n_rd_L2_A=0 n_write=0 n_wr_bk=1506 bw_util=0.0461
n_activity=82721 dram_eff=0.3505
bk0: 920a 622703i bk1: 932a 623180i bk2: 964a 623187i bk3: 908a 623378i bk4: 896a 622295i bk5: 921a 621825i bk6: 940a 619619i bk7: 884a 620149i bk8: 712a 625206i bk9: 800a 625118i bk10: 640a 626280i bk11: 680a 626053i bk12: 616a 625792i bk13: 688a 625056i bk14: 792a 623002i bk15: 696a 623544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902923
Row_Buffer_Locality_read = 0.933790
Row_Buffer_Locality_write = 0.439954
Bank_Level_Parallism = 1.668218
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.193345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046097 
total_CMD = 628890 
util_bw = 28990 
Wasted_Col = 21478 
Wasted_Row = 10563 
Idle = 567859 

BW Util Bottlenecks: 
RCDc_limit = 8737 
RCDWRc_limit = 2497 
WTRc_limit = 1312 
RTWc_limit = 7439 
CCDLc_limit = 9664 
rwq = 0 
CCDLc_limit_alone = 8038 
WTRc_limit_alone = 1239 
RTWc_limit_alone = 5886 

Commands details: 
total_CMD = 628890 
n_nop = 611757 
Read = 12989 
Write = 0 
L2_Alloc = 0 
L2_WB = 1506 
n_act = 1353 
n_pre = 1337 
n_ref = 0 
n_req = 13855 
total_req = 14495 

Dual Bus Interface Util: 
issued_total_row = 2690 
issued_total_col = 14495 
Row_Bus_Util =  0.004277 
CoL_Bus_Util = 0.023049 
Either_Row_CoL_Bus_Util = 0.027243 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.003035 
queue_avg = 0.398245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398245

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75944, Miss = 13189, Miss_rate = 0.174, Pending_hits = 36, Reservation_fails = 1069
L2_cache_bank[1]: Access = 72311, Miss = 9471, Miss_rate = 0.131, Pending_hits = 1, Reservation_fails = 1
L2_cache_bank[2]: Access = 71209, Miss = 8773, Miss_rate = 0.123, Pending_hits = 17, Reservation_fails = 344
L2_cache_bank[3]: Access = 72027, Miss = 8991, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 9
L2_cache_bank[4]: Access = 71427, Miss = 9297, Miss_rate = 0.130, Pending_hits = 27, Reservation_fails = 673
L2_cache_bank[5]: Access = 71038, Miss = 9699, Miss_rate = 0.137, Pending_hits = 4, Reservation_fails = 9
L2_cache_bank[6]: Access = 69982, Miss = 8572, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 1
L2_cache_bank[7]: Access = 70759, Miss = 9292, Miss_rate = 0.131, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[8]: Access = 71406, Miss = 9256, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 5
L2_cache_bank[9]: Access = 69165, Miss = 8098, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 3
L2_cache_bank[10]: Access = 70973, Miss = 8722, Miss_rate = 0.123, Pending_hits = 5, Reservation_fails = 7
L2_cache_bank[11]: Access = 70738, Miss = 9250, Miss_rate = 0.131, Pending_hits = 1, Reservation_fails = 4
L2_total_cache_accesses = 856979
L2_total_cache_misses = 112610
L2_total_cache_miss_rate = 0.1314
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 2127
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 631717
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59497
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30662
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 709356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147233
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=856979
icnt_total_pkts_simt_to_mem=324677
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.1286
	minimum = 5
	maximum = 397
Network latency average = 48.2918
	minimum = 5
	maximum = 375
Slowest packet = 1165452
Flit latency average = 48.2918
	minimum = 5
	maximum = 375
Slowest flit = 1165504
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.206848
	minimum = 0.160377 (at node 0)
	maximum = 0.806604 (at node 15)
Accepted packet rate average = 0.206848
	minimum = 0.163325 (at node 16)
	maximum = 0.767689 (at node 15)
Injected flit rate average = 0.206848
	minimum = 0.160377 (at node 0)
	maximum = 0.806604 (at node 15)
Accepted flit rate average= 0.206848
	minimum = 0.163325 (at node 16)
	maximum = 0.767689 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5216 (12 samples)
	minimum = 5 (12 samples)
	maximum = 145.167 (12 samples)
Network latency average = 20.6356 (12 samples)
	minimum = 5 (12 samples)
	maximum = 141 (12 samples)
Flit latency average = 20.6355 (12 samples)
	minimum = 5 (12 samples)
	maximum = 141 (12 samples)
Fragmentation average = 3.9129e-05 (12 samples)
	minimum = 0 (12 samples)
	maximum = 32.8333 (12 samples)
Injected packet rate average = 0.112207 (12 samples)
	minimum = 0.0637187 (12 samples)
	maximum = 0.312309 (12 samples)
Accepted packet rate average = 0.112207 (12 samples)
	minimum = 0.0734626 (12 samples)
	maximum = 0.280735 (12 samples)
Injected flit rate average = 0.112209 (12 samples)
	minimum = 0.0637244 (12 samples)
	maximum = 0.312309 (12 samples)
Accepted flit rate average = 0.112209 (12 samples)
	minimum = 0.0734669 (12 samples)
	maximum = 0.280735 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 235315 (inst/sec)
gpgpu_simulation_rate = 2959 (cycle/sec)
gpgpu_silicon_slowdown = 101385x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 211618
gpu_sim_insn = 4557217
gpu_ipc =      21.5351
gpu_tot_sim_cycle = 415813
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      50.0080
gpu_tot_issued_cta = 1664
gpu_occupancy = 54.6461% 
gpu_tot_occupancy = 50.9635% 
max_total_param_size = 0
gpu_stall_dramfull = 2963691
gpu_stall_icnt2sh    = 1142147
partiton_level_parallism =       2.1397
partiton_level_parallism_total  =       1.8696
partiton_level_parallism_util =       2.0102
partiton_level_parallism_util_total  =       2.0348
L2_BW  =      64.4757 GB/Sec
L2_BW_total  =      52.5987 GB/Sec
gpu_total_sim_rate=146436

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 62466, Miss = 50335, Miss_rate = 0.806, Pending_hits = 5664, Reservation_fails = 175606
	L1D_cache_core[1]: Access = 61663, Miss = 48500, Miss_rate = 0.787, Pending_hits = 5449, Reservation_fails = 153058
	L1D_cache_core[2]: Access = 64033, Miss = 51630, Miss_rate = 0.806, Pending_hits = 5801, Reservation_fails = 188497
	L1D_cache_core[3]: Access = 67770, Miss = 54128, Miss_rate = 0.799, Pending_hits = 6033, Reservation_fails = 185844
	L1D_cache_core[4]: Access = 64203, Miss = 51932, Miss_rate = 0.809, Pending_hits = 5881, Reservation_fails = 187307
	L1D_cache_core[5]: Access = 63964, Miss = 51046, Miss_rate = 0.798, Pending_hits = 5862, Reservation_fails = 175863
	L1D_cache_core[6]: Access = 60628, Miss = 48565, Miss_rate = 0.801, Pending_hits = 5611, Reservation_fails = 179486
	L1D_cache_core[7]: Access = 66447, Miss = 53333, Miss_rate = 0.803, Pending_hits = 6099, Reservation_fails = 182613
	L1D_cache_core[8]: Access = 63276, Miss = 51039, Miss_rate = 0.807, Pending_hits = 5944, Reservation_fails = 178520
	L1D_cache_core[9]: Access = 62393, Miss = 50057, Miss_rate = 0.802, Pending_hits = 5723, Reservation_fails = 175989
	L1D_cache_core[10]: Access = 64936, Miss = 52552, Miss_rate = 0.809, Pending_hits = 5853, Reservation_fails = 189333
	L1D_cache_core[11]: Access = 62070, Miss = 49760, Miss_rate = 0.802, Pending_hits = 5616, Reservation_fails = 174795
	L1D_cache_core[12]: Access = 65587, Miss = 52817, Miss_rate = 0.805, Pending_hits = 5980, Reservation_fails = 190133
	L1D_cache_core[13]: Access = 69294, Miss = 55859, Miss_rate = 0.806, Pending_hits = 6326, Reservation_fails = 186355
	L1D_cache_core[14]: Access = 64089, Miss = 51492, Miss_rate = 0.803, Pending_hits = 5924, Reservation_fails = 186710
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 773045
	L1D_total_cache_miss_rate = 0.8029
	L1D_total_cache_pending_hits = 87766
	L1D_total_cache_reservation_fails = 2710109
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 500141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2708831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915807
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2343067
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 578
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 365186
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1278
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3768, 3515, 2736, 3230, 3388, 3457, 2876, 3145, 3446, 3824, 3216, 3616, 3094, 3554, 2946, 3372, 3746, 3181, 3520, 3269, 3276, 3339, 3497, 3510, 3082, 3393, 3204, 2926, 3014, 3196, 2863, 3687, 325, 325, 347, 336, 336, 347, 347, 314, 314, 336, 325, 347, 358, 336, 325, 347, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 2642474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500141
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2083931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3685194	W0_Idle:298087	W0_Scoreboard:5953194	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4001128 {8:500141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80022560 {40:2000564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
maxmflatency = 1600 
max_icnt2mem_latency = 1223 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 379 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 104 
mrq_lat_table:92299 	17869 	16891 	43912 	11009 	4875 	1638 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	19713 	591900 	1198735 	463196 	4348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	298850 	93039 	180544 	177526 	27305 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	111263 	102134 	91601 	128499 	1086672 	756143 	1580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	237 	598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       112       116       128       128        71        96        56        52       128       124       140       128        92       128        56        54 
dram[1]:       108       116        96       104       124       100        56        76       128       128       132       144        96       132        75        54 
dram[2]:       104       128       128       113        71        92        52        64       128       132       136       156       124       124        62       104 
dram[3]:       112       128       128       128        80        80        61        56       124       128       128       128       140        92        72        48 
dram[4]:       128       128        93       113        96        76        68        68       124       124       128       136       100       104        79        71 
dram[5]:       128       104       128        88        86        80        48       116       128       124       137       136        88       136        75        80 
maximum service time to same row:
dram[0]:     17737     26188     20435     20312     34624     19034     11508     11021     24780     38574     32881     36065     22225     35101     21018     25068 
dram[1]:     37332     20964     21628     24489     26634     23855     14278      9269     25687     20975     40144     27448     21535     30679     26043     30820 
dram[2]:     26907     27219     22595     27631     36507     41961      8999      9893     46740     22503     29699     28842     32678     22153     26824     32596 
dram[3]:     26110     25595     20557     29008     32442     35740     13106     25454     25159     34697     29260     38137     21903     22237     19035     23620 
dram[4]:     20487     21240     20371     21666     21167     21914     16048     18110     38237     25747     27992     37893     18229     28259     25734     23079 
dram[5]:     16878     18022     21490     30187     30187     25237     13623     19026     25163     20107     31892     36608     19284     21467     31122     35964 
average row accesses per activate:
dram[0]:  8.392982  8.118812  9.899544  8.938931  8.260074  9.231343  6.746130  6.091146 15.438775 13.764706 27.826923 36.666668 13.697479 13.121212  8.470046  8.793722 
dram[1]:  9.475610  8.639405  9.578260  8.904580  8.646153  9.092369  6.230994  5.957672 16.463917 16.511110 32.785713 28.520000 13.076923 14.473214  8.702971  7.420849 
dram[2]:  7.996528  8.243816  8.697318  9.646586  8.258064  8.859316  6.424157  6.270270 14.968750 15.782178 27.480770 30.551020 13.047244 14.616072  8.135021  8.639131 
dram[3]:  8.636704  8.965909  9.209678  9.828326  8.920635  8.318021  6.067935  6.447447 16.988764 16.700001 24.344828 28.714285 12.823077 11.355263  7.836000  7.519841 
dram[4]:  8.446428  8.648149  9.876652  9.682404  9.502146  8.198582  6.421348  6.677914 16.913044 17.333334 26.905661 36.945946 12.793893 13.217054  7.490494  7.800885 
dram[5]:  9.075758  8.385417  9.066148  9.497890  8.731061  8.196491  6.349162  6.851735 16.947916 16.173077 31.977272 30.869566 13.023809 12.198582  8.105263  8.647887 
average row locality = 188773/19717 = 9.574123
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       237       232       218       235       268       283       489       529        69        88        28        12        74        72       206       242 
dram[1]:       209       212       224       222       273       280       484       531        65        63        26        18        66        60       219       234 
dram[2]:       218       229       222       234       252       280       529       495        68        74        25        25        64        82       236       218 
dram[3]:       218       224       220       227       272       286       489       488        53        59        24        20        66        91       224       206 
dram[4]:       229       221       239       228       263       302       501       469        71        53        19        14        78        74       233       232 
dram[5]:       223       224       226       213       304       286       498       491        56        73        22        16        66        99       226       226 
total dram writes = 19361
bank skew: 531/12 = 44.25
chip skew: 3282/3167 = 1.04
average mf latency per bank:
dram[0]:      22881     26805     23998     25917     17542     20287      9698     10801    119303     87295    603934   1833583    231521    295983     23251     22061
dram[1]:      24021     30956     21912     28277     16972     21811      9447     11451    101298    129395    642905   1292013    259482    373470     20228     25114
dram[2]:      24420     22877     23782     21871     19674     17689      9452     10408     98573     96548    700239    733963    275228    203108     19911     21284
dram[3]:      22501     23775     21185     22881     17792     18080      9722     10523    120771    119429    680589    972537    249202    189105     18625     23319
dram[4]:      28218     21791     26288     20780     22685     15572     11718      9689    115729    117079   1210479   1231634    288645    209743     24808     16954
dram[5]:      29049     25232     27374     25677     19117     19254     11894     10730    150789    102249   1007238   1291735    332118    188643     24851     21928
maximum mf latency per bank:
dram[0]:       1318      1435      1394      1218      1241      1389      1319      1401      1334      1497      1307      1335      1209      1281      1468      1319
dram[1]:       1281      1299      1440      1331      1411      1549      1419      1368      1487      1462      1218      1460      1114      1351      1258      1357
dram[2]:       1235      1267      1356      1220      1178      1408      1213      1203      1468      1353      1452      1242      1105      1408      1458      1408
dram[3]:       1352      1191      1292      1234      1281      1385      1254      1309      1272      1597      1201      1392       979      1097      1231      1336
dram[4]:       1463      1265      1351      1264      1335      1311      1461      1311      1419      1272      1338      1272      1223      1115      1271      1260
dram[5]:       1600      1215      1465      1285      1317      1327      1338      1221      1558      1387      1545      1586      1421      1213      1405      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1280671 n_nop=1240636 n_act=3324 n_pre=3308 n_ref_event=94222486568528 n_req=31798 n_rd=29259 n_rd_L2_A=0 n_write=0 n_wr_bk=4233 bw_util=0.0523
n_activity=203212 dram_eff=0.3296
bk0: 2199a 1264400i bk1: 2252a 1262992i bk2: 1989a 1266023i bk3: 2128a 1264830i bk4: 2035a 1263526i bk5: 2226a 1262768i bk6: 1842a 1262252i bk7: 1966a 1259132i bk8: 1476a 1273144i bk9: 1592a 1272385i bk10: 1432a 1274853i bk11: 1424a 1275717i bk12: 1581a 1272442i bk13: 1684a 1272979i bk14: 1668a 1268636i bk15: 1765a 1266394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895717
Row_Buffer_Locality_read = 0.930859
Row_Buffer_Locality_write = 0.490744
Bank_Level_Parallism = 1.643150
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.199191
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052304 
total_CMD = 1280671 
util_bw = 66984 
Wasted_Col = 53943 
Wasted_Row = 28066 
Idle = 1131678 

BW Util Bottlenecks: 
RCDc_limit = 20956 
RCDWRc_limit = 6973 
WTRc_limit = 3688 
RTWc_limit = 19841 
CCDLc_limit = 24216 
rwq = 0 
CCDLc_limit_alone = 19577 
WTRc_limit_alone = 3468 
RTWc_limit_alone = 15422 

Commands details: 
total_CMD = 1280671 
n_nop = 1240636 
Read = 29259 
Write = 0 
L2_Alloc = 0 
L2_WB = 4233 
n_act = 3324 
n_pre = 3308 
n_ref = 94222486568528 
n_req = 31798 
total_req = 33492 

Dual Bus Interface Util: 
issued_total_row = 6632 
issued_total_col = 33492 
Row_Bus_Util =  0.005179 
CoL_Bus_Util = 0.026152 
Either_Row_CoL_Bus_Util = 0.031261 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002223 
queue_avg = 0.504417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.504417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1280671 n_nop=1241728 n_act=3224 n_pre=3208 n_ref_event=94222487414896 n_req=30973 n_rd=28511 n_rd_L2_A=0 n_write=0 n_wr_bk=4093 bw_util=0.05092
n_activity=198334 dram_eff=0.3288
bk0: 2138a 1266649i bk1: 2140a 1264687i bk2: 2023a 1265931i bk3: 2137a 1264860i bk4: 2025a 1265317i bk5: 2025a 1264282i bk6: 1796a 1262884i bk7: 1887a 1260819i bk8: 1564a 1272760i bk9: 1452a 1273626i bk10: 1364a 1275170i bk11: 1416a 1275452i bk12: 1648a 1272092i bk13: 1572a 1273473i bk14: 1588a 1268668i bk15: 1736a 1267323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896103
Row_Buffer_Locality_read = 0.931114
Row_Buffer_Locality_write = 0.490658
Bank_Level_Parallism = 1.596221
Bank_Level_Parallism_Col = 1.597115
Bank_Level_Parallism_Ready = 1.191159
write_to_read_ratio_blp_rw_average = 0.280177
GrpLevelPara = 1.264782 

BW Util details:
bwutil = 0.050917 
total_CMD = 1280671 
util_bw = 65208 
Wasted_Col = 52852 
Wasted_Row = 27335 
Idle = 1135276 

BW Util Bottlenecks: 
RCDc_limit = 20472 
RCDWRc_limit = 6897 
WTRc_limit = 3496 
RTWc_limit = 17852 
CCDLc_limit = 24012 
rwq = 0 
CCDLc_limit_alone = 19348 
WTRc_limit_alone = 3241 
RTWc_limit_alone = 13443 

Commands details: 
total_CMD = 1280671 
n_nop = 1241728 
Read = 28511 
Write = 0 
L2_Alloc = 0 
L2_WB = 4093 
n_act = 3224 
n_pre = 3208 
n_ref = 94222487414896 
n_req = 30973 
total_req = 32604 

Dual Bus Interface Util: 
issued_total_row = 6432 
issued_total_col = 32604 
Row_Bus_Util =  0.005022 
CoL_Bus_Util = 0.025459 
Either_Row_CoL_Bus_Util = 0.030408 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002388 
queue_avg = 0.463438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.463438
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1280671 n_nop=1240692 n_act=3357 n_pre=3341 n_ref_event=0 n_req=31715 n_rd=29186 n_rd_L2_A=0 n_write=0 n_wr_bk=4197 bw_util=0.05213
n_activity=202148 dram_eff=0.3303
bk0: 2121a 1265224i bk1: 2128a 1264105i bk2: 2086a 1265108i bk3: 2200a 1263865i bk4: 2069a 1263156i bk5: 2097a 1262516i bk6: 1926a 1260008i bk7: 1960a 1260171i bk8: 1400a 1272850i bk9: 1556a 1272855i bk10: 1416a 1274924i bk11: 1484a 1274979i bk12: 1612a 1272347i bk13: 1576a 1273039i bk14: 1749a 1266812i bk15: 1806a 1267627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894277
Row_Buffer_Locality_read = 0.930206
Row_Buffer_Locality_write = 0.479636
Bank_Level_Parallism = 1.667566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.224137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052134 
total_CMD = 1280671 
util_bw = 66766 
Wasted_Col = 53483 
Wasted_Row = 28354 
Idle = 1132068 

BW Util Bottlenecks: 
RCDc_limit = 20843 
RCDWRc_limit = 7062 
WTRc_limit = 3910 
RTWc_limit = 19056 
CCDLc_limit = 24012 
rwq = 0 
CCDLc_limit_alone = 19464 
WTRc_limit_alone = 3679 
RTWc_limit_alone = 14739 

Commands details: 
total_CMD = 1280671 
n_nop = 1240692 
Read = 29186 
Write = 0 
L2_Alloc = 0 
L2_WB = 4197 
n_act = 3357 
n_pre = 3341 
n_ref = 0 
n_req = 31715 
total_req = 33383 

Dual Bus Interface Util: 
issued_total_row = 6698 
issued_total_col = 33383 
Row_Bus_Util =  0.005230 
CoL_Bus_Util = 0.026067 
Either_Row_CoL_Bus_Util = 0.031217 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002551 
queue_avg = 0.496887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.496887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1280671 n_nop=1241201 n_act=3323 n_pre=3307 n_ref_event=0 n_req=31310 n_rd=28858 n_rd_L2_A=0 n_write=0 n_wr_bk=4065 bw_util=0.05142
n_activity=199673 dram_eff=0.3298
bk0: 2125a 1265544i bk1: 2168a 1264775i bk2: 2096a 1265863i bk3: 2112a 1265496i bk4: 2032a 1264704i bk5: 2116a 1262674i bk6: 1884a 1260823i bk7: 1816a 1261186i bk8: 1484a 1273332i bk9: 1472a 1273695i bk10: 1400a 1275044i bk11: 1396a 1275362i bk12: 1612a 1272319i bk13: 1649a 1270798i bk14: 1772a 1265925i bk15: 1724a 1266766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894027
Row_Buffer_Locality_read = 0.929517
Row_Buffer_Locality_write = 0.476346
Bank_Level_Parallism = 1.655226
Bank_Level_Parallism_Col = 1.667954
Bank_Level_Parallism_Ready = 1.199734
write_to_read_ratio_blp_rw_average = 0.281489
GrpLevelPara = 1.313565 

BW Util details:
bwutil = 0.051415 
total_CMD = 1280671 
util_bw = 65846 
Wasted_Col = 52964 
Wasted_Row = 27676 
Idle = 1134185 

BW Util Bottlenecks: 
RCDc_limit = 20986 
RCDWRc_limit = 6918 
WTRc_limit = 3749 
RTWc_limit = 19421 
CCDLc_limit = 23600 
rwq = 0 
CCDLc_limit_alone = 19082 
WTRc_limit_alone = 3498 
RTWc_limit_alone = 15154 

Commands details: 
total_CMD = 1280671 
n_nop = 1241201 
Read = 28858 
Write = 0 
L2_Alloc = 0 
L2_WB = 4065 
n_act = 3323 
n_pre = 3307 
n_ref = 0 
n_req = 31310 
total_req = 32923 

Dual Bus Interface Util: 
issued_total_row = 6630 
issued_total_col = 32923 
Row_Bus_Util =  0.005177 
CoL_Bus_Util = 0.025708 
Either_Row_CoL_Bus_Util = 0.030820 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.002103 
queue_avg = 0.478983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.478983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1280671 n_nop=1241510 n_act=3231 n_pre=3215 n_ref_event=227392 n_req=31158 n_rd=28688 n_rd_L2_A=0 n_write=0 n_wr_bk=4125 bw_util=0.05124
n_activity=198336 dram_eff=0.3309
bk0: 2176a 1264667i bk1: 2145a 1265161i bk2: 2046a 1265603i bk3: 2061a 1265348i bk4: 2000a 1265069i bk5: 2077a 1262413i bk6: 1934a 1260881i bk7: 1860a 1261874i bk8: 1520a 1272970i bk9: 1480a 1274055i bk10: 1416a 1275183i bk11: 1360a 1276165i bk12: 1612a 1272549i bk13: 1648a 1272944i bk14: 1765a 1266037i bk15: 1588a 1267300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896495
Row_Buffer_Locality_read = 0.931574
Row_Buffer_Locality_write = 0.489069
Bank_Level_Parallism = 1.637988
Bank_Level_Parallism_Col = 1.648708
Bank_Level_Parallism_Ready = 1.199866
write_to_read_ratio_blp_rw_average = 0.279667
GrpLevelPara = 1.307741 

BW Util details:
bwutil = 0.051243 
total_CMD = 1280671 
util_bw = 65626 
Wasted_Col = 52516 
Wasted_Row = 27222 
Idle = 1135307 

BW Util Bottlenecks: 
RCDc_limit = 20339 
RCDWRc_limit = 6791 
WTRc_limit = 3635 
RTWc_limit = 19084 
CCDLc_limit = 23628 
rwq = 0 
CCDLc_limit_alone = 19236 
WTRc_limit_alone = 3423 
RTWc_limit_alone = 14904 

Commands details: 
total_CMD = 1280671 
n_nop = 1241510 
Read = 28688 
Write = 0 
L2_Alloc = 0 
L2_WB = 4125 
n_act = 3231 
n_pre = 3215 
n_ref = 227392 
n_req = 31158 
total_req = 32813 

Dual Bus Interface Util: 
issued_total_row = 6446 
issued_total_col = 32813 
Row_Bus_Util =  0.005033 
CoL_Bus_Util = 0.025622 
Either_Row_CoL_Bus_Util = 0.030579 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002502 
queue_avg = 0.471295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.471295
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1280671 n_nop=1240702 n_act=3295 n_pre=3279 n_ref_event=0 n_req=31819 n_rd=29288 n_rd_L2_A=0 n_write=0 n_wr_bk=4206 bw_util=0.05231
n_activity=201333 dram_eff=0.3327
bk0: 2204a 1264227i bk1: 2224a 1264314i bk2: 2136a 1265810i bk3: 2068a 1264459i bk4: 2056a 1262242i bk5: 2098a 1262593i bk6: 1925a 1258584i bk7: 1840a 1262395i bk8: 1596a 1272297i bk9: 1644a 1272965i bk10: 1396a 1275294i bk11: 1412a 1275308i bk12: 1584a 1272382i bk13: 1640a 1271524i bk14: 1812a 1267235i bk15: 1653a 1267854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896697
Row_Buffer_Locality_read = 0.932020
Row_Buffer_Locality_write = 0.487949
Bank_Level_Parallism = 1.671889
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.213570
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052307 
total_CMD = 1280671 
util_bw = 66988 
Wasted_Col = 53850 
Wasted_Row = 27333 
Idle = 1132500 

BW Util Bottlenecks: 
RCDc_limit = 20710 
RCDWRc_limit = 6999 
WTRc_limit = 3761 
RTWc_limit = 20401 
CCDLc_limit = 24350 
rwq = 0 
CCDLc_limit_alone = 19470 
WTRc_limit_alone = 3556 
RTWc_limit_alone = 15726 

Commands details: 
total_CMD = 1280671 
n_nop = 1240702 
Read = 29288 
Write = 0 
L2_Alloc = 0 
L2_WB = 4206 
n_act = 3295 
n_pre = 3279 
n_ref = 0 
n_req = 31819 
total_req = 33494 

Dual Bus Interface Util: 
issued_total_row = 6574 
issued_total_col = 33494 
Row_Bus_Util =  0.005133 
CoL_Bus_Util = 0.026153 
Either_Row_CoL_Bus_Util = 0.031209 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002477 
queue_avg = 0.487676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.487676

========= L2 cache stats =========
L2_cache_bank[0]: Access = 193727, Miss = 26394, Miss_rate = 0.136, Pending_hits = 43, Reservation_fails = 1079
L2_cache_bank[1]: Access = 192441, Miss = 23396, Miss_rate = 0.122, Pending_hits = 9, Reservation_fails = 9
L2_cache_bank[2]: Access = 188053, Miss = 22447, Miss_rate = 0.119, Pending_hits = 19, Reservation_fails = 362
L2_cache_bank[3]: Access = 192927, Miss = 22514, Miss_rate = 0.117, Pending_hits = 5, Reservation_fails = 28
L2_cache_bank[4]: Access = 189085, Miss = 22782, Miss_rate = 0.120, Pending_hits = 35, Reservation_fails = 679
L2_cache_bank[5]: Access = 188965, Miss = 23434, Miss_rate = 0.124, Pending_hits = 9, Reservation_fails = 10
L2_cache_bank[6]: Access = 187448, Miss = 22355, Miss_rate = 0.119, Pending_hits = 9, Reservation_fails = 17
L2_cache_bank[7]: Access = 187463, Miss = 22235, Miss_rate = 0.119, Pending_hits = 9, Reservation_fails = 16
L2_cache_bank[8]: Access = 191581, Miss = 22526, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 9
L2_cache_bank[9]: Access = 187019, Miss = 21396, Miss_rate = 0.114, Pending_hits = 3, Reservation_fails = 7
L2_cache_bank[10]: Access = 190832, Miss = 22290, Miss_rate = 0.117, Pending_hits = 6, Reservation_fails = 11
L2_cache_bank[11]: Access = 188711, Miss = 22790, Miss_rate = 0.121, Pending_hits = 8, Reservation_fails = 14
L2_total_cache_accesses = 2278252
L2_total_cache_misses = 274559
L2_total_cache_miss_rate = 0.1205
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 2241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1826765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 133286
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 176470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88298
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2000564
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 176
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2278252
icnt_total_pkts_simt_to_mem=777544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 92.0064
	minimum = 5
	maximum = 538
Network latency average = 83.2937
	minimum = 5
	maximum = 538
Slowest packet = 1346450
Flit latency average = 83.2917
	minimum = 5
	maximum = 538
Slowest flit = 1346512
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.327996
	minimum = 0.130702 (at node 6)
	maximum = 0.571312 (at node 18)
Accepted packet rate average = 0.327996
	minimum = 0.175491 (at node 22)
	maximum = 0.477001 (at node 3)
Injected flit rate average = 0.328009
	minimum = 0.130721 (at node 6)
	maximum = 0.571312 (at node 18)
Accepted flit rate average= 0.328009
	minimum = 0.17551 (at node 22)
	maximum = 0.477001 (at node 3)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.9435 (13 samples)
	minimum = 5 (13 samples)
	maximum = 175.385 (13 samples)
Network latency average = 25.4554 (13 samples)
	minimum = 5 (13 samples)
	maximum = 171.538 (13 samples)
Flit latency average = 25.4552 (13 samples)
	minimum = 5 (13 samples)
	maximum = 171.538 (13 samples)
Fragmentation average = 3.61191e-05 (13 samples)
	minimum = 0 (13 samples)
	maximum = 30.3077 (13 samples)
Injected packet rate average = 0.128806 (13 samples)
	minimum = 0.0688713 (13 samples)
	maximum = 0.332232 (13 samples)
Accepted packet rate average = 0.128806 (13 samples)
	minimum = 0.0813109 (13 samples)
	maximum = 0.295832 (13 samples)
Injected flit rate average = 0.128809 (13 samples)
	minimum = 0.068878 (13 samples)
	maximum = 0.332232 (13 samples)
Accepted flit rate average = 0.128809 (13 samples)
	minimum = 0.0813164 (13 samples)
	maximum = 0.295832 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 22 sec (142 sec)
gpgpu_simulation_rate = 146436 (inst/sec)
gpgpu_simulation_rate = 2928 (cycle/sec)
gpgpu_silicon_slowdown = 102459x
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 3427
gpu_sim_insn = 1323702
gpu_ipc =     386.2568
gpu_tot_sim_cycle = 419240
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      52.7566
gpu_tot_issued_cta = 1792
gpu_occupancy = 80.4956% 
gpu_tot_occupancy = 51.2140% 
max_total_param_size = 0
gpu_stall_dramfull = 2963691
gpu_stall_icnt2sh    = 1142158
partiton_level_parallism =       2.5398
partiton_level_parallism_total  =       1.8751
partiton_level_parallism_util =       3.0045
partiton_level_parallism_util_total  =       2.0421
L2_BW  =      28.6851 GB/Sec
L2_BW_total  =      52.4032 GB/Sec
gpu_total_sim_rate=152535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 63106, Miss = 50847, Miss_rate = 0.806, Pending_hits = 5760, Reservation_fails = 175737
	L1D_cache_core[1]: Access = 62303, Miss = 49012, Miss_rate = 0.787, Pending_hits = 5543, Reservation_fails = 153196
	L1D_cache_core[2]: Access = 64673, Miss = 52142, Miss_rate = 0.806, Pending_hits = 5897, Reservation_fails = 188577
	L1D_cache_core[3]: Access = 68570, Miss = 54768, Miss_rate = 0.799, Pending_hits = 6153, Reservation_fails = 185844
	L1D_cache_core[4]: Access = 64923, Miss = 52508, Miss_rate = 0.809, Pending_hits = 5989, Reservation_fails = 187521
	L1D_cache_core[5]: Access = 64604, Miss = 51558, Miss_rate = 0.798, Pending_hits = 5956, Reservation_fails = 176044
	L1D_cache_core[6]: Access = 61348, Miss = 49141, Miss_rate = 0.801, Pending_hits = 5719, Reservation_fails = 179486
	L1D_cache_core[7]: Access = 67167, Miss = 53909, Miss_rate = 0.803, Pending_hits = 6207, Reservation_fails = 182633
	L1D_cache_core[8]: Access = 63916, Miss = 51551, Miss_rate = 0.807, Pending_hits = 6040, Reservation_fails = 178583
	L1D_cache_core[9]: Access = 63033, Miss = 50569, Miss_rate = 0.802, Pending_hits = 5817, Reservation_fails = 176116
	L1D_cache_core[10]: Access = 65576, Miss = 53064, Miss_rate = 0.809, Pending_hits = 5949, Reservation_fails = 189341
	L1D_cache_core[11]: Access = 62790, Miss = 50336, Miss_rate = 0.802, Pending_hits = 5724, Reservation_fails = 174795
	L1D_cache_core[12]: Access = 66227, Miss = 53329, Miss_rate = 0.805, Pending_hits = 6076, Reservation_fails = 190133
	L1D_cache_core[13]: Access = 69934, Miss = 56371, Miss_rate = 0.806, Pending_hits = 6422, Reservation_fails = 186487
	L1D_cache_core[14]: Access = 64889, Miss = 52132, Miss_rate = 0.803, Pending_hits = 6044, Reservation_fails = 186739
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 781237
	L1D_total_cache_miss_rate = 0.8029
	L1D_total_cache_pending_hits = 89296
	L1D_total_cache_reservation_fails = 2711232
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 500653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2708973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 280584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 946527
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2343067
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 720
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 365186
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2259
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3855, 3602, 2823, 3317, 3475, 3544, 2963, 3232, 3533, 3911, 3303, 3703, 3181, 3641, 3033, 3459, 3833, 3268, 3607, 3356, 3363, 3426, 3584, 3597, 3169, 3480, 3291, 3013, 3101, 3283, 2950, 3774, 383, 383, 405, 394, 394, 405, 405, 372, 372, 394, 383, 405, 416, 394, 383, 405, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 2642538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500653
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2083995
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3690943	W0_Idle:305723	W0_Scoreboard:5980289	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4005224 {8:500653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80104480 {40:2002612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1600 
max_icnt2mem_latency = 1223 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 378 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 104 
mrq_lat_table:93194 	17980 	16937 	43980 	11009 	4875 	1638 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	19874 	597937 	1202278 	463695 	4348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	302027 	94909 	182561 	179166 	27305 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	116386 	104685 	92211 	129792 	1087335 	756143 	1580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	241 	601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       112       116       128       128        71        96        56        52       128       124       156       152        92       128        56        54 
dram[1]:       108       116        96       104       124       100        56        76       128       128       132       144        96       132        75        54 
dram[2]:       104       128       128       113        71        92        52        64       128       132       136       156       124       124        62       104 
dram[3]:       112       128       128       128        80        80        61        56       124       128       160       128       140        92        72        48 
dram[4]:       128       128        93       113        96        76        68        68       124       124       148       160       100       104        79        71 
dram[5]:       128       104       128        88        86        80        48       116       128       124       144       148        88       136        75        80 
maximum service time to same row:
dram[0]:     17737     26188     20435     20312     34624     19034     11508     11021     24780     38574     32881     36065     22225     35101     21018     25068 
dram[1]:     37332     20964     21628     24489     26634     23855     14278      9269     25687     20975     40144     27448     21535     30679     26043     30820 
dram[2]:     26907     27219     22595     27631     36507     41961      8999      9893     46740     22503     29699     28842     32678     22153     26824     32596 
dram[3]:     26110     25595     20557     29008     32442     35740     13106     25454     25159     34697     29260     38137     21903     22237     19035     23620 
dram[4]:     20487     21240     20371     21666     21167     21914     16048     18110     38237     25747     27992     37893     18229     28259     25734     23079 
dram[5]:     16878     18022     21490     30187     30187     25237     13623     19026     25163     20107     31892     36608     19284     21467     31122     35964 
average row accesses per activate:
dram[0]:  8.392982  8.118812  9.859091  8.920152  8.260074  9.200744  6.746130  6.091146 16.132652 14.369748 27.603773 35.950001 13.697479 13.121212  8.483871  8.767858 
dram[1]:  9.475610  8.639405  9.545455  8.878327  8.646153  9.060000  6.230994  5.960318 17.112246 17.164835 32.674419 28.920000 13.076923 14.473214  8.717822  7.432433 
dram[2]:  7.996528  8.250883  8.671756  9.612000  8.235714  8.859316  6.424157  6.270270 15.515464 16.372549 27.339622 30.420000 13.047244 14.616072  8.139240  8.639131 
dram[3]:  8.608209  8.965909  9.209678  9.794871  8.920635  8.292253  6.067935  6.447447 17.466667 17.219780 24.474577 28.459999 12.823077 11.355263  7.840000  7.527778 
dram[4]:  8.419929  8.648149  9.842105  9.649572  9.502146  8.198582  6.421348  6.677914 17.739130 17.818182 26.777779 36.289474 12.793893 13.217054  7.490494  7.809734 
dram[5]:  9.075758  8.388889  9.034883  9.497890  8.705661  8.196491  6.349162  6.851735 17.432989 16.628571 31.799999 30.553192 13.031746 12.198582  8.113360  8.661972 
average row locality = 189893/19755 = 9.612402
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       237       232       218       236       268       285       489       529        69        88        28        12        74        72       211       246 
dram[1]:       209       212       226       222       273       281       484       532        65        63        26        18        66        60       223       234 
dram[2]:       218       230       222       235       255       280       529       495        68        74        25        25        64        82       237       218 
dram[3]:       220       224       220       229       272       287       489       488        53        59        24        20        66        91       226       209 
dram[4]:       231       221       240       230       263       302       501       469        71        53        19        14        78        74       233       233 
dram[5]:       223       225       227       213       307       286       498       491        56        73        22        16        67        99       227       229 
total dram writes = 19413
bank skew: 532/12 = 44.33
chip skew: 3294/3177 = 1.04
average mf latency per bank:
dram[0]:      22881     26805     23998     25808     17582     20184      9779     10859    130403     87997    605808   1837064    231880    296221     22700     21703
dram[1]:      24021     30956     21718     28277     17019     21779      9508     11482    102377    130428    644700   1294457    259808    373774     19865     25114
dram[2]:      24420     22778     23782     21777     19485     17737      9510     10472     99466     97468    701958    735710    275519    203338     19827     21284
dram[3]:      22296     23775     21185     22681     17844     18077      9783     10590    121923    120599    682375    974589    249510    189315     18460     22985
dram[4]:      27974     21791     26178     20599     22721     15618     11776      9750    116665    118279   1212825   1234514    288892    209976     24808     16881
dram[5]:      29049     25120     27253     25677     18978     19307     11953     10789    151886    103116   1009358   1294452    327498    188825     24741     21640
maximum mf latency per bank:
dram[0]:       1318      1435      1394      1218      1241      1389      1319      1401      1334      1497      1307      1335      1209      1281      1468      1319
dram[1]:       1281      1299      1440      1331      1411      1549      1419      1368      1487      1462      1218      1460      1114      1351      1258      1357
dram[2]:       1235      1267      1356      1220      1178      1408      1213      1203      1468      1353      1452      1242      1105      1408      1458      1408
dram[3]:       1352      1191      1292      1234      1281      1385      1254      1309      1272      1597      1201      1392       979      1097      1231      1336
dram[4]:       1463      1265      1351      1264      1335      1311      1461      1311      1419      1272      1338      1272      1223      1115      1271      1260
dram[5]:       1600      1215      1465      1285      1317      1327      1338      1221      1558      1387      1545      1586      1421      1213      1405      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1291224 n_nop=1250994 n_act=3330 n_pre=3314 n_ref_event=94222486568528 n_req=31974 n_rd=29423 n_rd_L2_A=0 n_write=0 n_wr_bk=4252 bw_util=0.05216
n_activity=204276 dram_eff=0.3297
bk0: 2199a 1274952i bk1: 2252a 1273546i bk2: 1989a 1276557i bk3: 2128a 1275348i bk4: 2035a 1274077i bk5: 2226a 1273297i bk6: 1842a 1272802i bk7: 1966a 1269685i bk8: 1544a 1283593i bk9: 1664a 1282838i bk10: 1448a 1285361i bk11: 1432a 1286232i bk12: 1581a 1282994i bk13: 1684a 1283532i bk14: 1668a 1279180i bk15: 1765a 1276921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896103
Row_Buffer_Locality_read = 0.931176
Row_Buffer_Locality_write = 0.491572
Bank_Level_Parallism = 1.641161
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.198173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052160 
total_CMD = 1291224 
util_bw = 67350 
Wasted_Col = 54090 
Wasted_Row = 28138 
Idle = 1141646 

BW Util Bottlenecks: 
RCDc_limit = 20979 
RCDWRc_limit = 6998 
WTRc_limit = 3697 
RTWc_limit = 19851 
CCDLc_limit = 24308 
rwq = 0 
CCDLc_limit_alone = 19667 
WTRc_limit_alone = 3476 
RTWc_limit_alone = 15431 

Commands details: 
total_CMD = 1291224 
n_nop = 1250994 
Read = 29423 
Write = 0 
L2_Alloc = 0 
L2_WB = 4252 
n_act = 3330 
n_pre = 3314 
n_ref = 94222486568528 
n_req = 31974 
total_req = 33675 

Dual Bus Interface Util: 
issued_total_row = 6644 
issued_total_col = 33675 
Row_Bus_Util =  0.005146 
CoL_Bus_Util = 0.026080 
Either_Row_CoL_Bus_Util = 0.031156 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002212 
queue_avg = 0.500723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1291224 n_nop=1252049 n_act=3230 n_pre=3214 n_ref_event=94222487414896 n_req=31189 n_rd=28715 n_rd_L2_A=0 n_write=0 n_wr_bk=4109 bw_util=0.05084
n_activity=199584 dram_eff=0.3289
bk0: 2138a 1277203i bk1: 2140a 1275242i bk2: 2023a 1276464i bk3: 2137a 1275380i bk4: 2025a 1275869i bk5: 2025a 1274812i bk6: 1796a 1273436i bk7: 1887a 1271373i bk8: 1644a 1283176i bk9: 1528a 1284034i bk10: 1392a 1285656i bk11: 1436a 1285980i bk12: 1648a 1282642i bk13: 1572a 1284025i bk14: 1588a 1279214i bk15: 1736a 1277877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896630
Row_Buffer_Locality_read = 0.931499
Row_Buffer_Locality_write = 0.491916
Bank_Level_Parallism = 1.594086
Bank_Level_Parallism_Col = 1.594537
Bank_Level_Parallism_Ready = 1.189968
write_to_read_ratio_blp_rw_average = 0.279288
GrpLevelPara = 1.263851 

BW Util details:
bwutil = 0.050842 
total_CMD = 1291224 
util_bw = 65648 
Wasted_Col = 53035 
Wasted_Row = 27392 
Idle = 1145149 

BW Util Bottlenecks: 
RCDc_limit = 20498 
RCDWRc_limit = 6918 
WTRc_limit = 3503 
RTWc_limit = 17863 
CCDLc_limit = 24141 
rwq = 0 
CCDLc_limit_alone = 19477 
WTRc_limit_alone = 3248 
RTWc_limit_alone = 13454 

Commands details: 
total_CMD = 1291224 
n_nop = 1252049 
Read = 28715 
Write = 0 
L2_Alloc = 0 
L2_WB = 4109 
n_act = 3230 
n_pre = 3214 
n_ref = 94222487414896 
n_req = 31189 
total_req = 32824 

Dual Bus Interface Util: 
issued_total_row = 6444 
issued_total_col = 32824 
Row_Bus_Util =  0.004991 
CoL_Bus_Util = 0.025421 
Either_Row_CoL_Bus_Util = 0.030339 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002374 
queue_avg = 0.460116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.460116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1291224 n_nop=1251032 n_act=3364 n_pre=3348 n_ref_event=0 n_req=31911 n_rd=29374 n_rd_L2_A=0 n_write=0 n_wr_bk=4208 bw_util=0.05202
n_activity=203250 dram_eff=0.3305
bk0: 2121a 1275779i bk1: 2128a 1274660i bk2: 2086a 1275625i bk3: 2200a 1274400i bk4: 2069a 1273683i bk5: 2097a 1273068i bk6: 1926a 1270560i bk7: 1960a 1270723i bk8: 1468a 1283268i bk9: 1632a 1283267i bk10: 1436a 1285423i bk11: 1508a 1285479i bk12: 1612a 1282896i bk13: 1576a 1283591i bk14: 1749a 1277362i bk15: 1806a 1278181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894707
Row_Buffer_Locality_read = 0.930517
Row_Buffer_Locality_write = 0.480095
Bank_Level_Parallism = 1.665692
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.222897
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052016 
total_CMD = 1291224 
util_bw = 67164 
Wasted_Col = 53646 
Wasted_Row = 28414 
Idle = 1142000 

BW Util Bottlenecks: 
RCDc_limit = 20883 
RCDWRc_limit = 7081 
WTRc_limit = 3910 
RTWc_limit = 19069 
CCDLc_limit = 24112 
rwq = 0 
CCDLc_limit_alone = 19564 
WTRc_limit_alone = 3679 
RTWc_limit_alone = 14752 

Commands details: 
total_CMD = 1291224 
n_nop = 1251032 
Read = 29374 
Write = 0 
L2_Alloc = 0 
L2_WB = 4208 
n_act = 3364 
n_pre = 3348 
n_ref = 0 
n_req = 31911 
total_req = 33582 

Dual Bus Interface Util: 
issued_total_row = 6712 
issued_total_col = 33582 
Row_Bus_Util =  0.005198 
CoL_Bus_Util = 0.026008 
Either_Row_CoL_Bus_Util = 0.031127 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002538 
queue_avg = 0.493367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1291224 n_nop=1251555 n_act=3330 n_pre=3314 n_ref_event=0 n_req=31489 n_rd=29030 n_rd_L2_A=0 n_write=0 n_wr_bk=4078 bw_util=0.05128
n_activity=200743 dram_eff=0.3299
bk0: 2125a 1276074i bk1: 2168a 1275327i bk2: 2096a 1276416i bk3: 2112a 1276028i bk4: 2032a 1275257i bk5: 2116a 1273204i bk6: 1884a 1271375i bk7: 1816a 1271741i bk8: 1544a 1283775i bk9: 1536a 1284134i bk10: 1432a 1285522i bk11: 1412a 1285861i bk12: 1612a 1282869i bk13: 1649a 1281349i bk14: 1772a 1276475i bk15: 1724a 1277313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894408
Row_Buffer_Locality_read = 0.929797
Row_Buffer_Locality_write = 0.476617
Bank_Level_Parallism = 1.652669
Bank_Level_Parallism_Col = 1.665160
Bank_Level_Parallism_Ready = 1.198653
write_to_read_ratio_blp_rw_average = 0.280619
GrpLevelPara = 1.312354 

BW Util details:
bwutil = 0.051282 
total_CMD = 1291224 
util_bw = 66216 
Wasted_Col = 53151 
Wasted_Row = 27760 
Idle = 1144097 

BW Util Bottlenecks: 
RCDc_limit = 21034 
RCDWRc_limit = 6939 
WTRc_limit = 3755 
RTWc_limit = 19421 
CCDLc_limit = 23712 
rwq = 0 
CCDLc_limit_alone = 19194 
WTRc_limit_alone = 3504 
RTWc_limit_alone = 15154 

Commands details: 
total_CMD = 1291224 
n_nop = 1251555 
Read = 29030 
Write = 0 
L2_Alloc = 0 
L2_WB = 4078 
n_act = 3330 
n_pre = 3314 
n_ref = 0 
n_req = 31489 
total_req = 33108 

Dual Bus Interface Util: 
issued_total_row = 6644 
issued_total_col = 33108 
Row_Bus_Util =  0.005146 
CoL_Bus_Util = 0.025641 
Either_Row_CoL_Bus_Util = 0.030722 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002092 
queue_avg = 0.475557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.475557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1291224 n_nop=1251874 n_act=3237 n_pre=3221 n_ref_event=227392 n_req=31333 n_rd=28856 n_rd_L2_A=0 n_write=0 n_wr_bk=4134 bw_util=0.0511
n_activity=199273 dram_eff=0.3311
bk0: 2176a 1275185i bk1: 2145a 1275713i bk2: 2046a 1276133i bk3: 2061a 1275871i bk4: 2000a 1275620i bk5: 2077a 1272965i bk6: 1934a 1271435i bk7: 1860a 1272430i bk8: 1596a 1283415i bk9: 1540a 1284491i bk10: 1436a 1285686i bk11: 1372a 1286676i bk12: 1612a 1283099i bk13: 1648a 1283494i bk14: 1765a 1276589i bk15: 1588a 1277852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896882
Row_Buffer_Locality_read = 0.931869
Row_Buffer_Locality_write = 0.489302
Bank_Level_Parallism = 1.636416
Bank_Level_Parallism_Col = 1.646644
Bank_Level_Parallism_Ready = 1.198798
write_to_read_ratio_blp_rw_average = 0.278963
GrpLevelPara = 1.306993 

BW Util details:
bwutil = 0.051099 
total_CMD = 1291224 
util_bw = 65980 
Wasted_Col = 52656 
Wasted_Row = 27267 
Idle = 1145321 

BW Util Bottlenecks: 
RCDc_limit = 20358 
RCDWRc_limit = 6803 
WTRc_limit = 3635 
RTWc_limit = 19108 
CCDLc_limit = 23731 
rwq = 0 
CCDLc_limit_alone = 19336 
WTRc_limit_alone = 3423 
RTWc_limit_alone = 14925 

Commands details: 
total_CMD = 1291224 
n_nop = 1251874 
Read = 28856 
Write = 0 
L2_Alloc = 0 
L2_WB = 4134 
n_act = 3237 
n_pre = 3221 
n_ref = 227392 
n_req = 31333 
total_req = 32990 

Dual Bus Interface Util: 
issued_total_row = 6458 
issued_total_col = 32990 
Row_Bus_Util =  0.005001 
CoL_Bus_Util = 0.025549 
Either_Row_CoL_Bus_Util = 0.030475 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002490 
queue_avg = 0.468037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.468037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1291224 n_nop=1251060 n_act=3301 n_pre=3285 n_ref_event=0 n_req=31997 n_rd=29456 n_rd_L2_A=0 n_write=0 n_wr_bk=4221 bw_util=0.05216
n_activity=202425 dram_eff=0.3327
bk0: 2204a 1274778i bk1: 2224a 1274864i bk2: 2136a 1276343i bk3: 2068a 1275013i bk4: 2056a 1272772i bk5: 2098a 1273147i bk6: 1925a 1269138i bk7: 1840a 1272950i bk8: 1660a 1282742i bk9: 1708a 1283406i bk10: 1420a 1285787i bk11: 1428a 1285813i bk12: 1584a 1282919i bk13: 1640a 1282074i bk14: 1812a 1277785i bk15: 1653a 1278395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897084
Row_Buffer_Locality_read = 0.932272
Row_Buffer_Locality_write = 0.489177
Bank_Level_Parallism = 1.669229
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.212415
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052163 
total_CMD = 1291224 
util_bw = 67354 
Wasted_Col = 54051 
Wasted_Row = 27402 
Idle = 1142417 

BW Util Bottlenecks: 
RCDc_limit = 20758 
RCDWRc_limit = 7013 
WTRc_limit = 3765 
RTWc_limit = 20418 
CCDLc_limit = 24469 
rwq = 0 
CCDLc_limit_alone = 19589 
WTRc_limit_alone = 3560 
RTWc_limit_alone = 15743 

Commands details: 
total_CMD = 1291224 
n_nop = 1251060 
Read = 29456 
Write = 0 
L2_Alloc = 0 
L2_WB = 4221 
n_act = 3301 
n_pre = 3285 
n_ref = 0 
n_req = 31997 
total_req = 33677 

Dual Bus Interface Util: 
issued_total_row = 6586 
issued_total_col = 33677 
Row_Bus_Util =  0.005101 
CoL_Bus_Util = 0.026081 
Either_Row_CoL_Bus_Util = 0.031105 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002465 
queue_avg = 0.484193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.484193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196463, Miss = 28690, Miss_rate = 0.146, Pending_hits = 43, Reservation_fails = 1079
L2_cache_bank[1]: Access = 193121, Miss = 23640, Miss_rate = 0.122, Pending_hits = 9, Reservation_fails = 9
L2_cache_bank[2]: Access = 188741, Miss = 22719, Miss_rate = 0.120, Pending_hits = 19, Reservation_fails = 362
L2_cache_bank[3]: Access = 193607, Miss = 22770, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 28
L2_cache_bank[4]: Access = 189773, Miss = 23034, Miss_rate = 0.121, Pending_hits = 35, Reservation_fails = 679
L2_cache_bank[5]: Access = 189645, Miss = 23702, Miss_rate = 0.125, Pending_hits = 9, Reservation_fails = 10
L2_cache_bank[6]: Access = 188136, Miss = 22615, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 17
L2_cache_bank[7]: Access = 188143, Miss = 22487, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 16
L2_cache_bank[8]: Access = 192261, Miss = 22786, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 9
L2_cache_bank[9]: Access = 187699, Miss = 21640, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 7
L2_cache_bank[10]: Access = 191512, Miss = 22542, Miss_rate = 0.118, Pending_hits = 6, Reservation_fails = 11
L2_cache_bank[11]: Access = 189391, Miss = 23046, Miss_rate = 0.122, Pending_hits = 8, Reservation_fails = 14
L2_total_cache_accesses = 2288492
L2_total_cache_misses = 279671
L2_total_cache_miss_rate = 0.1222
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 2241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1827749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 134350
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 180614
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 91845
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2002612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285490
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 176
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2288492
icnt_total_pkts_simt_to_mem=786248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.0944
	minimum = 5
	maximum = 407
Network latency average = 54.4776
	minimum = 5
	maximum = 367
Slowest packet = 3057604
Flit latency average = 54.4776
	minimum = 5
	maximum = 367
Slowest flit = 3059949
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.204736
	minimum = 0.158739 (at node 0)
	maximum = 0.798366 (at node 15)
Accepted packet rate average = 0.204736
	minimum = 0.161657 (at node 16)
	maximum = 0.759848 (at node 15)
Injected flit rate average = 0.204736
	minimum = 0.158739 (at node 0)
	maximum = 0.798366 (at node 15)
Accepted flit rate average= 0.204736
	minimum = 0.161657 (at node 16)
	maximum = 0.759848 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.0258 (14 samples)
	minimum = 5 (14 samples)
	maximum = 191.929 (14 samples)
Network latency average = 27.5284 (14 samples)
	minimum = 5 (14 samples)
	maximum = 185.5 (14 samples)
Flit latency average = 27.5282 (14 samples)
	minimum = 5 (14 samples)
	maximum = 185.5 (14 samples)
Fragmentation average = 3.35392e-05 (14 samples)
	minimum = 0 (14 samples)
	maximum = 28.1429 (14 samples)
Injected packet rate average = 0.13423 (14 samples)
	minimum = 0.0752904 (14 samples)
	maximum = 0.365527 (14 samples)
Accepted packet rate average = 0.13423 (14 samples)
	minimum = 0.08705 (14 samples)
	maximum = 0.328976 (14 samples)
Injected flit rate average = 0.134232 (14 samples)
	minimum = 0.0752967 (14 samples)
	maximum = 0.365527 (14 samples)
Accepted flit rate average = 0.134232 (14 samples)
	minimum = 0.087055 (14 samples)
	maximum = 0.328976 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 152535 (inst/sec)
gpgpu_simulation_rate = 2891 (cycle/sec)
gpgpu_silicon_slowdown = 103770x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 97712
gpu_sim_insn = 2766132
gpu_ipc =      28.3090
gpu_tot_sim_cycle = 516952
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      48.1356
gpu_tot_issued_cta = 1920
gpu_occupancy = 54.6562% 
gpu_tot_occupancy = 51.8875% 
max_total_param_size = 0
gpu_stall_dramfull = 3690969
gpu_stall_icnt2sh    = 1464203
partiton_level_parallism =       1.6668
partiton_level_parallism_total  =       1.8357
partiton_level_parallism_util =       1.7694
partiton_level_parallism_util_total  =       1.9895
L2_BW  =      62.1322 GB/Sec
L2_BW_total  =      54.2421 GB/Sec
gpu_total_sim_rate=139796

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 76673, Miss = 62189, Miss_rate = 0.811, Pending_hits = 6513, Reservation_fails = 238360
	L1D_cache_core[1]: Access = 75901, Miss = 60333, Miss_rate = 0.795, Pending_hits = 6266, Reservation_fails = 212965
	L1D_cache_core[2]: Access = 77859, Miss = 63124, Miss_rate = 0.811, Pending_hits = 6565, Reservation_fails = 248114
	L1D_cache_core[3]: Access = 82134, Miss = 66056, Miss_rate = 0.804, Pending_hits = 6869, Reservation_fails = 249337
	L1D_cache_core[4]: Access = 78366, Miss = 63742, Miss_rate = 0.813, Pending_hits = 6698, Reservation_fails = 250382
	L1D_cache_core[5]: Access = 78262, Miss = 62928, Miss_rate = 0.804, Pending_hits = 6647, Reservation_fails = 238656
	L1D_cache_core[6]: Access = 73678, Miss = 59553, Miss_rate = 0.808, Pending_hits = 6349, Reservation_fails = 242241
	L1D_cache_core[7]: Access = 79614, Miss = 64411, Miss_rate = 0.809, Pending_hits = 6805, Reservation_fails = 247755
	L1D_cache_core[8]: Access = 76152, Miss = 61790, Miss_rate = 0.811, Pending_hits = 6707, Reservation_fails = 239784
	L1D_cache_core[9]: Access = 76719, Miss = 61966, Miss_rate = 0.808, Pending_hits = 6578, Reservation_fails = 238640
	L1D_cache_core[10]: Access = 77994, Miss = 63468, Miss_rate = 0.814, Pending_hits = 6609, Reservation_fails = 250196
	L1D_cache_core[11]: Access = 75609, Miss = 60990, Miss_rate = 0.807, Pending_hits = 6414, Reservation_fails = 231945
	L1D_cache_core[12]: Access = 78939, Miss = 64011, Miss_rate = 0.811, Pending_hits = 6716, Reservation_fails = 253233
	L1D_cache_core[13]: Access = 82294, Miss = 66742, Miss_rate = 0.811, Pending_hits = 7044, Reservation_fails = 247486
	L1D_cache_core[14]: Access = 77035, Miss = 62347, Miss_rate = 0.809, Pending_hits = 6735, Reservation_fails = 246204
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 943650
	L1D_total_cache_miss_rate = 0.8085
	L1D_total_cache_pending_hits = 99515
	L1D_total_cache_reservation_fails = 3635298
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 657164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3633039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1115793
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3122738
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 720
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 509581
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2259
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4509, 4300, 3544, 3970, 4236, 4219, 3669, 3907, 4238, 4520, 4111, 4400, 3748, 4361, 3676, 4165, 4416, 3883, 4165, 3906, 4031, 3966, 4132, 4100, 3741, 4038, 3945, 3595, 3650, 3865, 3487, 4388, 383, 383, 405, 394, 394, 405, 405, 372, 372, 394, 383, 405, 416, 394, 383, 405, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 3499969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 657164
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2800441
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4832139	W0_Idle:317470	W0_Scoreboard:7399340	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5257312 {8:657164,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105146240 {40:2628656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1600 
max_icnt2mem_latency = 1255 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 375 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 105 
mrq_lat_table:125610 	26401 	23336 	57675 	16217 	8419 	2979 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	21768 	765441 	1560600 	568227 	4498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	339354 	110708 	228876 	234523 	35357 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	123915 	119788 	116473 	176526 	1405418 	976831 	1583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	258 	779 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       121       116       128       128       112        96        56        57       128       124       156       152       140       128        88       104 
dram[1]:       116       116       128       104       124       104        56        76       128       128       132       144       132       132        93        84 
dram[2]:       104       128       128       128       100        96        52        64       128       132       136       156       124       124       108       104 
dram[3]:       112       128       128       128       112        92        65        67       124       128       160       128       140       112        72        80 
dram[4]:       128       128        93       113       120        92        68        68       124       124       148       160       109       104        89        72 
dram[5]:       128       113       128        88       108       108        56       116       128       124       144       148        88       136        75        80 
maximum service time to same row:
dram[0]:     17737     26188     20975     20312     34624     19034     11508     15709     24780     38574     32881     36065     22225     35101     21018     25068 
dram[1]:     37332     20964     21628     24489     26634     23855     14278     13336     25687     20975     40144     27448     22204     30679     26043     30820 
dram[2]:     26907     27219     22595     27631     36507     41961     15505     10704     46740     22503     29699     28842     32678     22153     26824     32596 
dram[3]:     26110     25595     20557     29008     32442     35740     19700     25454     25159     34697     29260     38137     22436     22404     19035     23620 
dram[4]:     20487     21240     20371     21666     21167     21914     16048     18110     38237     25747     27992     37893     18229     28259     25734     23079 
dram[5]:     17259     18022     21490     30187     30187     25237     13623     19026     25163     20107     31892     36608     19284     21467     31122     35964 
average row accesses per activate:
dram[0]:  9.651786  9.528735 11.261194  9.993650  9.151786  9.715543  6.979405  6.538462 16.124088 13.456648 26.294872 31.153847 14.733767 14.666667  9.678030  9.697842 
dram[1]: 10.412541  9.707692 10.960145  9.971519  9.476923  9.755486  6.770270  6.516461 16.281691 14.657718 32.629032 30.924242 14.296296 15.690141  9.496183  8.332269 
dram[2]:  9.175793  9.359051  9.810126 11.003460  9.322388  9.650455  6.759656  6.532520 13.987097 15.000000 25.632912 27.802631 13.975610 15.544827  8.845118  9.253425 
dram[3]:  9.880503 10.249191 10.676870 11.127660  9.585139  8.957747  6.198413  6.906818 15.314685 15.151724 24.035294 32.354839 14.560510 12.901099  8.727273  8.306962 
dram[4]:  9.507419  9.585366 10.838596 11.324818 10.220736  8.689075  6.667364  6.979452 15.360544 16.410448 29.271429 35.345455 14.267080 13.869047  8.392406  8.541667 
dram[5]: 10.081761  9.565089 10.186495 10.406040  9.463636  9.279070  6.542620  7.032258 15.589041 15.490322 34.644070 30.969696 14.986667 13.178771  8.858553  9.437500 
average row locality = 261058/25090 = 10.404862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       281       270       262       271       330       352       634       677       136       148        53        33        92        90       248       283 
dram[1]:       255       256       274       261       340       346       637       688       124       129        49        36        81        77       268       274 
dram[2]:       256       270       264       276       315       354       678       647       134       141        49        44        77       102       280       259 
dram[3]:       265       270       262       275       342       360       641       649       117       122        48        39        82       105       270       252 
dram[4]:       269       261       278       273       332       380       654       614       136       117        40        28        91        89       278       276 
dram[5]:       273       265       267       253       371       359       650       642       124       143        34        35        82       114       266       262 
total dram writes = 24756
bank skew: 688/28 = 24.57
chip skew: 4160/4095 = 1.02
average mf latency per bank:
dram[0]:      22663     27253     23619     26143     17247     19225      9293     10385     74201     60621    422550    868271    251415    311634     23076     22803
dram[1]:      23837     30736     21571     29099     16679     21601      9151     11195     63672     74638    464532    879981    289738    399831     20564     26160
dram[2]:      24578     22046     23621     21184     18680     16338      8957      9466     58383     56951    464277    523068    302732    203872     20255     20551
dram[3]:      22706     23068     22233     22330     17361     16871      9518      9597     65293     65461    475014    637145    285376    211377     19326     22685
dram[4]:      28019     22425     26593     21295     21086     14816     10830      9265     69122     62791    737110    835461    319352    239073     24629     17918
dram[5]:      28897     25348     28931     26115     19388     18641     11412     10285     79141     61062    908880    781915    371799    219186     26006     23153
maximum mf latency per bank:
dram[0]:       1318      1435      1394      1218      1241      1389      1319      1401      1334      1497      1307      1335      1209      1281      1468      1319
dram[1]:       1281      1299      1440      1331      1411      1549      1419      1368      1487      1462      1218      1460      1114      1351      1258      1357
dram[2]:       1235      1267      1356      1220      1178      1408      1213      1203      1468      1353      1452      1242      1105      1408      1458      1408
dram[3]:       1352      1191      1292      1234      1281      1385      1254      1309      1272      1597      1201      1392       979      1097      1231      1336
dram[4]:       1463      1265      1351      1264      1335      1311      1461      1311      1419      1272      1338      1272      1223      1115      1271      1260
dram[5]:       1600      1215      1465      1285      1509      1327      1338      1221      1558      1387      1545      1586      1421      1213      1405      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592174 n_nop=1537926 n_act=4191 n_pre=4175 n_ref_event=94222486568528 n_req=43858 n_rd=40631 n_rd_L2_A=0 n_write=0 n_wr_bk=5378 bw_util=0.05779
n_activity=264252 dram_eff=0.3482
bk0: 2999a 1571482i bk1: 3072a 1569244i bk2: 2793a 1572418i bk3: 2888a 1571075i bk4: 2799a 1568506i bk5: 3014a 1567642i bk6: 2626a 1565890i bk7: 2762a 1562539i bk8: 2128a 1580761i bk9: 2240a 1579676i bk10: 2020a 1583403i bk11: 2004a 1584225i bk12: 2209a 1580808i bk13: 2272a 1581752i bk14: 2348a 1575901i bk15: 2457a 1573530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904624
Row_Buffer_Locality_read = 0.937019
Row_Buffer_Locality_write = 0.496746
Bank_Level_Parallism = 1.721480
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.229518
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057794 
total_CMD = 1592174 
util_bw = 92018 
Wasted_Col = 69224 
Wasted_Row = 34395 
Idle = 1396537 

BW Util Bottlenecks: 
RCDc_limit = 25917 
RCDWRc_limit = 8466 
WTRc_limit = 4927 
RTWc_limit = 27154 
CCDLc_limit = 32587 
rwq = 0 
CCDLc_limit_alone = 26541 
WTRc_limit_alone = 4615 
RTWc_limit_alone = 21420 

Commands details: 
total_CMD = 1592174 
n_nop = 1537926 
Read = 40631 
Write = 0 
L2_Alloc = 0 
L2_WB = 5378 
n_act = 4191 
n_pre = 4175 
n_ref = 94222486568528 
n_req = 43858 
total_req = 46009 

Dual Bus Interface Util: 
issued_total_row = 8366 
issued_total_col = 46009 
Row_Bus_Util =  0.005254 
CoL_Bus_Util = 0.028897 
Either_Row_CoL_Bus_Util = 0.034072 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002341 
queue_avg = 0.614965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.614965
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592174 n_nop=1538961 n_act=4098 n_pre=4082 n_ref_event=94222487414896 n_req=43051 n_rd=39883 n_rd_L2_A=0 n_write=0 n_wr_bk=5269 bw_util=0.05672
n_activity=261002 dram_eff=0.346
bk0: 2922a 1573010i bk1: 2928a 1570660i bk2: 2799a 1572473i bk3: 2909a 1571069i bk4: 2805a 1570338i bk5: 2821a 1569893i bk6: 2572a 1567581i bk7: 2703a 1565505i bk8: 2232a 1580134i bk9: 2104a 1580549i bk10: 1996a 1583935i bk11: 2020a 1584236i bk12: 2252a 1580111i bk13: 2168a 1582050i bk14: 2276a 1575478i bk15: 2376a 1573189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904950
Row_Buffer_Locality_read = 0.937241
Row_Buffer_Locality_write = 0.498422
Bank_Level_Parallism = 1.681720
Bank_Level_Parallism_Col = 1.689487
Bank_Level_Parallism_Ready = 1.229775
write_to_read_ratio_blp_rw_average = 0.274570
GrpLevelPara = 1.310445 

BW Util details:
bwutil = 0.056717 
total_CMD = 1592174 
util_bw = 90304 
Wasted_Col = 68725 
Wasted_Row = 33782 
Idle = 1399363 

BW Util Bottlenecks: 
RCDc_limit = 25632 
RCDWRc_limit = 8506 
WTRc_limit = 4605 
RTWc_limit = 24944 
CCDLc_limit = 32812 
rwq = 0 
CCDLc_limit_alone = 26658 
WTRc_limit_alone = 4292 
RTWc_limit_alone = 19103 

Commands details: 
total_CMD = 1592174 
n_nop = 1538961 
Read = 39883 
Write = 0 
L2_Alloc = 0 
L2_WB = 5269 
n_act = 4098 
n_pre = 4082 
n_ref = 94222487414896 
n_req = 43051 
total_req = 45152 

Dual Bus Interface Util: 
issued_total_row = 8180 
issued_total_col = 45152 
Row_Bus_Util =  0.005138 
CoL_Bus_Util = 0.028359 
Either_Row_CoL_Bus_Util = 0.033422 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002236 
queue_avg = 0.565755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.565755
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592174 n_nop=1537890 n_act=4276 n_pre=4260 n_ref_event=0 n_req=43756 n_rd=40490 n_rd_L2_A=0 n_write=0 n_wr_bk=5406 bw_util=0.05765
n_activity=264482 dram_eff=0.3471
bk0: 2953a 1570975i bk1: 2908a 1571018i bk2: 2874a 1571339i bk3: 2932a 1570316i bk4: 2825a 1568503i bk5: 2881a 1567066i bk6: 2694a 1564245i bk7: 2752a 1563882i bk8: 2080a 1579507i bk9: 2208a 1579363i bk10: 1996a 1583118i bk11: 2088a 1583392i bk12: 2232a 1580752i bk13: 2176a 1581369i bk14: 2413a 1573317i bk15: 2478a 1574195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902368
Row_Buffer_Locality_read = 0.936034
Row_Buffer_Locality_write = 0.484997
Bank_Level_Parallism = 1.750016
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.253882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057652 
total_CMD = 1592174 
util_bw = 91792 
Wasted_Col = 69393 
Wasted_Row = 35059 
Idle = 1395930 

BW Util Bottlenecks: 
RCDc_limit = 26225 
RCDWRc_limit = 8728 
WTRc_limit = 5069 
RTWc_limit = 26072 
CCDLc_limit = 32499 
rwq = 0 
CCDLc_limit_alone = 26398 
WTRc_limit_alone = 4789 
RTWc_limit_alone = 20251 

Commands details: 
total_CMD = 1592174 
n_nop = 1537890 
Read = 40490 
Write = 0 
L2_Alloc = 0 
L2_WB = 5406 
n_act = 4276 
n_pre = 4260 
n_ref = 0 
n_req = 43756 
total_req = 45896 

Dual Bus Interface Util: 
issued_total_row = 8536 
issued_total_col = 45896 
Row_Bus_Util =  0.005361 
CoL_Bus_Util = 0.028826 
Either_Row_CoL_Bus_Util = 0.034094 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.002726 
queue_avg = 0.588740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.58874
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592174 n_nop=1538346 n_act=4228 n_pre=4212 n_ref_event=0 n_req=43408 n_rd=40258 n_rd_L2_A=0 n_write=0 n_wr_bk=5244 bw_util=0.05716
n_activity=262498 dram_eff=0.3467
bk0: 2921a 1572223i bk1: 2932a 1571692i bk2: 2908a 1572012i bk3: 2912a 1572418i bk4: 2832a 1569833i bk5: 2888a 1567698i bk6: 2680a 1564846i bk7: 2612a 1565274i bk8: 2116a 1580248i bk9: 2124a 1581059i bk10: 2012a 1583440i bk11: 1984a 1584513i bk12: 2220a 1580880i bk13: 2257a 1578091i bk14: 2456a 1572902i bk15: 2404a 1573264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902714
Row_Buffer_Locality_read = 0.935938
Row_Buffer_Locality_write = 0.478095
Bank_Level_Parallism = 1.722812
Bank_Level_Parallism_Col = 1.737861
Bank_Level_Parallism_Ready = 1.226485
write_to_read_ratio_blp_rw_average = 0.274076
GrpLevelPara = 1.347605 

BW Util details:
bwutil = 0.057157 
total_CMD = 1592174 
util_bw = 91004 
Wasted_Col = 68788 
Wasted_Row = 34536 
Idle = 1397846 

BW Util Bottlenecks: 
RCDc_limit = 26239 
RCDWRc_limit = 8621 
WTRc_limit = 4834 
RTWc_limit = 26301 
CCDLc_limit = 32062 
rwq = 0 
CCDLc_limit_alone = 26143 
WTRc_limit_alone = 4525 
RTWc_limit_alone = 20691 

Commands details: 
total_CMD = 1592174 
n_nop = 1538346 
Read = 40258 
Write = 0 
L2_Alloc = 0 
L2_WB = 5244 
n_act = 4228 
n_pre = 4212 
n_ref = 0 
n_req = 43408 
total_req = 45502 

Dual Bus Interface Util: 
issued_total_row = 8440 
issued_total_col = 45502 
Row_Bus_Util =  0.005301 
CoL_Bus_Util = 0.028579 
Either_Row_CoL_Bus_Util = 0.033808 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002118 
queue_avg = 0.589058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.589058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592174 n_nop=1538799 n_act=4141 n_pre=4125 n_ref_event=227392 n_req=43131 n_rd=39964 n_rd_L2_A=0 n_write=0 n_wr_bk=5284 bw_util=0.05684
n_activity=261159 dram_eff=0.3465
bk0: 2968a 1570009i bk1: 2913a 1571970i bk2: 2850a 1571142i bk3: 2869a 1571766i bk4: 2792a 1570565i bk5: 2813a 1567574i bk6: 2742a 1564978i bk7: 2648a 1565954i bk8: 2172a 1580214i bk9: 2124a 1581355i bk10: 2028a 1583845i bk11: 1928a 1584778i bk12: 2220a 1580737i bk13: 2256a 1580551i bk14: 2401a 1572968i bk15: 2240a 1574408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904129
Row_Buffer_Locality_read = 0.936818
Row_Buffer_Locality_write = 0.491632
Bank_Level_Parallism = 1.717686
Bank_Level_Parallism_Col = 1.735503
Bank_Level_Parallism_Ready = 1.237149
write_to_read_ratio_blp_rw_average = 0.273013
GrpLevelPara = 1.342256 

BW Util details:
bwutil = 0.056838 
total_CMD = 1592174 
util_bw = 90496 
Wasted_Col = 68554 
Wasted_Row = 34129 
Idle = 1398995 

BW Util Bottlenecks: 
RCDc_limit = 25792 
RCDWRc_limit = 8452 
WTRc_limit = 4886 
RTWc_limit = 25799 
CCDLc_limit = 32025 
rwq = 0 
CCDLc_limit_alone = 26241 
WTRc_limit_alone = 4614 
RTWc_limit_alone = 20287 

Commands details: 
total_CMD = 1592174 
n_nop = 1538799 
Read = 39964 
Write = 0 
L2_Alloc = 0 
L2_WB = 5284 
n_act = 4141 
n_pre = 4125 
n_ref = 227392 
n_req = 43131 
total_req = 45248 

Dual Bus Interface Util: 
issued_total_row = 8266 
issued_total_col = 45248 
Row_Bus_Util =  0.005192 
CoL_Bus_Util = 0.028419 
Either_Row_CoL_Bus_Util = 0.033523 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002604 
queue_avg = 0.567603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.567603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592174 n_nop=1537956 n_act=4193 n_pre=4177 n_ref_event=0 n_req=43854 n_rd=40620 n_rd_L2_A=0 n_write=0 n_wr_bk=5360 bw_util=0.05776
n_activity=262857 dram_eff=0.3498
bk0: 2968a 1571318i bk1: 3000a 1570923i bk2: 2936a 1571954i bk3: 2876a 1571070i bk4: 2816a 1567188i bk5: 2902a 1568224i bk6: 2701a 1562198i bk7: 2624a 1566385i bk8: 2196a 1579405i bk9: 2312a 1579775i bk10: 2024a 1583939i bk11: 2024a 1583699i bk12: 2180a 1580953i bk13: 2260a 1579450i bk14: 2464a 1573949i bk15: 2337a 1575028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904570
Row_Buffer_Locality_read = 0.937346
Row_Buffer_Locality_write = 0.492888
Bank_Level_Parallism = 1.736709
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.237435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057758 
total_CMD = 1592174 
util_bw = 91960 
Wasted_Col = 69351 
Wasted_Row = 34431 
Idle = 1396432 

BW Util Bottlenecks: 
RCDc_limit = 26042 
RCDWRc_limit = 8577 
WTRc_limit = 4915 
RTWc_limit = 26853 
CCDLc_limit = 32539 
rwq = 0 
CCDLc_limit_alone = 26300 
WTRc_limit_alone = 4646 
RTWc_limit_alone = 20883 

Commands details: 
total_CMD = 1592174 
n_nop = 1537956 
Read = 40620 
Write = 0 
L2_Alloc = 0 
L2_WB = 5360 
n_act = 4193 
n_pre = 4177 
n_ref = 0 
n_req = 43854 
total_req = 45980 

Dual Bus Interface Util: 
issued_total_row = 8370 
issued_total_col = 45980 
Row_Bus_Util =  0.005257 
CoL_Bus_Util = 0.028879 
Either_Row_CoL_Bus_Util = 0.034053 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002435 
queue_avg = 0.574964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248865, Miss = 34551, Miss_rate = 0.139, Pending_hits = 43, Reservation_fails = 1083
L2_cache_bank[1]: Access = 246378, Miss = 29472, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 24
L2_cache_bank[2]: Access = 240905, Miss = 28550, Miss_rate = 0.119, Pending_hits = 19, Reservation_fails = 364
L2_cache_bank[3]: Access = 247371, Miss = 28603, Miss_rate = 0.116, Pending_hits = 9, Reservation_fails = 35
L2_cache_bank[4]: Access = 241728, Miss = 28916, Miss_rate = 0.120, Pending_hits = 35, Reservation_fails = 682
L2_cache_bank[5]: Access = 241004, Miss = 29491, Miss_rate = 0.122, Pending_hits = 9, Reservation_fails = 12
L2_cache_bank[6]: Access = 241360, Miss = 28483, Miss_rate = 0.118, Pending_hits = 9, Reservation_fails = 29
L2_cache_bank[7]: Access = 240594, Miss = 28297, Miss_rate = 0.118, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[8]: Access = 245525, Miss = 28647, Miss_rate = 0.117, Pending_hits = 5, Reservation_fails = 25
L2_cache_bank[9]: Access = 239334, Miss = 27358, Miss_rate = 0.114, Pending_hits = 7, Reservation_fails = 9
L2_cache_bank[10]: Access = 245536, Miss = 28314, Miss_rate = 0.115, Pending_hits = 6, Reservation_fails = 16
L2_cache_bank[11]: Access = 242294, Miss = 28961, Miss_rate = 0.120, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 2920894
L2_total_cache_misses = 349643
L2_total_cache_miss_rate = 0.1197
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 2321
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2386789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 185011
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 183991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93283
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2628656
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291848
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 256
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2920894
icnt_total_pkts_simt_to_mem=949117
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 89.0625
	minimum = 5
	maximum = 564
Network latency average = 80.8136
	minimum = 5
	maximum = 564
Slowest packet = 3738909
Flit latency average = 80.8136
	minimum = 5
	maximum = 564
Slowest flit = 3739036
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.301442
	minimum = 0.104849 (at node 14)
	maximum = 0.55289 (at node 25)
Accepted packet rate average = 0.301442
	minimum = 0.135603 (at node 20)
	maximum = 0.453394 (at node 0)
Injected flit rate average = 0.301442
	minimum = 0.104849 (at node 14)
	maximum = 0.55289 (at node 25)
Accepted flit rate average= 0.301442
	minimum = 0.135603 (at node 20)
	maximum = 0.453394 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.0282 (15 samples)
	minimum = 5 (15 samples)
	maximum = 216.733 (15 samples)
Network latency average = 31.0808 (15 samples)
	minimum = 5 (15 samples)
	maximum = 210.733 (15 samples)
Flit latency average = 31.0806 (15 samples)
	minimum = 5 (15 samples)
	maximum = 210.733 (15 samples)
Fragmentation average = 3.13032e-05 (15 samples)
	minimum = 0 (15 samples)
	maximum = 26.2667 (15 samples)
Injected packet rate average = 0.145377 (15 samples)
	minimum = 0.077261 (15 samples)
	maximum = 0.378018 (15 samples)
Accepted packet rate average = 0.145377 (15 samples)
	minimum = 0.0902868 (15 samples)
	maximum = 0.337271 (15 samples)
Injected flit rate average = 0.145379 (15 samples)
	minimum = 0.0772668 (15 samples)
	maximum = 0.378018 (15 samples)
Accepted flit rate average = 0.145379 (15 samples)
	minimum = 0.0902915 (15 samples)
	maximum = 0.337271 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 58 sec (178 sec)
gpgpu_simulation_rate = 139796 (inst/sec)
gpgpu_simulation_rate = 2904 (cycle/sec)
gpgpu_silicon_slowdown = 103305x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2506
gpu_sim_insn = 1122762
gpu_ipc =     448.0295
gpu_tot_sim_cycle = 519458
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      50.0648
gpu_tot_issued_cta = 2048
gpu_occupancy = 68.8821% 
gpu_tot_occupancy = 51.9703% 
max_total_param_size = 0
gpu_stall_dramfull = 3690969
gpu_stall_icnt2sh    = 1464203
partiton_level_parallism =       1.3360
partiton_level_parallism_total  =       1.8333
partiton_level_parallism_util =       2.1882
partiton_level_parallism_util_total  =       1.9901
L2_BW  =      18.7097 GB/Sec
L2_BW_total  =      54.0707 GB/Sec
gpu_total_sim_rate=144480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 76973, Miss = 62367, Miss_rate = 0.810, Pending_hits = 6609, Reservation_fails = 238360
	L1D_cache_core[1]: Access = 76213, Miss = 60520, Miss_rate = 0.794, Pending_hits = 6362, Reservation_fails = 212965
	L1D_cache_core[2]: Access = 78255, Miss = 63378, Miss_rate = 0.810, Pending_hits = 6673, Reservation_fails = 248114
	L1D_cache_core[3]: Access = 82470, Miss = 66255, Miss_rate = 0.803, Pending_hits = 6977, Reservation_fails = 249337
	L1D_cache_core[4]: Access = 78674, Miss = 63928, Miss_rate = 0.813, Pending_hits = 6794, Reservation_fails = 250382
	L1D_cache_core[5]: Access = 78598, Miss = 63124, Miss_rate = 0.803, Pending_hits = 6755, Reservation_fails = 238656
	L1D_cache_core[6]: Access = 74010, Miss = 59763, Miss_rate = 0.807, Pending_hits = 6445, Reservation_fails = 242241
	L1D_cache_core[7]: Access = 79918, Miss = 64579, Miss_rate = 0.808, Pending_hits = 6913, Reservation_fails = 247755
	L1D_cache_core[8]: Access = 76500, Miss = 61995, Miss_rate = 0.810, Pending_hits = 6815, Reservation_fails = 239784
	L1D_cache_core[9]: Access = 77079, Miss = 62189, Miss_rate = 0.807, Pending_hits = 6686, Reservation_fails = 238640
	L1D_cache_core[10]: Access = 78330, Miss = 63668, Miss_rate = 0.813, Pending_hits = 6717, Reservation_fails = 250196
	L1D_cache_core[11]: Access = 75957, Miss = 61201, Miss_rate = 0.806, Pending_hits = 6522, Reservation_fails = 231945
	L1D_cache_core[12]: Access = 79239, Miss = 64189, Miss_rate = 0.810, Pending_hits = 6812, Reservation_fails = 253233
	L1D_cache_core[13]: Access = 82578, Miss = 66907, Miss_rate = 0.810, Pending_hits = 7140, Reservation_fails = 247486
	L1D_cache_core[14]: Access = 77319, Miss = 62510, Miss_rate = 0.808, Pending_hits = 6831, Reservation_fails = 246204
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 946573
	L1D_total_cache_miss_rate = 0.8076
	L1D_total_cache_pending_hits = 101051
	L1D_total_cache_reservation_fails = 3635298
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 100832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 657676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3633039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 196128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1139818
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3122738
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 720
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 509581
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2259
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4563, 4354, 3598, 4035, 4312, 4306, 3745, 3972, 4303, 4585, 4165, 4465, 3802, 4426, 3752, 4219, 4481, 3937, 4241, 3971, 4096, 4020, 4208, 4165, 3828, 4092, 3999, 3660, 3726, 3941, 3552, 4453, 419, 430, 441, 441, 452, 463, 452, 419, 408, 430, 419, 441, 463, 430, 419, 452, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 3499969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 657676
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2800441
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4836909	W0_Idle:323364	W0_Scoreboard:7415695	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5261408 {8:657676,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105228160 {40:2630704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1600 
max_icnt2mem_latency = 1255 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 375 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 105 
mrq_lat_table:127064 	26701 	23490 	57742 	16217 	8419 	2979 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	21790 	770294 	1560609 	568227 	4498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	342424 	110986 	228876 	234523 	35357 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	127400 	120723 	116937 	176526 	1405418 	976831 	1583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	264 	779 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       121       116       128       128       112        96        56        57       128       124       156       152       140       128        88       104 
dram[1]:       116       116       128       104       124       104        56        76       128       128       132       144       132       132        93        84 
dram[2]:       104       128       128       128       100        96        52        64       128       132       136       156       124       124       108       104 
dram[3]:       112       128       128       128       112        92        65        67       124       128       160       128       140       112        72        80 
dram[4]:       128       128        93       113       120        92        68        68       124       124       148       160       109       104        89        72 
dram[5]:       128       113       128        88       108       108        56       116       128       124       144       148        88       136        75        80 
maximum service time to same row:
dram[0]:     17737     26188     20975     20312     34624     19034     11508     15709     24780     38574     32881     36065     22225     35101     21018     25068 
dram[1]:     37332     20964     21628     24489     26634     23855     14278     13336     25687     20975     40144     27448     22204     30679     26043     30820 
dram[2]:     26907     27219     22595     27631     36507     41961     15505     10704     46740     22503     29699     28842     32678     22153     26824     32596 
dram[3]:     26110     25595     20557     29008     32442     35740     19700     25454     25159     34697     29260     38137     22436     22404     19035     23620 
dram[4]:     20487     21240     20371     21666     21167     21914     16048     18110     38237     25747     27992     37893     18229     28259     25734     23079 
dram[5]:     17259     18022     21490     30187     30187     25237     13623     19026     25163     20107     31892     36608     19284     21467     31122     35964 
average row accesses per activate:
dram[0]:  9.654762  9.531610 11.261194  9.993650  9.151786  9.715543  6.981693  6.538462 17.065693 14.127168 26.910257 31.287878 14.645162 14.679245  9.649056  9.701439 
dram[1]: 10.412541  9.707692 10.960145  9.974684  9.476923  9.755486  6.772522  6.516461 17.070423 15.516779 32.809525 31.014925 14.296296 15.690141  9.496183  8.308917 
dram[2]:  9.175793  9.359051  9.810126 11.003460  9.322388  9.650455  6.759656  6.534553 14.787097 15.836601 26.265823 27.909090 13.896970 15.544827  8.822147  9.253425 
dram[3]:  9.880503 10.249191 10.647458 11.091873  9.558642  8.935393  6.198413  6.906818 16.153847 15.979310 24.600000 32.412697 14.560510 12.901099  8.705502  8.306962 
dram[4]:  9.507419  9.585366 10.838596 11.324818 10.190000  8.667598  6.667364  6.979452 16.204082 17.305969 29.422535 35.854546 14.267080 13.869047  8.372240  8.541667 
dram[5]: 10.059561  9.539823 10.157051 10.406040  9.441088  9.279070  6.542620  7.032258 16.438356 16.322580 34.466667 31.515152 14.986667 13.178771  8.858553  9.437500 
average row locality = 263033/25114 = 10.473560
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       281       270       262       271       330       352       634       677       136       148        53        33        92        90       249       285 
dram[1]:       255       256       274       261       340       346       637       688       124       129        49        37        81        77       268       274 
dram[2]:       256       270       264       276       315       354       678       647       134       141        50        44        77       102       280       259 
dram[3]:       265       270       262       275       343       360       641       649       117       122        48        39        82       105       270       252 
dram[4]:       269       261       278       273       332       380       654       614       136       117        40        28        91        89       278       276 
dram[5]:       274       265       267       253       371       359       650       642       124       144        34        35        82       114       266       262 
total dram writes = 24764
bank skew: 688/28 = 24.57
chip skew: 4163/4096 = 1.02
average mf latency per bank:
dram[0]:      22663     27253     23619     26143     17254     19231      9306     10398     75490     60881    422917    868794    251480    311689     22984     22643
dram[1]:      23837     30736     21571     29099     16687     21608      9164     11206     63966     74918    464895    856640    289809    399906     20564     26160
dram[2]:      24578     22046     23621     21184     18690     16347      8969      9475     58670     57222    455364    523466    302808    203915     20255     20551
dram[3]:      22706     23068     22233     22330     17314     16879      9530      9608     65604     65762    475431    637589    285430    211430     19326     22685
dram[4]:      28019     22425     26593     21295     21091     14823     10843      9278     69404     63111    737514    836089    319399    239126     24629     17918
dram[5]:      28791     25348     28931     26115     19394     18647     11424     10297     79445     60902    909371    782333    371862    219237     26006     23153
maximum mf latency per bank:
dram[0]:       1318      1435      1394      1218      1241      1389      1319      1401      1334      1497      1307      1335      1209      1281      1468      1319
dram[1]:       1281      1299      1440      1331      1411      1549      1419      1368      1487      1462      1218      1460      1114      1351      1258      1357
dram[2]:       1235      1267      1356      1220      1178      1408      1213      1203      1468      1353      1452      1242      1105      1408      1458      1408
dram[3]:       1352      1191      1292      1234      1281      1385      1254      1309      1272      1597      1201      1392       979      1097      1231      1336
dram[4]:       1463      1265      1351      1264      1335      1311      1461      1311      1419      1272      1338      1272      1223      1115      1271      1260
dram[5]:       1600      1215      1465      1285      1509      1327      1338      1221      1558      1387      1545      1586      1421      1213      1405      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1599890 n_nop=1545293 n_act=4194 n_pre=4178 n_ref_event=94222486568528 n_req=44200 n_rd=40963 n_rd_L2_A=0 n_write=0 n_wr_bk=5389 bw_util=0.05794
n_activity=265626 dram_eff=0.349
bk0: 2999a 1579174i bk1: 3072a 1576958i bk2: 2793a 1580133i bk3: 2888a 1578791i bk4: 2799a 1576222i bk5: 3014a 1575358i bk6: 2626a 1573585i bk7: 2762a 1570256i bk8: 2256a 1588248i bk9: 2356a 1587185i bk10: 2068a 1591034i bk11: 2044a 1591829i bk12: 2209a 1588504i bk13: 2272a 1589436i bk14: 2348a 1583552i bk15: 2457a 1581222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905294
Row_Buffer_Locality_read = 0.937505
Row_Buffer_Locality_write = 0.497683
Bank_Level_Parallism = 1.719659
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.228063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057944 
total_CMD = 1599890 
util_bw = 92704 
Wasted_Col = 69454 
Wasted_Row = 34422 
Idle = 1403310 

BW Util Bottlenecks: 
RCDc_limit = 25929 
RCDWRc_limit = 8480 
WTRc_limit = 4942 
RTWc_limit = 27218 
CCDLc_limit = 32749 
rwq = 0 
CCDLc_limit_alone = 26689 
WTRc_limit_alone = 4630 
RTWc_limit_alone = 21470 

Commands details: 
total_CMD = 1599890 
n_nop = 1545293 
Read = 40963 
Write = 0 
L2_Alloc = 0 
L2_WB = 5389 
n_act = 4194 
n_pre = 4178 
n_ref = 94222486568528 
n_req = 44200 
total_req = 46352 

Dual Bus Interface Util: 
issued_total_row = 8372 
issued_total_col = 46352 
Row_Bus_Util =  0.005233 
CoL_Bus_Util = 0.028972 
Either_Row_CoL_Bus_Util = 0.034125 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002326 
queue_avg = 0.613008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.613008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1599890 n_nop=1546346 n_act=4101 n_pre=4085 n_ref_event=94222487414896 n_req=43375 n_rd=40203 n_rd_L2_A=0 n_write=0 n_wr_bk=5274 bw_util=0.05685
n_activity=262458 dram_eff=0.3465
bk0: 2922a 1580724i bk1: 2928a 1578374i bk2: 2799a 1580188i bk3: 2909a 1578785i bk4: 2805a 1578055i bk5: 2821a 1577610i bk6: 2572a 1575298i bk7: 2703a 1573222i bk8: 2344a 1587671i bk9: 2232a 1588059i bk10: 2040a 1591563i bk11: 2056a 1591879i bk12: 2252a 1587825i bk13: 2168a 1589765i bk14: 2276a 1583193i bk15: 2376a 1580882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905591
Row_Buffer_Locality_read = 0.937716
Row_Buffer_Locality_write = 0.498424
Bank_Level_Parallism = 1.679400
Bank_Level_Parallism_Col = 1.686713
Bank_Level_Parallism_Ready = 1.228227
write_to_read_ratio_blp_rw_average = 0.273319
GrpLevelPara = 1.309584 

BW Util details:
bwutil = 0.056850 
total_CMD = 1599890 
util_bw = 90954 
Wasted_Col = 68914 
Wasted_Row = 33818 
Idle = 1406204 

BW Util Bottlenecks: 
RCDc_limit = 25640 
RCDWRc_limit = 8520 
WTRc_limit = 4605 
RTWc_limit = 24944 
CCDLc_limit = 32979 
rwq = 0 
CCDLc_limit_alone = 26825 
WTRc_limit_alone = 4292 
RTWc_limit_alone = 19103 

Commands details: 
total_CMD = 1599890 
n_nop = 1546346 
Read = 40203 
Write = 0 
L2_Alloc = 0 
L2_WB = 5274 
n_act = 4101 
n_pre = 4085 
n_ref = 94222487414896 
n_req = 43375 
total_req = 45477 

Dual Bus Interface Util: 
issued_total_row = 8186 
issued_total_col = 45477 
Row_Bus_Util =  0.005117 
CoL_Bus_Util = 0.028425 
Either_Row_CoL_Bus_Util = 0.033467 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002222 
queue_avg = 0.563558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.563558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1599890 n_nop=1545258 n_act=4279 n_pre=4263 n_ref_event=0 n_req=44098 n_rd=40826 n_rd_L2_A=0 n_write=0 n_wr_bk=5412 bw_util=0.0578
n_activity=265847 dram_eff=0.3479
bk0: 2953a 1578689i bk1: 2908a 1578732i bk2: 2874a 1579053i bk3: 2932a 1578031i bk4: 2825a 1576218i bk5: 2881a 1574782i bk6: 2694a 1571962i bk7: 2752a 1571599i bk8: 2204a 1586989i bk9: 2336a 1586846i bk10: 2044a 1590764i bk11: 2124a 1591030i bk12: 2232a 1588449i bk13: 2176a 1589084i bk14: 2413a 1581012i bk15: 2478a 1581908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903057
Row_Buffer_Locality_read = 0.936536
Row_Buffer_Locality_write = 0.485330
Bank_Level_Parallism = 1.747916
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.252185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057801 
total_CMD = 1599890 
util_bw = 92476 
Wasted_Col = 69556 
Wasted_Row = 35094 
Idle = 1402764 

BW Util Bottlenecks: 
RCDc_limit = 26237 
RCDWRc_limit = 8742 
WTRc_limit = 5069 
RTWc_limit = 26072 
CCDLc_limit = 32636 
rwq = 0 
CCDLc_limit_alone = 26535 
WTRc_limit_alone = 4789 
RTWc_limit_alone = 20251 

Commands details: 
total_CMD = 1599890 
n_nop = 1545258 
Read = 40826 
Write = 0 
L2_Alloc = 0 
L2_WB = 5412 
n_act = 4279 
n_pre = 4263 
n_ref = 0 
n_req = 44098 
total_req = 46238 

Dual Bus Interface Util: 
issued_total_row = 8542 
issued_total_col = 46238 
Row_Bus_Util =  0.005339 
CoL_Bus_Util = 0.028901 
Either_Row_CoL_Bus_Util = 0.034147 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.002709 
queue_avg = 0.586838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.586838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1599890 n_nop=1545719 n_act=4234 n_pre=4218 n_ref_event=0 n_req=43739 n_rd=40582 n_rd_L2_A=0 n_write=0 n_wr_bk=5251 bw_util=0.0573
n_activity=264086 dram_eff=0.3471
bk0: 2921a 1579938i bk1: 2932a 1579409i bk2: 2908a 1579685i bk3: 2912a 1580116i bk4: 2832a 1577531i bk5: 2888a 1575393i bk6: 2680a 1572558i bk7: 2612a 1572989i bk8: 2236a 1587768i bk9: 2244a 1588591i bk10: 2060a 1591092i bk11: 2020a 1592149i bk12: 2220a 1588595i bk13: 2257a 1585806i bk14: 2456a 1580577i bk15: 2404a 1580979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903313
Row_Buffer_Locality_read = 0.936425
Row_Buffer_Locality_write = 0.477669
Bank_Level_Parallism = 1.720431
Bank_Level_Parallism_Col = 1.735045
Bank_Level_Parallism_Ready = 1.224901
write_to_read_ratio_blp_rw_average = 0.273129
GrpLevelPara = 1.346684 

BW Util details:
bwutil = 0.057295 
total_CMD = 1599890 
util_bw = 91666 
Wasted_Col = 68999 
Wasted_Row = 34597 
Idle = 1404628 

BW Util Bottlenecks: 
RCDc_limit = 26246 
RCDWRc_limit = 8656 
WTRc_limit = 4837 
RTWc_limit = 26331 
CCDLc_limit = 32212 
rwq = 0 
CCDLc_limit_alone = 26290 
WTRc_limit_alone = 4528 
RTWc_limit_alone = 20718 

Commands details: 
total_CMD = 1599890 
n_nop = 1545719 
Read = 40582 
Write = 0 
L2_Alloc = 0 
L2_WB = 5251 
n_act = 4234 
n_pre = 4218 
n_ref = 0 
n_req = 43739 
total_req = 45833 

Dual Bus Interface Util: 
issued_total_row = 8452 
issued_total_col = 45833 
Row_Bus_Util =  0.005283 
CoL_Bus_Util = 0.028648 
Either_Row_CoL_Bus_Util = 0.033859 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002104 
queue_avg = 0.586661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.586661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1599890 n_nop=1546191 n_act=4145 n_pre=4129 n_ref_event=227392 n_req=43447 n_rd=40276 n_rd_L2_A=0 n_write=0 n_wr_bk=5288 bw_util=0.05696
n_activity=262355 dram_eff=0.3473
bk0: 2968a 1577726i bk1: 2913a 1579687i bk2: 2850a 1578860i bk3: 2869a 1579484i bk4: 2792a 1578264i bk5: 2813a 1575213i bk6: 2742a 1572692i bk7: 2648a 1573669i bk8: 2296a 1587686i bk9: 2244a 1588851i bk10: 2068a 1591463i bk11: 1956a 1592437i bk12: 2220a 1588451i bk13: 2256a 1588266i bk14: 2401a 1580663i bk15: 2240a 1582124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904734
Row_Buffer_Locality_read = 0.937283
Row_Buffer_Locality_write = 0.491328
Bank_Level_Parallism = 1.716186
Bank_Level_Parallism_Col = 1.733541
Bank_Level_Parallism_Ready = 1.235637
write_to_read_ratio_blp_rw_average = 0.271984
GrpLevelPara = 1.342098 

BW Util details:
bwutil = 0.056959 
total_CMD = 1599890 
util_bw = 91128 
Wasted_Col = 68722 
Wasted_Row = 34159 
Idle = 1405881 

BW Util Bottlenecks: 
RCDc_limit = 25801 
RCDWRc_limit = 8466 
WTRc_limit = 4886 
RTWc_limit = 25818 
CCDLc_limit = 32161 
rwq = 0 
CCDLc_limit_alone = 26377 
WTRc_limit_alone = 4614 
RTWc_limit_alone = 20306 

Commands details: 
total_CMD = 1599890 
n_nop = 1546191 
Read = 40276 
Write = 0 
L2_Alloc = 0 
L2_WB = 5288 
n_act = 4145 
n_pre = 4129 
n_ref = 227392 
n_req = 43447 
total_req = 45564 

Dual Bus Interface Util: 
issued_total_row = 8274 
issued_total_col = 45564 
Row_Bus_Util =  0.005172 
CoL_Bus_Util = 0.028479 
Either_Row_CoL_Bus_Util = 0.033564 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002589 
queue_avg = 0.565945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.565945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1599890 n_nop=1545342 n_act=4198 n_pre=4182 n_ref_event=0 n_req=44174 n_rd=40932 n_rd_L2_A=0 n_write=0 n_wr_bk=5368 bw_util=0.05788
n_activity=264288 dram_eff=0.3504
bk0: 2968a 1578942i bk1: 3000a 1578620i bk2: 2936a 1579649i bk3: 2876a 1578784i bk4: 2816a 1574822i bk5: 2902a 1575935i bk6: 2701a 1569910i bk7: 2624a 1574097i bk8: 2320a 1586927i bk9: 2440a 1587285i bk10: 2048a 1591595i bk11: 2060a 1591367i bk12: 2180a 1588671i bk13: 2260a 1587168i bk14: 2464a 1581669i bk15: 2337a 1582748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905148
Row_Buffer_Locality_read = 0.937799
Row_Buffer_Locality_write = 0.492906
Bank_Level_Parallism = 1.734685
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.235947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057879 
total_CMD = 1599890 
util_bw = 92600 
Wasted_Col = 69593 
Wasted_Row = 34456 
Idle = 1403241 

BW Util Bottlenecks: 
RCDc_limit = 26048 
RCDWRc_limit = 8596 
WTRc_limit = 4926 
RTWc_limit = 26934 
CCDLc_limit = 32714 
rwq = 0 
CCDLc_limit_alone = 26458 
WTRc_limit_alone = 4657 
RTWc_limit_alone = 20947 

Commands details: 
total_CMD = 1599890 
n_nop = 1545342 
Read = 40932 
Write = 0 
L2_Alloc = 0 
L2_WB = 5368 
n_act = 4198 
n_pre = 4182 
n_ref = 0 
n_req = 44174 
total_req = 46300 

Dual Bus Interface Util: 
issued_total_row = 8380 
issued_total_col = 46300 
Row_Bus_Util =  0.005238 
CoL_Bus_Util = 0.028939 
Either_Row_CoL_Bus_Util = 0.034095 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002420 
queue_avg = 0.572660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249917, Miss = 35486, Miss_rate = 0.142, Pending_hits = 43, Reservation_fails = 1083
L2_cache_bank[1]: Access = 246736, Miss = 29679, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 24
L2_cache_bank[2]: Access = 241262, Miss = 28753, Miss_rate = 0.119, Pending_hits = 19, Reservation_fails = 364
L2_cache_bank[3]: Access = 247710, Miss = 28814, Miss_rate = 0.116, Pending_hits = 9, Reservation_fails = 35
L2_cache_bank[4]: Access = 242094, Miss = 29144, Miss_rate = 0.120, Pending_hits = 35, Reservation_fails = 682
L2_cache_bank[5]: Access = 241339, Miss = 29701, Miss_rate = 0.123, Pending_hits = 9, Reservation_fails = 12
L2_cache_bank[6]: Access = 241707, Miss = 28694, Miss_rate = 0.119, Pending_hits = 9, Reservation_fails = 29
L2_cache_bank[7]: Access = 240943, Miss = 28503, Miss_rate = 0.118, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[8]: Access = 245860, Miss = 28861, Miss_rate = 0.117, Pending_hits = 5, Reservation_fails = 25
L2_cache_bank[9]: Access = 239692, Miss = 27561, Miss_rate = 0.115, Pending_hits = 7, Reservation_fails = 9
L2_cache_bank[10]: Access = 245885, Miss = 28506, Miss_rate = 0.116, Pending_hits = 6, Reservation_fails = 16
L2_cache_bank[11]: Access = 242633, Miss = 29173, Miss_rate = 0.120, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 2925778
L2_total_cache_misses = 352875
L2_total_cache_miss_rate = 0.1206
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 2321
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2386901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 186751
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 94218
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2630704
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294684
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 256
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2925778
icnt_total_pkts_simt_to_mem=952465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.26506
	minimum = 5
	maximum = 86
Network latency average = 8.26506
	minimum = 5
	maximum = 86
Slowest packet = 3870826
Flit latency average = 8.26506
	minimum = 5
	maximum = 86
Slowest flit = 3870953
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.121664
	minimum = 0.07502 (at node 13)
	maximum = 0.419792 (at node 15)
Accepted packet rate average = 0.121664
	minimum = 0.0833998 (at node 20)
	maximum = 0.367119 (at node 15)
Injected flit rate average = 0.121664
	minimum = 0.07502 (at node 13)
	maximum = 0.419792 (at node 15)
Accepted flit rate average= 0.121664
	minimum = 0.0833998 (at node 20)
	maximum = 0.367119 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4805 (16 samples)
	minimum = 5 (16 samples)
	maximum = 208.562 (16 samples)
Network latency average = 29.6548 (16 samples)
	minimum = 5 (16 samples)
	maximum = 202.938 (16 samples)
Flit latency average = 29.6546 (16 samples)
	minimum = 5 (16 samples)
	maximum = 202.938 (16 samples)
Fragmentation average = 2.93468e-05 (16 samples)
	minimum = 0 (16 samples)
	maximum = 24.625 (16 samples)
Injected packet rate average = 0.143895 (16 samples)
	minimum = 0.0771209 (16 samples)
	maximum = 0.380629 (16 samples)
Accepted packet rate average = 0.143895 (16 samples)
	minimum = 0.0898564 (16 samples)
	maximum = 0.339136 (16 samples)
Injected flit rate average = 0.143897 (16 samples)
	minimum = 0.0771264 (16 samples)
	maximum = 0.380629 (16 samples)
Accepted flit rate average = 0.143897 (16 samples)
	minimum = 0.0898608 (16 samples)
	maximum = 0.339136 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 0 sec (180 sec)
gpgpu_simulation_rate = 144480 (inst/sec)
gpgpu_simulation_rate = 2885 (cycle/sec)
gpgpu_silicon_slowdown = 103986x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 11285
gpu_sim_insn = 1283661
gpu_ipc =     113.7493
gpu_tot_sim_cycle = 530743
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      51.4189
gpu_tot_issued_cta = 2176
gpu_occupancy = 25.9236% 
gpu_tot_occupancy = 51.4412% 
max_total_param_size = 0
gpu_stall_dramfull = 3690969
gpu_stall_icnt2sh    = 1464203
partiton_level_parallism =       0.4387
partiton_level_parallism_total  =       1.8037
partiton_level_parallism_util =       1.3036
partiton_level_parallism_util_total  =       1.9847
L2_BW  =      15.0019 GB/Sec
L2_BW_total  =      53.2400 GB/Sec
gpu_total_sim_rate=148316

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 77619, Miss = 62715, Miss_rate = 0.808, Pending_hits = 6719, Reservation_fails = 238360
	L1D_cache_core[1]: Access = 76805, Miss = 60832, Miss_rate = 0.792, Pending_hits = 6460, Reservation_fails = 212965
	L1D_cache_core[2]: Access = 78832, Miss = 63679, Miss_rate = 0.808, Pending_hits = 6771, Reservation_fails = 248114
	L1D_cache_core[3]: Access = 82981, Miss = 66512, Miss_rate = 0.802, Pending_hits = 7073, Reservation_fails = 249337
	L1D_cache_core[4]: Access = 79250, Miss = 64221, Miss_rate = 0.810, Pending_hits = 6893, Reservation_fails = 250382
	L1D_cache_core[5]: Access = 79199, Miss = 63428, Miss_rate = 0.801, Pending_hits = 6863, Reservation_fails = 238656
	L1D_cache_core[6]: Access = 74572, Miss = 60051, Miss_rate = 0.805, Pending_hits = 6554, Reservation_fails = 242241
	L1D_cache_core[7]: Access = 80460, Miss = 64857, Miss_rate = 0.806, Pending_hits = 7009, Reservation_fails = 247755
	L1D_cache_core[8]: Access = 77032, Miss = 62269, Miss_rate = 0.808, Pending_hits = 6923, Reservation_fails = 239784
	L1D_cache_core[9]: Access = 77775, Miss = 62551, Miss_rate = 0.804, Pending_hits = 6795, Reservation_fails = 238640
	L1D_cache_core[10]: Access = 78918, Miss = 63975, Miss_rate = 0.811, Pending_hits = 6825, Reservation_fails = 250196
	L1D_cache_core[11]: Access = 76540, Miss = 61504, Miss_rate = 0.804, Pending_hits = 6618, Reservation_fails = 231945
	L1D_cache_core[12]: Access = 79843, Miss = 64496, Miss_rate = 0.808, Pending_hits = 6923, Reservation_fails = 253233
	L1D_cache_core[13]: Access = 83122, Miss = 67181, Miss_rate = 0.808, Pending_hits = 7248, Reservation_fails = 247486
	L1D_cache_core[14]: Access = 77936, Miss = 62828, Miss_rate = 0.806, Pending_hits = 6930, Reservation_fails = 246204
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 951099
	L1D_total_cache_miss_rate = 0.8054
	L1D_total_cache_pending_hits = 102604
	L1D_total_cache_reservation_fails = 3635298
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 661904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3633039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3122738
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 720
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 509581
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2259
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4745, 4506, 3698, 4291, 4557, 4447, 3916, 4165, 4526, 4767, 4402, 4565, 3965, 4526, 3945, 4412, 4613, 4121, 4373, 4133, 4176, 4141, 4318, 4360, 4001, 4254, 4161, 3844, 3994, 4092, 3662, 4648, 419, 430, 441, 441, 452, 463, 452, 419, 408, 430, 419, 441, 463, 430, 419, 452, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 3500658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661904
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2800441
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4844103	W0_Idle:334575	W0_Scoreboard:7626515	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5295232 {8:661904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105904640 {40:2647616,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1600 
max_icnt2mem_latency = 1255 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 374 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 104 
mrq_lat_table:131346 	27239 	24173 	59596 	16344 	8419 	2979 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	23574 	786014 	1560740 	568227 	4498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	347375 	110986 	228876 	234523 	35357 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	138825 	126378 	117466 	176552 	1405418 	976831 	1583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	287 	779 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       121       116       128       128       112        96        56        57       133       124       156       152       140       128        88       104 
dram[1]:       116       116       128       104       124       104        56        76       128       132       132       144       132       132        93        84 
dram[2]:       104       128       128       128       100        96        52        64       128       132       136       156       124       124       108       104 
dram[3]:       112       128       128       128       112        92        65        67       124       128       160       128       140       112        72        80 
dram[4]:       128       128        93       120       120        92        68        68       127       124       148       160       109       104        89        72 
dram[5]:       128       113       128       124       108       108        56       116       133       135       144       148       120       136       100       128 
maximum service time to same row:
dram[0]:     17737     26188     20975     20312     34624     19034     11508     15709     24780     38574     32881     36065     22225     35101     21018     25068 
dram[1]:     37332     20964     21628     24489     26634     23855     14278     13336     25687     20975     40144     27448     22204     30679     26043     30820 
dram[2]:     26907     27219     22595     27631     36507     41961     15505     10704     46740     22503     29699     28842     32678     22153     26824     32596 
dram[3]:     26110     25595     20557     29008     32442     35740     19700     25454     25159     34697     29260     38137     22436     22404     19035     23620 
dram[4]:     20487     21240     20371     21666     21167     21914     16048     18110     38237     25747     27992     37893     18229     28259     25734     23079 
dram[5]:     17259     18022     21490     30187     30187     25237     13623     19026     25163     20107     31892     36608     19284     21467     31122     35964 
average row accesses per activate:
dram[0]:  9.700582  9.546742 11.240000 10.009231  9.244898  9.828080  7.124168  6.725490 16.685314 13.866667 26.108435 29.985916 14.587500 14.539877  9.625000  9.717315 
dram[1]: 10.290735  9.778443 10.928825  9.900928  9.511976  9.730303  6.906114  6.589744 16.702703 15.450980 31.803030 29.943663 14.161676 15.510204  9.472119  8.333333 
dram[2]:  9.146068  9.359420  9.844236 11.013559  9.438597  9.601745  6.858921  6.630137 14.469136 15.716981 25.841463 27.172840 13.747059 15.183006  8.769737  9.239058 
dram[3]:  9.831288 10.256250 10.513072 11.048276  9.680851  8.915300  6.329457  6.978213 15.798657 15.741722 24.540230 30.911764 14.587500 12.839572  8.669841  8.379311 
dram[4]:  9.536232  9.488166 10.852234 11.314285 10.209003  8.740438  6.738956  7.072848 15.857142 17.277372 28.493334 33.799999 14.126506 13.724138  8.393188  8.465986 
dram[5]:  9.990882  9.470085 10.103448 10.343137  9.464497  9.285311  6.590818  7.141907 16.429531 16.061728 31.776119 30.084507 14.698718 13.109289  8.839744  9.528777 
average row locality = 270517/25874 = 10.455168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       281       272       262       271       330       352       638       681       136       148        53        33        92        90       250       285 
dram[1]:       255       257       274       261       341       347       637       689       124       129        49        37        81        77       268       274 
dram[2]:       256       270       264       276       315       354       678       648       134       141        50        44        77       102       280       259 
dram[3]:       265       270       265       275       343       360       641       653       117       122        48        39        82       105       270       252 
dram[4]:       269       261       278       273       332       380       656       616       136       117        40        28        91        89       279       276 
dram[5]:       274       265       268       253       371       359       652       642       124       144        36        35        82       114       267       262 
total dram writes = 24798
bank skew: 689/28 = 24.61
chip skew: 4174/4100 = 1.02
average mf latency per bank:
dram[0]:      22745     27105     23706     26247     17339     19335      9325     10425     75580     60973    424072    870849    252064    312288     22955     22688
dram[1]:      23906     30725     21616     29144     16730     21631      9245     11267     64059     75017    465814    858214    290457    400681     20621     26238
dram[2]:      24650     22115     23687     21246     18784     16444      9043      9539     58767     57351    456472    524993    303539    204449     20289     20588
dram[3]:      22768     23172     22054     22395     17389     16951      9601      9622     65696     65888    476423    639311    286161    211972     19366     22735
dram[4]:      28099     22496     26663     21358     21189     14902     10889      9323     69519     63212    738907    838090    320063    239738     24591     17953
dram[5]:      28862     25432     28880     26185     19454     18719     11462     10378     79549     61022    860758    784012    372590    219668     25968     23225
maximum mf latency per bank:
dram[0]:       1318      1435      1394      1218      1241      1389      1319      1401      1334      1497      1307      1335      1209      1281      1468      1319
dram[1]:       1281      1299      1440      1331      1411      1549      1419      1368      1487      1462      1218      1460      1114      1351      1258      1357
dram[2]:       1235      1267      1356      1220      1178      1408      1213      1203      1468      1353      1452      1242      1105      1408      1458      1408
dram[3]:       1352      1191      1292      1234      1281      1385      1254      1309      1272      1597      1201      1392       979      1097      1231      1336
dram[4]:       1463      1265      1351      1264      1335      1311      1461      1311      1419      1272      1338      1272      1223      1115      1271      1260
dram[5]:       1600      1215      1465      1285      1509      1327      1338      1221      1558      1387      1545      1586      1421      1213      1405      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1634645 n_nop=1578462 n_act=4313 n_pre=4297 n_ref_event=94222486568528 n_req=45545 n_rd=42291 n_rd_L2_A=0 n_write=0 n_wr_bk=5411 bw_util=0.05836
n_activity=273478 dram_eff=0.3489
bk0: 3091a 1613588i bk1: 3124a 1611460i bk2: 2865a 1614572i bk3: 2992a 1613122i bk4: 2891a 1610569i bk5: 3130a 1609690i bk6: 2786a 1607697i bk7: 2958a 1604214i bk8: 2304a 1622725i bk9: 2408a 1621633i bk10: 2136a 1625517i bk11: 2108a 1626353i bk12: 2273a 1623035i bk13: 2308a 1624010i bk14: 2408a 1618023i bk15: 2509a 1615789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905478
Row_Buffer_Locality_read = 0.936937
Row_Buffer_Locality_write = 0.496620
Bank_Level_Parallism = 1.707554
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.222818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058364 
total_CMD = 1634645 
util_bw = 95404 
Wasted_Col = 71354 
Wasted_Row = 35395 
Idle = 1432492 

BW Util Bottlenecks: 
RCDc_limit = 27015 
RCDWRc_limit = 8538 
WTRc_limit = 4975 
RTWc_limit = 27369 
CCDLc_limit = 33539 
rwq = 0 
CCDLc_limit_alone = 27451 
WTRc_limit_alone = 4659 
RTWc_limit_alone = 21597 

Commands details: 
total_CMD = 1634645 
n_nop = 1578462 
Read = 42291 
Write = 0 
L2_Alloc = 0 
L2_WB = 5411 
n_act = 4313 
n_pre = 4297 
n_ref = 94222486568528 
n_req = 45545 
total_req = 47702 

Dual Bus Interface Util: 
issued_total_row = 8610 
issued_total_col = 47702 
Row_Bus_Util =  0.005267 
CoL_Bus_Util = 0.029182 
Either_Row_CoL_Bus_Util = 0.034370 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002296 
queue_avg = 0.608376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.608376
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1634645 n_nop=1579617 n_act=4231 n_pre=4215 n_ref_event=94222487414896 n_req=44602 n_rd=41407 n_rd_L2_A=0 n_write=0 n_wr_bk=5298 bw_util=0.05714
n_activity=270168 dram_eff=0.3457
bk0: 2986a 1615099i bk1: 3036a 1612655i bk2: 2843a 1614725i bk3: 2953a 1613264i bk4: 2901a 1612402i bk5: 2917a 1611868i bk6: 2728a 1609441i bk7: 2875a 1607103i bk8: 2392a 1622154i bk9: 2284a 1622529i bk10: 2072a 1626161i bk11: 2104a 1626441i bk12: 2300a 1622382i bk13: 2220a 1624329i bk14: 2332a 1617561i bk15: 2464a 1615196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905273
Row_Buffer_Locality_read = 0.936846
Row_Buffer_Locality_write = 0.496088
Bank_Level_Parallism = 1.670161
Bank_Level_Parallism_Col = 1.676145
Bank_Level_Parallism_Ready = 1.224038
write_to_read_ratio_blp_rw_average = 0.268421
GrpLevelPara = 1.307095 

BW Util details:
bwutil = 0.057144 
total_CMD = 1634645 
util_bw = 93410 
Wasted_Col = 70804 
Wasted_Row = 34899 
Idle = 1435532 

BW Util Bottlenecks: 
RCDc_limit = 26775 
RCDWRc_limit = 8614 
WTRc_limit = 4656 
RTWc_limit = 25167 
CCDLc_limit = 33689 
rwq = 0 
CCDLc_limit_alone = 27505 
WTRc_limit_alone = 4341 
RTWc_limit_alone = 19298 

Commands details: 
total_CMD = 1634645 
n_nop = 1579617 
Read = 41407 
Write = 0 
L2_Alloc = 0 
L2_WB = 5298 
n_act = 4231 
n_pre = 4215 
n_ref = 94222487414896 
n_req = 44602 
total_req = 46705 

Dual Bus Interface Util: 
issued_total_row = 8446 
issued_total_col = 46705 
Row_Bus_Util =  0.005167 
CoL_Bus_Util = 0.028572 
Either_Row_CoL_Bus_Util = 0.033664 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002235 
queue_avg = 0.559344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.559344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1634645 n_nop=1578503 n_act=4408 n_pre=4392 n_ref_event=0 n_req=45352 n_rd=42058 n_rd_L2_A=0 n_write=0 n_wr_bk=5434 bw_util=0.05811
n_activity=273696 dram_eff=0.347
bk0: 3021a 1613078i bk1: 2980a 1613114i bk2: 2934a 1613587i bk3: 3000a 1612528i bk4: 2925a 1610548i bk5: 3005a 1608903i bk6: 2850a 1606098i bk7: 2924a 1605585i bk8: 2256a 1621430i bk9: 2412a 1621289i bk10: 2088a 1625345i bk11: 2176a 1625593i bk12: 2276a 1623012i bk13: 2244a 1623514i bk14: 2449a 1615568i bk15: 2518a 1616449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902893
Row_Buffer_Locality_read = 0.935755
Row_Buffer_Locality_write = 0.483303
Bank_Level_Parallism = 1.734993
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.246594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058107 
total_CMD = 1634645 
util_bw = 94984 
Wasted_Col = 71498 
Wasted_Row = 36186 
Idle = 1431977 

BW Util Bottlenecks: 
RCDc_limit = 27388 
RCDWRc_limit = 8848 
WTRc_limit = 5087 
RTWc_limit = 26279 
CCDLc_limit = 33370 
rwq = 0 
CCDLc_limit_alone = 27234 
WTRc_limit_alone = 4807 
RTWc_limit_alone = 20423 

Commands details: 
total_CMD = 1634645 
n_nop = 1578503 
Read = 42058 
Write = 0 
L2_Alloc = 0 
L2_WB = 5434 
n_act = 4408 
n_pre = 4392 
n_ref = 0 
n_req = 45352 
total_req = 47492 

Dual Bus Interface Util: 
issued_total_row = 8800 
issued_total_col = 47492 
Row_Bus_Util =  0.005383 
CoL_Bus_Util = 0.029053 
Either_Row_CoL_Bus_Util = 0.034345 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002672 
queue_avg = 0.582132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.582132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1634645 n_nop=1579042 n_act=4353 n_pre=4337 n_ref_event=0 n_req=44932 n_rd=41754 n_rd_L2_A=0 n_write=0 n_wr_bk=5274 bw_util=0.05754
n_activity=271679 dram_eff=0.3462
bk0: 2981a 1614362i bk1: 3044a 1613695i bk2: 2980a 1614007i bk3: 2976a 1614547i bk4: 2920a 1611953i bk5: 2968a 1609712i bk6: 2820a 1606773i bk7: 2772a 1606945i bk8: 2280a 1622276i bk9: 2304a 1623068i bk10: 2104a 1625702i bk11: 2080a 1626669i bk12: 2268a 1623193i bk13: 2309a 1620315i bk14: 2496a 1615132i bk15: 2452a 1615585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903232
Row_Buffer_Locality_read = 0.935815
Row_Buffer_Locality_write = 0.475142
Bank_Level_Parallism = 1.707934
Bank_Level_Parallism_Col = 1.721593
Bank_Level_Parallism_Ready = 1.220374
write_to_read_ratio_blp_rw_average = 0.268321
GrpLevelPara = 1.341933 

BW Util details:
bwutil = 0.057539 
total_CMD = 1634645 
util_bw = 94056 
Wasted_Col = 70886 
Wasted_Row = 35695 
Idle = 1434008 

BW Util Bottlenecks: 
RCDc_limit = 27313 
RCDWRc_limit = 8757 
WTRc_limit = 4865 
RTWc_limit = 26538 
CCDLc_limit = 32928 
rwq = 0 
CCDLc_limit_alone = 26963 
WTRc_limit_alone = 4553 
RTWc_limit_alone = 20885 

Commands details: 
total_CMD = 1634645 
n_nop = 1579042 
Read = 41754 
Write = 0 
L2_Alloc = 0 
L2_WB = 5274 
n_act = 4353 
n_pre = 4337 
n_ref = 0 
n_req = 44932 
total_req = 47028 

Dual Bus Interface Util: 
issued_total_row = 8690 
issued_total_col = 47028 
Row_Bus_Util =  0.005316 
CoL_Bus_Util = 0.028770 
Either_Row_CoL_Bus_Util = 0.034015 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002068 
queue_avg = 0.581257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.581257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1634645 n_nop=1579477 n_act=4271 n_pre=4255 n_ref_event=227392 n_req=44664 n_rd=41476 n_rd_L2_A=0 n_write=0 n_wr_bk=5307 bw_util=0.05724
n_activity=269971 dram_eff=0.3466
bk0: 3052a 1612120i bk1: 2973a 1614053i bk2: 2918a 1613306i bk3: 2933a 1613985i bk4: 2908a 1612492i bk5: 2909a 1609600i bk6: 2910a 1606669i bk7: 2792a 1607744i bk8: 2356a 1622120i bk9: 2292a 1623433i bk10: 2116a 1626019i bk11: 2012a 1626971i bk12: 2268a 1623001i bk13: 2312a 1622719i bk14: 2457a 1615180i bk15: 2268a 1616686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904509
Row_Buffer_Locality_read = 0.936445
Row_Buffer_Locality_write = 0.489021
Bank_Level_Parallism = 1.704265
Bank_Level_Parallism_Col = 1.720125
Bank_Level_Parallism_Ready = 1.230340
write_to_read_ratio_blp_rw_average = 0.267012
GrpLevelPara = 1.337251 

BW Util details:
bwutil = 0.057239 
total_CMD = 1634645 
util_bw = 93566 
Wasted_Col = 70630 
Wasted_Row = 35248 
Idle = 1435201 

BW Util Bottlenecks: 
RCDc_limit = 26936 
RCDWRc_limit = 8552 
WTRc_limit = 4907 
RTWc_limit = 26036 
CCDLc_limit = 32911 
rwq = 0 
CCDLc_limit_alone = 27087 
WTRc_limit_alone = 4634 
RTWc_limit_alone = 20485 

Commands details: 
total_CMD = 1634645 
n_nop = 1579477 
Read = 41476 
Write = 0 
L2_Alloc = 0 
L2_WB = 5307 
n_act = 4271 
n_pre = 4255 
n_ref = 227392 
n_req = 44664 
total_req = 46783 

Dual Bus Interface Util: 
issued_total_row = 8526 
issued_total_col = 46783 
Row_Bus_Util =  0.005216 
CoL_Bus_Util = 0.028620 
Either_Row_CoL_Bus_Util = 0.033749 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002556 
queue_avg = 0.561809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.561809
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1634645 n_nop=1578574 n_act=4335 n_pre=4319 n_ref_event=0 n_req=45422 n_rd=42156 n_rd_L2_A=0 n_write=0 n_wr_bk=5394 bw_util=0.05818
n_activity=272359 dram_eff=0.3492
bk0: 3044a 1613296i bk1: 3088a 1612939i bk2: 2988a 1614077i bk3: 2936a 1613229i bk4: 2888a 1609256i bk5: 2994a 1610094i bk6: 2853a 1603884i bk7: 2792a 1608163i bk8: 2368a 1621484i bk9: 2512a 1621710i bk10: 2108a 1626017i bk11: 2116a 1625899i bk12: 2224a 1623178i bk13: 2300a 1621767i bk14: 2528a 1616101i bk15: 2417a 1617237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904738
Row_Buffer_Locality_read = 0.936877
Row_Buffer_Locality_write = 0.489896
Bank_Level_Parallism = 1.723122
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.230795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058178 
total_CMD = 1634645 
util_bw = 95100 
Wasted_Col = 71583 
Wasted_Row = 35601 
Idle = 1432361 

BW Util Bottlenecks: 
RCDc_limit = 27186 
RCDWRc_limit = 8724 
WTRc_limit = 4944 
RTWc_limit = 27172 
CCDLc_limit = 33498 
rwq = 0 
CCDLc_limit_alone = 27184 
WTRc_limit_alone = 4675 
RTWc_limit_alone = 21127 

Commands details: 
total_CMD = 1634645 
n_nop = 1578574 
Read = 42156 
Write = 0 
L2_Alloc = 0 
L2_WB = 5394 
n_act = 4335 
n_pre = 4319 
n_ref = 0 
n_req = 45422 
total_req = 47550 

Dual Bus Interface Util: 
issued_total_row = 8654 
issued_total_col = 47550 
Row_Bus_Util =  0.005294 
CoL_Bus_Util = 0.029089 
Either_Row_CoL_Bus_Util = 0.034302 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002372 
queue_avg = 0.568551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251397, Miss = 36142, Miss_rate = 0.144, Pending_hits = 43, Reservation_fails = 1083
L2_cache_bank[1]: Access = 248347, Miss = 30352, Miss_rate = 0.122, Pending_hits = 9, Reservation_fails = 24
L2_cache_bank[2]: Access = 242607, Miss = 29297, Miss_rate = 0.121, Pending_hits = 19, Reservation_fails = 364
L2_cache_bank[3]: Access = 249237, Miss = 29474, Miss_rate = 0.118, Pending_hits = 9, Reservation_fails = 35
L2_cache_bank[4]: Access = 243528, Miss = 29704, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 682
L2_cache_bank[5]: Access = 242840, Miss = 30373, Miss_rate = 0.125, Pending_hits = 9, Reservation_fails = 12
L2_cache_bank[6]: Access = 243050, Miss = 29230, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 29
L2_cache_bank[7]: Access = 242478, Miss = 29139, Miss_rate = 0.120, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[8]: Access = 247377, Miss = 29510, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 25
L2_cache_bank[9]: Access = 241085, Miss = 28114, Miss_rate = 0.117, Pending_hits = 7, Reservation_fails = 9
L2_cache_bank[10]: Access = 247389, Miss = 29074, Miss_rate = 0.118, Pending_hits = 6, Reservation_fails = 16
L2_cache_bank[11]: Access = 244078, Miss = 29829, Miss_rate = 0.122, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 2943413
L2_total_cache_misses = 360238
L2_total_cache_miss_rate = 0.1224
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 2321
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2396453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 192632
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 94218
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2647616
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295407
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 256
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2943413
icnt_total_pkts_simt_to_mem=957416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.05619
	minimum = 5
	maximum = 35
Network latency average = 6.05619
	minimum = 5
	maximum = 35
Slowest packet = 3881039
Flit latency average = 6.05619
	minimum = 5
	maximum = 35
Slowest flit = 3881166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0741266
	minimum = 0.0250775 (at node 3)
	maximum = 0.142756 (at node 16)
Accepted packet rate average = 0.0741266
	minimum = 0.0334072 (at node 21)
	maximum = 0.124856 (at node 9)
Injected flit rate average = 0.0741266
	minimum = 0.0250775 (at node 3)
	maximum = 0.142756 (at node 16)
Accepted flit rate average= 0.0741266
	minimum = 0.0334072 (at node 21)
	maximum = 0.124856 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.985 (17 samples)
	minimum = 5 (17 samples)
	maximum = 198.353 (17 samples)
Network latency average = 28.2666 (17 samples)
	minimum = 5 (17 samples)
	maximum = 193.059 (17 samples)
Flit latency average = 28.2665 (17 samples)
	minimum = 5 (17 samples)
	maximum = 193.059 (17 samples)
Fragmentation average = 2.76205e-05 (17 samples)
	minimum = 0 (17 samples)
	maximum = 23.1765 (17 samples)
Injected packet rate average = 0.139791 (17 samples)
	minimum = 0.0740595 (17 samples)
	maximum = 0.366636 (17 samples)
Accepted packet rate average = 0.139791 (17 samples)
	minimum = 0.0865358 (17 samples)
	maximum = 0.326531 (17 samples)
Injected flit rate average = 0.139793 (17 samples)
	minimum = 0.0740647 (17 samples)
	maximum = 0.366636 (17 samples)
Accepted flit rate average = 0.139793 (17 samples)
	minimum = 0.08654 (17 samples)
	maximum = 0.326531 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 4 sec (184 sec)
gpgpu_simulation_rate = 148316 (inst/sec)
gpgpu_simulation_rate = 2884 (cycle/sec)
gpgpu_silicon_slowdown = 104022x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1663
gpu_sim_insn = 1114172
gpu_ipc =     669.9772
gpu_tot_sim_cycle = 532406
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      53.3510
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.7453% 
gpu_tot_occupancy = 51.5359% 
max_total_param_size = 0
gpu_stall_dramfull = 3690969
gpu_stall_icnt2sh    = 1464203
partiton_level_parallism =       0.3223
partiton_level_parallism_total  =       1.7990
partiton_level_parallism_util =       1.2854
partiton_level_parallism_util_total  =       1.9841
L2_BW  =      11.9610 GB/Sec
L2_BW_total  =      53.1111 GB/Sec
gpu_total_sim_rate=152711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 77763, Miss = 62751, Miss_rate = 0.807, Pending_hits = 6827, Reservation_fails = 238360
	L1D_cache_core[1]: Access = 76933, Miss = 60864, Miss_rate = 0.791, Pending_hits = 6556, Reservation_fails = 212965
	L1D_cache_core[2]: Access = 78980, Miss = 63718, Miss_rate = 0.807, Pending_hits = 6879, Reservation_fails = 248114
	L1D_cache_core[3]: Access = 83109, Miss = 66544, Miss_rate = 0.801, Pending_hits = 7169, Reservation_fails = 249337
	L1D_cache_core[4]: Access = 79386, Miss = 64259, Miss_rate = 0.809, Pending_hits = 6989, Reservation_fails = 250382
	L1D_cache_core[5]: Access = 79343, Miss = 63464, Miss_rate = 0.800, Pending_hits = 6971, Reservation_fails = 238656
	L1D_cache_core[6]: Access = 74720, Miss = 60090, Miss_rate = 0.804, Pending_hits = 6662, Reservation_fails = 242241
	L1D_cache_core[7]: Access = 80604, Miss = 64893, Miss_rate = 0.805, Pending_hits = 7117, Reservation_fails = 247755
	L1D_cache_core[8]: Access = 77176, Miss = 62305, Miss_rate = 0.807, Pending_hits = 7031, Reservation_fails = 239784
	L1D_cache_core[9]: Access = 77903, Miss = 62583, Miss_rate = 0.803, Pending_hits = 6891, Reservation_fails = 238640
	L1D_cache_core[10]: Access = 79062, Miss = 64011, Miss_rate = 0.810, Pending_hits = 6933, Reservation_fails = 250196
	L1D_cache_core[11]: Access = 76668, Miss = 61536, Miss_rate = 0.803, Pending_hits = 6714, Reservation_fails = 231945
	L1D_cache_core[12]: Access = 79987, Miss = 64532, Miss_rate = 0.807, Pending_hits = 7031, Reservation_fails = 253233
	L1D_cache_core[13]: Access = 83250, Miss = 67213, Miss_rate = 0.807, Pending_hits = 7344, Reservation_fails = 247486
	L1D_cache_core[14]: Access = 78072, Miss = 62866, Miss_rate = 0.805, Pending_hits = 7026, Reservation_fails = 246204
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 951629
	L1D_total_cache_miss_rate = 0.8045
	L1D_total_cache_pending_hits = 104140
	L1D_total_cache_reservation_fails = 3635298
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3633039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1202108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3122738
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 720
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 509581
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2259
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4799, 4560, 3752, 4345, 4611, 4501, 3970, 4219, 4580, 4821, 4456, 4619, 4019, 4580, 3999, 4466, 4667, 4175, 4427, 4187, 4230, 4195, 4372, 4414, 4055, 4308, 4215, 3898, 4048, 4146, 3716, 4702, 473, 484, 495, 495, 506, 517, 506, 473, 462, 484, 473, 495, 517, 484, 473, 506, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 3500658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662416
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2800441
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4848385	W0_Idle:335281	W0_Scoreboard:7631685	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5299328 {8:662416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105986560 {40:2649664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1600 
max_icnt2mem_latency = 1255 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 374 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 104 
mrq_lat_table:131346 	27239 	24173 	59596 	16344 	8419 	2979 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	23972 	787688 	1560740 	568227 	4498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	347911 	110986 	228876 	234523 	35357 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140865 	126410 	117466 	176552 	1405418 	976831 	1583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	291 	779 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       121       116       128       128       112        96        56        57       133       124       156       152       140       128        88       104 
dram[1]:       116       116       128       104       124       104        56        76       128       132       132       144       132       132        93        84 
dram[2]:       104       128       128       128       100        96        52        64       128       132       136       156       124       124       108       104 
dram[3]:       112       128       128       128       112        92        65        67       124       128       160       128       140       112        72        80 
dram[4]:       128       128        93       120       120        92        68        68       127       124       148       160       109       104        89        72 
dram[5]:       128       113       128       124       108       108        56       116       133       135       144       148       120       136       100       128 
maximum service time to same row:
dram[0]:     17737     26188     20975     20312     34624     19034     11508     15709     24780     38574     32881     36065     22225     35101     21018     25068 
dram[1]:     37332     20964     21628     24489     26634     23855     14278     13336     25687     20975     40144     27448     22204     30679     26043     30820 
dram[2]:     26907     27219     22595     27631     36507     41961     15505     10704     46740     22503     29699     28842     32678     22153     26824     32596 
dram[3]:     26110     25595     20557     29008     32442     35740     19700     25454     25159     34697     29260     38137     22436     22404     19035     23620 
dram[4]:     20487     21240     20371     21666     21167     21914     16048     18110     38237     25747     27992     37893     18229     28259     25734     23079 
dram[5]:     17259     18022     21490     30187     30187     25237     13623     19026     25163     20107     31892     36608     19284     21467     31122     35964 
average row accesses per activate:
dram[0]:  9.700582  9.546742 11.240000 10.009231  9.244898  9.828080  7.124168  6.725490 16.685314 13.866667 26.108435 29.985916 14.587500 14.539877  9.625000  9.717315 
dram[1]: 10.290735  9.778443 10.928825  9.900928  9.511976  9.730303  6.906114  6.589744 16.702703 15.450980 31.803030 29.943663 14.161676 15.510204  9.472119  8.333333 
dram[2]:  9.146068  9.359420  9.844236 11.013559  9.438597  9.601745  6.858921  6.630137 14.469136 15.716981 25.841463 27.172840 13.747059 15.183006  8.769737  9.239058 
dram[3]:  9.831288 10.256250 10.513072 11.048276  9.680851  8.915300  6.329457  6.978213 15.798657 15.741722 24.540230 30.911764 14.587500 12.839572  8.669841  8.379311 
dram[4]:  9.536232  9.488166 10.852234 11.314285 10.209003  8.740438  6.738956  7.072848 15.857142 17.277372 28.493334 33.799999 14.126506 13.724138  8.393188  8.465986 
dram[5]:  9.990882  9.470085 10.103448 10.343137  9.464497  9.285311  6.590818  7.141907 16.429531 16.061728 31.776119 30.084507 14.698718 13.109289  8.839744  9.528777 
average row locality = 270517/25874 = 10.455168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       281       272       262       271       330       352       638       681       136       148        53        33        92        90       250       285 
dram[1]:       255       257       274       261       341       347       637       689       124       129        49        37        81        77       268       274 
dram[2]:       256       270       264       276       315       354       678       648       134       141        50        44        77       102       280       259 
dram[3]:       265       270       265       275       343       360       641       653       117       122        48        39        82       105       270       252 
dram[4]:       269       261       278       273       332       380       656       616       136       117        40        28        91        89       279       276 
dram[5]:       274       265       268       253       371       359       652       642       124       144        36        35        82       114       267       262 
total dram writes = 24798
bank skew: 689/28 = 24.61
chip skew: 4174/4100 = 1.02
average mf latency per bank:
dram[0]:      22745     27105     23706     26247     17339     19335      9325     10425     75710     61085    424189    871009    252064    312288     22955     22688
dram[1]:      23906     30725     21616     29144     16730     21631      9245     11267     64193     75145    465940    858358    290457    400681     20621     26238
dram[2]:      24650     22115     23687     21246     18784     16444      9043      9539     58892     57469    456596    525109    303541    204449     20289     20588
dram[3]:      22768     23172     22054     22395     17389     16951      9601      9622     65838     66023    476552    639452    286165    211972     19366     22735
dram[4]:      28099     22496     26663     21358     21189     14902     10889      9323     69642     63353    739036    838280    320063    239738     24591     17953
dram[5]:      28862     25432     28880     26185     19454     18720     11462     10378     79684     61137    860901    784169    372590    219668     25968     23225
maximum mf latency per bank:
dram[0]:       1318      1435      1394      1218      1241      1389      1319      1401      1334      1497      1307      1335      1209      1281      1468      1319
dram[1]:       1281      1299      1440      1331      1411      1549      1419      1368      1487      1462      1218      1460      1114      1351      1258      1357
dram[2]:       1235      1267      1356      1220      1178      1408      1213      1203      1468      1353      1452      1242      1105      1408      1458      1408
dram[3]:       1352      1191      1292      1234      1281      1385      1254      1309      1272      1597      1201      1392       979      1097      1231      1336
dram[4]:       1463      1265      1351      1264      1335      1311      1461      1311      1419      1272      1338      1272      1223      1115      1271      1260
dram[5]:       1600      1215      1465      1285      1509      1327      1338      1221      1558      1387      1545      1586      1421      1213      1405      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639764 n_nop=1583581 n_act=4313 n_pre=4297 n_ref_event=94222486568528 n_req=45545 n_rd=42291 n_rd_L2_A=0 n_write=0 n_wr_bk=5411 bw_util=0.05818
n_activity=273478 dram_eff=0.3489
bk0: 3091a 1618707i bk1: 3124a 1616579i bk2: 2865a 1619691i bk3: 2992a 1618241i bk4: 2891a 1615688i bk5: 3130a 1614809i bk6: 2786a 1612816i bk7: 2958a 1609333i bk8: 2304a 1627844i bk9: 2408a 1626752i bk10: 2136a 1630636i bk11: 2108a 1631472i bk12: 2273a 1628154i bk13: 2308a 1629129i bk14: 2408a 1623142i bk15: 2509a 1620908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905478
Row_Buffer_Locality_read = 0.936937
Row_Buffer_Locality_write = 0.496620
Bank_Level_Parallism = 1.707554
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.222818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058182 
total_CMD = 1639764 
util_bw = 95404 
Wasted_Col = 71354 
Wasted_Row = 35395 
Idle = 1437611 

BW Util Bottlenecks: 
RCDc_limit = 27015 
RCDWRc_limit = 8538 
WTRc_limit = 4975 
RTWc_limit = 27369 
CCDLc_limit = 33539 
rwq = 0 
CCDLc_limit_alone = 27451 
WTRc_limit_alone = 4659 
RTWc_limit_alone = 21597 

Commands details: 
total_CMD = 1639764 
n_nop = 1583581 
Read = 42291 
Write = 0 
L2_Alloc = 0 
L2_WB = 5411 
n_act = 4313 
n_pre = 4297 
n_ref = 94222486568528 
n_req = 45545 
total_req = 47702 

Dual Bus Interface Util: 
issued_total_row = 8610 
issued_total_col = 47702 
Row_Bus_Util =  0.005251 
CoL_Bus_Util = 0.029091 
Either_Row_CoL_Bus_Util = 0.034263 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002296 
queue_avg = 0.606477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.606477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639764 n_nop=1584736 n_act=4231 n_pre=4215 n_ref_event=94222487414896 n_req=44602 n_rd=41407 n_rd_L2_A=0 n_write=0 n_wr_bk=5298 bw_util=0.05697
n_activity=270168 dram_eff=0.3457
bk0: 2986a 1620218i bk1: 3036a 1617774i bk2: 2843a 1619844i bk3: 2953a 1618383i bk4: 2901a 1617521i bk5: 2917a 1616987i bk6: 2728a 1614560i bk7: 2875a 1612222i bk8: 2392a 1627273i bk9: 2284a 1627648i bk10: 2072a 1631280i bk11: 2104a 1631560i bk12: 2300a 1627501i bk13: 2220a 1629448i bk14: 2332a 1622680i bk15: 2464a 1620315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905273
Row_Buffer_Locality_read = 0.936846
Row_Buffer_Locality_write = 0.496088
Bank_Level_Parallism = 1.670161
Bank_Level_Parallism_Col = 1.676145
Bank_Level_Parallism_Ready = 1.224038
write_to_read_ratio_blp_rw_average = 0.268421
GrpLevelPara = 1.307095 

BW Util details:
bwutil = 0.056966 
total_CMD = 1639764 
util_bw = 93410 
Wasted_Col = 70804 
Wasted_Row = 34899 
Idle = 1440651 

BW Util Bottlenecks: 
RCDc_limit = 26775 
RCDWRc_limit = 8614 
WTRc_limit = 4656 
RTWc_limit = 25167 
CCDLc_limit = 33689 
rwq = 0 
CCDLc_limit_alone = 27505 
WTRc_limit_alone = 4341 
RTWc_limit_alone = 19298 

Commands details: 
total_CMD = 1639764 
n_nop = 1584736 
Read = 41407 
Write = 0 
L2_Alloc = 0 
L2_WB = 5298 
n_act = 4231 
n_pre = 4215 
n_ref = 94222487414896 
n_req = 44602 
total_req = 46705 

Dual Bus Interface Util: 
issued_total_row = 8446 
issued_total_col = 46705 
Row_Bus_Util =  0.005151 
CoL_Bus_Util = 0.028483 
Either_Row_CoL_Bus_Util = 0.033558 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002235 
queue_avg = 0.557598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.557598
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639764 n_nop=1583622 n_act=4408 n_pre=4392 n_ref_event=0 n_req=45352 n_rd=42058 n_rd_L2_A=0 n_write=0 n_wr_bk=5434 bw_util=0.05793
n_activity=273696 dram_eff=0.347
bk0: 3021a 1618197i bk1: 2980a 1618233i bk2: 2934a 1618706i bk3: 3000a 1617647i bk4: 2925a 1615667i bk5: 3005a 1614022i bk6: 2850a 1611217i bk7: 2924a 1610704i bk8: 2256a 1626549i bk9: 2412a 1626408i bk10: 2088a 1630464i bk11: 2176a 1630712i bk12: 2276a 1628131i bk13: 2244a 1628633i bk14: 2449a 1620687i bk15: 2518a 1621568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902893
Row_Buffer_Locality_read = 0.935755
Row_Buffer_Locality_write = 0.483303
Bank_Level_Parallism = 1.734993
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.246594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057925 
total_CMD = 1639764 
util_bw = 94984 
Wasted_Col = 71498 
Wasted_Row = 36186 
Idle = 1437096 

BW Util Bottlenecks: 
RCDc_limit = 27388 
RCDWRc_limit = 8848 
WTRc_limit = 5087 
RTWc_limit = 26279 
CCDLc_limit = 33370 
rwq = 0 
CCDLc_limit_alone = 27234 
WTRc_limit_alone = 4807 
RTWc_limit_alone = 20423 

Commands details: 
total_CMD = 1639764 
n_nop = 1583622 
Read = 42058 
Write = 0 
L2_Alloc = 0 
L2_WB = 5434 
n_act = 4408 
n_pre = 4392 
n_ref = 0 
n_req = 45352 
total_req = 47492 

Dual Bus Interface Util: 
issued_total_row = 8800 
issued_total_col = 47492 
Row_Bus_Util =  0.005367 
CoL_Bus_Util = 0.028963 
Either_Row_CoL_Bus_Util = 0.034238 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002672 
queue_avg = 0.580315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.580315
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639764 n_nop=1584161 n_act=4353 n_pre=4337 n_ref_event=0 n_req=44932 n_rd=41754 n_rd_L2_A=0 n_write=0 n_wr_bk=5274 bw_util=0.05736
n_activity=271679 dram_eff=0.3462
bk0: 2981a 1619481i bk1: 3044a 1618814i bk2: 2980a 1619126i bk3: 2976a 1619666i bk4: 2920a 1617072i bk5: 2968a 1614831i bk6: 2820a 1611892i bk7: 2772a 1612064i bk8: 2280a 1627395i bk9: 2304a 1628187i bk10: 2104a 1630821i bk11: 2080a 1631788i bk12: 2268a 1628312i bk13: 2309a 1625434i bk14: 2496a 1620251i bk15: 2452a 1620704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903232
Row_Buffer_Locality_read = 0.935815
Row_Buffer_Locality_write = 0.475142
Bank_Level_Parallism = 1.707934
Bank_Level_Parallism_Col = 1.721593
Bank_Level_Parallism_Ready = 1.220374
write_to_read_ratio_blp_rw_average = 0.268321
GrpLevelPara = 1.341933 

BW Util details:
bwutil = 0.057359 
total_CMD = 1639764 
util_bw = 94056 
Wasted_Col = 70886 
Wasted_Row = 35695 
Idle = 1439127 

BW Util Bottlenecks: 
RCDc_limit = 27313 
RCDWRc_limit = 8757 
WTRc_limit = 4865 
RTWc_limit = 26538 
CCDLc_limit = 32928 
rwq = 0 
CCDLc_limit_alone = 26963 
WTRc_limit_alone = 4553 
RTWc_limit_alone = 20885 

Commands details: 
total_CMD = 1639764 
n_nop = 1584161 
Read = 41754 
Write = 0 
L2_Alloc = 0 
L2_WB = 5274 
n_act = 4353 
n_pre = 4337 
n_ref = 0 
n_req = 44932 
total_req = 47028 

Dual Bus Interface Util: 
issued_total_row = 8690 
issued_total_col = 47028 
Row_Bus_Util =  0.005300 
CoL_Bus_Util = 0.028680 
Either_Row_CoL_Bus_Util = 0.033909 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002068 
queue_avg = 0.579443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.579443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639764 n_nop=1584596 n_act=4271 n_pre=4255 n_ref_event=227392 n_req=44664 n_rd=41476 n_rd_L2_A=0 n_write=0 n_wr_bk=5307 bw_util=0.05706
n_activity=269971 dram_eff=0.3466
bk0: 3052a 1617239i bk1: 2973a 1619172i bk2: 2918a 1618425i bk3: 2933a 1619104i bk4: 2908a 1617611i bk5: 2909a 1614719i bk6: 2910a 1611788i bk7: 2792a 1612863i bk8: 2356a 1627239i bk9: 2292a 1628552i bk10: 2116a 1631138i bk11: 2012a 1632090i bk12: 2268a 1628120i bk13: 2312a 1627838i bk14: 2457a 1620299i bk15: 2268a 1621805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904509
Row_Buffer_Locality_read = 0.936445
Row_Buffer_Locality_write = 0.489021
Bank_Level_Parallism = 1.704265
Bank_Level_Parallism_Col = 1.720125
Bank_Level_Parallism_Ready = 1.230340
write_to_read_ratio_blp_rw_average = 0.267012
GrpLevelPara = 1.337251 

BW Util details:
bwutil = 0.057061 
total_CMD = 1639764 
util_bw = 93566 
Wasted_Col = 70630 
Wasted_Row = 35248 
Idle = 1440320 

BW Util Bottlenecks: 
RCDc_limit = 26936 
RCDWRc_limit = 8552 
WTRc_limit = 4907 
RTWc_limit = 26036 
CCDLc_limit = 32911 
rwq = 0 
CCDLc_limit_alone = 27087 
WTRc_limit_alone = 4634 
RTWc_limit_alone = 20485 

Commands details: 
total_CMD = 1639764 
n_nop = 1584596 
Read = 41476 
Write = 0 
L2_Alloc = 0 
L2_WB = 5307 
n_act = 4271 
n_pre = 4255 
n_ref = 227392 
n_req = 44664 
total_req = 46783 

Dual Bus Interface Util: 
issued_total_row = 8526 
issued_total_col = 46783 
Row_Bus_Util =  0.005200 
CoL_Bus_Util = 0.028530 
Either_Row_CoL_Bus_Util = 0.033644 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002556 
queue_avg = 0.560055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.560055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639764 n_nop=1583693 n_act=4335 n_pre=4319 n_ref_event=0 n_req=45422 n_rd=42156 n_rd_L2_A=0 n_write=0 n_wr_bk=5394 bw_util=0.058
n_activity=272359 dram_eff=0.3492
bk0: 3044a 1618415i bk1: 3088a 1618058i bk2: 2988a 1619196i bk3: 2936a 1618348i bk4: 2888a 1614375i bk5: 2994a 1615213i bk6: 2853a 1609003i bk7: 2792a 1613282i bk8: 2368a 1626603i bk9: 2512a 1626829i bk10: 2108a 1631136i bk11: 2116a 1631018i bk12: 2224a 1628297i bk13: 2300a 1626886i bk14: 2528a 1621220i bk15: 2417a 1622356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904738
Row_Buffer_Locality_read = 0.936877
Row_Buffer_Locality_write = 0.489896
Bank_Level_Parallism = 1.723122
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.230795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057996 
total_CMD = 1639764 
util_bw = 95100 
Wasted_Col = 71583 
Wasted_Row = 35601 
Idle = 1437480 

BW Util Bottlenecks: 
RCDc_limit = 27186 
RCDWRc_limit = 8724 
WTRc_limit = 4944 
RTWc_limit = 27172 
CCDLc_limit = 33498 
rwq = 0 
CCDLc_limit_alone = 27184 
WTRc_limit_alone = 4675 
RTWc_limit_alone = 21127 

Commands details: 
total_CMD = 1639764 
n_nop = 1583693 
Read = 42156 
Write = 0 
L2_Alloc = 0 
L2_WB = 5394 
n_act = 4335 
n_pre = 4319 
n_ref = 0 
n_req = 45422 
total_req = 47550 

Dual Bus Interface Util: 
issued_total_row = 8654 
issued_total_col = 47550 
Row_Bus_Util =  0.005278 
CoL_Bus_Util = 0.028998 
Either_Row_CoL_Bus_Util = 0.034195 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002372 
queue_avg = 0.566776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.566776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251579, Miss = 36142, Miss_rate = 0.144, Pending_hits = 43, Reservation_fails = 1083
L2_cache_bank[1]: Access = 248516, Miss = 30352, Miss_rate = 0.122, Pending_hits = 9, Reservation_fails = 24
L2_cache_bank[2]: Access = 242785, Miss = 29297, Miss_rate = 0.121, Pending_hits = 19, Reservation_fails = 364
L2_cache_bank[3]: Access = 249408, Miss = 29474, Miss_rate = 0.118, Pending_hits = 9, Reservation_fails = 35
L2_cache_bank[4]: Access = 243705, Miss = 29704, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 682
L2_cache_bank[5]: Access = 243008, Miss = 30373, Miss_rate = 0.125, Pending_hits = 9, Reservation_fails = 12
L2_cache_bank[6]: Access = 243229, Miss = 29230, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 29
L2_cache_bank[7]: Access = 242648, Miss = 29139, Miss_rate = 0.120, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[8]: Access = 247545, Miss = 29510, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 25
L2_cache_bank[9]: Access = 241254, Miss = 28114, Miss_rate = 0.117, Pending_hits = 7, Reservation_fails = 9
L2_cache_bank[10]: Access = 247559, Miss = 29074, Miss_rate = 0.117, Pending_hits = 6, Reservation_fails = 16
L2_cache_bank[11]: Access = 244249, Miss = 29829, Miss_rate = 0.122, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 2945485
L2_total_cache_misses = 360238
L2_total_cache_miss_rate = 0.1223
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 2321
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2398501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 192632
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 94218
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2649664
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295431
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 256
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2945485
icnt_total_pkts_simt_to_mem=957952
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02607
	minimum = 5
	maximum = 7
Network latency average = 5.02607
	minimum = 5
	maximum = 7
Slowest packet = 3900720
Flit latency average = 5.02607
	minimum = 5
	maximum = 7
Slowest flit = 3900847
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0580833
	minimum = 0.0192423 (at node 1)
	maximum = 0.109441 (at node 15)
Accepted packet rate average = 0.0580833
	minimum = 0.0252556 (at node 20)
	maximum = 0.0889958 (at node 2)
Injected flit rate average = 0.0580833
	minimum = 0.0192423 (at node 1)
	maximum = 0.109441 (at node 15)
Accepted flit rate average= 0.0580833
	minimum = 0.0252556 (at node 20)
	maximum = 0.0889958 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.5984 (18 samples)
	minimum = 5 (18 samples)
	maximum = 187.722 (18 samples)
Network latency average = 26.9755 (18 samples)
	minimum = 5 (18 samples)
	maximum = 182.722 (18 samples)
Flit latency average = 26.9753 (18 samples)
	minimum = 5 (18 samples)
	maximum = 182.722 (18 samples)
Fragmentation average = 2.6086e-05 (18 samples)
	minimum = 0 (18 samples)
	maximum = 21.8889 (18 samples)
Injected packet rate average = 0.135252 (18 samples)
	minimum = 0.0710141 (18 samples)
	maximum = 0.352348 (18 samples)
Accepted packet rate average = 0.135252 (18 samples)
	minimum = 0.0831314 (18 samples)
	maximum = 0.313335 (18 samples)
Injected flit rate average = 0.135254 (18 samples)
	minimum = 0.071019 (18 samples)
	maximum = 0.352348 (18 samples)
Accepted flit rate average = 0.135254 (18 samples)
	minimum = 0.0831353 (18 samples)
	maximum = 0.313335 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 6 sec (186 sec)
gpgpu_simulation_rate = 152711 (inst/sec)
gpgpu_simulation_rate = 2862 (cycle/sec)
gpgpu_silicon_slowdown = 104821x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ffc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2851
gpu_sim_insn = 1245357
gpu_ipc =     436.8141
gpu_tot_sim_cycle = 535257
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      55.3935
gpu_tot_issued_cta = 2432
gpu_occupancy = 49.6451% 
gpu_tot_occupancy = 51.5279% 
max_total_param_size = 0
gpu_stall_dramfull = 3690969
gpu_stall_icnt2sh    = 1464203
partiton_level_parallism =       0.1884
partiton_level_parallism_total  =       1.7905
partiton_level_parallism_util =       1.3805
partiton_level_parallism_util_total  =       1.9836
L2_BW  =       7.1722 GB/Sec
L2_BW_total  =      52.8664 GB/Sec
gpu_total_sim_rate=157711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 77907, Miss = 62787, Miss_rate = 0.806, Pending_hits = 6935, Reservation_fails = 238360
	L1D_cache_core[1]: Access = 77077, Miss = 60900, Miss_rate = 0.790, Pending_hits = 6664, Reservation_fails = 212965
	L1D_cache_core[2]: Access = 79124, Miss = 63754, Miss_rate = 0.806, Pending_hits = 6987, Reservation_fails = 248114
	L1D_cache_core[3]: Access = 83215, Miss = 66574, Miss_rate = 0.800, Pending_hits = 7241, Reservation_fails = 249337
	L1D_cache_core[4]: Access = 79530, Miss = 64295, Miss_rate = 0.808, Pending_hits = 7097, Reservation_fails = 250382
	L1D_cache_core[5]: Access = 79444, Miss = 63491, Miss_rate = 0.799, Pending_hits = 7043, Reservation_fails = 238656
	L1D_cache_core[6]: Access = 74848, Miss = 60122, Miss_rate = 0.803, Pending_hits = 6758, Reservation_fails = 242241
	L1D_cache_core[7]: Access = 80748, Miss = 64929, Miss_rate = 0.804, Pending_hits = 7225, Reservation_fails = 247755
	L1D_cache_core[8]: Access = 77325, Miss = 62344, Miss_rate = 0.806, Pending_hits = 7139, Reservation_fails = 239784
	L1D_cache_core[9]: Access = 78047, Miss = 62619, Miss_rate = 0.802, Pending_hits = 6999, Reservation_fails = 238640
	L1D_cache_core[10]: Access = 79206, Miss = 64047, Miss_rate = 0.809, Pending_hits = 7041, Reservation_fails = 250196
	L1D_cache_core[11]: Access = 76812, Miss = 61572, Miss_rate = 0.802, Pending_hits = 6822, Reservation_fails = 231945
	L1D_cache_core[12]: Access = 80131, Miss = 64568, Miss_rate = 0.806, Pending_hits = 7139, Reservation_fails = 253233
	L1D_cache_core[13]: Access = 83401, Miss = 67253, Miss_rate = 0.806, Pending_hits = 7452, Reservation_fails = 247486
	L1D_cache_core[14]: Access = 78221, Miss = 62905, Miss_rate = 0.804, Pending_hits = 7134, Reservation_fails = 246204
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 952160
	L1D_total_cache_miss_rate = 0.8035
	L1D_total_cache_pending_hits = 105676
	L1D_total_cache_reservation_fails = 3635298
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 105457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3633039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 235040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224733
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3122738
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 720
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 509581
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2259
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4899, 4660, 3852, 4445, 4711, 4601, 4070, 4319, 4680, 4921, 4556, 4719, 4119, 4680, 4099, 4566, 4747, 4255, 4507, 4267, 4310, 4275, 4452, 4494, 4135, 4388, 4295, 3978, 4128, 4226, 3796, 4782, 473, 484, 495, 495, 506, 517, 506, 473, 462, 484, 473, 495, 517, 484, 473, 506, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 3500658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662947
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2800441
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4854909	W0_Idle:337599	W0_Scoreboard:7645796	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5303576 {8:662947,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106071520 {40:2651788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1600 
max_icnt2mem_latency = 1255 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 374 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 104 
mrq_lat_table:131358 	27239 	24177 	59613 	16344 	8419 	2979 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	24381 	789409 	1560740 	568227 	4498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	348448 	110986 	228876 	234523 	35357 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	142989 	126416 	117466 	176552 	1405418 	976831 	1583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	297 	779 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       121       116       128       128       112        96        56        57       133       124       156       152       140       128        88       104 
dram[1]:       116       116       128       104       124       104        56        76       128       132       132       144       132       132        93        84 
dram[2]:       104       128       128       128       100        96        52        64       128       132       136       156       124       124       108       104 
dram[3]:       112       128       128       128       112        92        65        67       124       128       160       128       140       112        72        80 
dram[4]:       128       128        93       120       120        92        68        68       127       124       148       160       109       104        89        72 
dram[5]:       128       113       128       124       108       108        56       116       133       135       144       148       120       136       100       128 
maximum service time to same row:
dram[0]:     17737     26188     20975     20312     34624     19034     11508     15709     24780     38574     32881     36065     22225     35101     21018     25068 
dram[1]:     37332     20964     21628     24489     26634     23855     14278     13336     25687     20975     40144     27448     22204     30679     26043     30820 
dram[2]:     26907     27219     22595     27631     36507     41961     15505     10704     46740     22503     29699     28842     32678     22153     26824     32596 
dram[3]:     26110     25595     20557     29008     32442     35740     19700     25454     25159     34697     29260     38137     22436     22404     19035     23620 
dram[4]:     20487     21240     20371     21666     21167     21914     16048     18110     38237     25747     27992     37893     18229     28259     25734     23079 
dram[5]:     17259     18022     21490     30187     30187     25237     13623     19026     25163     20107     31892     36608     19284     21467     31122     35964 
average row accesses per activate:
dram[0]:  9.700582  9.546742 11.240000 10.009231  9.244898  9.828080  7.124168  6.725490 16.685314 13.866667 26.108435 29.985916 14.587500 14.539877  9.625000  9.717315 
dram[1]: 10.290735  9.778443 10.928825  9.900928  9.511976  9.730303  6.906114  6.589744 16.617449 15.450980 31.803030 29.943663 14.161676 15.510204  9.472119  8.333333 
dram[2]:  9.146068  9.359420  9.844236 11.013559  9.438597  9.576812  6.858921  6.625000 14.469136 15.643750 25.841463 27.172840 13.747059 15.183006  8.769737  9.239058 
dram[3]:  9.831288 10.256250 10.513072 11.048276  9.680851  8.915300  6.329457  6.978213 15.798657 15.741722 24.540230 30.911764 14.587500 12.839572  8.669841  8.379311 
dram[4]:  9.536232  9.500000 10.852234 11.314285 10.209003  8.740438  6.738956  7.072848 15.857142 17.277372 28.493334 33.799999 14.126506 13.724138  8.393188  8.465986 
dram[5]:  9.990882  9.470085 10.065420 10.343137  9.464497  9.285311  6.585658  7.141907 16.429531 16.061728 31.776119 30.084507 14.698718 13.059783  8.839744  9.528777 
average row locality = 270550/25882 = 10.453211
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       281       272       262       271       330       352       638       681       136       148        53        33        92        90       250       285 
dram[1]:       255       257       274       261       341       347       637       689       124       129        49        37        81        77       268       274 
dram[2]:       256       270       264       276       315       354       678       648       134       141        50        44        77       102       280       259 
dram[3]:       265       270       265       275       343       360       641       653       117       122        48        39        82       105       270       252 
dram[4]:       269       261       278       273       332       380       656       616       136       117        40        28        91        89       279       276 
dram[5]:       274       265       268       253       371       359       652       642       124       144        36        35        82       114       267       262 
total dram writes = 24798
bank skew: 689/28 = 24.61
chip skew: 4174/4100 = 1.02
average mf latency per bank:
dram[0]:      22745     27105     23708     26247     17355     19350      9351     10449     75710     61085    424189    871009    252064    312305     22955     22688
dram[1]:      23906     30727     21616     29144     16746     21645      9272     11292     64201     75145    465940    858358    290457    400687     20621     26238
dram[2]:      24650     22115     23687     21246     18800     16462      9068      9566     58892     57475    456596    525121    303541    204449     20291     20588
dram[3]:      22768     23172     22054     22395     17404     16968      9627      9648     65838     66023    476573    639452    286165    211972     19366     22735
dram[4]:      28099     22500     26663     21358     21205     14919     10914      9349     69642     63353    739036    838280    320063    239738     24591     17953
dram[5]:      28862     25432     28887     26185     19468     18738     11489     10404     79684     61137    860901    784169    372590    219681     25968     23225
maximum mf latency per bank:
dram[0]:       1318      1435      1394      1218      1241      1389      1319      1401      1334      1497      1307      1335      1209      1281      1468      1319
dram[1]:       1281      1299      1440      1331      1411      1549      1419      1368      1487      1462      1218      1460      1114      1351      1258      1357
dram[2]:       1235      1267      1356      1220      1178      1408      1213      1203      1468      1353      1452      1242      1105      1408      1458      1408
dram[3]:       1352      1191      1292      1234      1281      1385      1254      1309      1272      1597      1201      1392       979      1097      1231      1336
dram[4]:       1463      1265      1351      1264      1335      1311      1461      1311      1419      1272      1338      1272      1223      1115      1271      1260
dram[5]:       1600      1215      1465      1285      1509      1327      1338      1221      1558      1387      1545      1586      1421      1213      1405      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648542 n_nop=1592359 n_act=4313 n_pre=4297 n_ref_event=94222486568528 n_req=45545 n_rd=42291 n_rd_L2_A=0 n_write=0 n_wr_bk=5411 bw_util=0.05787
n_activity=273478 dram_eff=0.3489
bk0: 3091a 1627485i bk1: 3124a 1625357i bk2: 2865a 1628469i bk3: 2992a 1627019i bk4: 2891a 1624466i bk5: 3130a 1623587i bk6: 2786a 1621594i bk7: 2958a 1618111i bk8: 2304a 1636622i bk9: 2408a 1635530i bk10: 2136a 1639414i bk11: 2108a 1640250i bk12: 2273a 1636932i bk13: 2308a 1637907i bk14: 2408a 1631920i bk15: 2509a 1629686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905478
Row_Buffer_Locality_read = 0.936937
Row_Buffer_Locality_write = 0.496620
Bank_Level_Parallism = 1.707554
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.222818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057872 
total_CMD = 1648542 
util_bw = 95404 
Wasted_Col = 71354 
Wasted_Row = 35395 
Idle = 1446389 

BW Util Bottlenecks: 
RCDc_limit = 27015 
RCDWRc_limit = 8538 
WTRc_limit = 4975 
RTWc_limit = 27369 
CCDLc_limit = 33539 
rwq = 0 
CCDLc_limit_alone = 27451 
WTRc_limit_alone = 4659 
RTWc_limit_alone = 21597 

Commands details: 
total_CMD = 1648542 
n_nop = 1592359 
Read = 42291 
Write = 0 
L2_Alloc = 0 
L2_WB = 5411 
n_act = 4313 
n_pre = 4297 
n_ref = 94222486568528 
n_req = 45545 
total_req = 47702 

Dual Bus Interface Util: 
issued_total_row = 8610 
issued_total_col = 47702 
Row_Bus_Util =  0.005223 
CoL_Bus_Util = 0.028936 
Either_Row_CoL_Bus_Util = 0.034080 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002296 
queue_avg = 0.603248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.603248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648542 n_nop=1593508 n_act=4232 n_pre=4216 n_ref_event=94222487414896 n_req=44606 n_rd=41411 n_rd_L2_A=0 n_write=0 n_wr_bk=5298 bw_util=0.05667
n_activity=270220 dram_eff=0.3457
bk0: 2986a 1628996i bk1: 3036a 1626552i bk2: 2843a 1628622i bk3: 2953a 1627161i bk4: 2901a 1626299i bk5: 2917a 1625766i bk6: 2728a 1623339i bk7: 2875a 1621001i bk8: 2396a 1636021i bk9: 2284a 1636425i bk10: 2072a 1640057i bk11: 2104a 1640337i bk12: 2300a 1636278i bk13: 2220a 1638226i bk14: 2332a 1631458i bk15: 2464a 1629093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905259
Row_Buffer_Locality_read = 0.936828
Row_Buffer_Locality_write = 0.496088
Bank_Level_Parallism = 1.670043
Bank_Level_Parallism_Col = 1.676052
Bank_Level_Parallism_Ready = 1.224018
write_to_read_ratio_blp_rw_average = 0.268384
GrpLevelPara = 1.307053 

BW Util details:
bwutil = 0.056667 
total_CMD = 1648542 
util_bw = 93418 
Wasted_Col = 70819 
Wasted_Row = 34911 
Idle = 1449394 

BW Util Bottlenecks: 
RCDc_limit = 26787 
RCDWRc_limit = 8614 
WTRc_limit = 4656 
RTWc_limit = 25167 
CCDLc_limit = 33692 
rwq = 0 
CCDLc_limit_alone = 27508 
WTRc_limit_alone = 4341 
RTWc_limit_alone = 19298 

Commands details: 
total_CMD = 1648542 
n_nop = 1593508 
Read = 41411 
Write = 0 
L2_Alloc = 0 
L2_WB = 5298 
n_act = 4232 
n_pre = 4216 
n_ref = 94222487414896 
n_req = 44606 
total_req = 46709 

Dual Bus Interface Util: 
issued_total_row = 8448 
issued_total_col = 46709 
Row_Bus_Util =  0.005125 
CoL_Bus_Util = 0.028334 
Either_Row_CoL_Bus_Util = 0.033383 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002235 
queue_avg = 0.554676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.554676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648542 n_nop=1592385 n_act=4411 n_pre=4395 n_ref_event=0 n_req=45361 n_rd=42066 n_rd_L2_A=0 n_write=0 n_wr_bk=5435 bw_util=0.05763
n_activity=273806 dram_eff=0.347
bk0: 3021a 1626976i bk1: 2980a 1627013i bk2: 2934a 1627487i bk3: 3000a 1626428i bk4: 2925a 1624448i bk5: 3005a 1622759i bk6: 2850a 1619995i bk7: 2928a 1619451i bk8: 2256a 1635326i bk9: 2416a 1635155i bk10: 2088a 1639238i bk11: 2176a 1639487i bk12: 2276a 1636907i bk13: 2244a 1637409i bk14: 2449a 1629464i bk15: 2518a 1630345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902846
Row_Buffer_Locality_read = 0.935720
Row_Buffer_Locality_write = 0.483156
Bank_Level_Parallism = 1.734851
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.246548
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057628 
total_CMD = 1648542 
util_bw = 95002 
Wasted_Col = 71538 
Wasted_Row = 36210 
Idle = 1445792 

BW Util Bottlenecks: 
RCDc_limit = 27412 
RCDWRc_limit = 8854 
WTRc_limit = 5087 
RTWc_limit = 26292 
CCDLc_limit = 33380 
rwq = 0 
CCDLc_limit_alone = 27240 
WTRc_limit_alone = 4807 
RTWc_limit_alone = 20432 

Commands details: 
total_CMD = 1648542 
n_nop = 1592385 
Read = 42066 
Write = 0 
L2_Alloc = 0 
L2_WB = 5435 
n_act = 4411 
n_pre = 4395 
n_ref = 0 
n_req = 45361 
total_req = 47501 

Dual Bus Interface Util: 
issued_total_row = 8806 
issued_total_col = 47501 
Row_Bus_Util =  0.005342 
CoL_Bus_Util = 0.028814 
Either_Row_CoL_Bus_Util = 0.034065 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002671 
queue_avg = 0.577310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648542 n_nop=1592939 n_act=4353 n_pre=4337 n_ref_event=0 n_req=44932 n_rd=41754 n_rd_L2_A=0 n_write=0 n_wr_bk=5274 bw_util=0.05705
n_activity=271679 dram_eff=0.3462
bk0: 2981a 1628259i bk1: 3044a 1627592i bk2: 2980a 1627904i bk3: 2976a 1628444i bk4: 2920a 1625850i bk5: 2968a 1623609i bk6: 2820a 1620670i bk7: 2772a 1620842i bk8: 2280a 1636173i bk9: 2304a 1636965i bk10: 2104a 1639599i bk11: 2080a 1640566i bk12: 2268a 1637090i bk13: 2309a 1634212i bk14: 2496a 1629029i bk15: 2452a 1629482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903232
Row_Buffer_Locality_read = 0.935815
Row_Buffer_Locality_write = 0.475142
Bank_Level_Parallism = 1.707934
Bank_Level_Parallism_Col = 1.721593
Bank_Level_Parallism_Ready = 1.220374
write_to_read_ratio_blp_rw_average = 0.268321
GrpLevelPara = 1.341933 

BW Util details:
bwutil = 0.057054 
total_CMD = 1648542 
util_bw = 94056 
Wasted_Col = 70886 
Wasted_Row = 35695 
Idle = 1447905 

BW Util Bottlenecks: 
RCDc_limit = 27313 
RCDWRc_limit = 8757 
WTRc_limit = 4865 
RTWc_limit = 26538 
CCDLc_limit = 32928 
rwq = 0 
CCDLc_limit_alone = 26963 
WTRc_limit_alone = 4553 
RTWc_limit_alone = 20885 

Commands details: 
total_CMD = 1648542 
n_nop = 1592939 
Read = 41754 
Write = 0 
L2_Alloc = 0 
L2_WB = 5274 
n_act = 4353 
n_pre = 4337 
n_ref = 0 
n_req = 44932 
total_req = 47028 

Dual Bus Interface Util: 
issued_total_row = 8690 
issued_total_col = 47028 
Row_Bus_Util =  0.005271 
CoL_Bus_Util = 0.028527 
Either_Row_CoL_Bus_Util = 0.033729 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002068 
queue_avg = 0.576357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.576357
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648542 n_nop=1593370 n_act=4271 n_pre=4255 n_ref_event=227392 n_req=44668 n_rd=41480 n_rd_L2_A=0 n_write=0 n_wr_bk=5307 bw_util=0.05676
n_activity=269992 dram_eff=0.3466
bk0: 3052a 1626017i bk1: 2977a 1627946i bk2: 2918a 1627203i bk3: 2933a 1627882i bk4: 2908a 1626389i bk5: 2909a 1623497i bk6: 2910a 1620566i bk7: 2792a 1621641i bk8: 2356a 1636017i bk9: 2292a 1637330i bk10: 2116a 1639916i bk11: 2012a 1640868i bk12: 2268a 1636898i bk13: 2312a 1636616i bk14: 2457a 1629077i bk15: 2268a 1630583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904518
Row_Buffer_Locality_read = 0.936451
Row_Buffer_Locality_write = 0.489021
Bank_Level_Parallism = 1.704236
Bank_Level_Parallism_Col = 1.720088
Bank_Level_Parallism_Ready = 1.230321
write_to_read_ratio_blp_rw_average = 0.266998
GrpLevelPara = 1.337234 

BW Util details:
bwutil = 0.056762 
total_CMD = 1648542 
util_bw = 93574 
Wasted_Col = 70632 
Wasted_Row = 35248 
Idle = 1449088 

BW Util Bottlenecks: 
RCDc_limit = 26936 
RCDWRc_limit = 8552 
WTRc_limit = 4907 
RTWc_limit = 26036 
CCDLc_limit = 32913 
rwq = 0 
CCDLc_limit_alone = 27089 
WTRc_limit_alone = 4634 
RTWc_limit_alone = 20485 

Commands details: 
total_CMD = 1648542 
n_nop = 1593370 
Read = 41480 
Write = 0 
L2_Alloc = 0 
L2_WB = 5307 
n_act = 4271 
n_pre = 4255 
n_ref = 227392 
n_req = 44668 
total_req = 46787 

Dual Bus Interface Util: 
issued_total_row = 8526 
issued_total_col = 46787 
Row_Bus_Util =  0.005172 
CoL_Bus_Util = 0.028381 
Either_Row_CoL_Bus_Util = 0.033467 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002556 
queue_avg = 0.557074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.557074
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648542 n_nop=1592447 n_act=4339 n_pre=4323 n_ref_event=0 n_req=45438 n_rd=42172 n_rd_L2_A=0 n_write=0 n_wr_bk=5394 bw_util=0.05771
n_activity=272537 dram_eff=0.3491
bk0: 3044a 1627191i bk1: 3088a 1626836i bk2: 2996a 1627913i bk3: 2936a 1627123i bk4: 2888a 1623152i bk5: 2994a 1623991i bk6: 2857a 1617751i bk7: 2792a 1622060i bk8: 2368a 1635382i bk9: 2512a 1635608i bk10: 2108a 1639915i bk11: 2116a 1639798i bk12: 2224a 1637077i bk13: 2304a 1635633i bk14: 2528a 1629996i bk15: 2417a 1631132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904683
Row_Buffer_Locality_read = 0.936806
Row_Buffer_Locality_write = 0.489896
Bank_Level_Parallism = 1.722730
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.230718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057707 
total_CMD = 1648542 
util_bw = 95132 
Wasted_Col = 71642 
Wasted_Row = 35637 
Idle = 1446131 

BW Util Bottlenecks: 
RCDc_limit = 27233 
RCDWRc_limit = 8724 
WTRc_limit = 4944 
RTWc_limit = 27172 
CCDLc_limit = 33510 
rwq = 0 
CCDLc_limit_alone = 27196 
WTRc_limit_alone = 4675 
RTWc_limit_alone = 21127 

Commands details: 
total_CMD = 1648542 
n_nop = 1592447 
Read = 42172 
Write = 0 
L2_Alloc = 0 
L2_WB = 5394 
n_act = 4339 
n_pre = 4323 
n_ref = 0 
n_req = 45438 
total_req = 47566 

Dual Bus Interface Util: 
issued_total_row = 8662 
issued_total_col = 47566 
Row_Bus_Util =  0.005254 
CoL_Bus_Util = 0.028853 
Either_Row_CoL_Bus_Util = 0.034027 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002371 
queue_avg = 0.563942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.563942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251751, Miss = 36142, Miss_rate = 0.144, Pending_hits = 43, Reservation_fails = 1083
L2_cache_bank[1]: Access = 248697, Miss = 30352, Miss_rate = 0.122, Pending_hits = 9, Reservation_fails = 24
L2_cache_bank[2]: Access = 242959, Miss = 29301, Miss_rate = 0.121, Pending_hits = 19, Reservation_fails = 364
L2_cache_bank[3]: Access = 249586, Miss = 29474, Miss_rate = 0.118, Pending_hits = 9, Reservation_fails = 35
L2_cache_bank[4]: Access = 243877, Miss = 29704, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 682
L2_cache_bank[5]: Access = 243196, Miss = 30381, Miss_rate = 0.125, Pending_hits = 9, Reservation_fails = 12
L2_cache_bank[6]: Access = 243405, Miss = 29230, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 29
L2_cache_bank[7]: Access = 242824, Miss = 29139, Miss_rate = 0.120, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[8]: Access = 247713, Miss = 29510, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 25
L2_cache_bank[9]: Access = 241434, Miss = 28118, Miss_rate = 0.116, Pending_hits = 7, Reservation_fails = 9
L2_cache_bank[10]: Access = 247739, Miss = 29086, Miss_rate = 0.117, Pending_hits = 6, Reservation_fails = 16
L2_cache_bank[11]: Access = 244434, Miss = 29833, Miss_rate = 0.122, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 2947615
L2_total_cache_misses = 360270
L2_total_cache_miss_rate = 0.1222
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 2321
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2400593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 192656
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 94218
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2651788
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 256
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2947615
icnt_total_pkts_simt_to_mem=958489
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02287
	minimum = 5
	maximum = 8
Network latency average = 5.02287
	minimum = 5
	maximum = 8
Slowest packet = 3905832
Flit latency average = 5.02287
	minimum = 5
	maximum = 8
Slowest flit = 3905959
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0346467
	minimum = 0.00982112 (at node 5)
	maximum = 0.0659418 (at node 20)
Accepted packet rate average = 0.0346467
	minimum = 0.0147317 (at node 23)
	maximum = 0.0564714 (at node 13)
Injected flit rate average = 0.0346467
	minimum = 0.00982112 (at node 5)
	maximum = 0.0659418 (at node 20)
Accepted flit rate average= 0.0346467
	minimum = 0.0147317 (at node 23)
	maximum = 0.0564714 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.3575 (19 samples)
	minimum = 5 (19 samples)
	maximum = 178.263 (19 samples)
Network latency average = 25.8201 (19 samples)
	minimum = 5 (19 samples)
	maximum = 173.526 (19 samples)
Flit latency average = 25.8199 (19 samples)
	minimum = 5 (19 samples)
	maximum = 173.526 (19 samples)
Fragmentation average = 2.47131e-05 (19 samples)
	minimum = 0 (19 samples)
	maximum = 20.7368 (19 samples)
Injected packet rate average = 0.129957 (19 samples)
	minimum = 0.0677935 (19 samples)
	maximum = 0.337274 (19 samples)
Accepted packet rate average = 0.129957 (19 samples)
	minimum = 0.0795314 (19 samples)
	maximum = 0.299816 (19 samples)
Injected flit rate average = 0.129959 (19 samples)
	minimum = 0.0677981 (19 samples)
	maximum = 0.337274 (19 samples)
Accepted flit rate average = 0.129959 (19 samples)
	minimum = 0.0795351 (19 samples)
	maximum = 0.299816 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 8 sec (188 sec)
gpgpu_simulation_rate = 157711 (inst/sec)
gpgpu_simulation_rate = 2847 (cycle/sec)
gpgpu_silicon_slowdown = 105374x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc55f0ff50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc55f0ff4c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1e0661fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1637
gpu_sim_insn = 1114112
gpu_ipc =     680.5815
gpu_tot_sim_cycle = 536894
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      57.2997
gpu_tot_issued_cta = 2560
gpu_occupancy = 82.4452% 
gpu_tot_occupancy = 51.6227% 
max_total_param_size = 0
gpu_stall_dramfull = 3690969
gpu_stall_icnt2sh    = 1464203
partiton_level_parallism =       0.3128
partiton_level_parallism_total  =       1.7860
partiton_level_parallism_util =       1.4342
partiton_level_parallism_util_total  =       1.9832
L2_BW  =      12.0103 GB/Sec
L2_BW_total  =      52.7418 GB/Sec
gpu_total_sim_rate=161915

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5562
L1D_cache:
	L1D_cache_core[0]: Access = 78051, Miss = 62823, Miss_rate = 0.805, Pending_hits = 7043, Reservation_fails = 238360
	L1D_cache_core[1]: Access = 77221, Miss = 60936, Miss_rate = 0.789, Pending_hits = 6772, Reservation_fails = 212965
	L1D_cache_core[2]: Access = 79268, Miss = 63790, Miss_rate = 0.805, Pending_hits = 7095, Reservation_fails = 248114
	L1D_cache_core[3]: Access = 83359, Miss = 66610, Miss_rate = 0.799, Pending_hits = 7349, Reservation_fails = 249337
	L1D_cache_core[4]: Access = 79658, Miss = 64327, Miss_rate = 0.808, Pending_hits = 7193, Reservation_fails = 250382
	L1D_cache_core[5]: Access = 79572, Miss = 63523, Miss_rate = 0.798, Pending_hits = 7139, Reservation_fails = 238656
	L1D_cache_core[6]: Access = 74976, Miss = 60154, Miss_rate = 0.802, Pending_hits = 6854, Reservation_fails = 242241
	L1D_cache_core[7]: Access = 80876, Miss = 64961, Miss_rate = 0.803, Pending_hits = 7321, Reservation_fails = 247755
	L1D_cache_core[8]: Access = 77469, Miss = 62380, Miss_rate = 0.805, Pending_hits = 7247, Reservation_fails = 239784
	L1D_cache_core[9]: Access = 78191, Miss = 62655, Miss_rate = 0.801, Pending_hits = 7107, Reservation_fails = 238640
	L1D_cache_core[10]: Access = 79350, Miss = 64083, Miss_rate = 0.808, Pending_hits = 7149, Reservation_fails = 250196
	L1D_cache_core[11]: Access = 76940, Miss = 61604, Miss_rate = 0.801, Pending_hits = 6918, Reservation_fails = 231945
	L1D_cache_core[12]: Access = 80275, Miss = 64604, Miss_rate = 0.805, Pending_hits = 7247, Reservation_fails = 253233
	L1D_cache_core[13]: Access = 83529, Miss = 67285, Miss_rate = 0.806, Pending_hits = 7548, Reservation_fails = 247486
	L1D_cache_core[14]: Access = 78349, Miss = 62937, Miss_rate = 0.803, Pending_hits = 7230, Reservation_fails = 246204
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 952672
	L1D_total_cache_miss_rate = 0.8025
	L1D_total_cache_pending_hits = 107212
	L1D_total_cache_reservation_fails = 3635298
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3633039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 245280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1245213
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5562
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3122738
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 720
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 509581
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2259
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5562
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4953, 4714, 3906, 4499, 4765, 4655, 4124, 4373, 4734, 4975, 4610, 4773, 4173, 4734, 4153, 4620, 4801, 4309, 4561, 4321, 4364, 4329, 4506, 4548, 4189, 4442, 4349, 4032, 4182, 4280, 3850, 4836, 527, 538, 549, 549, 560, 571, 560, 527, 516, 538, 527, 549, 571, 538, 527, 560, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 3500658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663459
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2800441
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4859266	W0_Idle:337908	W0_Scoreboard:7650828	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5307672 {8:663459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106153440 {40:2653836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1600 
max_icnt2mem_latency = 1255 
maxmrqlatency = 251 
max_icnt2sh_latency = 400 
averagemflatency = 373 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 104 
mrq_lat_table:131358 	27239 	24177 	59613 	16344 	8419 	2979 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	24767 	791071 	1560740 	568227 	4498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	39 	6 	348960 	110986 	228876 	234523 	35357 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	144967 	126486 	117466 	176552 	1405418 	976831 	1583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	779 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       121       116       128       128       112        96        56        57       133       124       156       152       140       128        88       104 
dram[1]:       116       116       128       104       124       104        56        76       128       132       132       144       132       132        93        84 
dram[2]:       104       128       128       128       100        96        52        64       128       132       136       156       124       124       108       104 
dram[3]:       112       128       128       128       112        92        65        67       124       128       160       128       140       112        72        80 
dram[4]:       128       128        93       120       120        92        68        68       127       124       148       160       109       104        89        72 
dram[5]:       128       113       128       124       108       108        56       116       133       135       144       148       120       136       100       128 
maximum service time to same row:
dram[0]:     17737     26188     20975     20312     34624     19034     11508     15709     24780     38574     32881     36065     22225     35101     21018     25068 
dram[1]:     37332     20964     21628     24489     26634     23855     14278     13336     25687     20975     40144     27448     22204     30679     26043     30820 
dram[2]:     26907     27219     22595     27631     36507     41961     15505     10704     46740     22503     29699     28842     32678     22153     26824     32596 
dram[3]:     26110     25595     20557     29008     32442     35740     19700     25454     25159     34697     29260     38137     22436     22404     19035     23620 
dram[4]:     20487     21240     20371     21666     21167     21914     16048     18110     38237     25747     27992     37893     18229     28259     25734     23079 
dram[5]:     17259     18022     21490     30187     30187     25237     13623     19026     25163     20107     31892     36608     19284     21467     31122     35964 
average row accesses per activate:
dram[0]:  9.700582  9.546742 11.240000 10.009231  9.244898  9.828080  7.124168  6.725490 16.685314 13.866667 26.108435 29.985916 14.587500 14.539877  9.625000  9.717315 
dram[1]: 10.290735  9.778443 10.928825  9.900928  9.511976  9.730303  6.906114  6.589744 16.617449 15.450980 31.803030 29.943663 14.161676 15.510204  9.472119  8.333333 
dram[2]:  9.146068  9.359420  9.844236 11.013559  9.438597  9.576812  6.858921  6.625000 14.469136 15.643750 25.841463 27.172840 13.747059 15.183006  8.769737  9.239058 
dram[3]:  9.831288 10.256250 10.513072 11.048276  9.680851  8.915300  6.329457  6.978213 15.798657 15.741722 24.540230 30.911764 14.587500 12.839572  8.669841  8.379311 
dram[4]:  9.536232  9.500000 10.852234 11.314285 10.209003  8.740438  6.738956  7.072848 15.857142 17.277372 28.493334 33.799999 14.126506 13.724138  8.393188  8.465986 
dram[5]:  9.990882  9.470085 10.065420 10.343137  9.464497  9.285311  6.585658  7.141907 16.429531 16.061728 31.776119 30.084507 14.698718 13.059783  8.839744  9.528777 
average row locality = 270550/25882 = 10.453211
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       281       272       262       271       330       352       638       681       136       148        53        33        92        90       250       285 
dram[1]:       255       257       274       261       341       347       637       689       124       129        49        37        81        77       268       274 
dram[2]:       256       270       264       276       315       354       678       648       134       141        50        44        77       102       280       259 
dram[3]:       265       270       265       275       343       360       641       653       117       122        48        39        82       105       270       252 
dram[4]:       269       261       278       273       332       380       656       616       136       117        40        28        91        89       279       276 
dram[5]:       274       265       268       253       371       359       652       642       124       144        36        35        82       114       267       262 
total dram writes = 24798
bank skew: 689/28 = 24.61
chip skew: 4174/4100 = 1.02
average mf latency per bank:
dram[0]:      22745     27105     23708     26247     17355     19350      9351     10449     75833     61197    424306    871165    252064    312305     22955     22688
dram[1]:      23906     30727     21616     29144     16746     21645      9272     11292     64334     75273    466066    858497    290457    400687     20621     26238
dram[2]:      24650     22115     23687     21246     18800     16462      9068      9566     59016     57593    456720    525238    303541    204449     20291     20588
dram[3]:      22768     23172     22054     22395     17404     16968      9627      9648     65980     66159    476702    639583    286165    211972     19366     22735
dram[4]:      28099     22500     26663     21358     21205     14919     10914      9349     69764     63495    739165    838466    320063    239738     24591     17953
dram[5]:      28862     25432     28887     26185     19468     18738     11489     10404     79818     61252    861044    784317    372590    219681     25968     23225
maximum mf latency per bank:
dram[0]:       1318      1435      1394      1218      1241      1389      1319      1401      1334      1497      1307      1335      1209      1281      1468      1319
dram[1]:       1281      1299      1440      1331      1411      1549      1419      1368      1487      1462      1218      1460      1114      1351      1258      1357
dram[2]:       1235      1267      1356      1220      1178      1408      1213      1203      1468      1353      1452      1242      1105      1408      1458      1408
dram[3]:       1352      1191      1292      1234      1281      1385      1254      1309      1272      1597      1201      1392       979      1097      1231      1336
dram[4]:       1463      1265      1351      1264      1335      1311      1461      1311      1419      1272      1338      1272      1223      1115      1271      1260
dram[5]:       1600      1215      1465      1285      1509      1327      1338      1221      1558      1387      1545      1586      1421      1213      1405      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653581 n_nop=1597398 n_act=4313 n_pre=4297 n_ref_event=94222486568528 n_req=45545 n_rd=42291 n_rd_L2_A=0 n_write=0 n_wr_bk=5411 bw_util=0.0577
n_activity=273478 dram_eff=0.3489
bk0: 3091a 1632524i bk1: 3124a 1630396i bk2: 2865a 1633508i bk3: 2992a 1632058i bk4: 2891a 1629505i bk5: 3130a 1628626i bk6: 2786a 1626633i bk7: 2958a 1623150i bk8: 2304a 1641661i bk9: 2408a 1640569i bk10: 2136a 1644453i bk11: 2108a 1645289i bk12: 2273a 1641971i bk13: 2308a 1642946i bk14: 2408a 1636959i bk15: 2509a 1634725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905478
Row_Buffer_Locality_read = 0.936937
Row_Buffer_Locality_write = 0.496620
Bank_Level_Parallism = 1.707554
Bank_Level_Parallism_Col = 0.674093
Bank_Level_Parallism_Ready = 1.222818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057695 
total_CMD = 1653581 
util_bw = 95404 
Wasted_Col = 71354 
Wasted_Row = 35395 
Idle = 1451428 

BW Util Bottlenecks: 
RCDc_limit = 27015 
RCDWRc_limit = 8538 
WTRc_limit = 4975 
RTWc_limit = 27369 
CCDLc_limit = 33539 
rwq = 0 
CCDLc_limit_alone = 27451 
WTRc_limit_alone = 4659 
RTWc_limit_alone = 21597 

Commands details: 
total_CMD = 1653581 
n_nop = 1597398 
Read = 42291 
Write = 0 
L2_Alloc = 0 
L2_WB = 5411 
n_act = 4313 
n_pre = 4297 
n_ref = 94222486568528 
n_req = 45545 
total_req = 47702 

Dual Bus Interface Util: 
issued_total_row = 8610 
issued_total_col = 47702 
Row_Bus_Util =  0.005207 
CoL_Bus_Util = 0.028848 
Either_Row_CoL_Bus_Util = 0.033977 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002296 
queue_avg = 0.601409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.601409
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653581 n_nop=1598547 n_act=4232 n_pre=4216 n_ref_event=94222487414896 n_req=44606 n_rd=41411 n_rd_L2_A=0 n_write=0 n_wr_bk=5298 bw_util=0.05649
n_activity=270220 dram_eff=0.3457
bk0: 2986a 1634035i bk1: 3036a 1631591i bk2: 2843a 1633661i bk3: 2953a 1632200i bk4: 2901a 1631338i bk5: 2917a 1630805i bk6: 2728a 1628378i bk7: 2875a 1626040i bk8: 2396a 1641060i bk9: 2284a 1641464i bk10: 2072a 1645096i bk11: 2104a 1645376i bk12: 2300a 1641317i bk13: 2220a 1643265i bk14: 2332a 1636497i bk15: 2464a 1634132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905259
Row_Buffer_Locality_read = 0.936828
Row_Buffer_Locality_write = 0.496088
Bank_Level_Parallism = 1.670043
Bank_Level_Parallism_Col = 1.676052
Bank_Level_Parallism_Ready = 1.224018
write_to_read_ratio_blp_rw_average = 0.268384
GrpLevelPara = 1.307053 

BW Util details:
bwutil = 0.056494 
total_CMD = 1653581 
util_bw = 93418 
Wasted_Col = 70819 
Wasted_Row = 34911 
Idle = 1454433 

BW Util Bottlenecks: 
RCDc_limit = 26787 
RCDWRc_limit = 8614 
WTRc_limit = 4656 
RTWc_limit = 25167 
CCDLc_limit = 33692 
rwq = 0 
CCDLc_limit_alone = 27508 
WTRc_limit_alone = 4341 
RTWc_limit_alone = 19298 

Commands details: 
total_CMD = 1653581 
n_nop = 1598547 
Read = 41411 
Write = 0 
L2_Alloc = 0 
L2_WB = 5298 
n_act = 4232 
n_pre = 4216 
n_ref = 94222487414896 
n_req = 44606 
total_req = 46709 

Dual Bus Interface Util: 
issued_total_row = 8448 
issued_total_col = 46709 
Row_Bus_Util =  0.005109 
CoL_Bus_Util = 0.028247 
Either_Row_CoL_Bus_Util = 0.033282 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002235 
queue_avg = 0.552986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.552986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653581 n_nop=1597424 n_act=4411 n_pre=4395 n_ref_event=0 n_req=45361 n_rd=42066 n_rd_L2_A=0 n_write=0 n_wr_bk=5435 bw_util=0.05745
n_activity=273806 dram_eff=0.347
bk0: 3021a 1632015i bk1: 2980a 1632052i bk2: 2934a 1632526i bk3: 3000a 1631467i bk4: 2925a 1629487i bk5: 3005a 1627798i bk6: 2850a 1625034i bk7: 2928a 1624490i bk8: 2256a 1640365i bk9: 2416a 1640194i bk10: 2088a 1644277i bk11: 2176a 1644526i bk12: 2276a 1641946i bk13: 2244a 1642448i bk14: 2449a 1634503i bk15: 2518a 1635384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902846
Row_Buffer_Locality_read = 0.935720
Row_Buffer_Locality_write = 0.483156
Bank_Level_Parallism = 1.734851
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.246548
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057452 
total_CMD = 1653581 
util_bw = 95002 
Wasted_Col = 71538 
Wasted_Row = 36210 
Idle = 1450831 

BW Util Bottlenecks: 
RCDc_limit = 27412 
RCDWRc_limit = 8854 
WTRc_limit = 5087 
RTWc_limit = 26292 
CCDLc_limit = 33380 
rwq = 0 
CCDLc_limit_alone = 27240 
WTRc_limit_alone = 4807 
RTWc_limit_alone = 20432 

Commands details: 
total_CMD = 1653581 
n_nop = 1597424 
Read = 42066 
Write = 0 
L2_Alloc = 0 
L2_WB = 5435 
n_act = 4411 
n_pre = 4395 
n_ref = 0 
n_req = 45361 
total_req = 47501 

Dual Bus Interface Util: 
issued_total_row = 8806 
issued_total_col = 47501 
Row_Bus_Util =  0.005325 
CoL_Bus_Util = 0.028726 
Either_Row_CoL_Bus_Util = 0.033961 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002671 
queue_avg = 0.575551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575551
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653581 n_nop=1597978 n_act=4353 n_pre=4337 n_ref_event=0 n_req=44932 n_rd=41754 n_rd_L2_A=0 n_write=0 n_wr_bk=5274 bw_util=0.05688
n_activity=271679 dram_eff=0.3462
bk0: 2981a 1633298i bk1: 3044a 1632631i bk2: 2980a 1632943i bk3: 2976a 1633483i bk4: 2920a 1630889i bk5: 2968a 1628648i bk6: 2820a 1625709i bk7: 2772a 1625881i bk8: 2280a 1641212i bk9: 2304a 1642004i bk10: 2104a 1644638i bk11: 2080a 1645605i bk12: 2268a 1642129i bk13: 2309a 1639251i bk14: 2496a 1634068i bk15: 2452a 1634521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903232
Row_Buffer_Locality_read = 0.935815
Row_Buffer_Locality_write = 0.475142
Bank_Level_Parallism = 1.707934
Bank_Level_Parallism_Col = 1.721593
Bank_Level_Parallism_Ready = 1.220374
write_to_read_ratio_blp_rw_average = 0.268321
GrpLevelPara = 1.341933 

BW Util details:
bwutil = 0.056880 
total_CMD = 1653581 
util_bw = 94056 
Wasted_Col = 70886 
Wasted_Row = 35695 
Idle = 1452944 

BW Util Bottlenecks: 
RCDc_limit = 27313 
RCDWRc_limit = 8757 
WTRc_limit = 4865 
RTWc_limit = 26538 
CCDLc_limit = 32928 
rwq = 0 
CCDLc_limit_alone = 26963 
WTRc_limit_alone = 4553 
RTWc_limit_alone = 20885 

Commands details: 
total_CMD = 1653581 
n_nop = 1597978 
Read = 41754 
Write = 0 
L2_Alloc = 0 
L2_WB = 5274 
n_act = 4353 
n_pre = 4337 
n_ref = 0 
n_req = 44932 
total_req = 47028 

Dual Bus Interface Util: 
issued_total_row = 8690 
issued_total_col = 47028 
Row_Bus_Util =  0.005255 
CoL_Bus_Util = 0.028440 
Either_Row_CoL_Bus_Util = 0.033626 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002068 
queue_avg = 0.574601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574601
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653581 n_nop=1598409 n_act=4271 n_pre=4255 n_ref_event=227392 n_req=44668 n_rd=41480 n_rd_L2_A=0 n_write=0 n_wr_bk=5307 bw_util=0.05659
n_activity=269992 dram_eff=0.3466
bk0: 3052a 1631056i bk1: 2977a 1632985i bk2: 2918a 1632242i bk3: 2933a 1632921i bk4: 2908a 1631428i bk5: 2909a 1628536i bk6: 2910a 1625605i bk7: 2792a 1626680i bk8: 2356a 1641056i bk9: 2292a 1642369i bk10: 2116a 1644955i bk11: 2012a 1645907i bk12: 2268a 1641937i bk13: 2312a 1641655i bk14: 2457a 1634116i bk15: 2268a 1635622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904518
Row_Buffer_Locality_read = 0.936451
Row_Buffer_Locality_write = 0.489021
Bank_Level_Parallism = 1.704236
Bank_Level_Parallism_Col = 1.720088
Bank_Level_Parallism_Ready = 1.230321
write_to_read_ratio_blp_rw_average = 0.266998
GrpLevelPara = 1.337234 

BW Util details:
bwutil = 0.056589 
total_CMD = 1653581 
util_bw = 93574 
Wasted_Col = 70632 
Wasted_Row = 35248 
Idle = 1454127 

BW Util Bottlenecks: 
RCDc_limit = 26936 
RCDWRc_limit = 8552 
WTRc_limit = 4907 
RTWc_limit = 26036 
CCDLc_limit = 32913 
rwq = 0 
CCDLc_limit_alone = 27089 
WTRc_limit_alone = 4634 
RTWc_limit_alone = 20485 

Commands details: 
total_CMD = 1653581 
n_nop = 1598409 
Read = 41480 
Write = 0 
L2_Alloc = 0 
L2_WB = 5307 
n_act = 4271 
n_pre = 4255 
n_ref = 227392 
n_req = 44668 
total_req = 46787 

Dual Bus Interface Util: 
issued_total_row = 8526 
issued_total_col = 46787 
Row_Bus_Util =  0.005156 
CoL_Bus_Util = 0.028294 
Either_Row_CoL_Bus_Util = 0.033365 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002556 
queue_avg = 0.555376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.555376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653581 n_nop=1597486 n_act=4339 n_pre=4323 n_ref_event=0 n_req=45438 n_rd=42172 n_rd_L2_A=0 n_write=0 n_wr_bk=5394 bw_util=0.05753
n_activity=272537 dram_eff=0.3491
bk0: 3044a 1632230i bk1: 3088a 1631875i bk2: 2996a 1632952i bk3: 2936a 1632162i bk4: 2888a 1628191i bk5: 2994a 1629030i bk6: 2857a 1622790i bk7: 2792a 1627099i bk8: 2368a 1640421i bk9: 2512a 1640647i bk10: 2108a 1644954i bk11: 2116a 1644837i bk12: 2224a 1642116i bk13: 2304a 1640672i bk14: 2528a 1635035i bk15: 2417a 1636171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904683
Row_Buffer_Locality_read = 0.936806
Row_Buffer_Locality_write = 0.489896
Bank_Level_Parallism = 1.722730
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.230718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057531 
total_CMD = 1653581 
util_bw = 95132 
Wasted_Col = 71642 
Wasted_Row = 35637 
Idle = 1451170 

BW Util Bottlenecks: 
RCDc_limit = 27233 
RCDWRc_limit = 8724 
WTRc_limit = 4944 
RTWc_limit = 27172 
CCDLc_limit = 33510 
rwq = 0 
CCDLc_limit_alone = 27196 
WTRc_limit_alone = 4675 
RTWc_limit_alone = 21127 

Commands details: 
total_CMD = 1653581 
n_nop = 1597486 
Read = 42172 
Write = 0 
L2_Alloc = 0 
L2_WB = 5394 
n_act = 4339 
n_pre = 4323 
n_ref = 0 
n_req = 45438 
total_req = 47566 

Dual Bus Interface Util: 
issued_total_row = 8662 
issued_total_col = 47566 
Row_Bus_Util =  0.005238 
CoL_Bus_Util = 0.028765 
Either_Row_CoL_Bus_Util = 0.033923 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002371 
queue_avg = 0.562223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.562223

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251927, Miss = 36142, Miss_rate = 0.143, Pending_hits = 43, Reservation_fails = 1083
L2_cache_bank[1]: Access = 248865, Miss = 30352, Miss_rate = 0.122, Pending_hits = 9, Reservation_fails = 24
L2_cache_bank[2]: Access = 243135, Miss = 29301, Miss_rate = 0.121, Pending_hits = 19, Reservation_fails = 364
L2_cache_bank[3]: Access = 249754, Miss = 29474, Miss_rate = 0.118, Pending_hits = 9, Reservation_fails = 35
L2_cache_bank[4]: Access = 244053, Miss = 29704, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 682
L2_cache_bank[5]: Access = 243364, Miss = 30381, Miss_rate = 0.125, Pending_hits = 9, Reservation_fails = 12
L2_cache_bank[6]: Access = 243581, Miss = 29230, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 29
L2_cache_bank[7]: Access = 242992, Miss = 29139, Miss_rate = 0.120, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[8]: Access = 247881, Miss = 29510, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 25
L2_cache_bank[9]: Access = 241602, Miss = 28118, Miss_rate = 0.116, Pending_hits = 7, Reservation_fails = 9
L2_cache_bank[10]: Access = 247907, Miss = 29086, Miss_rate = 0.117, Pending_hits = 6, Reservation_fails = 16
L2_cache_bank[11]: Access = 244602, Miss = 29833, Miss_rate = 0.122, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 2949663
L2_total_cache_misses = 360270
L2_total_cache_miss_rate = 0.1221
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 2321
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2402641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 192656
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 94218
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2653836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 256
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 347
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1718
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2949663
icnt_total_pkts_simt_to_mem=959001
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07266
	minimum = 5
	maximum = 12
Network latency average = 5.07266
	minimum = 5
	maximum = 12
Slowest packet = 3907091
Flit latency average = 5.07266
	minimum = 5
	maximum = 12
Slowest flit = 3907218
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0579199
	minimum = 0.019548 (at node 4)
	maximum = 0.107514 (at node 15)
Accepted packet rate average = 0.0579199
	minimum = 0.0256567 (at node 16)
	maximum = 0.0879658 (at node 0)
Injected flit rate average = 0.0579199
	minimum = 0.019548 (at node 4)
	maximum = 0.107514 (at node 15)
Accepted flit rate average= 0.0579199
	minimum = 0.0256567 (at node 16)
	maximum = 0.0879658 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2433 (20 samples)
	minimum = 5 (20 samples)
	maximum = 169.95 (20 samples)
Network latency average = 24.7827 (20 samples)
	minimum = 5 (20 samples)
	maximum = 165.45 (20 samples)
Flit latency average = 24.7826 (20 samples)
	minimum = 5 (20 samples)
	maximum = 165.45 (20 samples)
Fragmentation average = 2.34774e-05 (20 samples)
	minimum = 0 (20 samples)
	maximum = 19.7 (20 samples)
Injected packet rate average = 0.126355 (20 samples)
	minimum = 0.0653812 (20 samples)
	maximum = 0.325786 (20 samples)
Accepted packet rate average = 0.126355 (20 samples)
	minimum = 0.0768377 (20 samples)
	maximum = 0.289223 (20 samples)
Injected flit rate average = 0.126357 (20 samples)
	minimum = 0.0653856 (20 samples)
	maximum = 0.325786 (20 samples)
Accepted flit rate average = 0.126357 (20 samples)
	minimum = 0.0768412 (20 samples)
	maximum = 0.289223 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 10 sec (190 sec)
gpgpu_simulation_rate = 161915 (inst/sec)
gpgpu_simulation_rate = 2825 (cycle/sec)
gpgpu_silicon_slowdown = 106194x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
