// Seed: 3537464609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout logic [7:0] id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output supply0 id_2;
  input wire id_1;
  assign id_2 = id_3 + -1 ? id_3 != id_6 : "" ? id_11 : -1 ? -1 === id_10[-1] : id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output tri0 id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36;
  logic [1 'h0 : -1] id_37;
  logic id_38;
  ;
  assign id_25 = -1;
  wire id_39 = {id_21, -1};
  wire ["" : -1 'b0] id_40;
  generate
    tri1 id_41, id_42;
  endgenerate
  assign id_42 = -1;
  assign id_32[-1'h0] = 1;
  module_0 modCall_1 (
      id_40,
      id_7,
      id_20,
      id_23,
      id_9,
      id_7,
      id_26,
      id_11,
      id_41,
      id_27,
      id_3,
      id_11
  );
  assign id_27 = id_34;
  wire [-1 : 1] id_43;
endmodule
