-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             r0678912@amazone.esat.kuleuven.be                   
-- Generated date:           Fri Jul 23 12:44:02 CEST 2021                       

Solution Settings: top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>.v2
  Current state: switching
  Project: Catapult_5
  
  Design Input Files Specified
    $PROJECT_HOME/core.h
      $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/config_file.h
        $MGC_HOME/shared/include/ac_fixed.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/testbench2.cpp
      $PROJECT_HOME/config_file2.h
        $MGC_HOME/shared/include/ac_channel.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/mh_top.h
        $PROJECT_HOME/core.h
          $PROJECT_HOME/config_file.h
          $MGC_HOME/shared/include/mc_scverify.h
      $PROJECT_HOME/DNNlayerSW.h
  
  Processes/Blocks in Design
    Process                                                                                                                                                                                                                                                                                                                                                                                                                       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ----------------------- ------- ---------- ------------ -- --------
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,64,64,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run                                                                             1277       1          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>/W_dp_sb<5,3456,1,1,W_type,W_addr_type_L2>/run                                                                                                                                         166       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>/W_dp_sb<5,110592,1,1,W_type,W_addr_type_L3>/run                                                                                                                                       166       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>/W_dp_sb<5,624,1,1,I_type,I_addr_type_L2>/run                                                                                                                                          166       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>/W_dp_sb<5,17280,1,1,I_type,I_addr_type_L3>/run                                                                                                                                        166       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>/O_dp_sb<5,288,1,1,O_partial_type,O_addr_type_L2>/run                                                                                                                                  727       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>/O_dp_sb<5,8640,1,1,O_partial_type,O_addr_type_L3>/run                                                                                                                                 727       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,288,1,1,O_addr_type_L2,624,1,1,I_addr_type_L2,3456,1,1,W_addr_type_L2,5,8640,1,1,O_addr_type_L3,17280,1,1,I_addr_type_L3,110592,1,1,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run                      19       5          6            1  0          
    Design Total:                                                                                                                                                                                                                                                                                                                                                                                                                                    3414      24          6            1  0          
    
  Clock States
    Clock Name Clock State Name Period 
    ---------- ---------------- ------
    clk                                
    -                 (default)  10.00 
    
  Use Modes
    Use Mode Name Testbench Configuration Weight Activity Start Time Activity End Time Clock Mode (Clock) 
    ------------- ----------------------- ------ ------------------- ----------------- ------------------
    
  Switching Activity (Percent Asserted)
    Use Mode                   Flop Outputs User Nets 
    -------------------------- ------------ ---------
    pre_pwropt_default_Verilog          100   99.9966 
    pre_pwropt_default_VHDL             100       100 
    
  Power Report (uW)
                                                                                                                                                                                                                                                  Memory Register Combinational   Total Clock Network 
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ------ -------- ------------- ------- -------------
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
    pre_pwropt_default_Verilog                                                                                                                                                                                                                                                                        
      Static                                                                                                                                                                                                                                        0.00   794.70       1502.17 2324.61         27.73 
      Dynamic                                                                                                                                                                                                                                       0.00  1239.38        667.61 1759.68        600.11 
      Total                                                                                                                                                                                                                                         0.00  2034.08       2169.78 4833.44        627.84 
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
      top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_288_1_1_O_addr_type_L2_624_1_1_I_addr_type_L2_3456_1_1_W_addr_type_L2_5_8640_1_1_O_addr_type_L3_17280_1_1_I_addr_type_L3_110592_1_1_W_addr_type_L3_O_partia000001                                                     
        Static                                                                                                                                                                                                                                      0.00   794.70       1502.17 2324.61               
        Dynamic                                                                                                                                                                                                                                     0.00  1239.38        667.08 1759.68               
        Total                                                                                                                                                                                                                                       0.00  2034.08       2169.25 4832.66               
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
    
                                                                                                                                                                                                                                                                                                      
    pre_pwropt_default_VHDL                                                                                                                                                                                                                                                                           
      Static                                                                                                                                                                                                                                        0.00   794.87       1503.79 2326.40         27.73 
      Dynamic                                                                                                                                                                                                                                       0.00  1240.03        673.80 1765.39        600.11 
      Total                                                                                                                                                                                                                                         0.00  2034.90       2177.59 4842.07        627.84 
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
      top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_288_1_1_O_addr_type_L2_624_1_1_I_addr_type_L2_3456_1_1_W_addr_type_L2_5_8640_1_1_O_addr_type_L3_17280_1_1_I_addr_type_L3_110592_1_1_W_addr_type_L3_O_partia000001                                                     
        Static                                                                                                                                                                                                                                      0.00   794.87       1503.79 2326.40               
        Dynamic                                                                                                                                                                                                                                     0.00  1240.03        673.26 1765.39               
        Total                                                                                                                                                                                                                                       0.00  2034.90       2177.05 4841.28               
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
    
  End of Report
