// Seed: 3538326445
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  logic [7:0] id_3 = id_3[1'b0];
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_3 = 32'd54
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output logic [7:0] id_1;
  parameter id_3 = 1 == 1;
  wand [id_2  ==  -1 : 1] id_4;
  assign id_4 = ~id_2 < id_3;
  assign id_1[id_3] = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_5;
  always @(1 or posedge -1 == id_3) release id_1[-1];
endmodule
