<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="mem_write" language="c" vlnv="xilinx.com:hls:mem_write:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -I /home/ubuntu/samml_fpga/hw/src" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
    <ports>
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="STREAM" mode="read_only" dataWidth="24" portType="stream"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x24" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="mem" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="size" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stream" addressQualifier="4" id="2" port="STREAM" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;ap_int&lt;17>, 0>&amp;" origName="stream" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
