Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 29 11:26:59 2024
| Host         : PC-637 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevl_timing_summary_routed.rpt -pb toplevl_timing_summary_routed.pb -rpx toplevl_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevl
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: SW1[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW1[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW1[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW2[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW2[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW2[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.056        0.000                      0                   86        0.268        0.000                      0                   86        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.056        0.000                      0                   86        0.268        0.000                      0                   86        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.809ns (42.306%)  route 2.467ns (57.694%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.966     9.463    PWM2/counter0
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.889    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[0]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.633    14.518    PWM2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.809ns (42.306%)  route 2.467ns (57.694%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.966     9.463    PWM2/counter0
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.889    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[1]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.633    14.518    PWM2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.809ns (42.306%)  route 2.467ns (57.694%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.966     9.463    PWM2/counter0
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.889    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[2]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.633    14.518    PWM2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.809ns (42.306%)  route 2.467ns (57.694%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.966     9.463    PWM2/counter0
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.889    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.633    14.518    PWM2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.809ns (43.237%)  route 2.375ns (56.763%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.874     9.371    PWM2/counter0
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.516    14.888    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[4]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.633    14.492    PWM2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.809ns (43.237%)  route 2.375ns (56.763%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.874     9.371    PWM2/counter0
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.516    14.888    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[5]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.633    14.492    PWM2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.809ns (43.237%)  route 2.375ns (56.763%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.874     9.371    PWM2/counter0
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.516    14.888    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[6]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.633    14.492    PWM2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.809ns (43.237%)  route 2.375ns (56.763%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.874     9.371    PWM2/counter0
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.516    14.888    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[7]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.633    14.492    PWM2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.809ns (43.749%)  route 2.326ns (56.251%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.825     9.322    PWM2/counter0
    SLICE_X1Y16          FDRE                                         r  PWM2/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.515    14.887    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  PWM2/counter_reg[10]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.633    14.491    PWM2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 PWM2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.809ns (43.749%)  route 2.326ns (56.251%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  PWM2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  PWM2/counter_reg[3]/Q
                         net (fo=5, routed)           0.832     6.475    PWM2/counter_reg[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  PWM2/counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.599    PWM2/counter1_carry_i_7__0_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.149 r  PWM2/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.149    PWM2/counter1_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PWM2/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    PWM2/counter1_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.491 f  PWM2/counter1_carry__1/CO[2]
                         net (fo=1, routed)           0.669     8.160    PWM2/counter1_carry__1_n_1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.337     8.497 r  PWM2/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.825     9.322    PWM2/counter0
    SLICE_X1Y16          FDRE                                         r  PWM2/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.515    14.887    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  PWM2/counter_reg[11]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.633    14.491    PWM2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PWM1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.595     1.508    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  PWM1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  PWM1/counter_reg[20]/Q
                         net (fo=4, routed)           0.117     1.767    PWM1/counter_reg[20]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  PWM1/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    PWM1/counter_reg[20]_i_1_n_7
    SLICE_X3Y39          FDRE                                         r  PWM1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.866     2.024    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  PWM1/counter_reg[20]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    PWM1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PWM2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.502    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  PWM2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  PWM2/counter_reg[20]/Q
                         net (fo=4, routed)           0.117     1.761    PWM2/counter_reg[20]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  PWM2/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.876    PWM2/counter_reg[20]_i_1__0_n_7
    SLICE_X1Y19          FDRE                                         r  PWM2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.858     2.016    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  PWM2/counter_reg[20]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.607    PWM2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 PWM1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.506    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  PWM1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  PWM1/counter_reg[2]/Q
                         net (fo=5, routed)           0.122     1.769    PWM1/counter_reg[2]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  PWM1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.880    PWM1/counter_reg[0]_i_2_n_5
    SLICE_X3Y34          FDRE                                         r  PWM1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.862     2.020    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  PWM1/counter_reg[2]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    PWM1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 PWM2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.590     1.503    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  PWM2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  PWM2/counter_reg[18]/Q
                         net (fo=4, routed)           0.122     1.766    PWM2/counter_reg[18]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  PWM2/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.877    PWM2/counter_reg[16]_i_1__0_n_5
    SLICE_X1Y18          FDRE                                         r  PWM2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.859     2.017    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  PWM2/counter_reg[18]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.608    PWM2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 PWM1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.506    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  PWM1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  PWM1/counter_reg[11]/Q
                         net (fo=5, routed)           0.129     1.777    PWM1/counter_reg[11]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  PWM1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    PWM1/counter_reg[8]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  PWM1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     2.021    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  PWM1/counter_reg[11]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    PWM1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 PWM1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.595     1.508    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  PWM1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  PWM1/counter_reg[19]/Q
                         net (fo=4, routed)           0.130     1.780    PWM1/counter_reg[19]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  PWM1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    PWM1/counter_reg[16]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  PWM1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.866     2.024    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  PWM1/counter_reg[19]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    PWM1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 PWM2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.506    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  PWM2/counter_reg[7]/Q
                         net (fo=5, routed)           0.131     1.779    PWM2/counter_reg[7]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  PWM2/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.887    PWM2/counter_reg[4]_i_1__0_n_4
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.862     2.020    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  PWM2/counter_reg[7]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.611    PWM2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 PWM1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.506    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  PWM1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  PWM1/counter_reg[7]/Q
                         net (fo=5, routed)           0.131     1.779    PWM1/counter_reg[7]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  PWM1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    PWM1/counter_reg[4]_i_1_n_4
    SLICE_X3Y35          FDRE                                         r  PWM1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     2.021    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  PWM1/counter_reg[7]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    PWM1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 PWM2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     1.505    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  PWM2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  PWM2/counter_reg[11]/Q
                         net (fo=5, routed)           0.131     1.778    PWM2/counter_reg[11]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  PWM2/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    PWM2/counter_reg[8]_i_1__0_n_4
    SLICE_X1Y16          FDRE                                         r  PWM2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     2.019    PWM2/CLK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  PWM2/counter_reg[11]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.610    PWM2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 PWM1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.506    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  PWM1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  PWM1/counter_reg[3]/Q
                         net (fo=5, routed)           0.132     1.780    PWM1/counter_reg[3]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  PWM1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.888    PWM1/counter_reg[0]_i_2_n_4
    SLICE_X3Y34          FDRE                                         r  PWM1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.862     2.020    PWM1/CLK_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  PWM1/counter_reg[3]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    PWM1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     PWM1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     PWM1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     PWM1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37     PWM1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37     PWM1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37     PWM1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37     PWM1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38     PWM1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38     PWM1/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     PWM1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     PWM1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     PWM1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     PWM1/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     PWM1/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     PWM1/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     PWM1/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     PWM1/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     PWM1/duty_cycle_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     PWM1/duty_cycle_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     PWM1/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     PWM1/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     PWM1/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     PWM1/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     PWM1/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18     PWM2/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18     PWM2/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18     PWM2/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18     PWM2/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16     PWM2/duty_cycle_reg[10]/C



