// Seed: 3477401669
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    output logic id_10,
    input logic id_11,
    output logic id_12
);
  logic id_13 = 1;
  reg   id_14;
  logic id_15 = id_11;
  always @(*) begin
    id_14 <= id_15 - 1;
  end
  logic id_16;
endmodule
`default_nettype wire
