
---------- Begin Simulation Statistics ----------
final_tick                               926048141424000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   9651                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829872                       # Number of bytes of host memory used
host_op_rate                                    16238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1036.16                       # Real time elapsed on the host
host_tick_rate                                8240162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16825017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008538                       # Number of seconds simulated
sim_ticks                                  8538141500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        176741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4850454                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       561589                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5882093                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2729238                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4850454                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2121216                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5905574                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       268690                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15797891                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11748873                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       561589                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        973947                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18490100                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14275142                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.178622                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.316708                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9844114     68.96%     68.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1238010      8.67%     77.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       816853      5.72%     83.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       514755      3.61%     86.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       261636      1.83%     88.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       326508      2.29%     91.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       156875      1.10%     92.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       142444      1.00%     93.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       973947      6.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14275142                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806542                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350133     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853032     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824999                       # Class of committed instruction
system.switch_cpus.commit.refs                2445457                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.707626                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.707626                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       5704679                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42483896                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3894917                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6362314                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         562517                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        549118                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3172251                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370569                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1019100                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3309                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5905574                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4513683                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11709945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        172749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28436861                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1125034                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.345835                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4801088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2729238                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.665286                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17073550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.703326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.346842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8930803     52.31%     52.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           656592      3.85%     56.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           805130      4.72%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           911641      5.34%     66.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           449403      2.63%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           409791      2.40%     71.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           933976      5.47%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           106536      0.62%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3869678     22.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17073550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18394                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18595                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       636419                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3534622                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.773636                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4547664                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1017952                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2355859                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3898153                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        60594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1496253                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35315251                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3529712                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1304373                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30287079                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         562517                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          6418                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        97033                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       112373                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1374                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1411                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2026761                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       922172                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1411                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       442944                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       193475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29153878                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29403896                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723589                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21095433                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.721916                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29541624                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39619299                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24823608                       # number of integer regfile writes
system.switch_cpus.ipc                       0.585608                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.585608                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       126058      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26662084     84.40%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13869      0.04%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3709924     11.74%     96.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1041768      3.30%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19317      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18432      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31591452                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38339                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76106                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36810                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49122                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              489223                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015486                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          439413     89.82%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          49036     10.02%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           184      0.04%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          571      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           19      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31916278                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     80773437                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29367086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53757501                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35315251                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31591452                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18490099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       103866                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18892083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17073550                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.850315                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.292395                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8685862     50.87%     50.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       995332      5.83%     56.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1507135      8.83%     65.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1501674      8.80%     74.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1508296      8.83%     83.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1166893      6.83%     89.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       931641      5.46%     95.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       594403      3.48%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182314      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17073550                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.850021                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4513683                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       467815                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       574145                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3898153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1496253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12484110                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17076263                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         5481376                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          88833                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4296435                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        147230                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      97871270                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       39959238                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49290223                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6394265                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            309                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         562517                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        338952                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28446308                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22829                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56304667                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1284708                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             48616294                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            73449489                       # The number of ROB writes
system.switch_cpus.timesIdled                      29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5275                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5065                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81229                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90428                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       267187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       267187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 267187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             90447                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   90447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               90447                       # Request fanout histogram
system.membus.reqLayer2.occupancy           215115500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          480598750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8538141500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          360921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              559                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             559                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                892024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20161920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20165312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           86748                       # Total snoops (count)
system.tol2bus.snoopTraffic                    324160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           384451                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013721                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.116330                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 379176     98.63%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5275      1.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             384451                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314544500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446466000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             76500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       207255                       # number of demand (read+write) hits
system.l2.demand_hits::total                   207255                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       207255                       # number of overall hits
system.l2.overall_hits::total                  207255                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        90393                       # number of demand (read+write) misses
system.l2.demand_misses::total                  90448                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        90393                       # number of overall misses
system.l2.overall_misses::total                 90448                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7680372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7684394000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4022000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7680372000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7684394000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297703                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297703                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.303691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303820                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.303691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303820                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78862.745098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84966.446517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84959.247302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78862.745098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84966.446517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84959.247302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5065                       # number of writebacks
system.l2.writebacks::total                      5065                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        90393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             90444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        90393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            90444                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3512000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6776462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6779974000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3512000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6776462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6779974000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.303691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.303806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.303691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68862.745098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74966.667773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74963.225864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68862.745098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74966.667773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74963.225864                       # average overall mshr miss latency
system.l2.replacements                          86748                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17384                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17384                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17384                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4823                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4823                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   540                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1048500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1048500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.033989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 55184.210526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55184.210526                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       858500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       858500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.033989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 45184.210526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 45184.210526                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4022000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4022000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78862.745098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75886.792453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3512000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3512000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68862.745098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68862.745098                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       206715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            206715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        90374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           90376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7679323500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7679323500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.304198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.304203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84972.707858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84970.827432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        90374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        90374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6775603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6775603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.304198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.304196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74972.929161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74972.929161                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4017.789698                       # Cycle average of tags in use
system.l2.tags.total_refs                      566346                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     86748                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.528635                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.508122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.088785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.130541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.862457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4006.199794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.978076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980906                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2468144                       # Number of tag accesses
system.l2.tags.data_accesses                  2468144                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5785024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5788544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       324160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          324160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        90391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5065                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5065                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             14992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       382285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    677550729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             677962997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       382285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           397276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37966108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37966108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37966108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            14992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       382285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    677550729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            715929105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     89777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000535954250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              180521                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4590                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5065                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5065                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    615                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   167                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              275                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1372963500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  449140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3057238500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15284.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34034.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61999                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90443                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5065                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.126392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.513500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.670204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14731     51.60%     51.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4518     15.83%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2747      9.62%     77.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2576      9.02%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1897      6.65%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1222      4.28%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          534      1.87%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          213      0.75%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          108      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28546                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     299.100000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    272.924526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.967478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           127     42.33%     42.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          162     54.00%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      2.67%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.700565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              262     87.33%     87.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      2.00%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27      9.00%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.33%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           300                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5748992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  312064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5788352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               324160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       673.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    677.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8538067500                       # Total gap between requests
system.mem_ctrls.avgGap                      89396.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5745728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       312064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 382284.599054723978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 672948322.535999178886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36549405.980212435126                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        90392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5065                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1413250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3055825250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 203592397000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27710.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33806.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40195932.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            102230520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             54306450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           318401160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13984380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     673645440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2603077140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1086554400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4852199490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.296917                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2800935500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    284960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5452236000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            101702160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             54025620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           322970760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           11468340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     673645440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2498922750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1174264320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4836999390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.516658                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3029641500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    284960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5223530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8538131500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4513597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4513606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4513597                       # number of overall hits
system.cpu.icache.overall_hits::total         4513606                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           86                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           86                       # number of overall misses
system.cpu.icache.overall_misses::total            88                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6294000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6294000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6294000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6294000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4513683                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4513694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4513683                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4513694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73186.046512                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71522.727273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73186.046512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71522.727273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4099000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4099000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4099000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4099000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80372.549020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80372.549020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80372.549020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80372.549020                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4513597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4513606                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           86                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6294000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6294000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4513683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4513694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73186.046512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71522.727273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4099000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4099000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80372.549020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80372.549020                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000468                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9027441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9027441                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3220759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3220759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3220759                       # number of overall hits
system.cpu.dcache.overall_hits::total         3220759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       369860                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         369862                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       369860                       # number of overall misses
system.cpu.dcache.overall_misses::total        369862                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12782558498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12782558498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12782558498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12782558498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3590619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3590621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3590619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3590621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.103007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.103007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34560.532358                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34560.345475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34560.532358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34560.345475                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2794343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          417                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.822618                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    27.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17384                       # number of writebacks
system.cpu.dcache.writebacks::total             17384                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        72212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        72212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297648                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10337442498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10337442498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10337442498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10337442498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.082896                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.082896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.082896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082896                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34730.428217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34730.428217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34730.428217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34730.428217                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296622                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2646678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2646678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       369298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        369300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12774330500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12774330500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3015976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3015978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.122447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.122448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34590.846687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34590.659356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        72209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        72209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  10329833500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10329833500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.098505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34770.164833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34770.164833                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8227998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8227998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14640.565836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14640.565836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7608998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7608998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13611.803220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13611.803220                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926048141424000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.009396                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3510400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296622                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.834591                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.009396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          609                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7478888                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7478888                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926115633397500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  12874                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830136                       # Number of bytes of host memory used
host_op_rate                                    20899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3107.12                       # Real time elapsed on the host
host_tick_rate                               21721713                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      64935286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067492                       # Number of seconds simulated
sim_ticks                                 67491973500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       720239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1440481                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13894569                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1565619                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15427720                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6762986                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13894569                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7131583                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15499550                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       914397                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45759225                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33036764                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1565619                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2420820                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     50437436                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110269                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    127123690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.378452                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.362152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    112940598     88.84%     88.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4271967      3.36%     92.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3098046      2.44%     94.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1706738      1.34%     95.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1226627      0.96%     96.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       767132      0.60%     97.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       429066      0.34%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       262696      0.21%     98.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2420820      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    127123690                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982680                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539102                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505962     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516246     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110269                       # Class of committed instruction
system.switch_cpus.commit.refs                7449544                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.499465                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.499465                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     107122399                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      120017049                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8475019                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15515881                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1570062                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2299922                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8715788                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518787                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3312254                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469410                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15499550                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10269673                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             122232247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        389263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               84105237                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3140124                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114825                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11180974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6762987                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.623076                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    134983283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.982175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.442506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        112890136     83.63%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1737155      1.29%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1590743      1.18%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1852500      1.37%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1317781      0.98%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1042400      0.77%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2130103      1.58%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           542447      0.40%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11880018      8.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    134983283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23048                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23048                       # number of floating regfile writes
system.switch_cpus.idleCycles                     664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1908329                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8642038                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.603884                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12593552                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3310588                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6679380                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11172897                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       205547                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4824953                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     98547558                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9282964                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3655661                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      81514673                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10727057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1570062                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10796433                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       165416                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       420283                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11948                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6936                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5633802                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2914508                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6936                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1380566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       527763                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84941445                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              79553049                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676586                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57470190                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.589352                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               80031875                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        112245936                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67311816                       # number of integer regfile writes
system.switch_cpus.ipc                       0.222249                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.222249                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       820757      0.96%      0.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      70986585     83.35%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47410      0.06%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9831359     11.54%     95.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3437052      4.04%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24042      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23131      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       85170336                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48010                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95226                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45975                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59806                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1103021                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012951                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1028626     93.26%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          73031      6.62%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           527      0.05%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          709      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          128      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       85404590                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    306667912                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79507074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    148931355                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98547548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          85170336                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     50437371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       336164                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     58413789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    134983283                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.630970                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.603402                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    111480793     82.59%     82.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4027225      2.98%     85.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4491807      3.33%     88.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3462494      2.57%     91.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3395273      2.52%     93.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3413126      2.53%     96.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2491480      1.85%     98.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1592267      1.18%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       628818      0.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    134983283                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.630966                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10269674                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1126794                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1093929                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11172897                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4824953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32142119                       # number of misc regfile reads
system.switch_cpus.numCycles                134983947                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        27610731                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106113                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         179851                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9815120                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            960                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        342768                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     280678389                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112486348                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    141113995                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16106154                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       78848367                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1570062                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      79881216                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         79007990                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28707                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    166092743                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7572021                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            223250575                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           205049578                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        36715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2003030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          36715                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67491973500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             280704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       455907                       # Transaction distribution
system.membus.trans_dist::CleanEvict           264330                       # Transaction distribution
system.membus.trans_dist::ReadExReq            439541                       # Transaction distribution
system.membus.trans_dist::ReadExResp           439541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        280703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2160726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2160726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2160726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     75273728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     75273728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75273728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            720244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  720244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              720244                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3509889000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3999519250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  67491973500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67491973500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  67491973500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67491973500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       969732                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          776837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484575                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96981696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96982080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          745055                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29178048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1746571                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.143459                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1709854     97.90%     97.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36717      2.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1746571                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1515340000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502271000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67491973500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       281273                       # number of demand (read+write) hits
system.l2.demand_hits::total                   281273                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       281273                       # number of overall hits
system.l2.overall_hits::total                  281273                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       720237                       # number of demand (read+write) misses
system.l2.demand_misses::total                 720243                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       720237                       # number of overall misses
system.l2.overall_misses::total                720243                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  71280327000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      71280887500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       560500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  71280327000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     71280887500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001510                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001516                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001510                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001516                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.719151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719153                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.719151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719153                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98967.877240                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98967.830996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98967.877240                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98967.830996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              455907                       # number of writebacks
system.l2.writebacks::total                    455907                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       720237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            720243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       720237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           720243                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  64077937000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64078437500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  64077937000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64078437500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.719151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.719153                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.719151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.719153                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88967.849472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88967.803228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88967.849472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88967.803228                       # average overall mshr miss latency
system.l2.replacements                         745055                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       513825                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           513825                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       513825                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       513825                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11895                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11895                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        45034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45034                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       439541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              439541                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  43968727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43968727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.907065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.907065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100033.277897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100033.277897                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       439541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         439541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  39573317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39573317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.907065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.907065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90033.277897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90033.277897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93416.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93416.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       500500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       500500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83416.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83416.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       236239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            236239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       280696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          280696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  27311600000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27311600000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.543001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.543001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97299.569641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97299.569641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       280696                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       280696                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  24504620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24504620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.543001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.543001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87299.498390                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87299.498390                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67491973500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     2014289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    749151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.688762                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      79.913828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.017264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4016.068908                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.980486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2868                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8757167                       # Number of tag accesses
system.l2.tags.data_accesses                  8757167                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67491973500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     46095296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46095680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29178048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29178048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       720239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              720245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       455907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             455907                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         5690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    682974487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             682980177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         5690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      432318785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            432318785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      432318785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         5690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    682974487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1115298962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    455678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    719083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000490960500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28274                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28274                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1808643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             427768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      720244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     455907                       # Number of write requests accepted
system.mem_ctrls.readBursts                    720244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   455907                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   229                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             46454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28404                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20747836250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3595445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             34230755000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28852.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47602.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   101544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87428                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                720244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               455907                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  534249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  111069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   50287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       985792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.273258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.668086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    54.538677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       871950     88.45%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       101937     10.34%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4119      0.42%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2887      0.29%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2159      0.22%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1288      0.13%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          657      0.07%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          344      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          451      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       985792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.432765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.922861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.984049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          27302     96.56%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           52      0.18%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          165      0.58%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          314      1.11%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          285      1.01%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          102      0.36%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           28      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           11      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28274                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.109506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.490535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26551     93.91%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              522      1.85%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              849      3.00%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              339      1.20%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28274                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46021696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29163136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46095616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29178048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       681.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       432.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    682.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    432.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67491612000                       # Total gap between requests
system.mem_ctrls.avgGap                      57383.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     46021312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29163136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5689.565441437270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 681878297.720839381218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 432097840.493581056595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       720238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       455907                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       254000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  34230501000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1661606858500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42333.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47526.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3644618.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3471403740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1845094845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2530158960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1170976500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5327699520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28982320890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1510752480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44838406935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.351694                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3679504500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2253680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61558789000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3567144000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1895985795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2604136500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1207641780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5327699520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28988080740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1505902080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45096590415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        668.177089                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3667100750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2253680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61571192750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    76030105000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14783262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14783271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14783262                       # number of overall hits
system.cpu.icache.overall_hits::total        14783271                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           94                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           94                       # number of overall misses
system.cpu.icache.overall_misses::total            96                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7043500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7043500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7043500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7043500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14783356                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14783367                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14783356                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14783367                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74930.851064                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73369.791667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74930.851064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73369.791667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           37                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4668500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4668500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4668500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4668500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81903.508772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81903.508772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81903.508772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81903.508772                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14783262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14783271                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           94                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14783356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14783367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74930.851064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73369.791667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4668500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4668500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81903.508772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81903.508772                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14783330                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          250564.915254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29566793                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29566793                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12131742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12131742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12131742                       # number of overall hits
system.cpu.dcache.overall_hits::total        12131742                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1583897                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1583899                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1583897                       # number of overall misses
system.cpu.dcache.overall_misses::total       1583899                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  98734303996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98734303996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  98734303996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98734303996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13715639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13715641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13715639                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13715641                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.115481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.115481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.115481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115481                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62336.316058                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62336.237346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62336.316058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62336.237346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10028337                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            292327                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.305203                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    20.444444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       531209                       # number of writebacks
system.cpu.dcache.writebacks::total            531209                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       284739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       284739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       284739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       284739                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299158                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299158                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  86338993996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  86338993996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  86338993996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86338993996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094721                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094721                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094721                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094721                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66457.654878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66457.654878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66457.654878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66457.654878                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10131152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10131152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1098758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1098760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  52853486500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52853486500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11229910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11229912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.097842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48102.936679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48102.849121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       284734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       284734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       814024                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       814024                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  40943379000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40943379000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50297.508427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50297.508427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  45880817496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45880817496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94572.519414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94572.519414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  45395614996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45395614996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93573.352921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93573.352921                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926115633397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.084021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13430902                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299160                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.338143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.084021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28730442                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28730442                       # Number of data accesses

---------- End Simulation Statistics   ----------
