strict digraph "" {
	node [label="\N"];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af07d0>",
		fillcolor=cadetblue,
		label="28:BS
q = q << 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af07d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"28:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9c76af0ad0>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af0b50>",
		fillcolor=cadetblue,
		label="32:BS
q = q >> 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af0b50>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:CA" -> "32:BS"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9c76af0e10>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9c76af0e50>]",
		style=filled,
		typ=Block];
	"20:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9c76af34d0>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af3550>",
		fillcolor=cadetblue,
		label="34:BS
q = q >> 8;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af3550>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:CA" -> "34:BS"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9c76af3090>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f9c76af30d0>",
		fillcolor=linen,
		label="26:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"24:BL" -> "26:CS"	[cond="[]",
		lineno=None];
	"35:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9c76af3750>",
		fillcolor=lightcyan,
		label="35:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"36:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af3790>",
		fillcolor=cadetblue,
		label="36:BS
q = q << 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af3790>]",
		style=filled,
		typ=BlockingSubstitution];
	"35:CA" -> "36:BS"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9c76af0d50>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=20];
	"26:CS" -> "31:CA"	[cond="['amount']",
		label=amount,
		lineno=26];
	"26:CS" -> "33:CA"	[cond="['amount']",
		label=amount,
		lineno=26];
	"26:CS" -> "35:CA"	[cond="['amount']",
		label=amount,
		lineno=26];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9c76af3250>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "29:CA"	[cond="['amount']",
		label=amount,
		lineno=26];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9c76af3190>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "27:CA"	[cond="['amount']",
		label=amount,
		lineno=26];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9c76af0d10>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9c76af3050>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"24:IF" -> "24:BL"	[cond="['ena']",
		label=ena,
		lineno=24];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af32d0>",
		fillcolor=cadetblue,
		label="30:BS
q = q << 8;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9c76af32d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"29:CA" -> "30:BS"	[cond="[]",
		lineno=None];
	"34:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9c76af3a10>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'ena', 'amount', 'data', 'load']"];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"32:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"27:CA" -> "28:BS"	[cond="[]",
		lineno=None];
	"36:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
