[cva5]
url = https://github.com/openhwgroup/cva5.git
start = f0b92a923a5892c04e0ff074662e7bf042243ed5
branch = master
top = cva5
fileset =
	core/types_and_interfaces/cva5_config.sv
	core/types_and_interfaces/riscv_types.sv
	core/types_and_interfaces/csr_types.sv
	core/types_and_interfaces/cva5_types.sv
	core/execution_units/load_store_unit/addr_hash.sv
	core/types_and_interfaces/opcodes.sv
	core/execution_units/alu_unit.sv
	core/memory_sub_units/avalon_master.sv
	core/memory_sub_units/axi_master.sv
	l2_arbiter/l2_config_and_types.sv
	core/execution_units/barrel_shifter.sv
	core/execution_units/branch_comparator.sv
	core/fetch_stage/branch_predictor.sv
	core/execution_units/branch_unit.sv
	core/common_components/byte_en_bram.sv
	core/types_and_interfaces/fpu_types.sv
	core/execution_units/fp_unit/divider/carry_save_shift.sv
	core/common_components/clz.sv
	core/execution_units/csr_unit.sv
	core/execution_units/custom_unit.sv
	core/common_components/cva5_fifo.sv
	core/common_components/cycler.sv
	core/execution_units/load_store_unit/dcache.sv
	core/execution_units/load_store_unit/dcache_tag_banks.sv
	core/decode_and_issue.sv
	core/execution_units/div_core.sv
	core/execution_units/div_unit.sv
	core/common_components/dual_port_bram.sv
	core/types_and_interfaces/external_interfaces.sv
	core/fetch_stage/fetch.sv
	core/execution_units/fp_unit/fp_add.sv
	core/execution_units/fp_unit/fp_div.sv
	core/execution_units/fp_unit/divider/fp_div_core.sv
	core/execution_units/fp_unit/fp_div_sqrt_wrapper.sv
	core/execution_units/fp_unit/fp_madd_wrapper.sv
	core/execution_units/fp_unit/fp_mul.sv
	core/execution_units/fp_unit/fp_normalize_rounding_top.sv
	core/execution_units/fp_unit/fp_prenormalize.sv
	core/execution_units/fp_unit/fp_preprocessing.sv
	core/execution_units/fp_unit/fp_roundup.sv
	core/execution_units/fp_unit/fp_rs_preprocess.sv
	core/execution_units/fp_unit/fp_special_case_detection.sv
	core/execution_units/fp_unit/fp_sqrt.sv
	core/execution_units/fp_unit/fp_sqrt_core.sv
	core/execution_units/fp_unit/fp_sticky_tracking.sv
	core/execution_units/fp_unit/fp_wb2fp_misc.sv
	core/execution_units/fp_unit/fp_wb2int_misc.sv
	core/fp_writeback.sv
	core/execution_units/fp_unit/fpu_top.sv
	core/execution_units/gc_unit.sv
	core/fetch_stage/icache.sv
	core/fetch_stage/icache_tag_banks.sv
	core/instruction_metadata_and_id_management.sv
	core/common_components/vendor_support/intel/intel_byte_enable_ram.sv
	core/types_and_interfaces/internal_interfaces.sv
	core/l1_arbiter.sv
	l2_arbiter/l2_external_interfaces.sv
	core/common_components/lfsr.sv
	core/execution_units/load_store_unit/load_store_queue.sv
	core/execution_units/load_store_unit/load_store_unit.sv
	core/memory_sub_units/local_mem_sub_unit.sv
	local_memory/local_memory_interface.sv
	core/common_components/lutram_1w_1r.sv
	core/common_components/lutram_1w_mr.sv
	core/mmu.sv
	core/execution_units/mul_unit.sv
	core/execution_units/fp_unit/divider/on_the_fly.sv
	core/common_components/one_hot_to_integer.sv
	core/common_components/priority_encoder.sv
	core/execution_units/fp_unit/divider/q_lookup.sv
	core/fetch_stage/ras.sv
	core/register_file.sv
	core/register_free_list.sv
	core/renamer.sv
	core/common_components/set_clr_reg_with_rst.sv
	core/execution_units/load_store_unit/store_queue.sv
	core/tlb_lut_ram.sv
	core/common_components/toggle_memory.sv
	core/common_components/toggle_memory_set.sv
	core/memory_sub_units/wishbone_master.sv
	core/writeback.sv
	core/common_components/vendor_support/xilinx/xilinx_byte_enable_ram.sv
	core/cva5.sv
