# FPGAMASON_CDC_Techniques
The following component implmentations were 
                                     Inspired by 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
    -   [EDN synch techniques](https://www.edn.com/electronics-blogs/day-in-the-life-of-a-chip-designer/4435339/Synchronizer-techniques-for-multi-clock-domain-SoCs)
    -   [Clock domain crossing](https://filebox.ece.vt.edu/~athanas/4514/ledadoc/html/pol_cdc.html)
    -   [Understanding clock domain crossing issues](http://www.gstitt.ece.ufl.edu/courses/eel4712/lectures/metastability/EEIOL_2007DEC24_EDA_TA_01.pdf)
    -   [14 ways to fool your sync](https://webee.technion.ac.il/~ran/papers/Metastability%20and%20Synchronizers.posted.pdf)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

