// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low



assign s[0] = a[0] ^ b[0]; // a0 xor b0 = s0
assign s[1] = a[1] ^ b[1]; // a1 xor b1 = s1
assign s[2] = a[2] ^ b[2]; // a2 xor b2 = s2
assign s[3] = a[3] ^ b[3]; // a3 xor b3 = s3
assign s[4] = a[4] ^ b[4]; // a4 xor b4 = s4
assign s[5] = a[5] ^ b[5]; // a5 xor b5 = s5
assign s[6] = a[6] ^ b[6]; // a6 xor b6 = s6
assign s[7] = a[endmodule
