From 89005bf59b6a6a8645e4ca4407fc376fa6282861 Mon Sep 17 00:00:00 2001
From: Evoke Zhang <evoke.zhang@amlogic.com>
Date: Mon, 17 Aug 2015 18:08:50 +0800
Subject: [PATCH 5770/5965] PD#111138: lcd: update HDMI_PLL_CNTL2 setting for
 g9bb

Change-Id: I45a0898b9b2d0d4fe57e51c3df27a61bd5d63bf3
---
 drivers/amlogic/display/lcd/aml_tv_lcd_port/lcd_common.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/amlogic/display/lcd/aml_tv_lcd_port/lcd_common.c b/drivers/amlogic/display/lcd/aml_tv_lcd_port/lcd_common.c
index 8e72928fe79f..c816e31c540b 100644
--- a/drivers/amlogic/display/lcd/aml_tv_lcd_port/lcd_common.c
+++ b/drivers/amlogic/display/lcd/aml_tv_lcd_port/lcd_common.c
@@ -381,7 +381,11 @@ static void lcd_set_pll(unsigned int pll_reg, unsigned int clk_ctrl_reg)
 	frac = (clk_ctrl_reg >> CLK_CTRL_FRAC) & 0xfff;
 
 	pll_ctrl = ((1 << 30) | (n << 9) | (m << 0));
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9TV)
 	pll_ctrl2 = ((1 << 30) | (od1 << 16) | (od2 << 18) | (od3 << 22));
+#elif (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9BB)
+	pll_ctrl2 = ((od1 << 16) | (od2 << 18) | (od3 << 22));
+#endif
 	if (frac > 0)
 		pll_ctrl2 |= ((1 << 14) | (frac << 0));
 
-- 
2.19.0

