<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>POWER Vector Library Manual: src/pveclib/vec_f32_ppc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">POWER Vector Library Manual
   &#160;<span id="projectnumber">1.0.4</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_3653a864936a87c29f489ec2a5b8be1c.html">pveclib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">vec_f32_ppc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header package containing a collection of 128-bit SIMD operations over 4x32-bit floating point elements.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="vec__common__ppc_8h_source.html">pveclib/vec_common_ppc.h</a>&gt;</code><br />
</div>
<p><a href="vec__f32__ppc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a033068a4da4bc268328b136f3ffff689"><td class="memItemLeft" align="right" valign="top"><a id="a033068a4da4bc268328b136f3ffff689"></a>
typedef <a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a033068a4da4bc268328b136f3ffff689">__vbinary32</a></td></tr>
<tr class="memdesc:a033068a4da4bc268328b136f3ffff689"><td class="mdescLeft">&#160;</td><td class="mdescRight">typedef __vbinary32 to vector of 4 xfloat elements. <br /></td></tr>
<tr class="separator:a033068a4da4bc268328b136f3ffff689"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a083462955e2fcb17cbaefb8dd3f3193d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a083462955e2fcb17cbaefb8dd3f3193d">vec_absf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32x)</td></tr>
<tr class="memdesc:a083462955e2fcb17cbaefb8dd3f3193d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector float absolute value.  <a href="#a083462955e2fcb17cbaefb8dd3f3193d">More...</a><br /></td></tr>
<tr class="separator:a083462955e2fcb17cbaefb8dd3f3193d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31dda81cc549201824af4d72d94e0f4d"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a31dda81cc549201824af4d72d94e0f4d">vec_all_isfinitef32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a31dda81cc549201824af4d72d94e0f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if all 4x32-bit vector float values are Finite (Not NaN nor Inf).  <a href="#a31dda81cc549201824af4d72d94e0f4d">More...</a><br /></td></tr>
<tr class="separator:a31dda81cc549201824af4d72d94e0f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9b6d623a59f26811e630cf9c5adf07"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a0b9b6d623a59f26811e630cf9c5adf07">vec_all_isinff32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a0b9b6d623a59f26811e630cf9c5adf07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if all 4x32-bit vector float values are infinity.  <a href="#a0b9b6d623a59f26811e630cf9c5adf07">More...</a><br /></td></tr>
<tr class="separator:a0b9b6d623a59f26811e630cf9c5adf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5c70afc6b1790af8f3c0d646a93aaf"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#aeb5c70afc6b1790af8f3c0d646a93aaf">vec_all_isnanf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:aeb5c70afc6b1790af8f3c0d646a93aaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if all of 4x32-bit vector float values are NaN.  <a href="#aeb5c70afc6b1790af8f3c0d646a93aaf">More...</a><br /></td></tr>
<tr class="separator:aeb5c70afc6b1790af8f3c0d646a93aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4248a6cd2fc4843c86bb9ecccce94062"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a4248a6cd2fc4843c86bb9ecccce94062">vec_all_isnormalf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a4248a6cd2fc4843c86bb9ecccce94062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if all of 4x32-bit vector float values are normal (Not NaN, Inf, denormal, or zero).  <a href="#a4248a6cd2fc4843c86bb9ecccce94062">More...</a><br /></td></tr>
<tr class="separator:a4248a6cd2fc4843c86bb9ecccce94062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d876f718e28c11dd2cc05e5d942b33a"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a9d876f718e28c11dd2cc05e5d942b33a">vec_all_issubnormalf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a9d876f718e28c11dd2cc05e5d942b33a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if all of 4x32-bit vector float values is subnormal (denormal).  <a href="#a9d876f718e28c11dd2cc05e5d942b33a">More...</a><br /></td></tr>
<tr class="separator:a9d876f718e28c11dd2cc05e5d942b33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fcf345ca020c68f8067029d6656cb4"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#aa5fcf345ca020c68f8067029d6656cb4">vec_all_iszerof32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:aa5fcf345ca020c68f8067029d6656cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if all of 4x32-bit vector float values are +-0.0.  <a href="#aa5fcf345ca020c68f8067029d6656cb4">More...</a><br /></td></tr>
<tr class="separator:aa5fcf345ca020c68f8067029d6656cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7493764e30ad8714335e54f3f18174"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a0a7493764e30ad8714335e54f3f18174">vec_any_isfinitef32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a0a7493764e30ad8714335e54f3f18174"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any 4x32-bit vector float values are Finite (Not NaN nor Inf).  <a href="#a0a7493764e30ad8714335e54f3f18174">More...</a><br /></td></tr>
<tr class="separator:a0a7493764e30ad8714335e54f3f18174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8272872f72ae6a67a0d4e00f59f6a1b"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#af8272872f72ae6a67a0d4e00f59f6a1b">vec_any_isinff32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:af8272872f72ae6a67a0d4e00f59f6a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any 4x32-bit vector float values are infinity.  <a href="#af8272872f72ae6a67a0d4e00f59f6a1b">More...</a><br /></td></tr>
<tr class="separator:af8272872f72ae6a67a0d4e00f59f6a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08efce0a5e59ec168e17f93a5c099d9"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#ad08efce0a5e59ec168e17f93a5c099d9">vec_any_isnanf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:ad08efce0a5e59ec168e17f93a5c099d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any of 4x32-bit vector float values are NaN.  <a href="#ad08efce0a5e59ec168e17f93a5c099d9">More...</a><br /></td></tr>
<tr class="separator:ad08efce0a5e59ec168e17f93a5c099d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d2962ea183dc8d6f897baefbe28e91"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a95d2962ea183dc8d6f897baefbe28e91">vec_any_isnormalf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a95d2962ea183dc8d6f897baefbe28e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any of 4x32-bit vector float values are normal (Not NaN, Inf, denormal, or zero).  <a href="#a95d2962ea183dc8d6f897baefbe28e91">More...</a><br /></td></tr>
<tr class="separator:a95d2962ea183dc8d6f897baefbe28e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7869701b5edad32495a5bc766987079"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#aa7869701b5edad32495a5bc766987079">vec_any_issubnormalf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:aa7869701b5edad32495a5bc766987079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any of 4x32-bit vector float values is subnormal (denormal).  <a href="#aa7869701b5edad32495a5bc766987079">More...</a><br /></td></tr>
<tr class="separator:aa7869701b5edad32495a5bc766987079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3947cd426bd36bd2456d44679b41ba"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#aac3947cd426bd36bd2456d44679b41ba">vec_any_iszerof32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:aac3947cd426bd36bd2456d44679b41ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any of 4x32-bit vector float values are +-0.0.  <a href="#aac3947cd426bd36bd2456d44679b41ba">More...</a><br /></td></tr>
<tr class="separator:aac3947cd426bd36bd2456d44679b41ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab69f31ac3c33aa7ff7dca9572a40b851"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#ab69f31ac3c33aa7ff7dca9572a40b851">vec_copysignf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32x, <a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32y)</td></tr>
<tr class="memdesc:ab69f31ac3c33aa7ff7dca9572a40b851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy the sign bit from vf32y merged with magnitude from vf32x and return the resulting vector float values.  <a href="#ab69f31ac3c33aa7ff7dca9572a40b851">More...</a><br /></td></tr>
<tr class="separator:ab69f31ac3c33aa7ff7dca9572a40b851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30f36fba977bc11812ef24b08887613"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#ab30f36fba977bc11812ef24b08887613">vec_isfinitef32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:ab30f36fba977bc11812ef24b08887613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 4x32-bit vector boolean true values for each float element that is Finite (Not NaN nor Inf).  <a href="#ab30f36fba977bc11812ef24b08887613">More...</a><br /></td></tr>
<tr class="separator:ab30f36fba977bc11812ef24b08887613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f0df67473a5496a40bbecf41bd54d9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a11f0df67473a5496a40bbecf41bd54d9">vec_isinff32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a11f0df67473a5496a40bbecf41bd54d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 4x32-bit vector boolean true values for each float, if infinity.  <a href="#a11f0df67473a5496a40bbecf41bd54d9">More...</a><br /></td></tr>
<tr class="separator:a11f0df67473a5496a40bbecf41bd54d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd364c3e220e61061f6c5ecd858a78de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#acd364c3e220e61061f6c5ecd858a78de">vec_isnanf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:acd364c3e220e61061f6c5ecd858a78de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 4x32-bit vector boolean true values, for each float NaN value.  <a href="#acd364c3e220e61061f6c5ecd858a78de">More...</a><br /></td></tr>
<tr class="separator:acd364c3e220e61061f6c5ecd858a78de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d808fb7bf9b6603274b1b3fdbe626a1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a0d808fb7bf9b6603274b1b3fdbe626a1">vec_isnormalf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a0d808fb7bf9b6603274b1b3fdbe626a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 4x32-bit vector boolean true values, for each float value, if normal (Not NaN, Inf, denormal, or zero).  <a href="#a0d808fb7bf9b6603274b1b3fdbe626a1">More...</a><br /></td></tr>
<tr class="separator:a0d808fb7bf9b6603274b1b3fdbe626a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c112ab3e88b7514180cea612232bcab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a7c112ab3e88b7514180cea612232bcab">vec_issubnormalf32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a7c112ab3e88b7514180cea612232bcab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 4x32-bit vector boolean true values, for each float value that is subnormal (denormal).  <a href="#a7c112ab3e88b7514180cea612232bcab">More...</a><br /></td></tr>
<tr class="separator:a7c112ab3e88b7514180cea612232bcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b76fdcb61ad12bdbedb3cb6b766a1fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__f32__ppc_8h.html#a0b76fdcb61ad12bdbedb3cb6b766a1fc">vec_iszerof32</a> (<a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vf32)</td></tr>
<tr class="memdesc:a0b76fdcb61ad12bdbedb3cb6b766a1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 4x32-bit vector boolean true values, for each float value that is +-0.0.  <a href="#a0b76fdcb61ad12bdbedb3cb6b766a1fc">More...</a><br /></td></tr>
<tr class="separator:a0b76fdcb61ad12bdbedb3cb6b766a1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header package containing a collection of 128-bit SIMD operations over 4x32-bit floating point elements. </p>
<p>Most vector float (32-bit float) operations are implemented with PowerISA VMX instructions either defined by the original VMX (a.k.a. Altivec) or added to later versions of the PowerISA. POWER8 added the Vector Scalar Extended (VSX) with access to additional vector registers (64 total) and operations. Most of these operations (compiler built-ins, or intrinsics) are defined in &lt;altivec.h&gt; and described in the <a href="https://gcc.gnu.org/onlinedocs/">compiler documentation</a>.</p>
<dl class="section note"><dt>Note</dt><dd>The compiler disables associated &lt;altivec.h&gt; built-ins if the <b>mcpu</b> target does not enable the specific instruction. For example if you compile with <b>-mcpu=power7</b>, some of the wordwise pack, unpack and merge operations useful for conversions are not defined and the equivalent vec_perm and permute control must be used instead. This header will provide the appropriate substitutions, will generate the minimum code, appropriate for the target, and produce correct results.</dd>
<dd>
Most ppc64le compilers will default to -mcpu=power8 if not specified.</dd></dl>
<p>Most of these operations are implemented in a single instruction on newer (POWER8/POWER9) processors. This header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides an inline assembler implementation for older compilers that do not provide the built-ins.</p>
<p>POWER9 adds useful vector float operations, including: test data class, extract exponent, extract significand, and insert exponent. These operations are common in math library implementations.</p>
<dl class="section note"><dt>Note</dt><dd>GCC 7.3 defines vector forms of the test data class, extract significand, and extract/insert_exp for float and double. These built-ins are not defined in GCC 6.4. See <a href="https://gcc.gnu.org/onlinedocs/">compiler documentation</a>. These are useful operations and can be implement in a few vector logical instruction for earlier machines.</dd></dl>
<p>So it is reasonable for this header to provide vector forms of the floating point classification functions (isnormal/subnormal/finite/inf/nan/zero, etc.). These functions can be implemented directly using (one or more) POWER9 instructions, or a few vector logical and integer compare instructions for POWER7/8. Each is comfortably small enough to be in-lined and inherently faster than the equivalent POSIX or compiler built-in runtime scalar functions.</p>
<p>This header covers operations that are any of the following:</p>
<ul>
<li>Implemented in hardware instructions in newer processors, but useful to programmers on slightly older processors (even if the equivalent function requires more instructions). Examples include the floating point test data class, extract exponent, extract significand, and insert exponent operations.</li>
<li>Defined in the OpenPOWER ABI but <em>not</em> yet defined in &lt;altivec.h&gt; provided by available compilers in common use. Examples include vector float even/odd.</li>
<li>Providing special vector float tests for special conditions without generating extraneous floating-point exceptions. This is important for implementing vectorized forms of ISO C99 Math functions.</li>
<li>Commonly used operations, not covered by the ABI or &lt;altivec.h&gt;, and require multiple instructions or are not obvious.</li>
</ul>
<h1><a class="anchor" id="f32_examples_0_0"></a>
Examples</h1>
<p>For example: using the the classification functions for implementing the math library function sine and cosine. The POSIX specification requires that special input values are processed without raising extraneous floating point exceptions and return specific floating point values in response. For example the sin() function.</p><ul>
<li>If the input <em>value</em> is NaN then return a NaN.</li>
<li>If the input <em>value</em> is +-0.0 then return <em>value</em>.</li>
<li>If the input <em>value</em> is subnormal then return <em>value</em>.</li>
<li>If the input <em>value</em> is +-Inf then return a NaN.</li>
<li>Otherwise compute and return sin(value).</li>
</ul>
<p>The following code example uses functions from this header to address the POSIX requirements for special values input to for a vectorized sinf(): </p><div class="fragment"><div class="line"><a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a></div><div class="line">test_vec_sinf32 (<a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> value)</div><div class="line">{</div><div class="line">  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vec_f0 = { 0.0, 0.0, 0.0, 0.0 };</div><div class="line">  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b">vui32_t</a> vec_f32_qnan =</div><div class="line">    { 0x7f800001, 0x7fc00000, 0x7fc00000, 0x7fc00000 };</div><div class="line">  <a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> result;</div><div class="line">  <a class="code" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a> normmask, infmask;</div><div class="line"></div><div class="line">  normmask = <a class="code" href="vec__f32__ppc_8h.html#a0d808fb7bf9b6603274b1b3fdbe626a1">vec_isnormalf32</a> (value);</div><div class="line">  <span class="keywordflow">if</span> (<a class="code" href="vec__f32__ppc_8h.html#a95d2962ea183dc8d6f897baefbe28e91">vec_any_isnormalf32</a> (value))</div><div class="line">    {</div><div class="line">      <span class="comment">// replace non-normal input values with safe values.</span></div><div class="line">      <a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> safeval = vec_sel (vec_f0, value, normmask);</div><div class="line">      <span class="comment">// body of vec_sin(safeval) computation elided for this example.</span></div><div class="line">    }</div><div class="line">  <span class="keywordflow">else</span></div><div class="line">    result = value;</div><div class="line"></div><div class="line">  <span class="comment">// merge non-normal input values back into result</span></div><div class="line">  result = vec_sel (value, result, normmask);</div><div class="line">  <span class="comment">// Inf input value elements return quiet-nan</span></div><div class="line">  infmask = <a class="code" href="vec__f32__ppc_8h.html#a11f0df67473a5496a40bbecf41bd54d9">vec_isinff32</a> (value);</div><div class="line">  result = vec_sel (result, (<a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>) vec_f32_qnan, infmask);</div><div class="line"></div><div class="line">  <span class="keywordflow">return</span> result;</div><div class="line">}</div></div><!-- fragment --><p> The code generated for this fragment runs between 24 (-mcpu=power9) and 40 (-mcpu=power8) instructions. The normal execution path is 14 to 25 instructions respectively.</p>
<p>Another example the cos() function.</p><ul>
<li>If the input <em>value</em> is NaN then return a NaN.</li>
<li>If the input <em>value</em> is +-0.0 then return <em>1.0</em>.</li>
<li>If the input <em>value</em> is +-Inf then return a NaN.</li>
<li>Otherwise compute and return cos(value).</li>
</ul>
<p>The following code example uses functions from this header to address the POSIX requirements for special values input to vectorized cosf(): </p><div class="fragment"><div class="line"><a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a></div><div class="line">test_vec_cosf32 (<a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> value)</div><div class="line">{</div><div class="line">  <a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> result;</div><div class="line">  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vec_f0 = { 0.0, 0.0, 0.0, 0.0 };</div><div class="line">  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vec_f1 = { 1.0, 1.0, 1.0, 1.0 };</div><div class="line">  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b">vui32_t</a> vec_f32_qnan =</div><div class="line">    { 0x7f800001, 0x7fc00000, 0x7fc00000, 0x7fc00000 };</div><div class="line">  <a class="code" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a> finitemask, infmask, zeromask;</div><div class="line"></div><div class="line">  finitemask = <a class="code" href="vec__f32__ppc_8h.html#ab30f36fba977bc11812ef24b08887613">vec_isfinitef32</a> (value);</div><div class="line">  <span class="keywordflow">if</span> (<a class="code" href="vec__f32__ppc_8h.html#a0a7493764e30ad8714335e54f3f18174">vec_any_isfinitef32</a> (value))</div><div class="line">    {</div><div class="line">      <span class="comment">// replace non-finite input values with safe values</span></div><div class="line">      <a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> safeval = vec_sel (vec_f0, value, finitemask);</div><div class="line">      <span class="comment">// body of vec_sin(safeval) computation elided for this example</span></div><div class="line">    }</div><div class="line">  <span class="keywordflow">else</span></div><div class="line">    result = value;</div><div class="line"></div><div class="line">  <span class="comment">// merge non-finite input values back into result</span></div><div class="line">  result = vec_sel (value, result, finitemask);</div><div class="line">  <span class="comment">// Set +-0.0 input elements to exactly 1.0 in result</span></div><div class="line">  zeromask = <a class="code" href="vec__f32__ppc_8h.html#a0b76fdcb61ad12bdbedb3cb6b766a1fc">vec_iszerof32</a> (value);</div><div class="line">  result = vec_sel (result, vec_f1, zeromask);</div><div class="line">  <span class="comment">// Set Inf input elements to quiet-nan in result</span></div><div class="line">  infmask = <a class="code" href="vec__f32__ppc_8h.html#a11f0df67473a5496a40bbecf41bd54d9">vec_isinff32</a> (value);</div><div class="line">  result = vec_sel (result, (<a class="code" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>) vec_f32_qnan, infmask);</div><div class="line"></div><div class="line">  <span class="keywordflow">return</span> result;</div><div class="line">}</div></div><!-- fragment --><p>Neither example raises floating point exceptions or sets <b>errno</b>, as appropriate for a vector math library.</p>
<h1><a class="anchor" id="f32_perf_0_0"></a>
Performance data.</h1>
<p>High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how <em>Latency</em> and <em>Throughput</em> are derived see: <a class="el" href="index.html#perf_data">Performance data.</a> </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a083462955e2fcb17cbaefb8dd3f3193d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a083462955e2fcb17cbaefb8dd3f3193d">&#9670;&nbsp;</a></span>vec_absf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vec_absf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32x</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector float absolute value. </p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-7 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">2 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32x</td><td>vector float values containing the magnitudes. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector absolute values of 4x float elements of vf32x. </dd></dl>

</div>
</div>
<a id="a31dda81cc549201824af4d72d94e0f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31dda81cc549201824af4d72d94e0f4d">&#9670;&nbsp;</a></span>vec_all_isfinitef32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_all_isfinitef32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if all 4x32-bit vector float values are Finite (Not NaN nor Inf). </p>
<p>A IEEE Binary32 finite value has an exponent between 0x000 and 0x7f0 (a 0x7f8 indicates NaN or Inf). The significand can be any value. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-20 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>an int containing 0 or 1. </dd></dl>

</div>
</div>
<a id="a0b9b6d623a59f26811e630cf9c5adf07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9b6d623a59f26811e630cf9c5adf07">&#9670;&nbsp;</a></span>vec_all_isinff32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_all_isinff32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if all 4x32-bit vector float values are infinity. </p>
<p>A IEEE Binary32 infinity has a exponent of 0x7f8 and significand of all zeros. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-20 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int, true if all 4 float values are infinity </dd></dl>

</div>
</div>
<a id="aeb5c70afc6b1790af8f3c0d646a93aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb5c70afc6b1790af8f3c0d646a93aaf">&#9670;&nbsp;</a></span>vec_all_isnanf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_all_isnanf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if all of 4x32-bit vector float values are NaN. </p>
<p>A IEEE Binary32 NaN value has an exponent between 0x7f8 and the significand is nonzero. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-20 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a boolean int, true if all of 4 vector float values are NaN. </dd></dl>

</div>
</div>
<a id="a4248a6cd2fc4843c86bb9ecccce94062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4248a6cd2fc4843c86bb9ecccce94062">&#9670;&nbsp;</a></span>vec_all_isnormalf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_all_isnormalf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if all of 4x32-bit vector float values are normal (Not NaN, Inf, denormal, or zero). </p>
<p>A IEEE Binary32 normal value has an exponent between 0x008 and 0x7f (a 0x7f8 indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-20 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a boolean int, true if all of 4 vector float values are normal. </dd></dl>

</div>
</div>
<a id="a9d876f718e28c11dd2cc05e5d942b33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d876f718e28c11dd2cc05e5d942b33a">&#9670;&nbsp;</a></span>vec_all_issubnormalf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_all_issubnormalf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if all of 4x32-bit vector float values is subnormal (denormal). </p>
<p>A IEEE Binary32 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-30 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a boolean int, true if all of 4 vector float values are subnormal. </dd></dl>

</div>
</div>
<a id="aa5fcf345ca020c68f8067029d6656cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fcf345ca020c68f8067029d6656cb4">&#9670;&nbsp;</a></span>vec_all_iszerof32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_all_iszerof32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if all of 4x32-bit vector float values are +-0.0. </p>
<p>A IEEE Binary32 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-20 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a boolean int, true if all of 4 vector float values are +/- zero. </dd></dl>

</div>
</div>
<a id="a0a7493764e30ad8714335e54f3f18174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7493764e30ad8714335e54f3f18174">&#9670;&nbsp;</a></span>vec_any_isfinitef32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_any_isfinitef32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if any 4x32-bit vector float values are Finite (Not NaN nor Inf). </p>
<p>A IEEE Binary32 finite value has an exponent between 0x000 and 0x7f0 (a 0x7f8 indicates NaN or Inf). The significand can be any value. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-20 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>an int containing 0 or 1. </dd></dl>

</div>
</div>
<a id="af8272872f72ae6a67a0d4e00f59f6a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8272872f72ae6a67a0d4e00f59f6a1b">&#9670;&nbsp;</a></span>vec_any_isinff32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_any_isinff32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if any 4x32-bit vector float values are infinity. </p>
<p>A IEEE Binary32 infinity has a exponent of 0x7f8 and significand of all zeros.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-20 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int, true if any of 4 float values are infinity </dd></dl>

</div>
</div>
<a id="ad08efce0a5e59ec168e17f93a5c099d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad08efce0a5e59ec168e17f93a5c099d9">&#9670;&nbsp;</a></span>vec_any_isnanf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_any_isnanf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if any of 4x32-bit vector float values are NaN. </p>
<p>A IEEE Binary32 NaN value has an exponent between 0x7f8 and the significand is nonzero. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-20 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a boolean int, true if any of 4 vector float values are NaN. </dd></dl>

</div>
</div>
<a id="a95d2962ea183dc8d6f897baefbe28e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d2962ea183dc8d6f897baefbe28e91">&#9670;&nbsp;</a></span>vec_any_isnormalf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_any_isnormalf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if any of 4x32-bit vector float values are normal (Not NaN, Inf, denormal, or zero). </p>
<p>A IEEE Binary32 normal value has an exponent between 0x008 and 0x7f (a 0x7f8 indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-24 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a boolean int, true if any of 4 vector float values are normal. </dd></dl>

</div>
</div>
<a id="aa7869701b5edad32495a5bc766987079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7869701b5edad32495a5bc766987079">&#9670;&nbsp;</a></span>vec_any_issubnormalf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_any_issubnormalf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if any of 4x32-bit vector float values is subnormal (denormal). </p>
<p>A IEEE Binary32 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-18 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>if any of 4 vector float values are subnormal. </dd></dl>

</div>
</div>
<a id="aac3947cd426bd36bd2456d44679b41ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac3947cd426bd36bd2456d44679b41ba">&#9670;&nbsp;</a></span>vec_any_iszerof32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_any_iszerof32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if any of 4x32-bit vector float values are +-0.0. </p>
<p>A IEEE Binary32 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-20 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a boolean int, true if any of 4 vector float values are +/- zero. </dd></dl>

</div>
</div>
<a id="ab69f31ac3c33aa7ff7dca9572a40b851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab69f31ac3c33aa7ff7dca9572a40b851">&#9670;&nbsp;</a></span>vec_copysignf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a> vec_copysignf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Copy the sign bit from vf32y merged with magnitude from vf32x and return the resulting vector float values. </p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-7 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">2 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32x</td><td>vector float values containing the magnitudes. </td></tr>
    <tr><td class="paramname">vf32y</td><td>vector float values containing the sign bits. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector float values with magnitude from vf32x and the sign of vf32y. </dd></dl>

</div>
</div>
<a id="ab30f36fba977bc11812ef24b08887613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30f36fba977bc11812ef24b08887613">&#9670;&nbsp;</a></span>vec_isfinitef32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a> vec_isfinitef32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 4x32-bit vector boolean true values for each float element that is Finite (Not NaN nor Inf). </p>
<p>A IEEE Binary32 finite value has an exponent between 0x000 and 0x7f0 (a 0x7f8 indicates NaN or Inf). The significand can be any value. Using the vec_cmpeq conditional to generate the predicate mask for NaN / Inf and then invert this for the finite condition. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-15 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">5 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a vector boolean int, each containing all 0s(false) or 1s(true). </dd></dl>

</div>
</div>
<a id="a11f0df67473a5496a40bbecf41bd54d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f0df67473a5496a40bbecf41bd54d9">&#9670;&nbsp;</a></span>vec_isinff32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a> vec_isinff32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 4x32-bit vector boolean true values for each float, if infinity. </p>
<p>A IEEE Binary32 infinity has a exponent of 0x7f8 and significand of all zeros.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-13 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a vector boolean int, each containing all 0s(false) or 1s(true). </dd></dl>

</div>
</div>
<a id="acd364c3e220e61061f6c5ecd858a78de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd364c3e220e61061f6c5ecd858a78de">&#9670;&nbsp;</a></span>vec_isnanf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a> vec_isnanf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 4x32-bit vector boolean true values, for each float NaN value. </p>
<p>A IEEE Binary32 NaN value has an exponent between 0x7f8 and the significand is nonzero. The sign bit is ignored.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-13 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a vector boolean int, each containing all 0s(false) or 1s(true). </dd></dl>

</div>
</div>
<a id="a0d808fb7bf9b6603274b1b3fdbe626a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d808fb7bf9b6603274b1b3fdbe626a1">&#9670;&nbsp;</a></span>vec_isnormalf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a> vec_isnormalf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 4x32-bit vector boolean true values, for each float value, if normal (Not NaN, Inf, denormal, or zero). </p>
<p>A IEEE Binary32 normal value has an exponent between 0x008 and 0x7f (a 0x7f8 indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-15 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">5 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a vector boolean int, each containing all 0s(false) or 1s(true). </dd></dl>

</div>
</div>
<a id="a7c112ab3e88b7514180cea612232bcab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c112ab3e88b7514180cea612232bcab">&#9670;&nbsp;</a></span>vec_issubnormalf32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a> vec_issubnormalf32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 4x32-bit vector boolean true values, for each float value that is subnormal (denormal). </p>
<p>A IEEE Binary32 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6-16 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a vector boolean int, each containing all 0s(false) or 1s(true). </dd></dl>

</div>
</div>
<a id="a0b76fdcb61ad12bdbedb3cb6b766a1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b76fdcb61ad12bdbedb3cb6b766a1fc">&#9670;&nbsp;</a></span>vec_iszerof32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#aafeddf1e79ef817440ff01fafb0e00ca">vb32_t</a> vec_iszerof32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a18f1382a0cb269770bbb8387dfcbbe1c">vf32_t</a>&#160;</td>
          <td class="paramname"><em>vf32</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 4x32-bit vector boolean true values, for each float value that is +-0.0. </p>
<p>A IEEE Binary32 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.</p>
<dl class="section note"><dt>Note</dt><dd>This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-13 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">5 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vf32</td><td>a vector of __binary32 values. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a vector boolean int, each containing all 0s(false) or 1s(true). </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 17 2020 17:13:18 for POWER Vector Library Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
