
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _643_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _643_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012586    0.318809    1.374243    1.374243 v _643_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.318809    0.000000    1.374243 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.503231    0.369785    1.744028 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _144_ (net)
                      0.503231    0.000000    1.744028 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.243446    1.987474 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.261947    0.000000    1.987474 v _643_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.987474   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -1.987474   data arrival time
---------------------------------------------------------------------------------------------
                                              1.538565   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011196    0.298454    1.358387    1.358387 v _641_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.298454    0.000000    1.358387 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.420878    0.356613    1.715001 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _141_ (net)
                      0.420878    0.000000    1.715001 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.300669    0.299844    2.014845 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.300669    0.000000    2.014845 v _641_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.014845   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.190205    0.440205   library hold time
                                              0.440205   data required time
---------------------------------------------------------------------------------------------
                                              0.440205   data required time
                                             -2.014845   data arrival time
---------------------------------------------------------------------------------------------
                                              1.574639   slack (MET)


Startpoint: _640_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _640_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019590    0.421374    1.454136    1.454136 v _640_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.421374    0.000000    1.454136 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.476973    0.491545    1.945682 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _139_ (net)
                      0.476973    0.000000    1.945682 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.239315    2.184997 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.261947    0.000000    2.184997 v _640_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.184997   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -2.184997   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736088   slack (MET)


Startpoint: _639_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _639_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023590    0.811273    2.000503    2.000503 ^ _639_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.811273    0.000000    2.000503 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.293241    0.208790    2.209293 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.293241    0.000000    2.209293 v _639_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.209293   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.191875    0.441875   library hold time
                                              0.441875   data required time
---------------------------------------------------------------------------------------------
                                              0.441875   data required time
                                             -2.209293   data arrival time
---------------------------------------------------------------------------------------------
                                              1.767418   slack (MET)


Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012494    0.317462    1.373193    1.373193 v _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.317462    0.000000    1.373193 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002874    0.264886    0.709759    2.082952 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _143_ (net)
                      0.264886    0.000000    2.082952 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.199220    0.614876    2.697828 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.199220    0.000000    2.697828 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.697828   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.214582    0.464582   library hold time
                                              0.464582   data required time
---------------------------------------------------------------------------------------------
                                              0.464582   data required time
                                             -2.697828   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233246   slack (MET)


Startpoint: _645_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _645_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004298    0.303190    1.661080    1.661080 ^ _645_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.303190    0.000000    1.661080 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004900    0.268814    0.246145    1.907225 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _135_ (net)
                      0.268814    0.000000    1.907225 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012006    0.637144    0.461859    2.369084 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _136_ (net)
                      0.637144    0.000000    2.369084 ^ _410_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.265678    0.202763    2.571847 v _410_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _175_ (net)
                      0.265678    0.000000    2.571847 v _411_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.174050    0.468856    3.040703 v _411_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.174050    0.000000    3.040703 v _635_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.040703   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.221279    0.471279   library hold time
                                              0.471279   data required time
---------------------------------------------------------------------------------------------
                                              0.471279   data required time
                                             -3.040703   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569425   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _635_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _635_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _639_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _639_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _640_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _640_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _641_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _641_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _643_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _643_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _644_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _644_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _644_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _645_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _645_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _645_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)



