# MIPSPipeline
Verilog implementation of a 5-stage pipeline processor using MIPS architecture
