# ACMOS_PROJECT: CATEGORY 1

## Tech Plots

Vd=0.4
w=1u

## N_mos circuit:

### ID/W V GM/ID
![nid_w_gm_id](https://github.com/user-attachments/assets/413c7b0c-4dd5-4f77-964f-c8551fd2a675)

### GM*RO V GM/ID
![ngm_ro_v_ngm_id](https://github.com/user-attachments/assets/60a28f95-2d28-4d10-8ea8-63350b4468cb)

### FT V GM/ID
![nft_gm_id](https://github.com/user-attachments/assets/a2f56415-daad-44df-812a-d33e36928516)

## P_MOS Circuit

### ID/W V GM/ID
![pid_w_gm_id](https://github.com/user-attachments/assets/6fc68cf3-9503-4fdd-9bee-04c032761df1)

### GM*RO V GM/ID
![Pgm_ro_v_Pgm_id](https://github.com/user-attachments/assets/076e0736-ab3b-487f-86da-dca55baca61f)

### FT V GM/ID
![pft_gm_id](https://github.com/user-attachments/assets/7c09dd16-4035-4cf8-82e7-6fd6c06f560b)
