FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SYNC_TTL";
2"SYNC24_TTL";
3"UN$1$MC10E116$I1$Q3$1";
4"VEE\G";
5"SYNC_2_P";
6"SYNC_2_N";
7"SYNC24_2_P";
8"SYNC24_2_N";
9"GT_2";
10"GND\G";
11"VEE\G";
12"VTT\G";
13"GT_NIM";
14"SYNC24_N";
15"GT_TTL";
16"GT_N";
17"SYNC_P";
18"VTT\G";
19"GT2_N";
20"UN$1$MC10E116$I1$Q3";
21"GT2_P";
22"SYNC_N";
23"GT_P";
24"SYNC24_P";
25"VCC\G";
26"SYNC24_LVDS_N";
27"SYNC24_LVDS_P";
28"SYNC_LVDS_N";
29"SYNC_LVDS_P";
30"GND\G";
31"VCC\G";
32"GND\G";
33"VEE\G";
34"UN$1$MMBTH81$I9$C";
35"GND\G";
%"MC10E116"
"1","(-3075,2175)","0","ecl","I1";
;
ROOM"CAEN_DIG"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"11;
"GND0"10;
"VBB"0;
"D0"17;
"D1"24;
"D2"23;
"D3"23;
"D4"23;
"D0* \B"22;
"D1* \B"14;
"D2* \B"16;
"D3* \B"16;
"D4* \B"16;
"Q0"5;
"Q1"7;
"Q2"9;
"Q3"3;
"Q4"21;
"Q0* \B"6;
"Q1* \B"8;
"Q2* \B"0;
"Q3* \B"20;
"Q4* \B"19;
"GND1"10;
"GND2"10;
"GND3"10;
"GND4"10;
"GND5"10;
%"RSMD0805"
"1","(-1800,1275)","0","resistors","I10";
;
VALUE"1000"
$LOCATION"?"
ROOM"CAEN_DIG"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"13;
"B<0>"32;
%"RSMD0805"
"1","(-1650,850)","0","resistors","I11";
;
ROOM"CAEN_DIG"
VALUE"1000"
$LOCATION"?"
DIST"FLAT"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"34;
"B<0>"33;
%"OUTPORT"
"1","(-1250,1625)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"DS90LV027"
"1","(-1550,2275)","0","misc","I13";
;
ROOM"CAEN_DIG"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125";
"Q2* \B"26;
"Q1* \B"28;
"Q2"27;
"Q1"29;
"GND"30;
"D2"2;
"D1"1;
"VCC"31;
%"RSMD0805"
"1","(-2675,2975)","1","resistors","I15";
;
ROOM"CAEN_DIG"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE";
"A<0>"9;
"B<0>"12;
%"RSMD0805"
"1","(-2625,2950)","1","resistors","I16";
;
ROOM"CAEN_DIG"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"8;
"B<0>"12;
%"RSMD0805"
"1","(-2600,2950)","1","resistors","I17";
;
ROOM"CAEN_DIG"
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
POSTOL"5%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%";
"A<0>"7;
"B<0>"12;
%"RSMD0805"
"1","(-2575,2950)","1","resistors","I18";
;
ROOM"CAEN_DIG"
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE";
"A<0>"6;
"B<0>"12;
%"RSMD0805"
"1","(-2550,2950)","1","resistors","I19";
;
ROOM"CAEN_DIG"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE";
"A<0>"5;
"B<0>"12;
%"INPORT"
"1","(-3750,2425)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"CSMD0603"
"1","(-2375,2675)","0","capacitors","I20";
;
ROOM"CAEN_DIG"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"35;
"A<0>"4;
%"CSMD0603"
"1","(-2025,2675)","0","capacitors","I21";
;
ROOM"CAEN_DIG"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
POSTOL"10%";
"B<0>"25;
"A<0>"35;
%"CSMD0603"
"1","(-1625,2650)","0","capacitors","I22";
;
PART_NAME"CSMD0603"
VALUE"0.1UF"
ROOM"CAEN_DIG"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
POSTOL"10%";
"B<0>"30;
"A<0>"31;
%"OUTPORT"
"1","(-525,2400)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"OUTPORT"
"1","(-525,2350)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"OUTPORT"
"1","(-525,2275)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"27;
%"OUTPORT"
"1","(-525,2225)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"CSMD0603"
"1","(-3075,2875)","0","capacitors","I27";
;
ROOM"CAEN_DIG"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"10;
"A<0>"11;
%"OUTPORT"
"1","(-1600,1925)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"OUTPORT"
"1","(-2475,1975)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"INPORT"
"1","(-3750,2375)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"OUTPORT"
"1","(-2475,1925)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"RSMD0805"
"1","(-3600,1700)","1","resistors","I31";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"18;
"B<0>"17;
%"RSMD0805"
"1","(-3575,1725)","1","resistors","I32";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"18;
"B<0>"22;
%"RSMD0805"
"1","(-3550,1725)","1","resistors","I33";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"18;
"B<0>"24;
%"RSMD0805"
"1","(-3525,1725)","1","resistors","I34";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"18;
"B<0>"14;
%"RSMD0805"
"1","(-3400,1700)","1","resistors","I35";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"18;
"B<0>"23;
%"RSMD0805"
"1","(-3375,1725)","1","resistors","I36";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"18;
"B<0>"16;
%"OUTPORT"
"1","(-1475,2050)","0","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(-1475,2100)","0","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"INPORT"
"1","(-3750,2325)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(-3750,2275)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-3750,2225)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-3750,2175)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"MC10H125"
"1","(-2250,2225)","0","ecl","I8";
;
ROOM"CAEN_DIG"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200";
"VCC"25;
"GND"35;
"VEE"4;
"Q4"0;
"Q3"15;
"Q2"2;
"Q1"1;
"D4* \B"0;
"D3* \B"20;
"D2* \B"8;
"D1* \B"6;
"D4"0;
"D3"3;
"D2"7;
"D1"5;
"VBB"0;
%"MMBTH81"
"1","(-2150,1100)","0","transistors","I9";
;
ROOM"CAEN_DIG"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"transistors";
"E"13;
"B"9;
"C"34;
END.
