<pre>name: statement_labels_seq
description: sequential block labels check
should_fail: 0
tags: 9.3.5
files: <a href="../../../tests/chapter-9/9.3.5--statement_labels_seq.sv" target="file-frame">tests/chapter-9/9.3.5--statement_labels_seq.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../tests/chapter-9/9.3.5--statement_labels_seq.sv" target="file-frame">tests/chapter-9/9.3.5--statement_labels_seq.sv</a>:12: syntax error, unexpected ':'
</pre>