

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s'
================================================================
* Date:           Mon Apr 29 02:51:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.097 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.135 us|  0.135 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       25|       25|         3|          1|          1|    24|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1249|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|      256|      128|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      435|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      691|     1485|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pjbC  |        0|  64|  32|    0|     6|   24|     1|          144|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pjbC  |        0|  64|  32|    0|     6|   24|     1|          144|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pjbC  |        0|  64|  32|    0|     6|   24|     1|          144|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_U    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pjbC  |        0|  64|  32|    0|     6|   24|     1|          144|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                |                                                                                  |        0| 256| 128|    0|    24|   96|     4|          576|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_154_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln76_fu_190_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_244_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_913_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_216_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_1_fu_441_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_437_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_214                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_216                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_240                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op144_write_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_148_p2              |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln55_1_fu_431_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_2_fu_178_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_3_fu_184_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_164_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln65_10_fu_835_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_11_fu_855_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_1_fu_595_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_2_fu_615_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_3_fu_655_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_4_fu_675_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_5_fu_695_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_6_fu_735_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_7_fu_755_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_8_fu_775_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_9_fu_815_p2             |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_fu_575_p2               |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln76_fu_196_p2               |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln80_fu_250_p2               |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln86_fu_899_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |res_pack_4_fu_647_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_5_fu_727_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_6_fu_807_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_fu_887_p3                |    select|   0|  0|  16|           1|          16|
    |select_ln65_10_fu_847_p3          |    select|   0|  0|  30|           1|          30|
    |select_ln65_1_fu_607_p3           |    select|   0|  0|  30|           1|          30|
    |select_ln65_3_fu_667_p3           |    select|   0|  0|  30|           1|          30|
    |select_ln65_4_fu_687_p3           |    select|   0|  0|  30|           1|          30|
    |select_ln65_6_fu_747_p3           |    select|   0|  0|  30|           1|          30|
    |select_ln65_7_fu_767_p3           |    select|   0|  0|  30|           1|          30|
    |select_ln65_9_fu_827_p3           |    select|   0|  0|  30|           1|          30|
    |select_ln65_fu_587_p3             |    select|   0|  0|  30|           1|          30|
    |select_ln86_fu_905_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_208_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_10_fu_841_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_11_fu_861_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_1_fu_601_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_2_fu_621_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_3_fu_661_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_4_fu_681_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_5_fu_701_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_6_fu_741_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_7_fu_761_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_8_fu_781_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_9_fu_821_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_581_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1249|         758|         786|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_133_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_129  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    5|         10|
    |indvar_flatten_fu_112                    |   9|          2|    5|         10|
    |layer8_out_blk_n                         |   9|          2|    1|          2|
    |layer9_out_blk_n                         |   9|          2|    1|          2|
    |pX                                       |   9|          2|   32|         64|
    |pY                                       |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |sX                                       |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|  175|        350|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_1_reg_968                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                            |   1|   0|    1|          0|
    |ap_done_reg                                                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_129                                              |  32|   0|   32|          0|
    |icmp_ln109_reg_942                                                                   |   1|   0|    1|          0|
    |icmp_ln55_2_reg_950                                                                  |   1|   0|    1|          0|
    |icmp_ln55_3_reg_955                                                                  |   1|   0|    1|          0|
    |icmp_ln55_reg_946                                                                    |   1|   0|    1|          0|
    |icmp_ln55_reg_946_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |icmp_ln76_reg_960                                                                    |   1|   0|    1|          0|
    |icmp_ln80_reg_964                                                                    |   1|   0|    1|          0|
    |indvar_flatten_fu_112                                                                |   5|   0|    5|          0|
    |pX                                                                                   |  32|   0|   32|          0|
    |pY                                                                                   |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a    |  24|   0|   24|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1  |  24|   0|   24|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2  |  24|   0|   24|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3  |  24|   0|   24|          0|
    |res_pack_4_reg_972                                                                   |  16|   0|   16|          0|
    |res_pack_5_reg_977                                                                   |  16|   0|   16|          0|
    |res_pack_6_reg_982                                                                   |  16|   0|   16|          0|
    |res_pack_reg_987                                                                     |  16|   0|   16|          0|
    |sX                                                                                   |  32|   0|   32|          0|
    |sY                                                                                   |  32|   0|   32|          0|
    |start_once_reg                                                                       |   1|   0|    1|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel            |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1          |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2          |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3          |  24|   0|   24|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 435|   0|  435|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>|  return value|
|layer8_out_dout            |   in|   96|     ap_fifo|                                                                layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    6|     ap_fifo|                                                                layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    6|     ap_fifo|                                                                layer8_out|       pointer|
|layer8_out_empty_n         |   in|    1|     ap_fifo|                                                                layer8_out|       pointer|
|layer8_out_read            |  out|    1|     ap_fifo|                                                                layer8_out|       pointer|
|layer9_out_din             |  out|   64|     ap_fifo|                                                                layer9_out|       pointer|
|layer9_out_num_data_valid  |   in|    4|     ap_fifo|                                                                layer9_out|       pointer|
|layer9_out_fifo_cap        |   in|    4|     ap_fifo|                                                                layer9_out|       pointer|
|layer9_out_full_n          |   in|    1|     ap_fifo|                                                                layer9_out|       pointer|
|layer9_out_write           |  out|    1|     ap_fifo|                                                                layer9_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

