ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ssd1306.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/ssd1306.c"
  20              		.section	.text.ssd1306_WriteCommand,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	ssd1306_WriteCommand:
  27              	.LVL0:
  28              	.LFB130:
   1:Core/Src/ssd1306.c **** #include "ssd1306.h"
   2:Core/Src/ssd1306.c **** 
   3:Core/Src/ssd1306.c **** 
   4:Core/Src/ssd1306.c **** // Screenbuffer
   5:Core/Src/ssd1306.c **** static uint8_t SSD1306_Buffer[SSD1306_WIDTH * SSD1306_HEIGHT / 8];
   6:Core/Src/ssd1306.c **** 
   7:Core/Src/ssd1306.c **** // Screen object
   8:Core/Src/ssd1306.c **** static SSD1306_t SSD1306;
   9:Core/Src/ssd1306.c **** 
  10:Core/Src/ssd1306.c **** 
  11:Core/Src/ssd1306.c **** //
  12:Core/Src/ssd1306.c **** //  Send a byte to the command register
  13:Core/Src/ssd1306.c **** //
  14:Core/Src/ssd1306.c **** static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
  15:Core/Src/ssd1306.c **** {
  29              		.loc 1 15 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 15 1 is_stmt 0 view .LVU1
  34 0000 00B5     		push	{lr}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              		.cfi_def_cfa_offset 32
  39 0004 8DF81710 		strb	r1, [sp, #23]
  16:Core/Src/ssd1306.c ****     return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
  40              		.loc 1 16 5 is_stmt 1 view .LVU2
  41              		.loc 1 16 12 is_stmt 0 view .LVU3
  42 0008 0A23     		movs	r3, #10
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 2


  43 000a 0293     		str	r3, [sp, #8]
  44 000c 0123     		movs	r3, #1
  45 000e 0193     		str	r3, [sp, #4]
  46 0010 0DF11702 		add	r2, sp, #23
  47 0014 0092     		str	r2, [sp]
  48 0016 0022     		movs	r2, #0
  49 0018 7821     		movs	r1, #120
  50              	.LVL1:
  51              		.loc 1 16 12 view .LVU4
  52 001a FFF7FEFF 		bl	HAL_I2C_Mem_Write
  53              	.LVL2:
  17:Core/Src/ssd1306.c **** }
  54              		.loc 1 17 1 view .LVU5
  55 001e 07B0     		add	sp, sp, #28
  56              		.cfi_def_cfa_offset 4
  57              		@ sp needed
  58 0020 5DF804FB 		ldr	pc, [sp], #4
  59              		.cfi_endproc
  60              	.LFE130:
  62              		.section	.text.ssd1306_Fill,"ax",%progbits
  63              		.align	1
  64              		.global	ssd1306_Fill
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  69              	ssd1306_Fill:
  70              	.LVL3:
  71              	.LFB132:
  18:Core/Src/ssd1306.c **** 
  19:Core/Src/ssd1306.c **** 
  20:Core/Src/ssd1306.c **** //
  21:Core/Src/ssd1306.c **** //  Initialize the oled screen
  22:Core/Src/ssd1306.c **** //
  23:Core/Src/ssd1306.c **** uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
  24:Core/Src/ssd1306.c **** {
  25:Core/Src/ssd1306.c ****     // Wait for the screen to boot
  26:Core/Src/ssd1306.c ****     HAL_Delay(100);
  27:Core/Src/ssd1306.c ****     int status = 0;
  28:Core/Src/ssd1306.c **** 
  29:Core/Src/ssd1306.c ****     // Init LCD
  30:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
  31:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
  32:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addr
  33:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mod
  34:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
  35:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
  36:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
  37:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
  38:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
  39:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xFF);
  40:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
  41:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
  42:Core/Src/ssd1306.c **** 
  43:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
  44:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
  45:Core/Src/ssd1306.c **** 
  46:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ig
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 3


  47:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
  48:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
  49:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator freq
  50:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
  51:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
  52:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x22);
  53:Core/Src/ssd1306.c **** 
  54:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
  55:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CO
  56:Core/Src/ssd1306.c **** 
  57:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
  58:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
  59:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
  60:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x14);   //
  61:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
  62:Core/Src/ssd1306.c **** 
  63:Core/Src/ssd1306.c ****     if (status != 0) {
  64:Core/Src/ssd1306.c ****         return 1;
  65:Core/Src/ssd1306.c ****     }
  66:Core/Src/ssd1306.c **** 
  67:Core/Src/ssd1306.c ****     // Clear screen
  68:Core/Src/ssd1306.c ****     ssd1306_Fill(Black);
  69:Core/Src/ssd1306.c **** 
  70:Core/Src/ssd1306.c ****     // Flush buffer to screen
  71:Core/Src/ssd1306.c ****     ssd1306_UpdateScreen(hi2c);
  72:Core/Src/ssd1306.c **** 
  73:Core/Src/ssd1306.c ****     // Set default values for screen object
  74:Core/Src/ssd1306.c ****     SSD1306.CurrentX = 0;
  75:Core/Src/ssd1306.c ****     SSD1306.CurrentY = 0;
  76:Core/Src/ssd1306.c **** 
  77:Core/Src/ssd1306.c ****     SSD1306.Initialized = 1;
  78:Core/Src/ssd1306.c **** 
  79:Core/Src/ssd1306.c ****     return 0;
  80:Core/Src/ssd1306.c **** }
  81:Core/Src/ssd1306.c **** 
  82:Core/Src/ssd1306.c **** //
  83:Core/Src/ssd1306.c **** //  Fill the whole screen with the given color
  84:Core/Src/ssd1306.c **** //
  85:Core/Src/ssd1306.c **** void ssd1306_Fill(SSD1306_COLOR color)
  86:Core/Src/ssd1306.c **** {
  72              		.loc 1 86 1 is_stmt 1 view -0
  73              		.cfi_startproc
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		@ link register save eliminated.
  87:Core/Src/ssd1306.c ****     // Fill screenbuffer with a constant value (color)
  88:Core/Src/ssd1306.c ****     uint32_t i;
  77              		.loc 1 88 5 view .LVU7
  89:Core/Src/ssd1306.c **** 
  90:Core/Src/ssd1306.c ****     for(i = 0; i < sizeof(SSD1306_Buffer); i++)
  78              		.loc 1 90 5 view .LVU8
  79              		.loc 1 90 11 is_stmt 0 view .LVU9
  80 0000 0023     		movs	r3, #0
  81              		.loc 1 90 5 view .LVU10
  82 0002 03E0     		b	.L4
  83              	.LVL4:
  84              	.L7:
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 4


  91:Core/Src/ssd1306.c ****     {
  92:Core/Src/ssd1306.c ****         SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
  85              		.loc 1 92 27 view .LVU11
  86 0004 FF21     		movs	r1, #255
  87              	.L5:
  88              		.loc 1 92 27 discriminator 4 view .LVU12
  89 0006 054A     		ldr	r2, .L9
  90 0008 D154     		strb	r1, [r2, r3]
  90:Core/Src/ssd1306.c ****     {
  91              		.loc 1 90 45 is_stmt 1 discriminator 4 view .LVU13
  92 000a 0133     		adds	r3, r3, #1
  93              	.LVL5:
  94              	.L4:
  90:Core/Src/ssd1306.c ****     {
  95              		.loc 1 90 18 discriminator 2 view .LVU14
  96 000c B3F5806F 		cmp	r3, #1024
  97 0010 03D2     		bcs	.L8
  98              		.loc 1 92 9 view .LVU15
  99              		.loc 1 92 27 is_stmt 0 view .LVU16
 100 0012 0028     		cmp	r0, #0
 101 0014 F6D1     		bne	.L7
 102 0016 0146     		mov	r1, r0
 103 0018 F5E7     		b	.L5
 104              	.L8:
  93:Core/Src/ssd1306.c ****     }
  94:Core/Src/ssd1306.c **** }
 105              		.loc 1 94 1 view .LVU17
 106 001a 7047     		bx	lr
 107              	.L10:
 108              		.align	2
 109              	.L9:
 110 001c 00000000 		.word	SSD1306_Buffer
 111              		.cfi_endproc
 112              	.LFE132:
 114              		.section	.text.ssd1306_UpdateScreen,"ax",%progbits
 115              		.align	1
 116              		.global	ssd1306_UpdateScreen
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 121              	ssd1306_UpdateScreen:
 122              	.LVL6:
 123              	.LFB133:
  95:Core/Src/ssd1306.c **** 
  96:Core/Src/ssd1306.c **** //
  97:Core/Src/ssd1306.c **** //  Write the screenbuffer with changed to the screen
  98:Core/Src/ssd1306.c **** //
  99:Core/Src/ssd1306.c **** void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
 100:Core/Src/ssd1306.c **** {
 124              		.loc 1 100 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		.loc 1 100 1 is_stmt 0 view .LVU19
 129 0000 30B5     		push	{r4, r5, lr}
 130              		.cfi_def_cfa_offset 12
 131              		.cfi_offset 4, -12
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 5


 132              		.cfi_offset 5, -8
 133              		.cfi_offset 14, -4
 134 0002 85B0     		sub	sp, sp, #20
 135              		.cfi_def_cfa_offset 32
 136 0004 0546     		mov	r5, r0
 101:Core/Src/ssd1306.c ****     uint8_t i;
 137              		.loc 1 101 5 is_stmt 1 view .LVU20
 102:Core/Src/ssd1306.c **** 
 103:Core/Src/ssd1306.c ****     for (i = 0; i < 8; i++) {
 138              		.loc 1 103 5 view .LVU21
 139              	.LVL7:
 140              		.loc 1 103 12 is_stmt 0 view .LVU22
 141 0006 0024     		movs	r4, #0
 142              		.loc 1 103 5 view .LVU23
 143 0008 1DE0     		b	.L12
 144              	.LVL8:
 145              	.L13:
 104:Core/Src/ssd1306.c ****         ssd1306_WriteCommand(hi2c, 0xB0 + i);
 146              		.loc 1 104 9 is_stmt 1 discriminator 3 view .LVU24
 147 000a A4F15001 		sub	r1, r4, #80
 148 000e C9B2     		uxtb	r1, r1
 149 0010 2846     		mov	r0, r5
 150 0012 FFF7FEFF 		bl	ssd1306_WriteCommand
 151              	.LVL9:
 105:Core/Src/ssd1306.c ****         ssd1306_WriteCommand(hi2c, 0x00);
 152              		.loc 1 105 9 discriminator 3 view .LVU25
 153 0016 0021     		movs	r1, #0
 154 0018 2846     		mov	r0, r5
 155 001a FFF7FEFF 		bl	ssd1306_WriteCommand
 156              	.LVL10:
 106:Core/Src/ssd1306.c ****         ssd1306_WriteCommand(hi2c, 0x10);
 157              		.loc 1 106 9 discriminator 3 view .LVU26
 158 001e 1021     		movs	r1, #16
 159 0020 2846     		mov	r0, r5
 160 0022 FFF7FEFF 		bl	ssd1306_WriteCommand
 161              	.LVL11:
 107:Core/Src/ssd1306.c **** 
 108:Core/Src/ssd1306.c ****         HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1
 162              		.loc 1 108 9 discriminator 3 view .LVU27
 163 0026 6423     		movs	r3, #100
 164 0028 0293     		str	r3, [sp, #8]
 165 002a 8023     		movs	r3, #128
 166 002c 0193     		str	r3, [sp, #4]
 167 002e 084B     		ldr	r3, .L15
 168 0030 03EBC413 		add	r3, r3, r4, lsl #7
 169 0034 0093     		str	r3, [sp]
 170 0036 0123     		movs	r3, #1
 171 0038 4022     		movs	r2, #64
 172 003a 7821     		movs	r1, #120
 173 003c 2846     		mov	r0, r5
 174 003e FFF7FEFF 		bl	HAL_I2C_Mem_Write
 175              	.LVL12:
 103:Core/Src/ssd1306.c ****         ssd1306_WriteCommand(hi2c, 0xB0 + i);
 176              		.loc 1 103 25 discriminator 3 view .LVU28
 177 0042 0134     		adds	r4, r4, #1
 178              	.LVL13:
 103:Core/Src/ssd1306.c ****         ssd1306_WriteCommand(hi2c, 0xB0 + i);
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 6


 179              		.loc 1 103 25 is_stmt 0 discriminator 3 view .LVU29
 180 0044 E4B2     		uxtb	r4, r4
 181              	.LVL14:
 182              	.L12:
 103:Core/Src/ssd1306.c ****         ssd1306_WriteCommand(hi2c, 0xB0 + i);
 183              		.loc 1 103 19 is_stmt 1 discriminator 1 view .LVU30
 184 0046 072C     		cmp	r4, #7
 185 0048 DFD9     		bls	.L13
 109:Core/Src/ssd1306.c ****     }
 110:Core/Src/ssd1306.c **** }
 186              		.loc 1 110 1 is_stmt 0 view .LVU31
 187 004a 05B0     		add	sp, sp, #20
 188              		.cfi_def_cfa_offset 12
 189              		@ sp needed
 190 004c 30BD     		pop	{r4, r5, pc}
 191              	.LVL15:
 192              	.L16:
 193              		.loc 1 110 1 view .LVU32
 194 004e 00BF     		.align	2
 195              	.L15:
 196 0050 00000000 		.word	SSD1306_Buffer
 197              		.cfi_endproc
 198              	.LFE133:
 200              		.section	.text.ssd1306_Init,"ax",%progbits
 201              		.align	1
 202              		.global	ssd1306_Init
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	ssd1306_Init:
 208              	.LVL16:
 209              	.LFB131:
  24:Core/Src/ssd1306.c ****     // Wait for the screen to boot
 210              		.loc 1 24 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
  24:Core/Src/ssd1306.c ****     // Wait for the screen to boot
 214              		.loc 1 24 1 is_stmt 0 view .LVU34
 215 0000 38B5     		push	{r3, r4, r5, lr}
 216              		.cfi_def_cfa_offset 16
 217              		.cfi_offset 3, -16
 218              		.cfi_offset 4, -12
 219              		.cfi_offset 5, -8
 220              		.cfi_offset 14, -4
 221 0002 0446     		mov	r4, r0
  26:Core/Src/ssd1306.c ****     int status = 0;
 222              		.loc 1 26 5 is_stmt 1 view .LVU35
 223 0004 6420     		movs	r0, #100
 224              	.LVL17:
  26:Core/Src/ssd1306.c ****     int status = 0;
 225              		.loc 1 26 5 is_stmt 0 view .LVU36
 226 0006 FFF7FEFF 		bl	HAL_Delay
 227              	.LVL18:
  27:Core/Src/ssd1306.c **** 
 228              		.loc 1 27 5 is_stmt 1 view .LVU37
  30:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 7


 229              		.loc 1 30 5 view .LVU38
  30:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 230              		.loc 1 30 15 is_stmt 0 view .LVU39
 231 000a AE21     		movs	r1, #174
 232 000c 2046     		mov	r0, r4
 233 000e FFF7FEFF 		bl	ssd1306_WriteCommand
 234              	.LVL19:
 235 0012 0546     		mov	r5, r0
 236              	.LVL20:
  31:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addr
 237              		.loc 1 31 5 is_stmt 1 view .LVU40
  31:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addr
 238              		.loc 1 31 15 is_stmt 0 view .LVU41
 239 0014 2021     		movs	r1, #32
 240 0016 2046     		mov	r0, r4
 241              	.LVL21:
  31:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addr
 242              		.loc 1 31 15 view .LVU42
 243 0018 FFF7FEFF 		bl	ssd1306_WriteCommand
 244              	.LVL22:
  31:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addr
 245              		.loc 1 31 12 view .LVU43
 246 001c 0544     		add	r5, r5, r0
 247              	.LVL23:
  32:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mod
 248              		.loc 1 32 5 is_stmt 1 view .LVU44
  32:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mod
 249              		.loc 1 32 15 is_stmt 0 view .LVU45
 250 001e 1021     		movs	r1, #16
 251 0020 2046     		mov	r0, r4
 252 0022 FFF7FEFF 		bl	ssd1306_WriteCommand
 253              	.LVL24:
  32:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mod
 254              		.loc 1 32 12 view .LVU46
 255 0026 0544     		add	r5, r5, r0
 256              	.LVL25:
  33:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 257              		.loc 1 33 5 is_stmt 1 view .LVU47
  33:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 258              		.loc 1 33 15 is_stmt 0 view .LVU48
 259 0028 B021     		movs	r1, #176
 260 002a 2046     		mov	r0, r4
 261 002c FFF7FEFF 		bl	ssd1306_WriteCommand
 262              	.LVL26:
  33:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 263              		.loc 1 33 12 view .LVU49
 264 0030 0544     		add	r5, r5, r0
 265              	.LVL27:
  34:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 266              		.loc 1 34 5 is_stmt 1 view .LVU50
  34:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 267              		.loc 1 34 15 is_stmt 0 view .LVU51
 268 0032 C821     		movs	r1, #200
 269 0034 2046     		mov	r0, r4
 270 0036 FFF7FEFF 		bl	ssd1306_WriteCommand
 271              	.LVL28:
  34:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 8


 272              		.loc 1 34 12 view .LVU52
 273 003a 0544     		add	r5, r5, r0
 274              	.LVL29:
  35:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 275              		.loc 1 35 5 is_stmt 1 view .LVU53
  35:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 276              		.loc 1 35 15 is_stmt 0 view .LVU54
 277 003c 0021     		movs	r1, #0
 278 003e 2046     		mov	r0, r4
 279 0040 FFF7FEFF 		bl	ssd1306_WriteCommand
 280              	.LVL30:
  35:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 281              		.loc 1 35 12 view .LVU55
 282 0044 0544     		add	r5, r5, r0
 283              	.LVL31:
  36:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 284              		.loc 1 36 5 is_stmt 1 view .LVU56
  36:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 285              		.loc 1 36 15 is_stmt 0 view .LVU57
 286 0046 1021     		movs	r1, #16
 287 0048 2046     		mov	r0, r4
 288 004a FFF7FEFF 		bl	ssd1306_WriteCommand
 289              	.LVL32:
  36:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 290              		.loc 1 36 12 view .LVU58
 291 004e 0544     		add	r5, r5, r0
 292              	.LVL33:
  37:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 293              		.loc 1 37 5 is_stmt 1 view .LVU59
  37:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 294              		.loc 1 37 15 is_stmt 0 view .LVU60
 295 0050 4021     		movs	r1, #64
 296 0052 2046     		mov	r0, r4
 297 0054 FFF7FEFF 		bl	ssd1306_WriteCommand
 298              	.LVL34:
  37:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 299              		.loc 1 37 12 view .LVU61
 300 0058 0544     		add	r5, r5, r0
 301              	.LVL35:
  38:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xFF);
 302              		.loc 1 38 5 is_stmt 1 view .LVU62
  38:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xFF);
 303              		.loc 1 38 15 is_stmt 0 view .LVU63
 304 005a 8121     		movs	r1, #129
 305 005c 2046     		mov	r0, r4
 306 005e FFF7FEFF 		bl	ssd1306_WriteCommand
 307              	.LVL36:
  38:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xFF);
 308              		.loc 1 38 12 view .LVU64
 309 0062 0544     		add	r5, r5, r0
 310              	.LVL37:
  39:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 311              		.loc 1 39 5 is_stmt 1 view .LVU65
  39:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 312              		.loc 1 39 15 is_stmt 0 view .LVU66
 313 0064 FF21     		movs	r1, #255
 314 0066 2046     		mov	r0, r4
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 9


 315 0068 FFF7FEFF 		bl	ssd1306_WriteCommand
 316              	.LVL38:
  39:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 317              		.loc 1 39 12 view .LVU67
 318 006c 0544     		add	r5, r5, r0
 319              	.LVL39:
  40:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 320              		.loc 1 40 5 is_stmt 1 view .LVU68
  40:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 321              		.loc 1 40 15 is_stmt 0 view .LVU69
 322 006e A121     		movs	r1, #161
 323 0070 2046     		mov	r0, r4
 324 0072 FFF7FEFF 		bl	ssd1306_WriteCommand
 325              	.LVL40:
  40:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 326              		.loc 1 40 12 view .LVU70
 327 0076 0544     		add	r5, r5, r0
 328              	.LVL41:
  41:Core/Src/ssd1306.c **** 
 329              		.loc 1 41 5 is_stmt 1 view .LVU71
  41:Core/Src/ssd1306.c **** 
 330              		.loc 1 41 15 is_stmt 0 view .LVU72
 331 0078 A621     		movs	r1, #166
 332 007a 2046     		mov	r0, r4
 333 007c FFF7FEFF 		bl	ssd1306_WriteCommand
 334              	.LVL42:
  41:Core/Src/ssd1306.c **** 
 335              		.loc 1 41 12 view .LVU73
 336 0080 0544     		add	r5, r5, r0
 337              	.LVL43:
  43:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 338              		.loc 1 43 5 is_stmt 1 view .LVU74
  43:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 339              		.loc 1 43 15 is_stmt 0 view .LVU75
 340 0082 A821     		movs	r1, #168
 341 0084 2046     		mov	r0, r4
 342 0086 FFF7FEFF 		bl	ssd1306_WriteCommand
 343              	.LVL44:
  43:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 344              		.loc 1 43 12 view .LVU76
 345 008a 0544     		add	r5, r5, r0
 346              	.LVL45:
  44:Core/Src/ssd1306.c **** 
 347              		.loc 1 44 5 is_stmt 1 view .LVU77
  44:Core/Src/ssd1306.c **** 
 348              		.loc 1 44 15 is_stmt 0 view .LVU78
 349 008c 3F21     		movs	r1, #63
 350 008e 2046     		mov	r0, r4
 351 0090 FFF7FEFF 		bl	ssd1306_WriteCommand
 352              	.LVL46:
  44:Core/Src/ssd1306.c **** 
 353              		.loc 1 44 12 view .LVU79
 354 0094 0544     		add	r5, r5, r0
 355              	.LVL47:
  46:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 356              		.loc 1 46 5 is_stmt 1 view .LVU80
  46:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 10


 357              		.loc 1 46 15 is_stmt 0 view .LVU81
 358 0096 A421     		movs	r1, #164
 359 0098 2046     		mov	r0, r4
 360 009a FFF7FEFF 		bl	ssd1306_WriteCommand
 361              	.LVL48:
  46:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 362              		.loc 1 46 12 view .LVU82
 363 009e 0544     		add	r5, r5, r0
 364              	.LVL49:
  47:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 365              		.loc 1 47 5 is_stmt 1 view .LVU83
  47:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 366              		.loc 1 47 15 is_stmt 0 view .LVU84
 367 00a0 D321     		movs	r1, #211
 368 00a2 2046     		mov	r0, r4
 369 00a4 FFF7FEFF 		bl	ssd1306_WriteCommand
 370              	.LVL50:
  47:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 371              		.loc 1 47 12 view .LVU85
 372 00a8 0544     		add	r5, r5, r0
 373              	.LVL51:
  48:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator freq
 374              		.loc 1 48 5 is_stmt 1 view .LVU86
  48:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator freq
 375              		.loc 1 48 15 is_stmt 0 view .LVU87
 376 00aa 0021     		movs	r1, #0
 377 00ac 2046     		mov	r0, r4
 378 00ae FFF7FEFF 		bl	ssd1306_WriteCommand
 379              	.LVL52:
  48:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator freq
 380              		.loc 1 48 12 view .LVU88
 381 00b2 0544     		add	r5, r5, r0
 382              	.LVL53:
  49:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 383              		.loc 1 49 5 is_stmt 1 view .LVU89
  49:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 384              		.loc 1 49 15 is_stmt 0 view .LVU90
 385 00b4 D521     		movs	r1, #213
 386 00b6 2046     		mov	r0, r4
 387 00b8 FFF7FEFF 		bl	ssd1306_WriteCommand
 388              	.LVL54:
  49:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 389              		.loc 1 49 12 view .LVU91
 390 00bc 0544     		add	r5, r5, r0
 391              	.LVL55:
  50:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 392              		.loc 1 50 5 is_stmt 1 view .LVU92
  50:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 393              		.loc 1 50 15 is_stmt 0 view .LVU93
 394 00be F021     		movs	r1, #240
 395 00c0 2046     		mov	r0, r4
 396 00c2 FFF7FEFF 		bl	ssd1306_WriteCommand
 397              	.LVL56:
  50:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 398              		.loc 1 50 12 view .LVU94
 399 00c6 0544     		add	r5, r5, r0
 400              	.LVL57:
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 11


  51:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x22);
 401              		.loc 1 51 5 is_stmt 1 view .LVU95
  51:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x22);
 402              		.loc 1 51 15 is_stmt 0 view .LVU96
 403 00c8 D921     		movs	r1, #217
 404 00ca 2046     		mov	r0, r4
 405 00cc FFF7FEFF 		bl	ssd1306_WriteCommand
 406              	.LVL58:
  51:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x22);
 407              		.loc 1 51 12 view .LVU97
 408 00d0 0544     		add	r5, r5, r0
 409              	.LVL59:
  52:Core/Src/ssd1306.c **** 
 410              		.loc 1 52 5 is_stmt 1 view .LVU98
  52:Core/Src/ssd1306.c **** 
 411              		.loc 1 52 15 is_stmt 0 view .LVU99
 412 00d2 2221     		movs	r1, #34
 413 00d4 2046     		mov	r0, r4
 414 00d6 FFF7FEFF 		bl	ssd1306_WriteCommand
 415              	.LVL60:
  52:Core/Src/ssd1306.c **** 
 416              		.loc 1 52 12 view .LVU100
 417 00da 0544     		add	r5, r5, r0
 418              	.LVL61:
  54:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CO
 419              		.loc 1 54 5 is_stmt 1 view .LVU101
  54:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CO
 420              		.loc 1 54 15 is_stmt 0 view .LVU102
 421 00dc DA21     		movs	r1, #218
 422 00de 2046     		mov	r0, r4
 423 00e0 FFF7FEFF 		bl	ssd1306_WriteCommand
 424              	.LVL62:
  54:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CO
 425              		.loc 1 54 12 view .LVU103
 426 00e4 0544     		add	r5, r5, r0
 427              	.LVL63:
  55:Core/Src/ssd1306.c **** 
 428              		.loc 1 55 5 is_stmt 1 view .LVU104
  55:Core/Src/ssd1306.c **** 
 429              		.loc 1 55 15 is_stmt 0 view .LVU105
 430 00e6 1221     		movs	r1, #18
 431 00e8 2046     		mov	r0, r4
 432 00ea FFF7FEFF 		bl	ssd1306_WriteCommand
 433              	.LVL64:
  55:Core/Src/ssd1306.c **** 
 434              		.loc 1 55 12 view .LVU106
 435 00ee 0544     		add	r5, r5, r0
 436              	.LVL65:
  57:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 437              		.loc 1 57 5 is_stmt 1 view .LVU107
  57:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 438              		.loc 1 57 15 is_stmt 0 view .LVU108
 439 00f0 DB21     		movs	r1, #219
 440 00f2 2046     		mov	r0, r4
 441 00f4 FFF7FEFF 		bl	ssd1306_WriteCommand
 442              	.LVL66:
  57:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 12


 443              		.loc 1 57 12 view .LVU109
 444 00f8 0544     		add	r5, r5, r0
 445              	.LVL67:
  58:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 446              		.loc 1 58 5 is_stmt 1 view .LVU110
  58:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 447              		.loc 1 58 15 is_stmt 0 view .LVU111
 448 00fa 2021     		movs	r1, #32
 449 00fc 2046     		mov	r0, r4
 450 00fe FFF7FEFF 		bl	ssd1306_WriteCommand
 451              	.LVL68:
  58:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 452              		.loc 1 58 12 view .LVU112
 453 0102 0544     		add	r5, r5, r0
 454              	.LVL69:
  59:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x14);   //
 455              		.loc 1 59 5 is_stmt 1 view .LVU113
  59:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x14);   //
 456              		.loc 1 59 15 is_stmt 0 view .LVU114
 457 0104 8D21     		movs	r1, #141
 458 0106 2046     		mov	r0, r4
 459 0108 FFF7FEFF 		bl	ssd1306_WriteCommand
 460              	.LVL70:
  59:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0x14);   //
 461              		.loc 1 59 12 view .LVU115
 462 010c 0544     		add	r5, r5, r0
 463              	.LVL71:
  60:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 464              		.loc 1 60 5 is_stmt 1 view .LVU116
  60:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 465              		.loc 1 60 15 is_stmt 0 view .LVU117
 466 010e 1421     		movs	r1, #20
 467 0110 2046     		mov	r0, r4
 468 0112 FFF7FEFF 		bl	ssd1306_WriteCommand
 469              	.LVL72:
  60:Core/Src/ssd1306.c ****     status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 470              		.loc 1 60 12 view .LVU118
 471 0116 0544     		add	r5, r5, r0
 472              	.LVL73:
  61:Core/Src/ssd1306.c **** 
 473              		.loc 1 61 5 is_stmt 1 view .LVU119
  61:Core/Src/ssd1306.c **** 
 474              		.loc 1 61 15 is_stmt 0 view .LVU120
 475 0118 AF21     		movs	r1, #175
 476 011a 2046     		mov	r0, r4
 477 011c FFF7FEFF 		bl	ssd1306_WriteCommand
 478              	.LVL74:
  63:Core/Src/ssd1306.c ****         return 1;
 479              		.loc 1 63 5 is_stmt 1 view .LVU121
  63:Core/Src/ssd1306.c ****         return 1;
 480              		.loc 1 63 8 is_stmt 0 view .LVU122
 481 0120 E842     		cmn	r0, r5
 482 0122 01D0     		beq	.L21
  64:Core/Src/ssd1306.c ****     }
 483              		.loc 1 64 16 view .LVU123
 484 0124 0120     		movs	r0, #1
 485              	.LVL75:
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 13


 486              	.L18:
  80:Core/Src/ssd1306.c **** 
 487              		.loc 1 80 1 view .LVU124
 488 0126 38BD     		pop	{r3, r4, r5, pc}
 489              	.LVL76:
 490              	.L21:
  68:Core/Src/ssd1306.c **** 
 491              		.loc 1 68 5 is_stmt 1 view .LVU125
 492 0128 0020     		movs	r0, #0
 493              	.LVL77:
  68:Core/Src/ssd1306.c **** 
 494              		.loc 1 68 5 is_stmt 0 view .LVU126
 495 012a FFF7FEFF 		bl	ssd1306_Fill
 496              	.LVL78:
  71:Core/Src/ssd1306.c **** 
 497              		.loc 1 71 5 is_stmt 1 view .LVU127
 498 012e 2046     		mov	r0, r4
 499 0130 FFF7FEFF 		bl	ssd1306_UpdateScreen
 500              	.LVL79:
  74:Core/Src/ssd1306.c ****     SSD1306.CurrentY = 0;
 501              		.loc 1 74 5 view .LVU128
  74:Core/Src/ssd1306.c ****     SSD1306.CurrentY = 0;
 502              		.loc 1 74 22 is_stmt 0 view .LVU129
 503 0134 034B     		ldr	r3, .L22
 504 0136 0020     		movs	r0, #0
 505 0138 1880     		strh	r0, [r3]	@ movhi
  75:Core/Src/ssd1306.c **** 
 506              		.loc 1 75 5 is_stmt 1 view .LVU130
  75:Core/Src/ssd1306.c **** 
 507              		.loc 1 75 22 is_stmt 0 view .LVU131
 508 013a 5880     		strh	r0, [r3, #2]	@ movhi
  77:Core/Src/ssd1306.c **** 
 509              		.loc 1 77 5 is_stmt 1 view .LVU132
  77:Core/Src/ssd1306.c **** 
 510              		.loc 1 77 25 is_stmt 0 view .LVU133
 511 013c 0122     		movs	r2, #1
 512 013e 5A71     		strb	r2, [r3, #5]
  79:Core/Src/ssd1306.c **** }
 513              		.loc 1 79 5 is_stmt 1 view .LVU134
  79:Core/Src/ssd1306.c **** }
 514              		.loc 1 79 12 is_stmt 0 view .LVU135
 515 0140 F1E7     		b	.L18
 516              	.L23:
 517 0142 00BF     		.align	2
 518              	.L22:
 519 0144 00000000 		.word	SSD1306
 520              		.cfi_endproc
 521              	.LFE131:
 523              		.section	.text.ssd1306_DrawPixel,"ax",%progbits
 524              		.align	1
 525              		.global	ssd1306_DrawPixel
 526              		.syntax unified
 527              		.thumb
 528              		.thumb_func
 530              	ssd1306_DrawPixel:
 531              	.LVL80:
 532              	.LFB134:
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 14


 111:Core/Src/ssd1306.c **** 
 112:Core/Src/ssd1306.c **** //
 113:Core/Src/ssd1306.c **** //  Draw one pixel in the screenbuffer
 114:Core/Src/ssd1306.c **** //  X => X Coordinate
 115:Core/Src/ssd1306.c **** //  Y => Y Coordinate
 116:Core/Src/ssd1306.c **** //  color => Pixel color
 117:Core/Src/ssd1306.c **** //
 118:Core/Src/ssd1306.c **** void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
 119:Core/Src/ssd1306.c **** {
 533              		.loc 1 119 1 is_stmt 1 view -0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537              		@ link register save eliminated.
 120:Core/Src/ssd1306.c ****     if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 538              		.loc 1 120 5 view .LVU137
 539              		.loc 1 120 8 is_stmt 0 view .LVU138
 540 0000 10F0800F 		tst	r0, #128
 541 0004 25D1     		bne	.L29
 542              		.loc 1 120 28 discriminator 1 view .LVU139
 543 0006 3F29     		cmp	r1, #63
 544 0008 23D8     		bhi	.L29
 119:Core/Src/ssd1306.c ****     if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 545              		.loc 1 119 1 view .LVU140
 546 000a 10B4     		push	{r4}
 547              		.cfi_def_cfa_offset 4
 548              		.cfi_offset 4, -4
 121:Core/Src/ssd1306.c ****     {
 122:Core/Src/ssd1306.c ****         // Don't write outside the buffer
 123:Core/Src/ssd1306.c ****         return;
 124:Core/Src/ssd1306.c ****     }
 125:Core/Src/ssd1306.c **** 
 126:Core/Src/ssd1306.c ****     // Check if pixel should be inverted
 127:Core/Src/ssd1306.c ****     if (SSD1306.Inverted)
 549              		.loc 1 127 5 is_stmt 1 view .LVU141
 550              		.loc 1 127 16 is_stmt 0 view .LVU142
 551 000c 114B     		ldr	r3, .L33
 552 000e 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 553              		.loc 1 127 8 view .LVU143
 554 0010 13B1     		cbz	r3, .L26
 128:Core/Src/ssd1306.c ****     {
 129:Core/Src/ssd1306.c ****         color = (SSD1306_COLOR)!color;
 555              		.loc 1 129 9 is_stmt 1 view .LVU144
 556              		.loc 1 129 17 is_stmt 0 view .LVU145
 557 0012 B2FA82F2 		clz	r2, r2
 558              	.LVL81:
 559              		.loc 1 129 17 view .LVU146
 560 0016 5209     		lsrs	r2, r2, #5
 561              	.LVL82:
 562              	.L26:
 130:Core/Src/ssd1306.c ****     }
 131:Core/Src/ssd1306.c **** 
 132:Core/Src/ssd1306.c ****     // Draw in the correct color
 133:Core/Src/ssd1306.c ****     if (color == White)
 563              		.loc 1 133 5 is_stmt 1 view .LVU147
 564              		.loc 1 133 8 is_stmt 0 view .LVU148
 565 0018 012A     		cmp	r2, #1
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 15


 566 001a 0FD0     		beq	.L32
 134:Core/Src/ssd1306.c ****     {
 135:Core/Src/ssd1306.c ****         SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 136:Core/Src/ssd1306.c ****     }
 137:Core/Src/ssd1306.c ****     else
 138:Core/Src/ssd1306.c ****     {
 139:Core/Src/ssd1306.c ****         SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 567              		.loc 1 139 9 is_stmt 1 view .LVU149
 568              		.loc 1 139 23 is_stmt 0 view .LVU150
 569 001c CB08     		lsrs	r3, r1, #3
 570 001e 00EBC310 		add	r0, r0, r3, lsl #7
 571              	.LVL83:
 572              		.loc 1 139 23 view .LVU151
 573 0022 0D4C     		ldr	r4, .L33+4
 574 0024 225C     		ldrb	r2, [r4, r0]	@ zero_extendqisi2
 575              	.LVL84:
 576              		.loc 1 139 66 view .LVU152
 577 0026 01F00701 		and	r1, r1, #7
 578              	.LVL85:
 579              		.loc 1 139 60 view .LVU153
 580 002a 0123     		movs	r3, #1
 581 002c 8B40     		lsls	r3, r3, r1
 582              		.loc 1 139 53 view .LVU154
 583 002e DB43     		mvns	r3, r3
 584 0030 5BB2     		sxtb	r3, r3
 585 0032 1340     		ands	r3, r3, r2
 586 0034 2354     		strb	r3, [r4, r0]
 587              	.L24:
 140:Core/Src/ssd1306.c ****     }
 141:Core/Src/ssd1306.c **** }
 588              		.loc 1 141 1 view .LVU155
 589 0036 5DF8044B 		ldr	r4, [sp], #4
 590              		.cfi_remember_state
 591              		.cfi_restore 4
 592              		.cfi_def_cfa_offset 0
 593 003a 7047     		bx	lr
 594              	.LVL86:
 595              	.L32:
 596              		.cfi_restore_state
 135:Core/Src/ssd1306.c ****     }
 597              		.loc 1 135 9 is_stmt 1 view .LVU156
 135:Core/Src/ssd1306.c ****     }
 598              		.loc 1 135 23 is_stmt 0 view .LVU157
 599 003c CB08     		lsrs	r3, r1, #3
 600 003e 00EBC310 		add	r0, r0, r3, lsl #7
 601              	.LVL87:
 135:Core/Src/ssd1306.c ****     }
 602              		.loc 1 135 23 view .LVU158
 603 0042 054C     		ldr	r4, .L33+4
 604 0044 235C     		ldrb	r3, [r4, r0]	@ zero_extendqisi2
 135:Core/Src/ssd1306.c ****     }
 605              		.loc 1 135 64 view .LVU159
 606 0046 01F00701 		and	r1, r1, #7
 607              	.LVL88:
 135:Core/Src/ssd1306.c ****     }
 608              		.loc 1 135 58 view .LVU160
 609 004a 8A40     		lsls	r2, r2, r1
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 16


 610              	.LVL89:
 135:Core/Src/ssd1306.c ****     }
 611              		.loc 1 135 53 view .LVU161
 612 004c 1343     		orrs	r3, r3, r2
 613 004e 2354     		strb	r3, [r4, r0]
 614 0050 F1E7     		b	.L24
 615              	.LVL90:
 616              	.L29:
 617              		.cfi_def_cfa_offset 0
 618              		.cfi_restore 4
 135:Core/Src/ssd1306.c ****     }
 619              		.loc 1 135 53 view .LVU162
 620 0052 7047     		bx	lr
 621              	.L34:
 622              		.align	2
 623              	.L33:
 624 0054 00000000 		.word	SSD1306
 625 0058 00000000 		.word	SSD1306_Buffer
 626              		.cfi_endproc
 627              	.LFE134:
 629              		.section	.text.ssd1306_WriteChar,"ax",%progbits
 630              		.align	1
 631              		.global	ssd1306_WriteChar
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 636              	ssd1306_WriteChar:
 637              	.LVL91:
 638              	.LFB135:
 142:Core/Src/ssd1306.c **** 
 143:Core/Src/ssd1306.c **** 
 144:Core/Src/ssd1306.c **** //
 145:Core/Src/ssd1306.c **** //  Draw 1 char to the screen buffer
 146:Core/Src/ssd1306.c **** //  ch      => Character to write
 147:Core/Src/ssd1306.c **** //  Font    => Font to use
 148:Core/Src/ssd1306.c **** //  color   => Black or White
 149:Core/Src/ssd1306.c **** //
 150:Core/Src/ssd1306.c **** char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
 151:Core/Src/ssd1306.c **** {
 639              		.loc 1 151 1 is_stmt 1 view -0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 8
 642              		@ frame_needed = 0, uses_anonymous_args = 0
 643              		.loc 1 151 1 is_stmt 0 view .LVU164
 644 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 645              		.cfi_def_cfa_offset 32
 646              		.cfi_offset 4, -32
 647              		.cfi_offset 5, -28
 648              		.cfi_offset 6, -24
 649              		.cfi_offset 7, -20
 650              		.cfi_offset 8, -16
 651              		.cfi_offset 9, -12
 652              		.cfi_offset 10, -8
 653              		.cfi_offset 14, -4
 654 0004 82B0     		sub	sp, sp, #8
 655              		.cfi_def_cfa_offset 40
 656 0006 8146     		mov	r9, r0
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 17


 657 0008 02A8     		add	r0, sp, #8
 658              	.LVL92:
 659              		.loc 1 151 1 view .LVU165
 660 000a 00E90600 		stmdb	r0, {r1, r2}
 661 000e 9846     		mov	r8, r3
 152:Core/Src/ssd1306.c ****     uint32_t i, b, j;
 662              		.loc 1 152 5 is_stmt 1 view .LVU166
 153:Core/Src/ssd1306.c **** 
 154:Core/Src/ssd1306.c ****     // Check remaining space on current line
 155:Core/Src/ssd1306.c ****     if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 663              		.loc 1 155 5 view .LVU167
 664              		.loc 1 155 34 is_stmt 0 view .LVU168
 665 0010 234B     		ldr	r3, .L48
 666              	.LVL93:
 667              		.loc 1 155 34 view .LVU169
 668 0012 1B88     		ldrh	r3, [r3]
 669              		.loc 1 155 50 view .LVU170
 670 0014 9DF80060 		ldrb	r6, [sp]	@ zero_extendqisi2
 671              		.loc 1 155 44 view .LVU171
 672 0018 3344     		add	r3, r3, r6
 673              		.loc 1 155 8 view .LVU172
 674 001a 7F2B     		cmp	r3, #127
 675 001c 3BDC     		bgt	.L43
 156:Core/Src/ssd1306.c ****         SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 676              		.loc 1 156 35 discriminator 1 view .LVU173
 677 001e 204B     		ldr	r3, .L48
 678 0020 5B88     		ldrh	r3, [r3, #2]
 679              		.loc 1 156 51 discriminator 1 view .LVU174
 680 0022 9DF801A0 		ldrb	r10, [sp, #1]	@ zero_extendqisi2
 681              		.loc 1 156 45 discriminator 1 view .LVU175
 682 0026 5344     		add	r3, r3, r10
 155:Core/Src/ssd1306.c ****         SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 683              		.loc 1 155 62 discriminator 1 view .LVU176
 684 0028 3F2B     		cmp	r3, #63
 685 002a 36DC     		bgt	.L44
 157:Core/Src/ssd1306.c ****     {
 158:Core/Src/ssd1306.c ****         // Not enough space on current line
 159:Core/Src/ssd1306.c ****         return 0;
 160:Core/Src/ssd1306.c ****     }
 161:Core/Src/ssd1306.c **** 
 162:Core/Src/ssd1306.c ****     // Translate font to screenbuffer
 163:Core/Src/ssd1306.c ****     for (i = 0; i < Font.FontHeight; i++)
 686              		.loc 1 163 12 view .LVU177
 687 002c 0025     		movs	r5, #0
 688 002e 1FE0     		b	.L37
 689              	.LVL94:
 690              	.L39:
 164:Core/Src/ssd1306.c ****     {
 165:Core/Src/ssd1306.c ****         b = Font.data[(ch - 32) * Font.FontHeight + i];
 166:Core/Src/ssd1306.c ****         for (j = 0; j < Font.FontWidth; j++)
 167:Core/Src/ssd1306.c ****         {
 168:Core/Src/ssd1306.c ****             if ((b << j) & 0x8000)
 169:Core/Src/ssd1306.c ****             {
 170:Core/Src/ssd1306.c ****                 ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) col
 171:Core/Src/ssd1306.c ****             }
 172:Core/Src/ssd1306.c ****             else
 173:Core/Src/ssd1306.c ****             {
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 18


 174:Core/Src/ssd1306.c ****                 ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!col
 691              		.loc 1 174 17 is_stmt 1 view .LVU178
 692              		.loc 1 174 42 is_stmt 0 view .LVU179
 693 0030 1B4B     		ldr	r3, .L48
 694 0032 1888     		ldrh	r0, [r3]
 695              		.loc 1 174 65 view .LVU180
 696 0034 5988     		ldrh	r1, [r3, #2]
 697              		.loc 1 174 17 view .LVU181
 698 0036 2944     		add	r1, r1, r5
 699 0038 2044     		add	r0, r0, r4
 700 003a B8FA88F2 		clz	r2, r8
 701 003e 5209     		lsrs	r2, r2, #5
 702 0040 C9B2     		uxtb	r1, r1
 703 0042 C0B2     		uxtb	r0, r0
 704 0044 FFF7FEFF 		bl	ssd1306_DrawPixel
 705              	.LVL95:
 706              	.L40:
 166:Core/Src/ssd1306.c ****         {
 707              		.loc 1 166 42 is_stmt 1 discriminator 2 view .LVU182
 708 0048 0134     		adds	r4, r4, #1
 709              	.LVL96:
 710              	.L38:
 166:Core/Src/ssd1306.c ****         {
 711              		.loc 1 166 23 discriminator 1 view .LVU183
 712 004a A642     		cmp	r6, r4
 713 004c 0FD9     		bls	.L46
 168:Core/Src/ssd1306.c ****             {
 714              		.loc 1 168 13 view .LVU184
 168:Core/Src/ssd1306.c ****             {
 715              		.loc 1 168 20 is_stmt 0 view .LVU185
 716 004e 07FA04F3 		lsl	r3, r7, r4
 168:Core/Src/ssd1306.c ****             {
 717              		.loc 1 168 16 view .LVU186
 718 0052 13F4004F 		tst	r3, #32768
 719 0056 EBD0     		beq	.L39
 170:Core/Src/ssd1306.c ****             }
 720              		.loc 1 170 17 is_stmt 1 view .LVU187
 170:Core/Src/ssd1306.c ****             }
 721              		.loc 1 170 42 is_stmt 0 view .LVU188
 722 0058 114B     		ldr	r3, .L48
 723 005a 1888     		ldrh	r0, [r3]
 170:Core/Src/ssd1306.c ****             }
 724              		.loc 1 170 65 view .LVU189
 725 005c 5988     		ldrh	r1, [r3, #2]
 170:Core/Src/ssd1306.c ****             }
 726              		.loc 1 170 17 view .LVU190
 727 005e 2944     		add	r1, r1, r5
 728 0060 2044     		add	r0, r0, r4
 729 0062 4246     		mov	r2, r8
 730 0064 C9B2     		uxtb	r1, r1
 731 0066 C0B2     		uxtb	r0, r0
 732 0068 FFF7FEFF 		bl	ssd1306_DrawPixel
 733              	.LVL97:
 734 006c ECE7     		b	.L40
 735              	.L46:
 163:Core/Src/ssd1306.c ****     {
 736              		.loc 1 163 39 is_stmt 1 discriminator 2 view .LVU191
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 19


 737 006e 0135     		adds	r5, r5, #1
 738              	.LVL98:
 739              	.L37:
 163:Core/Src/ssd1306.c ****     {
 740              		.loc 1 163 19 discriminator 1 view .LVU192
 741 0070 AA45     		cmp	r10, r5
 742 0072 08D9     		bls	.L47
 165:Core/Src/ssd1306.c ****         for (j = 0; j < Font.FontWidth; j++)
 743              		.loc 1 165 9 view .LVU193
 165:Core/Src/ssd1306.c ****         for (j = 0; j < Font.FontWidth; j++)
 744              		.loc 1 165 27 is_stmt 0 view .LVU194
 745 0074 A9F12003 		sub	r3, r9, #32
 165:Core/Src/ssd1306.c ****         for (j = 0; j < Font.FontWidth; j++)
 746              		.loc 1 165 51 view .LVU195
 747 0078 03FB0A53 		mla	r3, r3, r10, r5
 165:Core/Src/ssd1306.c ****         for (j = 0; j < Font.FontWidth; j++)
 748              		.loc 1 165 22 view .LVU196
 749 007c 019A     		ldr	r2, [sp, #4]
 750 007e 32F81370 		ldrh	r7, [r2, r3, lsl #1]
 751              	.LVL99:
 166:Core/Src/ssd1306.c ****         {
 752              		.loc 1 166 9 is_stmt 1 view .LVU197
 166:Core/Src/ssd1306.c ****         {
 753              		.loc 1 166 16 is_stmt 0 view .LVU198
 754 0082 0024     		movs	r4, #0
 166:Core/Src/ssd1306.c ****         {
 755              		.loc 1 166 9 view .LVU199
 756 0084 E1E7     		b	.L38
 757              	.LVL100:
 758              	.L47:
 175:Core/Src/ssd1306.c ****             }
 176:Core/Src/ssd1306.c ****         }
 177:Core/Src/ssd1306.c ****     }
 178:Core/Src/ssd1306.c **** 
 179:Core/Src/ssd1306.c ****     // The current space is now taken
 180:Core/Src/ssd1306.c ****     SSD1306.CurrentX += Font.FontWidth;
 759              		.loc 1 180 5 is_stmt 1 view .LVU200
 760              		.loc 1 180 12 is_stmt 0 view .LVU201
 761 0086 064A     		ldr	r2, .L48
 762 0088 1388     		ldrh	r3, [r2]
 763              		.loc 1 180 22 view .LVU202
 764 008a 3344     		add	r3, r3, r6
 765 008c 1380     		strh	r3, [r2]	@ movhi
 181:Core/Src/ssd1306.c **** 
 182:Core/Src/ssd1306.c ****     // Return written char for validation
 183:Core/Src/ssd1306.c ****     return ch;
 766              		.loc 1 183 5 is_stmt 1 view .LVU203
 767              		.loc 1 183 12 is_stmt 0 view .LVU204
 768 008e 4846     		mov	r0, r9
 769              	.LVL101:
 770              	.L36:
 184:Core/Src/ssd1306.c **** }
 771              		.loc 1 184 1 view .LVU205
 772 0090 02B0     		add	sp, sp, #8
 773              		.cfi_remember_state
 774              		.cfi_def_cfa_offset 32
 775              		@ sp needed
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 20


 776 0092 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 777              	.L43:
 778              		.cfi_restore_state
 159:Core/Src/ssd1306.c ****     }
 779              		.loc 1 159 16 view .LVU206
 780 0096 0020     		movs	r0, #0
 781 0098 FAE7     		b	.L36
 782              	.L44:
 783 009a 0020     		movs	r0, #0
 784 009c F8E7     		b	.L36
 785              	.L49:
 786 009e 00BF     		.align	2
 787              	.L48:
 788 00a0 00000000 		.word	SSD1306
 789              		.cfi_endproc
 790              	.LFE135:
 792              		.section	.text.ssd1306_WriteString,"ax",%progbits
 793              		.align	1
 794              		.global	ssd1306_WriteString
 795              		.syntax unified
 796              		.thumb
 797              		.thumb_func
 799              	ssd1306_WriteString:
 800              	.LVL102:
 801              	.LFB136:
 185:Core/Src/ssd1306.c **** 
 186:Core/Src/ssd1306.c **** //
 187:Core/Src/ssd1306.c **** //  Write full string to screenbuffer
 188:Core/Src/ssd1306.c **** //
 189:Core/Src/ssd1306.c **** char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
 190:Core/Src/ssd1306.c **** {
 802              		.loc 1 190 1 is_stmt 1 view -0
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 8
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 806              		.loc 1 190 1 is_stmt 0 view .LVU208
 807 0000 30B5     		push	{r4, r5, lr}
 808              		.cfi_def_cfa_offset 12
 809              		.cfi_offset 4, -12
 810              		.cfi_offset 5, -8
 811              		.cfi_offset 14, -4
 812 0002 83B0     		sub	sp, sp, #12
 813              		.cfi_def_cfa_offset 24
 814 0004 0446     		mov	r4, r0
 815 0006 02A8     		add	r0, sp, #8
 816              	.LVL103:
 817              		.loc 1 190 1 view .LVU209
 818 0008 00E90600 		stmdb	r0, {r1, r2}
 819 000c 1D46     		mov	r5, r3
 191:Core/Src/ssd1306.c ****     // Write until null-byte
 192:Core/Src/ssd1306.c ****     while (*str)
 820              		.loc 1 192 5 is_stmt 1 view .LVU210
 821              		.loc 1 192 11 is_stmt 0 view .LVU211
 822 000e 00E0     		b	.L51
 823              	.LVL104:
 824              	.L55:
 193:Core/Src/ssd1306.c ****     {
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 21


 194:Core/Src/ssd1306.c ****         if (ssd1306_WriteChar(*str, Font, color) != *str)
 195:Core/Src/ssd1306.c ****         {
 196:Core/Src/ssd1306.c ****             // Char could not be written
 197:Core/Src/ssd1306.c ****             return *str;
 198:Core/Src/ssd1306.c ****         }
 199:Core/Src/ssd1306.c **** 
 200:Core/Src/ssd1306.c ****         // Next char
 201:Core/Src/ssd1306.c ****         str++;
 825              		.loc 1 201 9 is_stmt 1 view .LVU212
 826              		.loc 1 201 12 is_stmt 0 view .LVU213
 827 0010 0134     		adds	r4, r4, #1
 828              	.LVL105:
 829              	.L51:
 192:Core/Src/ssd1306.c ****     {
 830              		.loc 1 192 12 is_stmt 1 view .LVU214
 831 0012 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 832 0014 48B1     		cbz	r0, .L52
 194:Core/Src/ssd1306.c ****         {
 833              		.loc 1 194 9 view .LVU215
 194:Core/Src/ssd1306.c ****         {
 834              		.loc 1 194 13 is_stmt 0 view .LVU216
 835 0016 2B46     		mov	r3, r5
 836 0018 02AA     		add	r2, sp, #8
 837 001a 12E90600 		ldmdb	r2, {r1, r2}
 838 001e FFF7FEFF 		bl	ssd1306_WriteChar
 839              	.LVL106:
 840 0022 0246     		mov	r2, r0
 194:Core/Src/ssd1306.c ****         {
 841              		.loc 1 194 50 view .LVU217
 842 0024 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 194:Core/Src/ssd1306.c ****         {
 843              		.loc 1 194 12 view .LVU218
 844 0026 8242     		cmp	r2, r0
 845 0028 F2D0     		beq	.L55
 846              	.L52:
 202:Core/Src/ssd1306.c ****     }
 203:Core/Src/ssd1306.c **** 
 204:Core/Src/ssd1306.c ****     // Everything ok
 205:Core/Src/ssd1306.c ****     return *str;
 206:Core/Src/ssd1306.c **** }
 847              		.loc 1 206 1 view .LVU219
 848 002a 03B0     		add	sp, sp, #12
 849              		.cfi_def_cfa_offset 12
 850              		@ sp needed
 851 002c 30BD     		pop	{r4, r5, pc}
 852              		.loc 1 206 1 view .LVU220
 853              		.cfi_endproc
 854              	.LFE136:
 856              		.section	.text.ssd1306_InvertColors,"ax",%progbits
 857              		.align	1
 858              		.global	ssd1306_InvertColors
 859              		.syntax unified
 860              		.thumb
 861              		.thumb_func
 863              	ssd1306_InvertColors:
 864              	.LFB137:
 207:Core/Src/ssd1306.c **** 
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 22


 208:Core/Src/ssd1306.c **** //
 209:Core/Src/ssd1306.c **** //  Invert background/foreground colors
 210:Core/Src/ssd1306.c **** //
 211:Core/Src/ssd1306.c **** void ssd1306_InvertColors(void)
 212:Core/Src/ssd1306.c **** {
 865              		.loc 1 212 1 is_stmt 1 view -0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 0
 868              		@ frame_needed = 0, uses_anonymous_args = 0
 869              		@ link register save eliminated.
 213:Core/Src/ssd1306.c ****     SSD1306.Inverted = !SSD1306.Inverted;
 870              		.loc 1 213 5 view .LVU222
 871              		.loc 1 213 32 is_stmt 0 view .LVU223
 872 0000 034A     		ldr	r2, .L57
 873 0002 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 874              		.loc 1 213 24 view .LVU224
 875 0004 B3FA83F3 		clz	r3, r3
 876 0008 5B09     		lsrs	r3, r3, #5
 877              		.loc 1 213 22 view .LVU225
 878 000a 1371     		strb	r3, [r2, #4]
 214:Core/Src/ssd1306.c **** }
 879              		.loc 1 214 1 view .LVU226
 880 000c 7047     		bx	lr
 881              	.L58:
 882 000e 00BF     		.align	2
 883              	.L57:
 884 0010 00000000 		.word	SSD1306
 885              		.cfi_endproc
 886              	.LFE137:
 888              		.section	.text.ssd1306_SetCursor,"ax",%progbits
 889              		.align	1
 890              		.global	ssd1306_SetCursor
 891              		.syntax unified
 892              		.thumb
 893              		.thumb_func
 895              	ssd1306_SetCursor:
 896              	.LVL107:
 897              	.LFB138:
 215:Core/Src/ssd1306.c **** 
 216:Core/Src/ssd1306.c **** //
 217:Core/Src/ssd1306.c **** //  Set cursor position
 218:Core/Src/ssd1306.c **** //
 219:Core/Src/ssd1306.c **** void ssd1306_SetCursor(uint8_t x, uint8_t y)
 220:Core/Src/ssd1306.c **** {
 898              		.loc 1 220 1 is_stmt 1 view -0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 0
 901              		@ frame_needed = 0, uses_anonymous_args = 0
 902              		@ link register save eliminated.
 221:Core/Src/ssd1306.c ****     SSD1306.CurrentX = x;
 903              		.loc 1 221 5 view .LVU228
 904              		.loc 1 221 22 is_stmt 0 view .LVU229
 905 0000 014B     		ldr	r3, .L60
 906 0002 1880     		strh	r0, [r3]	@ movhi
 222:Core/Src/ssd1306.c ****     SSD1306.CurrentY = y;
 907              		.loc 1 222 5 is_stmt 1 view .LVU230
 908              		.loc 1 222 22 is_stmt 0 view .LVU231
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 23


 909 0004 5980     		strh	r1, [r3, #2]	@ movhi
 223:Core/Src/ssd1306.c **** }
 910              		.loc 1 223 1 view .LVU232
 911 0006 7047     		bx	lr
 912              	.L61:
 913              		.align	2
 914              	.L60:
 915 0008 00000000 		.word	SSD1306
 916              		.cfi_endproc
 917              	.LFE138:
 919              		.section	.bss.SSD1306,"aw",%nobits
 920              		.align	2
 923              	SSD1306:
 924 0000 00000000 		.space	6
 924      0000
 925              		.section	.bss.SSD1306_Buffer,"aw",%nobits
 926              		.align	2
 929              	SSD1306_Buffer:
 930 0000 00000000 		.space	1024
 930      00000000 
 930      00000000 
 930      00000000 
 930      00000000 
 931              		.text
 932              	.Letext0:
 933              		.file 2 "/Users/roryschram/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscod
 934              		.file 3 "/Users/roryschram/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscod
 935              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 936              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 937              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 938              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 939              		.file 8 "Core/Inc/fonts.h"
 940              		.file 9 "Core/Inc/ssd1306.h"
 941              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 ssd1306.c
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:21     .text.ssd1306_WriteCommand:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:26     .text.ssd1306_WriteCommand:00000000 ssd1306_WriteCommand
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:63     .text.ssd1306_Fill:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:69     .text.ssd1306_Fill:00000000 ssd1306_Fill
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:110    .text.ssd1306_Fill:0000001c $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:929    .bss.SSD1306_Buffer:00000000 SSD1306_Buffer
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:115    .text.ssd1306_UpdateScreen:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:121    .text.ssd1306_UpdateScreen:00000000 ssd1306_UpdateScreen
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:196    .text.ssd1306_UpdateScreen:00000050 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:201    .text.ssd1306_Init:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:207    .text.ssd1306_Init:00000000 ssd1306_Init
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:519    .text.ssd1306_Init:00000144 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:923    .bss.SSD1306:00000000 SSD1306
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:524    .text.ssd1306_DrawPixel:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:530    .text.ssd1306_DrawPixel:00000000 ssd1306_DrawPixel
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:624    .text.ssd1306_DrawPixel:00000054 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:630    .text.ssd1306_WriteChar:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:636    .text.ssd1306_WriteChar:00000000 ssd1306_WriteChar
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:788    .text.ssd1306_WriteChar:000000a0 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:793    .text.ssd1306_WriteString:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:799    .text.ssd1306_WriteString:00000000 ssd1306_WriteString
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:857    .text.ssd1306_InvertColors:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:863    .text.ssd1306_InvertColors:00000000 ssd1306_InvertColors
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:884    .text.ssd1306_InvertColors:00000010 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:889    .text.ssd1306_SetCursor:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:895    .text.ssd1306_SetCursor:00000000 ssd1306_SetCursor
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:915    .text.ssd1306_SetCursor:00000008 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:920    .bss.SSD1306:00000000 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//cc1anXXp.s:926    .bss.SSD1306_Buffer:00000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Mem_Write
HAL_Delay
