// Seed: 3526867778
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    output wand  id_2
);
  wire id_4;
  assign id_2 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  wor   id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  wand  id_4,
    output wand  id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
