--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: LVDS/dcm_main/CLKIN
  Logical resource: LVDS/dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: LVDS/dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: LVDS/dcm_main/CLKIN
  Logical resource: LVDS/dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: LVDS/dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: LVDS/dcm_main/CLKIN
  Logical resource: LVDS/dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: LVDS/dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: LVDS/dcm_main/CLK0
  Logical resource: LVDS/dcm_main/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: LVDS/clkdcm
--------------------------------------------------------------------------------
Slack: 9.075ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: SP6_BUFIO_INSERT_ML_BUFIO2_0/I
  Logical resource: SP6_BUFIO_INSERT_ML_BUFIO2_0/I
  Location pin: BUFIO2_X0Y16.I
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: LVDS/dcm_main/CLKIN
  Logical resource: LVDS/dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: LVDS/dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: LVDS/dcm_main/CLK0
  Logical resource: LVDS/dcm_main/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: LVDS/clkdcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "LVDS/clk6x" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 1.33 to 13.333 nS and duty 
cycle corrected to HIGH 6.666 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 498 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------
Slack:                  9.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X12Y12.SR      net (fanout=8)        0.490   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X12Y12.CLK     Tsrck                 0.442   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.365ns logic, 2.352ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  9.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X12Y11.SR      net (fanout=8)        0.490   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X12Y11.CLK     Tsrck                 0.439   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_3
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (1.362ns logic, 2.352ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  9.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.706ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X12Y11.SR      net (fanout=8)        0.490   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X12Y11.CLK     Tsrck                 0.431   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_2
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (1.354ns logic, 2.352ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  9.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.706ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X12Y12.SR      net (fanout=8)        0.490   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X12Y12.CLK     Tsrck                 0.431   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_6
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (1.354ns logic, 2.352ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  9.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.715ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X13Y12.B1      net (fanout=8)        0.608   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X13Y12.CLK     Tas                   0.322   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_8_glue_rst
                                                       LVDS/ContadorX_8
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.245ns logic, 2.470ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  9.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.700ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X12Y12.SR      net (fanout=8)        0.490   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X12Y12.CLK     Tsrck                 0.425   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_4
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (1.348ns logic, 2.352ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  9.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X16Y13.CE      net (fanout=8)        0.540   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X16Y13.CLK     Tceck                 0.331   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_6
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.254ns logic, 2.402ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  9.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X15Y13.CE      net (fanout=8)        0.498   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X15Y13.CLK     Tceck                 0.363   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_5
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (1.286ns logic, 2.360ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  9.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.644ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X15Y13.CE      net (fanout=8)        0.498   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X15Y13.CLK     Tceck                 0.361   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_3
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.284ns logic, 2.360ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  9.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X15Y13.CE      net (fanout=8)        0.498   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X15Y13.CLK     Tceck                 0.340   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_2
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.263ns logic, 2.360ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  9.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X16Y13.CE      net (fanout=8)        0.540   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X16Y13.CLK     Tceck                 0.296   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_7
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.219ns logic, 2.402ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  9.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_10 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.620ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X16Y13.CE      net (fanout=8)        0.540   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X16Y13.CLK     Tceck                 0.295   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_10
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (1.218ns logic, 2.402ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  9.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X16Y13.CE      net (fanout=8)        0.540   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X16Y13.CLK     Tceck                 0.294   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_9
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (1.217ns logic, 2.402ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  9.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.615ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X16Y13.CE      net (fanout=8)        0.540   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X16Y13.CLK     Tceck                 0.290   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_1
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.213ns logic, 2.402ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  9.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X15Y13.CE      net (fanout=8)        0.498   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X15Y13.CLK     Tceck                 0.324   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_0
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (1.247ns logic, 2.360ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  9.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X16Y13.CE      net (fanout=8)        0.540   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X16Y13.CLK     Tceck                 0.276   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_8
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.199ns logic, 2.402ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  9.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.599ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X15Y13.CE      net (fanout=8)        0.498   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X15Y13.CLK     Tceck                 0.316   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_4
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.239ns logic, 2.360ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  9.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.565ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X13Y12.A2      net (fanout=8)        0.458   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X13Y12.CLK     Tas                   0.322   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_7_glue_rst
                                                       LVDS/ContadorX_7
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (1.245ns logic, 2.320ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  9.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X12Y13.SR      net (fanout=8)        0.312   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X12Y13.CLK     Tsrck                 0.442   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.365ns logic, 2.174ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  9.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.470ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X13Y12.A2      net (fanout=8)        0.458   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X13Y12.CLK     Tas                   0.227   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0_glue_rst
                                                       LVDS/ContadorX_0
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (1.150ns logic, 2.320ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  9.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_10 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.337ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X13Y12.D5      net (fanout=8)        0.230   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X13Y12.CLK     Tas                   0.322   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_10_glue_rst
                                                       LVDS/ContadorX_10
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.245ns logic, 2.092ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  9.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_6 (FF)
  Destination:          LVDS/ContadorY_10 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.277ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_6 to LVDS/ContadorY_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_6
    SLICE_X15Y14.A1      net (fanout=3)        0.793   LVDS/ContadorY<6>
    SLICE_X15Y14.A       Tilo                  0.259   N4
                                                       LVDS/GND_2_o_GND_2_o_equal_14_o<10>_SW0
    SLICE_X15Y13.A1      net (fanout=1)        0.596   N4
    SLICE_X15Y13.A       Tilo                  0.259   LVDS/ContadorY<4>
                                                       LVDS/GND_2_o_GND_2_o_equal_14_o<10>
    SLICE_X16Y13.C2      net (fanout=6)        0.634   LVDS/GND_2_o_GND_2_o_equal_14_o
    SLICE_X16Y13.CLK     Tas                   0.289   LVDS/ContadorY<10>
                                                       LVDS/Mmux_n007121
                                                       LVDS/ContadorY_10
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.254ns logic, 2.023ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  9.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.242ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y10.A1      net (fanout=3)        1.382   LVDS/ContadorX<0>
    SLICE_X12Y10.A       Tilo                  0.203   N6
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>_SW0
    SLICE_X13Y12.C3      net (fanout=1)        0.480   N6
    SLICE_X13Y12.C       Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_2_o_GND_2_o_equal_13_o<10>
    SLICE_X13Y12.D5      net (fanout=8)        0.230   LVDS/GND_2_o_GND_2_o_equal_13_o
    SLICE_X13Y12.CLK     Tas                   0.227   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_1_glue_rst
                                                       LVDS/ContadorX_1
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.150ns logic, 2.092ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  9.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_6 (FF)
  Destination:          LVDS/ContadorY_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.223ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_6 to LVDS/ContadorY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_6
    SLICE_X15Y14.A1      net (fanout=3)        0.793   LVDS/ContadorY<6>
    SLICE_X15Y14.A       Tilo                  0.259   N4
                                                       LVDS/GND_2_o_GND_2_o_equal_14_o<10>_SW0
    SLICE_X15Y13.A1      net (fanout=1)        0.596   N4
    SLICE_X15Y13.A       Tilo                  0.259   LVDS/ContadorY<4>
                                                       LVDS/GND_2_o_GND_2_o_equal_14_o<10>
    SLICE_X16Y13.B3      net (fanout=6)        0.580   LVDS/GND_2_o_GND_2_o_equal_14_o
    SLICE_X16Y13.CLK     Tas                   0.289   LVDS/ContadorY<10>
                                                       LVDS/Mmux_n0071101
                                                       LVDS/ContadorY_8
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.254ns logic, 1.969ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  9.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.152ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X12Y11.A3      net (fanout=3)        1.159   LVDS/ContadorX<0>
    SLICE_X12Y11.COUT    Topcya                0.379   LVDS/ContadorX<3>
                                                       LVDS/Mcount_ContadorX_lut<0>_INV_0
                                                       LVDS/Mcount_ContadorX_cy<3>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   LVDS/Mcount_ContadorX_cy<3>
    SLICE_X12Y12.COUT    Tbyp                  0.076   LVDS/ContadorX<6>
                                                       LVDS/Mcount_ContadorX_cy<7>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   LVDS/Mcount_ContadorX_cy<7>
    SLICE_X12Y13.AMUX    Tcina                 0.202   LVDS/ContadorX<9>
                                                       LVDS/Mcount_ContadorX_xor<10>
    SLICE_X13Y12.B5      net (fanout=1)        0.547   LVDS/Result<8>1
    SLICE_X13Y12.CLK     Tas                   0.322   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_8_glue_rst
                                                       LVDS/ContadorX_8
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (1.440ns logic, 1.712ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "LVDS/clk6x" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

--------------------------------------------------------------------------------
Slack: 5.332ns (period - (min low pulse limit / (low pulse / period)))
  Period: 13.333ns
  Low pulse: 6.666ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 5.332ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 9.763ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 10.209ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: LVDS/Mram__n0112/CLKAWRCLK
  Logical resource: LVDS/Mram__n0112/CLKAWRCLK
  Location pin: RAMB8_X1Y4.CLKAWRCLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 10.663ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/dcm_main/CLKFX
  Logical resource: LVDS/dcm_main/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: LVDS/clk6x
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LVDS/clk6x_BUFG/I0
  Logical resource: LVDS/clk6x_BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: LVDS/clk6x
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorX<3>/CLK
  Logical resource: LVDS/ContadorX_2/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorX<3>/CLK
  Logical resource: LVDS/ContadorX_3/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorX<6>/CLK
  Logical resource: LVDS/ContadorX_4/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorX<6>/CLK
  Logical resource: LVDS/ContadorX_5/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorX<6>/CLK
  Logical resource: LVDS/ContadorX_6/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorX<9>/CLK
  Logical resource: LVDS/ContadorX_9/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorY<10>/CLK
  Logical resource: LVDS/ContadorY_7/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorY<10>/CLK
  Logical resource: LVDS/ContadorY_6/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorY<10>/CLK
  Logical resource: LVDS/ContadorY_9/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorY<10>/CLK
  Logical resource: LVDS/ContadorY_8/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorY<10>/CLK
  Logical resource: LVDS/ContadorY_1/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/ContadorY<10>/CLK
  Logical resource: LVDS/ContadorY_10/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_0/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_7/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_8/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_1/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_10/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorY<4>/CLK
  Logical resource: LVDS/ContadorY_0/CK
  Location pin: SLICE_X15Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorY<4>/CLK
  Logical resource: LVDS/ContadorY_3/CK
  Location pin: SLICE_X15Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"LVDS/videoencoder/clockgenerator/clkdcm" derived from  PERIOD analysis for net 
"LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; multiplied 
by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS   duty cycle 
corrected to 13.333 nS  HIGH 6.666 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.292ns.
--------------------------------------------------------------------------------
Slack:                  9.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_8 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.467ns (0.674 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_8 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.BQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_8
    SLICE_X16Y7.A1       net (fanout=4)        0.928   LVDS/ContadorY<8>
    SLICE_X16Y7.AMUX     Tilo                  0.261   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>
                                                       LVDS/DataEnable1
    SLICE_X15Y6.A2       net (fanout=1)        0.675   LVDS/DataEnable1
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.289ns logic, 2.097ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  9.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_3 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.373ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.679 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_3 to LVDS/videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.CMUX    Tshcko                0.461   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_3
    SLICE_X16Y13.D1      net (fanout=3)        0.683   LVDS/ContadorY<3>
    SLICE_X16Y13.D       Tilo                  0.203   LVDS/ContadorY<10>
                                                       LVDS/_n0158_SW0
    SLICE_X14Y4.B3       net (fanout=1)        1.134   N2
    SLICE_X14Y4.B        Tilo                  0.205   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/_n0158
    SLICE_X14Y4.C4       net (fanout=1)        0.346   LVDS/_n0158
    SLICE_X14Y4.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux811
                                                       LVDS/videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.373ns (1.210ns logic, 2.163ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  9.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_6 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.679 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_6 to LVDS/videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_6
    SLICE_X16Y13.D2      net (fanout=3)        0.641   LVDS/ContadorY<6>
    SLICE_X16Y13.D       Tilo                  0.203   LVDS/ContadorY<10>
                                                       LVDS/_n0158_SW0
    SLICE_X14Y4.B3       net (fanout=1)        1.134   N2
    SLICE_X14Y4.B        Tilo                  0.205   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/_n0158
    SLICE_X14Y4.C4       net (fanout=1)        0.346   LVDS/_n0158
    SLICE_X14Y4.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux811
                                                       LVDS/videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.196ns logic, 2.121ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  9.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_9 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.467ns (0.674 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_9 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.BMUX    Tshcko                0.488   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_9
    SLICE_X16Y7.A3       net (fanout=4)        0.805   LVDS/ContadorY<9>
    SLICE_X16Y7.AMUX     Tilo                  0.261   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>
                                                       LVDS/DataEnable1
    SLICE_X15Y6.A2       net (fanout=1)        0.675   LVDS/DataEnable1
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.330ns logic, 1.974ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  9.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_8 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.467ns (0.674 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_8 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.BQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_8
    SLICE_X16Y7.A1       net (fanout=4)        0.928   LVDS/ContadorY<8>
    SLICE_X16Y7.AMUX     Tilo                  0.261   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>
                                                       LVDS/DataEnable1
    SLICE_X15Y6.A2       net (fanout=1)        0.675   LVDS/DataEnable1
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.194ns logic, 2.097ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  9.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.263ns (Levels of Logic = 3)
  Clock Path Skew:      -0.465ns (0.676 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.BQ      Tcko                  0.447   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X13Y10.D2      net (fanout=5)        0.797   LVDS/ContadorX<9>
    SLICE_X13Y10.D       Tilo                  0.259   LVDS/_n01552
                                                       LVDS/_n01552
    SLICE_X13Y5.A3       net (fanout=1)        0.685   LVDS/_n01552
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/_n01554
    SLICE_X13Y5.B4       net (fanout=1)        0.494   LVDS/_n0155
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.287ns logic, 1.976ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  9.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_3 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.245ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.679 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_3 to LVDS/videoencoder/channel3_ser/buffer_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.CMUX    Tshcko                0.461   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_3
    SLICE_X16Y13.D1      net (fanout=3)        0.683   LVDS/ContadorY<3>
    SLICE_X16Y13.D       Tilo                  0.203   LVDS/ContadorY<10>
                                                       LVDS/_n0158_SW0
    SLICE_X14Y4.B3       net (fanout=1)        1.134   N2
    SLICE_X14Y4.B        Tilo                  0.205   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/_n0158
    SLICE_X14Y4.C4       net (fanout=1)        0.346   LVDS/_n0158
    SLICE_X14Y4.CLK      Tas                   0.213   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_8
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.082ns logic, 2.163ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  9.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/Mram__n0112 (RAM)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.229ns (Levels of Logic = 1)
  Clock Path Skew:      -0.458ns (0.676 - 1.134)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/Mram__n0112 to LVDS/videoencoder/channel3_ser/buffer_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y4.DOADO0    Trcko_DOA             1.650   LVDS/Mram__n0112
                                                       LVDS/Mram__n0112
    SLICE_X13Y5.D1       net (fanout=1)        1.257   LVDS/Blue<7>_Blue<3><1>
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/mux1211
                                                       LVDS/videoencoder/channel3_ser/buffer_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.972ns logic, 1.257ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  9.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_9 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.209ns (Levels of Logic = 3)
  Clock Path Skew:      -0.467ns (0.674 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_9 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.BMUX    Tshcko                0.488   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_9
    SLICE_X16Y7.A3       net (fanout=4)        0.805   LVDS/ContadorY<9>
    SLICE_X16Y7.AMUX     Tilo                  0.261   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>
                                                       LVDS/DataEnable1
    SLICE_X15Y6.A2       net (fanout=1)        0.675   LVDS/DataEnable1
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.235ns logic, 1.974ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  9.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_6 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.189ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.679 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_6 to LVDS/videoencoder/channel3_ser/buffer_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_6
    SLICE_X16Y13.D2      net (fanout=3)        0.641   LVDS/ContadorY<6>
    SLICE_X16Y13.D       Tilo                  0.203   LVDS/ContadorY<10>
                                                       LVDS/_n0158_SW0
    SLICE_X14Y4.B3       net (fanout=1)        1.134   N2
    SLICE_X14Y4.B        Tilo                  0.205   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/_n0158
    SLICE_X14Y4.C4       net (fanout=1)        0.346   LVDS/_n0158
    SLICE_X14Y4.CLK      Tas                   0.213   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_8
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.068ns logic, 2.121ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  9.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.467ns (0.674 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_10 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_10
    SLICE_X16Y7.A4       net (fanout=4)        0.720   LVDS/ContadorY<10>
    SLICE_X16Y7.AMUX     Tilo                  0.261   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>
                                                       LVDS/DataEnable1
    SLICE_X15Y6.A2       net (fanout=1)        0.675   LVDS/DataEnable1
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (1.289ns logic, 1.889ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  9.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.168ns (Levels of Logic = 3)
  Clock Path Skew:      -0.465ns (0.676 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/videoencoder/channel3_ser/buffer_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.BQ      Tcko                  0.447   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X13Y10.D2      net (fanout=5)        0.797   LVDS/ContadorX<9>
    SLICE_X13Y10.D       Tilo                  0.259   LVDS/_n01552
                                                       LVDS/_n01552
    SLICE_X13Y5.A3       net (fanout=1)        0.685   LVDS/_n01552
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/_n01554
    SLICE_X13Y5.B4       net (fanout=1)        0.494   LVDS/_n0155
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/mux2111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_9
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (1.192ns logic, 1.976ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  9.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.466ns (0.674 - 1.140)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.BQ      Tcko                  0.447   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X13Y11.A1      net (fanout=4)        0.617   LVDS/ContadorX<5>
    SLICE_X13Y11.A       Tilo                  0.259   LVDS/videoencoder/clockgenerator/lvdsclkman/DataInBuffer
                                                       LVDS/DataEnable2
    SLICE_X15Y6.A5       net (fanout=1)        0.755   LVDS/DataEnable2
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.287ns logic, 1.866ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  9.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.679 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_10 to LVDS/videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_10
    SLICE_X16Y13.D3      net (fanout=4)        0.474   LVDS/ContadorY<10>
    SLICE_X16Y13.D       Tilo                  0.203   LVDS/ContadorY<10>
                                                       LVDS/_n0158_SW0
    SLICE_X14Y4.B3       net (fanout=1)        1.134   N2
    SLICE_X14Y4.B        Tilo                  0.205   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/_n0158
    SLICE_X14Y4.C4       net (fanout=1)        0.346   LVDS/_n0158
    SLICE_X14Y4.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux811
                                                       LVDS/videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (1.196ns logic, 1.954ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  9.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/Mram__n0112 (RAM)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_12 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.458ns (0.676 - 1.134)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/Mram__n0112 to LVDS/videoencoder/channel3_ser/buffer_0_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y4.DOADO0    Trcko_DOA             1.650   LVDS/Mram__n0112
                                                       LVDS/Mram__n0112
    SLICE_X13Y5.D1       net (fanout=1)        1.257   LVDS/Blue<7>_Blue<3><1>
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/mux511
                                                       LVDS/videoencoder/channel3_ser/buffer_0_12
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.877ns logic, 1.257ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  9.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_2 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.120ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.676 - 1.138)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_2 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.CQ      Tcko                  0.447   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_2
    SLICE_X13Y12.B4      net (fanout=4)        0.506   LVDS/ContadorX<2>
    SLICE_X13Y12.BMUX    Tilo                  0.313   LVDS/ContadorX<10>
                                                       LVDS/_n01554_SW0
    SLICE_X13Y5.A5       net (fanout=1)        0.779   N10
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/_n01554
    SLICE_X13Y5.B4       net (fanout=1)        0.494   LVDS/_n0155
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (1.341ns logic, 1.779ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  9.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.464ns (0.676 - 1.140)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_1 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.DMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_1
    SLICE_X13Y12.B3      net (fanout=4)        0.473   LVDS/ContadorX<1>
    SLICE_X13Y12.BMUX    Tilo                  0.313   LVDS/ContadorX<10>
                                                       LVDS/_n01554_SW0
    SLICE_X13Y5.A5       net (fanout=1)        0.779   N10
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/_n01554
    SLICE_X13Y5.B4       net (fanout=1)        0.494   LVDS/_n0155
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (1.355ns logic, 1.746ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  9.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.467ns (0.674 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_10 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_10
    SLICE_X16Y7.A4       net (fanout=4)        0.720   LVDS/ContadorY<10>
    SLICE_X16Y7.AMUX     Tilo                  0.261   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>
                                                       LVDS/DataEnable1
    SLICE_X15Y6.A2       net (fanout=1)        0.675   LVDS/DataEnable1
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.194ns logic, 1.889ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  9.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_4 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.679 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_4 to LVDS/videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.DQ      Tcko                  0.391   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_4
    SLICE_X16Y13.D4      net (fanout=3)        0.465   LVDS/ContadorY<4>
    SLICE_X16Y13.D       Tilo                  0.203   LVDS/ContadorY<10>
                                                       LVDS/_n0158_SW0
    SLICE_X14Y4.B3       net (fanout=1)        1.134   N2
    SLICE_X14Y4.B        Tilo                  0.205   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/_n0158
    SLICE_X14Y4.C4       net (fanout=1)        0.346   LVDS/_n0158
    SLICE_X14Y4.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux811
                                                       LVDS/videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (1.140ns logic, 1.945ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  9.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.058ns (Levels of Logic = 3)
  Clock Path Skew:      -0.466ns (0.674 - 1.140)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.BQ      Tcko                  0.447   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X13Y11.A1      net (fanout=4)        0.617   LVDS/ContadorX<5>
    SLICE_X13Y11.A       Tilo                  0.259   LVDS/videoencoder/clockgenerator/lvdsclkman/DataInBuffer
                                                       LVDS/DataEnable2
    SLICE_X15Y6.A5       net (fanout=1)        0.755   LVDS/DataEnable2
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (1.192ns logic, 1.866ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  9.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/Mram__n0112 (RAM)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.458ns (0.676 - 1.134)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/Mram__n0112 to LVDS/videoencoder/channel3_ser/buffer_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y4.DOADO1    Trcko_DOA             1.650   LVDS/Mram__n0112
                                                       LVDS/Mram__n0112
    SLICE_X13Y5.C3       net (fanout=1)        1.092   LVDS/Blue<7>_Blue<3><0>
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/mux11111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.064ns (1.972ns logic, 1.092ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  9.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_2 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.676 - 1.138)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_2 to LVDS/videoencoder/channel3_ser/buffer_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.CQ      Tcko                  0.447   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_2
    SLICE_X13Y12.B4      net (fanout=4)        0.506   LVDS/ContadorX<2>
    SLICE_X13Y12.BMUX    Tilo                  0.313   LVDS/ContadorX<10>
                                                       LVDS/_n01554_SW0
    SLICE_X13Y5.A5       net (fanout=1)        0.779   N10
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/_n01554
    SLICE_X13Y5.B4       net (fanout=1)        0.494   LVDS/_n0155
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/mux2111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_9
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.246ns logic, 1.779ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  9.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.679 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_10 to LVDS/videoencoder/channel3_ser/buffer_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.447   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_10
    SLICE_X16Y13.D3      net (fanout=4)        0.474   LVDS/ContadorY<10>
    SLICE_X16Y13.D       Tilo                  0.203   LVDS/ContadorY<10>
                                                       LVDS/_n0158_SW0
    SLICE_X14Y4.B3       net (fanout=1)        1.134   N2
    SLICE_X14Y4.B        Tilo                  0.205   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/_n0158
    SLICE_X14Y4.C4       net (fanout=1)        0.346   LVDS/_n0158
    SLICE_X14Y4.CLK      Tas                   0.213   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_8
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.068ns logic, 1.954ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  9.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.466ns (0.674 - 1.140)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_1 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.DMUX    Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_1
    SLICE_X13Y11.A3      net (fanout=4)        0.465   LVDS/ContadorX<1>
    SLICE_X13Y11.A       Tilo                  0.259   LVDS/videoencoder/clockgenerator/lvdsclkman/DataInBuffer
                                                       LVDS/DataEnable2
    SLICE_X15Y6.A5       net (fanout=1)        0.755   LVDS/DataEnable2
    SLICE_X15Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/DataEnable3
    SLICE_X15Y6.B4       net (fanout=1)        0.494   LVDS/DataEnable
    SLICE_X15Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (1.301ns logic, 1.714ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  9.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_5 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.462ns (0.679 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_5 to LVDS/videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.DMUX    Tshcko                0.461   LVDS/ContadorY<4>
                                                       LVDS/ContadorY_5
    SLICE_X16Y13.D6      net (fanout=3)        0.320   LVDS/ContadorY<5>
    SLICE_X16Y13.D       Tilo                  0.203   LVDS/ContadorY<10>
                                                       LVDS/_n0158_SW0
    SLICE_X14Y4.B3       net (fanout=1)        1.134   N2
    SLICE_X14Y4.B        Tilo                  0.205   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/_n0158
    SLICE_X14Y4.C4       net (fanout=1)        0.346   LVDS/_n0158
    SLICE_X14Y4.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux811
                                                       LVDS/videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (1.210ns logic, 1.800ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "LVDS/videoencoder/clockgenerator/clkdcm" derived from
 PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
 duty cycle corrected to 13.333 nS  HIGH 6.666 nS 

--------------------------------------------------------------------------------
Slack: 9.763ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLK0
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: LVDS/videoencoder/clockgenerator/clkdcm
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LVDS/videoencoder/clockgenerator/clk_bufg/I0
  Logical resource: LVDS/videoencoder/clockgenerator/clk_bufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: LVDS/videoencoder/clockgenerator/clkdcm
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_8/CK
  Location pin: SLICE_X14Y4.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_1/CK
  Location pin: SLICE_X14Y4.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/rst_clk/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/fd_rst_clk/CK
  Location pin: SLICE_X14Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CK
  Location pin: SLICE_X16Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_12/CK
  Location pin: SLICE_X16Y7.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/DataInBuffer/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/DataInBuffer/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<5>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_9/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<5>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_2/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<5>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_10/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<5>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_4/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<5>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_12/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<5>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_5/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<0>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_7/CK
  Location pin: SLICE_X15Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<0>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_0/CK
  Location pin: SLICE_X15Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_5/CK
  Location pin: SLICE_X17Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_6/CK
  Location pin: SLICE_X17Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_0/CK
  Location pin: SLICE_X17Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_1/CK
  Location pin: SLICE_X17Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_7/CK
  Location pin: SLICE_X17Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8/CK
  Location pin: SLICE_X17Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 186.667ns (max period limit - period)
  Period: 13.333ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLK0
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: LVDS/videoencoder/clockgenerator/clkdcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "LVDS/videoencoder/clk35" derived 
from  PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD 
= 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to 
HIGH 6.666 nS   divided by 3.50 to 3.810 nS and duty cycle corrected to HIGH 
1.904 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 110 paths analyzed, 73 endpoints analyzed, 30 failing endpoints
 30 timing errors detected. (30 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.120ns.
--------------------------------------------------------------------------------
Slack:                  -1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_5 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      2.041ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.550ns (1.372 - 1.922)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_5 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.CMUX     Tshcko                0.461   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_5
    SLICE_X17Y6.A3       net (fanout=2)        0.460   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<5>
    SLICE_X17Y6.AMUX     Tilo                  0.313   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1_SW0
    SLICE_X15Y7.A4       net (fanout=1)        0.485   N8
    SLICE_X15Y7.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (1.096ns logic, 0.945ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_1 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.952ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.547ns (1.372 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_1 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.AQ       Tcko                  0.391   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_1
    SLICE_X17Y6.A4       net (fanout=1)        0.441   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<1>
    SLICE_X17Y6.AMUX     Tilo                  0.313   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1_SW0
    SLICE_X15Y7.A4       net (fanout=1)        0.485   N8
    SLICE_X15Y7.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (1.026ns logic, 0.926ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_9 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.735ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_9 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.BMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_9
    SLICE_X14Y5.C3       net (fanout=2)        0.509   LVDS/videoencoder/channel3_ser/buffer_0<9>
    SLICE_X14Y5.C        Tilo                  0.205   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
    SLICE_X14Y5.B6       net (fanout=1)        0.219   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
    SLICE_X14Y5.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (1.007ns logic, 0.728ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_4 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.700ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_4 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.CQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_4
    SLICE_X14Y5.C4       net (fanout=3)        0.544   LVDS/videoencoder/channel3_ser/buffer_0<4>
    SLICE_X14Y5.C        Tilo                  0.205   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
    SLICE_X14Y5.B6       net (fanout=1)        0.219   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
    SLICE_X14Y5.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.937ns logic, 0.763ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.666ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.543ns (1.376 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.DQ       Tcko                  0.391   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8
    SLICE_X17Y5.D3       net (fanout=3)        0.486   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
    SLICE_X17Y5.DMUX     Tilo                  0.313   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X16Y5.B5       net (fanout=1)        0.187   LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X16Y5.CLK      Tas                   0.289   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (0.993ns logic, 0.673ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_12 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_12 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.DMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_12
    SLICE_X15Y5.C1       net (fanout=4)        0.849   LVDS/videoencoder/channel3_ser/buffer_0<12>
    SLICE_X15Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.783ns logic, 0.849ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_7 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.547ns (1.372 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_7 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.DMUX     Tshcko                0.461   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_7
    SLICE_X15Y7.A1       net (fanout=2)        0.823   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<7>
    SLICE_X15Y7.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.783ns logic, 0.823ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.598ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_2 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.BQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    SLICE_X15Y5.D3       net (fanout=2)        0.508   LVDS/videoencoder/channel3_ser/buffer_0<2>
    SLICE_X15Y5.D        Tilo                  0.259   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X15Y5.C6       net (fanout=1)        0.118   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X15Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (0.972ns logic, 0.626ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.598ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_10 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.CMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_10
    SLICE_X15Y5.D4       net (fanout=3)        0.438   LVDS/videoencoder/channel3_ser/buffer_0<10>
    SLICE_X15Y5.D        Tilo                  0.259   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X15Y5.C6       net (fanout=1)        0.118   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X15Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (1.042ns logic, 0.556ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_8 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.557ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.548ns (1.376 - 1.924)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_8 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.CMUX     Tshcko                0.455   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_8
    SLICE_X15Y5.D5       net (fanout=2)        0.403   LVDS/videoencoder/channel3_ser/buffer_0<8>
    SLICE_X15Y5.D        Tilo                  0.259   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X15Y5.C6       net (fanout=1)        0.118   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X15Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (1.036ns logic, 0.521ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_0 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.557ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.546ns (1.376 - 1.922)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_0 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.DQ       Tcko                  0.391   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_0
    SLICE_X17Y5.D5       net (fanout=1)        0.377   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>
    SLICE_X17Y5.DMUX     Tilo                  0.313   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X16Y5.B5       net (fanout=1)        0.187   LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X16Y5.CLK      Tas                   0.289   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.993ns logic, 0.564ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.547ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_10 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.CMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_10
    SLICE_X14Y5.C6       net (fanout=3)        0.321   LVDS/videoencoder/channel3_ser/buffer_0<10>
    SLICE_X14Y5.C        Tilo                  0.205   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
    SLICE_X14Y5.B6       net (fanout=1)        0.219   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
    SLICE_X14Y5.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (1.007ns logic, 0.540ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.528ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.548ns (1.376 - 1.924)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_1 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.CQ       Tcko                  0.408   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_1
    SLICE_X14Y5.C5       net (fanout=2)        0.355   LVDS/videoencoder/channel3_ser/buffer_0<1>
    SLICE_X14Y5.C        Tilo                  0.205   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
    SLICE_X14Y5.B6       net (fanout=1)        0.219   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
    SLICE_X14Y5.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.954ns logic, 0.574ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.437ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.543ns (1.376 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_0 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.BQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    SLICE_X15Y5.D6       net (fanout=2)        0.347   LVDS/videoencoder/channel3_ser/buffer_0<0>
    SLICE_X15Y5.D        Tilo                  0.259   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X15Y5.C6       net (fanout=1)        0.118   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X15Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.972ns logic, 0.465ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.543ns (1.376 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_7 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.BMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<0>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    SLICE_X14Y5.B2       net (fanout=2)        0.617   LVDS/videoencoder/channel3_ser/buffer_0<7>
    SLICE_X14Y5.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.802ns logic, 0.617ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_12 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Clock Path Skew:      -0.541ns (1.376 - 1.917)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_12 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.AQ       Tcko                  0.447   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_12
    SLICE_X16Y5.B2       net (fanout=2)        0.648   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<12>
    SLICE_X16Y5.CLK      Tas                   0.289   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.736ns logic, 0.648ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Clock Path Skew:      -0.547ns (1.372 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.DQ       Tcko                  0.391   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8
    SLICE_X15Y7.A2       net (fanout=3)        0.658   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
    SLICE_X15Y7.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.713ns logic, 0.658ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_2 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.241ns (Levels of Logic = 0)
  Clock Path Skew:      -0.547ns (1.372 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.BQ       Tcko                  0.408   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X16Y8.SR       net (fanout=15)       0.605   LVDS/videoencoder/rst_clk
    SLICE_X16Y8.CLK      Trck                  0.228   LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_2
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.636ns logic, 0.605ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.224ns (Levels of Logic = 0)
  Clock Path Skew:      -0.547ns (1.372 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.BQ       Tcko                  0.408   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X16Y8.SR       net (fanout=15)       0.605   LVDS/videoencoder/rst_clk
    SLICE_X16Y8.CLK      Trck                  0.211   LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_0
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.619ns logic, 0.605ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.215ns (Levels of Logic = 0)
  Clock Path Skew:      -0.547ns (1.372 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.BQ       Tcko                  0.408   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X16Y8.SR       net (fanout=15)       0.605   LVDS/videoencoder/rst_clk
    SLICE_X16Y8.CLK      Trck                  0.202   LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_1
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.610ns logic, 0.605ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_5 (FF)
  Destination:          LVDS/videoencoder/channel2_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.543ns (1.378 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_5 to LVDS/videoencoder/channel2_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.DQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_5
    SLICE_X12Y4.B3       net (fanout=4)        0.538   LVDS/videoencoder/channel3_ser/buffer_0<5>
    SLICE_X12Y4.CLK      Tas                   0.289   LVDS/videoencoder/channel2_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
                                                       LVDS/videoencoder/channel2_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.680ns logic, 0.538ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_5 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_5 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.DQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_5
    SLICE_X14Y5.B4       net (fanout=4)        0.482   LVDS/videoencoder/channel3_ser/buffer_0<5>
    SLICE_X14Y5.CLK      Tas                   0.341   LVDS/videoencoder/channel3_ser/shiftdata<0>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.732ns logic, 0.482ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.210ns (Levels of Logic = 0)
  Clock Path Skew:      -0.543ns (1.376 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.BQ       Tcko                  0.408   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X16Y5.SR       net (fanout=15)       0.574   LVDS/videoencoder/rst_clk
    SLICE_X16Y5.CLK      Trck                  0.228   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.636ns logic, 0.574ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_4 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_4 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.CQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<5>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_4
    SLICE_X15Y5.C4       net (fanout=3)        0.493   LVDS/videoencoder/channel3_ser/buffer_0<4>
    SLICE_X15Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.713ns logic, 0.493ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.203ns (Levels of Logic = 0)
  Clock Path Skew:      -0.547ns (1.372 - 1.919)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.BQ       Tcko                  0.408   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X15Y7.SR       net (fanout=15)       0.528   LVDS/videoencoder/rst_clk
    SLICE_X15Y7.CLK      Trck                  0.267   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<0>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.675ns logic, 0.528ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "LVDS/videoencoder/clk35" derived from
 PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
 divided by 3.50 to 3.810 nS and duty cycle corrected to HIGH 1.904 nS 

--------------------------------------------------------------------------------
Slack: 1.139ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: LVDS/videoencoder/clk35
--------------------------------------------------------------------------------
Slack: 2.079ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LVDS/videoencoder/clk35_BUFG/I0
  Logical resource: LVDS/videoencoder/clk35_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: LVDS/videoencoder/clk35
--------------------------------------------------------------------------------
Slack: 2.170ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c1/CLK0
  Logical resource: LVDS/videoencoder/channel1_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.170ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c2/CLK0
  Logical resource: LVDS/videoencoder/channel2_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X7Y3.CLK0
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.170ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c3/CLK0
  Logical resource: LVDS/videoencoder/channel3_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X9Y3.CLK0
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.170ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LVDS/videoencoder/lvdsclk/CLK0
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst/CK0
  Location pin: OLOGIC_X10Y3.CLK0
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.379ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/shiftdata<0>/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/shiftdata_0/CK
  Location pin: SLICE_X14Y5.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.379ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/shiftdata<0>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/shiftdata_0/CK
  Location pin: SLICE_X14Y5.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/shiftdata_0/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/shiftdata_1/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_0/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_1/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_2/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1/CK
  Location pin: SLICE_X16Y5.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.415ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/_n01552/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/SendOK/CK
  Location pin: SLICE_X13Y10.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.415ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/shiftdata_1/CK
  Location pin: SLICE_X15Y5.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.415ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<0>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0/CK
  Location pin: SLICE_X15Y7.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 196.191ns (max period limit - period)
  Period: 3.809ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: LVDS/videoencoder/clk35
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "LVDS/videoencoder/notclk35" derived 
from  PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD 
= 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to 
HIGH 6.666 nS   divided by 3.50 to 3.810 nS and duty cycle corrected to HIGH 
1.904 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.987ns.
--------------------------------------------------------------------------------
Slack:                  -0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst (FF)
  Requirement:          1.904ns
  Data Path Delay:      1.895ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (1.793 - 1.921)
  Source Clock:         LVDS/videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/notclk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 to LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.BQ       Tcko                  0.447   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    OLOGIC_X10Y3.D2      net (fanout=1)        0.862   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
    OLOGIC_X10Y3.CLK1    Todck                 0.586   LVDS/videoencoder/lvdsclk
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (1.033ns logic, 0.862ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel2_ser/shiftdata_0 (FF)
  Destination:          LVDS/videoencoder/channel1_ser/clock_forward_inst (FF)
  Requirement:          1.904ns
  Data Path Delay:      1.838ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (1.816 - 1.923)
  Source Clock:         LVDS/videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/notclk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel2_ser/shiftdata_0 to LVDS/videoencoder/channel1_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y4.BMUX     Tshcko                0.488   LVDS/videoencoder/channel2_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel2_ser/shiftdata_0
    OLOGIC_X6Y1.D2       net (fanout=2)        0.764   LVDS/videoencoder/channel2_ser/shiftdata<0>
    OLOGIC_X6Y1.CLK1     Todck                 0.586   LVDS/videoencoder/c1
                                                       LVDS/videoencoder/channel1_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (1.074ns logic, 0.764ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/clock_forward_inst (FF)
  Requirement:          1.904ns
  Data Path Delay:      1.520ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (1.788 - 1.921)
  Source Clock:         LVDS/videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/notclk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/shiftdata_1 to LVDS/videoencoder/channel3_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y5.CQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    OLOGIC_X9Y3.D2       net (fanout=1)        0.543   LVDS/videoencoder/channel3_ser/shiftdata<1>
    OLOGIC_X9Y3.CLK1     Todck                 0.586   LVDS/videoencoder/c3
                                                       LVDS/videoencoder/channel3_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.977ns logic, 0.543ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel2_ser/shiftdata_1 (FF)
  Destination:          LVDS/videoencoder/channel2_ser/clock_forward_inst (FF)
  Requirement:          1.904ns
  Data Path Delay:      1.502ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (1.787 - 1.923)
  Source Clock:         LVDS/videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/notclk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel2_ser/shiftdata_1 to LVDS/videoencoder/channel2_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y4.BQ       Tcko                  0.447   LVDS/videoencoder/channel2_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel2_ser/shiftdata_1
    OLOGIC_X7Y3.D2       net (fanout=1)        0.469   LVDS/videoencoder/channel2_ser/shiftdata<1>
    OLOGIC_X7Y3.CLK1     Todck                 0.586   LVDS/videoencoder/c2
                                                       LVDS/videoencoder/channel2_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (1.033ns logic, 0.469ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "LVDS/videoencoder/notclk35" derived from
 PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
 divided by 3.50 to 3.810 nS and duty cycle corrected to HIGH 1.904 nS 

--------------------------------------------------------------------------------
Slack: 1.139ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX180
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: LVDS/videoencoder/notclk35
--------------------------------------------------------------------------------
Slack: 2.079ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LVDS/videoencoder/notclk35_BUFG/I0
  Logical resource: LVDS/videoencoder/notclk35_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: LVDS/videoencoder/notclk35
--------------------------------------------------------------------------------
Slack: 2.406ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c1/CLK1
  Logical resource: LVDS/videoencoder/channel1_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X6Y1.CLK1
  Clock network: LVDS/videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.406ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c2/CLK1
  Logical resource: LVDS/videoencoder/channel2_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X7Y3.CLK1
  Clock network: LVDS/videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.406ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c3/CLK1
  Logical resource: LVDS/videoencoder/channel3_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X9Y3.CLK1
  Clock network: LVDS/videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.406ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: LVDS/videoencoder/lvdsclk/CLK1
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst/CK1
  Location pin: OLOGIC_X10Y3.CLK1
  Clock network: LVDS/videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 196.191ns (max period limit - period)
  Period: 3.809ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX180
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: LVDS/videoencoder/notclk35
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_IBUFG                      |     10.000ns|      5.340ns|     16.065ns|            0|           34|            0|          740|
| LVDS/clk6x                    |     13.333ns|      8.000ns|     21.420ns|            0|           34|          498|          242|
|  LVDS/videoencoder/clockgenera|     13.333ns|      4.292ns|          N/A|            0|            0|          128|            0|
|  tor/clkdcm                   |             |             |             |             |             |             |             |
|  LVDS/videoencoder/clk35      |      3.810ns|      6.120ns|          N/A|           30|            0|          110|            0|
|  LVDS/videoencoder/notclk35   |      3.810ns|      4.987ns|          N/A|            4|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.292|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 34  Score: 12798  (Setup/Max: 12798, Hold: 0)

Constraints cover 740 paths, 0 nets, and 285 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  1 10:52:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



