#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001217a1ad850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001217a1ad9e0 .scope module, "tb_immgen" "tb_immgen" 3 2;
 .timescale -9 -12;
P_000001217a1adb70 .param/l "BRANCH" 1 3 12, C4<1100011>;
P_000001217a1adba8 .param/l "LOAD" 1 3 10, C4<0000011>;
P_000001217a1adbe0 .param/l "OPIMM" 1 3 9, C4<0010011>;
P_000001217a1adc18 .param/l "STORE" 1 3 11, C4<0100011>;
v000001217a25feb0_0 .net "immB", 31 0, L_000001217a1fe7c0;  1 drivers
v000001217a2610d0_0 .net "immI", 31 0, L_000001217a1fe670;  1 drivers
v000001217a25fcd0_0 .net "immS", 31 0, L_000001217a1fe750;  1 drivers
v000001217a2612b0_0 .var "instr", 31 0;
S_000001217a1c2490 .scope task, "checkB" "checkB" 3 56, 3 56 0, S_000001217a1ad9e0;
 .timescale -9 -12;
v000001217a1c2c40_0 .var "exp", 31 0;
TD_tb_immgen.checkB ;
    %delay 1000, 0;
    %load/vec4 v000001217a25feb0_0;
    %vpi_call/w 3 57 "$display", "B  imm = 0x%08h (%0d)  [exp=0x%08h]", v000001217a25feb0_0, S<0,vec4,s32>, v000001217a1c2c40_0 {1 0 0};
    %end;
S_000001217a1c2620 .scope task, "checkI" "checkI" 3 50, 3 50 0, S_000001217a1ad9e0;
 .timescale -9 -12;
v000001217a1c27b0_0 .var "exp", 31 0;
TD_tb_immgen.checkI ;
    %delay 1000, 0;
    %load/vec4 v000001217a2610d0_0;
    %vpi_call/w 3 51 "$display", "I  imm = 0x%08h (%0d)  [exp=0x%08h]", v000001217a2610d0_0, S<0,vec4,s32>, v000001217a1c27b0_0 {1 0 0};
    %end;
S_000001217a1f4fa0 .scope task, "checkS" "checkS" 3 53, 3 53 0, S_000001217a1ad9e0;
 .timescale -9 -12;
v000001217a1c2850_0 .var "exp", 31 0;
TD_tb_immgen.checkS ;
    %delay 1000, 0;
    %load/vec4 v000001217a25fcd0_0;
    %vpi_call/w 3 54 "$display", "S  imm = 0x%08h (%0d)  [exp=0x%08h]", v000001217a25fcd0_0, S<0,vec4,s32>, v000001217a1c2850_0 {1 0 0};
    %end;
S_000001217a1f5130 .scope module, "dut" "ImmGen" 3 6, 4 2 0, S_000001217a1ad9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "immI";
    .port_info 2 /OUTPUT 32 "immS";
    .port_info 3 /OUTPUT 32 "immB";
L_000001217a1fe670 .functor BUFZ 32, L_000001217a261030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217a1fe750 .functor BUFZ 32, L_000001217a261490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217a1fe7c0 .functor BUFZ 32, L_000001217a260bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001217a1f1f60_0 .net "B", 31 0, L_000001217a260bd0;  1 drivers
v000001217a1f2000_0 .net "I", 31 0, L_000001217a261030;  1 drivers
v000001217a1f52c0_0 .net "S", 31 0, L_000001217a261490;  1 drivers
v000001217a25d300_0 .net *"_ivl_1", 0 0, L_000001217a260090;  1 drivers
v000001217a25da80_0 .net *"_ivl_10", 19 0, L_000001217a2608b0;  1 drivers
v000001217a25d1c0_0 .net *"_ivl_13", 6 0, L_000001217a2604f0;  1 drivers
v000001217a25d3a0_0 .net *"_ivl_15", 4 0, L_000001217a2613f0;  1 drivers
v000001217a25d120_0 .net *"_ivl_19", 0 0, L_000001217a25ff50;  1 drivers
v000001217a25d260_0 .net *"_ivl_2", 19 0, L_000001217a261210;  1 drivers
v000001217a25dbc0_0 .net *"_ivl_20", 18 0, L_000001217a261530;  1 drivers
v000001217a25dc60_0 .net *"_ivl_23", 0 0, L_000001217a260e50;  1 drivers
v000001217a25d4e0_0 .net *"_ivl_25", 0 0, L_000001217a260b30;  1 drivers
v000001217a25dd00_0 .net *"_ivl_27", 5 0, L_000001217a260130;  1 drivers
v000001217a25d440_0 .net *"_ivl_29", 3 0, L_000001217a2615d0;  1 drivers
L_000001217a262308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001217a25d580_0 .net/2u *"_ivl_30", 0 0, L_000001217a262308;  1 drivers
v000001217a25d620_0 .net *"_ivl_5", 11 0, L_000001217a260450;  1 drivers
v000001217a25d940_0 .net *"_ivl_9", 0 0, L_000001217a25fd70;  1 drivers
v000001217a25db20_0 .net "immB", 31 0, L_000001217a1fe7c0;  alias, 1 drivers
v000001217a25d8a0_0 .net "immI", 31 0, L_000001217a1fe670;  alias, 1 drivers
v000001217a25d6c0_0 .net "immS", 31 0, L_000001217a1fe750;  alias, 1 drivers
v000001217a25dda0_0 .net "instr", 31 0, v000001217a2612b0_0;  1 drivers
L_000001217a260090 .part v000001217a2612b0_0, 31, 1;
LS_000001217a261210_0_0 .concat [ 1 1 1 1], L_000001217a260090, L_000001217a260090, L_000001217a260090, L_000001217a260090;
LS_000001217a261210_0_4 .concat [ 1 1 1 1], L_000001217a260090, L_000001217a260090, L_000001217a260090, L_000001217a260090;
LS_000001217a261210_0_8 .concat [ 1 1 1 1], L_000001217a260090, L_000001217a260090, L_000001217a260090, L_000001217a260090;
LS_000001217a261210_0_12 .concat [ 1 1 1 1], L_000001217a260090, L_000001217a260090, L_000001217a260090, L_000001217a260090;
LS_000001217a261210_0_16 .concat [ 1 1 1 1], L_000001217a260090, L_000001217a260090, L_000001217a260090, L_000001217a260090;
LS_000001217a261210_1_0 .concat [ 4 4 4 4], LS_000001217a261210_0_0, LS_000001217a261210_0_4, LS_000001217a261210_0_8, LS_000001217a261210_0_12;
LS_000001217a261210_1_4 .concat [ 4 0 0 0], LS_000001217a261210_0_16;
L_000001217a261210 .concat [ 16 4 0 0], LS_000001217a261210_1_0, LS_000001217a261210_1_4;
L_000001217a260450 .part v000001217a2612b0_0, 20, 12;
L_000001217a261030 .concat [ 12 20 0 0], L_000001217a260450, L_000001217a261210;
L_000001217a25fd70 .part v000001217a2612b0_0, 31, 1;
LS_000001217a2608b0_0_0 .concat [ 1 1 1 1], L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70;
LS_000001217a2608b0_0_4 .concat [ 1 1 1 1], L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70;
LS_000001217a2608b0_0_8 .concat [ 1 1 1 1], L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70;
LS_000001217a2608b0_0_12 .concat [ 1 1 1 1], L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70;
LS_000001217a2608b0_0_16 .concat [ 1 1 1 1], L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70, L_000001217a25fd70;
LS_000001217a2608b0_1_0 .concat [ 4 4 4 4], LS_000001217a2608b0_0_0, LS_000001217a2608b0_0_4, LS_000001217a2608b0_0_8, LS_000001217a2608b0_0_12;
LS_000001217a2608b0_1_4 .concat [ 4 0 0 0], LS_000001217a2608b0_0_16;
L_000001217a2608b0 .concat [ 16 4 0 0], LS_000001217a2608b0_1_0, LS_000001217a2608b0_1_4;
L_000001217a2604f0 .part v000001217a2612b0_0, 25, 7;
L_000001217a2613f0 .part v000001217a2612b0_0, 7, 5;
L_000001217a261490 .concat [ 5 7 20 0], L_000001217a2613f0, L_000001217a2604f0, L_000001217a2608b0;
L_000001217a25ff50 .part v000001217a2612b0_0, 31, 1;
LS_000001217a261530_0_0 .concat [ 1 1 1 1], L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50;
LS_000001217a261530_0_4 .concat [ 1 1 1 1], L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50;
LS_000001217a261530_0_8 .concat [ 1 1 1 1], L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50;
LS_000001217a261530_0_12 .concat [ 1 1 1 1], L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50;
LS_000001217a261530_0_16 .concat [ 1 1 1 0], L_000001217a25ff50, L_000001217a25ff50, L_000001217a25ff50;
LS_000001217a261530_1_0 .concat [ 4 4 4 4], LS_000001217a261530_0_0, LS_000001217a261530_0_4, LS_000001217a261530_0_8, LS_000001217a261530_0_12;
LS_000001217a261530_1_4 .concat [ 3 0 0 0], LS_000001217a261530_0_16;
L_000001217a261530 .concat [ 16 3 0 0], LS_000001217a261530_1_0, LS_000001217a261530_1_4;
L_000001217a260e50 .part v000001217a2612b0_0, 31, 1;
L_000001217a260b30 .part v000001217a2612b0_0, 7, 1;
L_000001217a260130 .part v000001217a2612b0_0, 25, 6;
L_000001217a2615d0 .part v000001217a2612b0_0, 8, 4;
LS_000001217a260bd0_0_0 .concat [ 1 4 6 1], L_000001217a262308, L_000001217a2615d0, L_000001217a260130, L_000001217a260b30;
LS_000001217a260bd0_0_4 .concat [ 1 19 0 0], L_000001217a260e50, L_000001217a261530;
L_000001217a260bd0 .concat [ 12 20 0 0], LS_000001217a260bd0_0_0, LS_000001217a260bd0_0_4;
S_000001217a25e450 .scope function.vec4.s32, "mkB" "mkB" 3 37, 3 37 0, S_000001217a1ad9e0;
 .timescale -9 -12;
v000001217a25d080_0 .var "funct3", 2 0;
v000001217a25de40_0 .var/s "imm13", 12 0;
; Variable mkB is vec4 return value of scope S_000001217a25e450
v000001217a25dee0_0 .var "opcode", 6 0;
v000001217a25df80_0 .var "rs1", 4 0;
v000001217a25d9e0_0 .var "rs2", 4 0;
v000001217a25d800_0 .var "t", 12 0;
TD_tb_immgen.mkB ;
    %load/vec4 v000001217a25de40_0;
    %store/vec4 v000001217a25d800_0, 0, 13;
    %load/vec4 v000001217a25d800_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001217a25d800_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25d9e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25df80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25d080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25d800_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25d800_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25dee0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mkB (store_vec4_to_lval)
    %end;
S_000001217a25f5f0 .scope function.vec4.s32, "mkI" "mkI" 3 15, 3 15 0, S_000001217a1ad9e0;
 .timescale -9 -12;
v000001217a261350_0 .var "funct3", 2 0;
v000001217a260270_0 .var/s "imm12", 11 0;
; Variable mkI is vec4 return value of scope S_000001217a25f5f0
v000001217a25fff0_0 .var "opcode", 6 0;
v000001217a261170_0 .var "rd", 4 0;
v000001217a260630_0 .var "rs1", 4 0;
TD_tb_immgen.mkI ;
    %load/vec4 v000001217a260270_0;
    %load/vec4 v000001217a260630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a261350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a261170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25fff0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mkI (store_vec4_to_lval)
    %end;
S_000001217a261790 .scope function.vec4.s32, "mkS" "mkS" 3 26, 3 26 0, S_000001217a1ad9e0;
 .timescale -9 -12;
v000001217a2606d0_0 .var "funct3", 2 0;
v000001217a260950_0 .var/s "imm12", 11 0;
; Variable mkS is vec4 return value of scope S_000001217a261790
v000001217a25fe10_0 .var "opcode", 6 0;
v000001217a25f7d0_0 .var "rs1", 4 0;
v000001217a261670_0 .var "rs2", 4 0;
TD_tb_immgen.mkS ;
    %load/vec4 v000001217a260950_0;
    %parti/s 7, 5, 4;
    %load/vec4 v000001217a261670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25f7d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a2606d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a260950_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001217a25fe10_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mkS (store_vec4_to_lval)
    %end;
    .scope S_000001217a1ad9e0;
T_6 ;
    %vpi_call/w 3 61 "$display", "=== Teste ImmGen ===" {0 0 0};
    %pushi/vec4 7, 0, 12;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 0, 0, 3;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001217a25fff0_0, 0, 7;
    %store/vec4 v000001217a261350_0, 0, 3;
    %store/vec4 v000001217a261170_0, 0, 5;
    %store/vec4 v000001217a260630_0, 0, 5;
    %store/vec4 v000001217a260270_0, 0, 12;
    %callf/vec4 TD_tb_immgen.mkI, S_000001217a25f5f0;
    %store/vec4 v000001217a2612b0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001217a1c27b0_0, 0, 32;
    %fork TD_tb_immgen.checkI, S_000001217a1c2620;
    %join;
    %pushi/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %pushi/vec4 2, 0, 3;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001217a25fff0_0, 0, 7;
    %store/vec4 v000001217a261350_0, 0, 3;
    %store/vec4 v000001217a261170_0, 0, 5;
    %store/vec4 v000001217a260630_0, 0, 5;
    %store/vec4 v000001217a260270_0, 0, 12;
    %callf/vec4 TD_tb_immgen.mkI, S_000001217a25f5f0;
    %store/vec4 v000001217a2612b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001217a1c27b0_0, 0, 32;
    %fork TD_tb_immgen.checkI, S_000001217a1c2620;
    %join;
    %pushi/vec4 4, 0, 12;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 2, 0, 3;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001217a25fe10_0, 0, 7;
    %store/vec4 v000001217a2606d0_0, 0, 3;
    %store/vec4 v000001217a261670_0, 0, 5;
    %store/vec4 v000001217a25f7d0_0, 0, 5;
    %store/vec4 v000001217a260950_0, 0, 12;
    %callf/vec4 TD_tb_immgen.mkS, S_000001217a261790;
    %store/vec4 v000001217a2612b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001217a1c2850_0, 0, 32;
    %fork TD_tb_immgen.checkS, S_000001217a1f4fa0;
    %join;
    %pushi/vec4 8, 0, 13;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 4, 0, 5;
    %pushi/vec4 1, 0, 3;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001217a25dee0_0, 0, 7;
    %store/vec4 v000001217a25d080_0, 0, 3;
    %store/vec4 v000001217a25d9e0_0, 0, 5;
    %store/vec4 v000001217a25df80_0, 0, 5;
    %store/vec4 v000001217a25de40_0, 0, 13;
    %callf/vec4 TD_tb_immgen.mkB, S_000001217a25e450;
    %store/vec4 v000001217a2612b0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001217a1c2c40_0, 0, 32;
    %fork TD_tb_immgen.checkB, S_000001217a1c2490;
    %join;
    %pushi/vec4 8188, 0, 13;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 4, 0, 5;
    %pushi/vec4 1, 0, 3;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001217a25dee0_0, 0, 7;
    %store/vec4 v000001217a25d080_0, 0, 3;
    %store/vec4 v000001217a25d9e0_0, 0, 5;
    %store/vec4 v000001217a25df80_0, 0, 5;
    %store/vec4 v000001217a25de40_0, 0, 13;
    %callf/vec4 TD_tb_immgen.mkB, S_000001217a25e450;
    %store/vec4 v000001217a2612b0_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v000001217a1c2c40_0, 0, 32;
    %fork TD_tb_immgen.checkB, S_000001217a1c2490;
    %join;
    %pushi/vec4 4095, 0, 12;
    %pushi/vec4 5, 0, 5;
    %pushi/vec4 5, 0, 5;
    %pushi/vec4 0, 0, 3;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001217a25fff0_0, 0, 7;
    %store/vec4 v000001217a261350_0, 0, 3;
    %store/vec4 v000001217a261170_0, 0, 5;
    %store/vec4 v000001217a260630_0, 0, 5;
    %store/vec4 v000001217a260270_0, 0, 12;
    %callf/vec4 TD_tb_immgen.mkI, S_000001217a25f5f0;
    %store/vec4 v000001217a2612b0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001217a1c27b0_0, 0, 32;
    %fork TD_tb_immgen.checkI, S_000001217a1c2620;
    %join;
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tb_immgen.v";
    ".\src\immgen.v";
