# Unit-2: Arithmetic and Logic Unit

---

## 1. Introduction to ALU

### What is ALU?
- **Arithmetic Logic Unit** - Heart of CPU
- Performs **arithmetic** and **logical** operations
- Works with **integer** and **floating-point** numbers

### ALU Components

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              ALU                    â”‚
â”‚                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚   Arithmetic Unit            â”‚  â”‚
â”‚  â”‚   (+, -, Ã—, Ã·, Increment)    â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚   Logic Unit                 â”‚  â”‚
â”‚  â”‚   (AND, OR, NOT, XOR, Shift) â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚   Status Flags               â”‚  â”‚
â”‚  â”‚   (Zero, Carry, Sign, etc.)  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Status Flags

| Flag | Name | Purpose |
|------|------|---------|
| **C** | Carry | Set if carry/borrow occurs |
| **Z** | Zero | Set if result is zero |
| **S** | Sign | Set if result is negative |
| **V** | Overflow | Set if overflow occurs |
| **P** | Parity | Set if result has even parity |

---

## 2. Basic Addition and Subtraction

### 2.1 Binary Addition

#### Half Adder
```
Inputs: A, B
Outputs: Sum, Carry

Truth Table:
A  B | Sum  Carry
-----|------------
0  0 |  0    0
0  1 |  1    0
1  0 |  1    0
1  1 |  0    1

Logic:
Sum = A âŠ• B
Carry = A Â· B
```

#### Full Adder
```
Inputs: A, B, Cin (Carry-in)
Outputs: Sum, Cout (Carry-out)

Truth Table:
A  B  Cin | Sum  Cout
----------|------------
0  0   0  |  0    0
0  0   1  |  1    0
0  1   0  |  1    0
0  1   1  |  0    1
1  0   0  |  1    0
1  0   1  |  0    1
1  1   0  |  0    1
1  1   1  |  1    1

Logic:
Sum = A âŠ• B âŠ• Cin
Cout = AB + BCin + ACin
```

### 2.2 Ripple Carry Adder (4-bit)

```
    A3 B3    A2 B2    A1 B1    A0 B0
     â”‚ â”‚      â”‚ â”‚      â”‚ â”‚      â”‚ â”‚
     â–¼ â–¼      â–¼ â–¼      â–¼ â–¼      â–¼ â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”
Cinâ”‚  FA  â”‚ â”‚  FA  â”‚ â”‚  FA  â”‚ â”‚  FA  â”‚
â”€â”€â”€â–º      â”‚ â”‚      â”‚ â”‚      â”‚ â”‚      â”‚
   â””â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”€â”˜
      â”‚        â”‚        â”‚        â”‚
     C3       C2       C1       C0
      â”‚        â”‚        â”‚        â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â–º Cout
         â”‚         â”‚         â”‚
         S3        S2        S1        S0
```

**Problem**: Carry propagation delay
- Each adder waits for previous carry
- For n-bit: Delay = n Ã— (FA delay)

**Example: 4-bit Addition**
```
  A =  1 0 1 1  (11)
  B =  0 1 1 0  (6)
     +--------
       1 0 0 0 1  (17)
       â”‚ â”‚ â”‚ â”‚ â”‚
       C C C C C
       4 3 2 1 0
```

---

## 3. Look-Ahead Carry Adder

### Problem with Ripple Carry
- Slow for large numbers
- Carry must ripple through all stages
- **Solution**: Calculate carries in parallel

### Carry Look-Ahead Logic

**Generate (G) and Propagate (P):**
```
Gi = Ai Â· Bi       (Generate carry)
Pi = Ai âŠ• Bi       (Propagate carry)
```

**Carry Equations:**
```
C0 = Input carry
C1 = G0 + P0Â·C0
C2 = G1 + P1Â·C1 = G1 + P1Â·G0 + P1Â·P0Â·C0
C3 = G2 + P2Â·C2 = G2 + P2Â·G1 + P2Â·P1Â·G0 + P2Â·P1Â·P0Â·C0
C4 = G3 + P3Â·C3 = G3 + P3Â·G2 + P3Â·P2Â·G1 + P3Â·P2Â·P1Â·G0 + P3Â·P2Â·P1Â·P0Â·C0
```

**Sum:**
```
Si = Pi âŠ• Ci
```

### 4-bit CLA Adder Example

**Example: Add 1011 + 0110**

```
Step 1: Calculate Generate and Propagate
        A =  1  0  1  1
        B =  0  1  1  0
             ----------
        G = AÂ·B
        G3 = 0, G2 = 0, G1 = 1, G0 = 0
        
        P = AâŠ•B
        P3 = 1, P2 = 1, P1 = 0, P0 = 1

Step 2: Calculate Carries (C0 = 0)
        C1 = G0 + P0Â·C0
           = 0 + 1Â·0 = 0
        
        C2 = G1 + P1Â·G0 + P1Â·P0Â·C0
           = 1 + 0Â·0 + 0Â·1Â·0 = 1
        
        C3 = G2 + P2Â·G1 + P2Â·P1Â·G0 + P2Â·P1Â·P0Â·C0
           = 0 + 1Â·1 + 1Â·0Â·0 + 1Â·0Â·1Â·0 = 1
        
        C4 = G3 + P3Â·G2 + P3Â·P2Â·G1 + P3Â·P2Â·P1Â·G0 + P3Â·P2Â·P1Â·P0Â·C0
           = 0 + 1Â·0 + 1Â·1Â·1 + 1Â·1Â·0Â·0 + 1Â·1Â·0Â·1Â·0 = 1

Step 3: Calculate Sum
        S0 = P0 âŠ• C0 = 1 âŠ• 0 = 1
        S1 = P1 âŠ• C1 = 0 âŠ• 0 = 0
        S2 = P2 âŠ• C2 = 1 âŠ• 1 = 0
        S3 = P3 âŠ• C3 = 1 âŠ• 1 = 0

Result: 10001 (17 in decimal)
        1011 (11) + 0110 (6) = 10001 (17) âœ“
```

### CLA Advantages
- **Parallel carry generation**
- **Faster** than ripple carry
- Fixed delay (independent of bit width)

### CLA Disadvantages
- **Complex hardware**
- More gates required
- Higher cost

---

## 4. Multiplication Algorithms

### 4.1 Unsigned Multiplication

#### Manual Method (4-bit Ã— 4-bit)

**Example: 13 Ã— 11 (1101 Ã— 1011)**

```
                1 1 0 1  (Multiplicand = 13)
              Ã— 1 0 1 1  (Multiplier = 11)
              ---------
                1 1 0 1  (M Ã— 1)
              1 1 0 1    (M Ã— 1, shifted)
            0 0 0 0      (M Ã— 0, shifted)
        + 1 1 0 1        (M Ã— 1, shifted)
        ---------------
        1 0 0 0 1 1 1 1  (143)

Verification: 13 Ã— 11 = 143 âœ“
```

#### Algorithm Steps
```
1. Initialize Product = 0
2. For each bit in Multiplier (right to left):
   a. If bit = 1: Add Multiplicand to Product
   b. Shift Multiplicand left
3. Result in Product
```

### 4.2 Signed Multiplication

**Problem**: Need to handle negative numbers
- **Sign-Magnitude**: Multiply magnitudes, determine sign
- **2's Complement**: Need special handling

---

## 5. Booth's Algorithm

### Need for Booth's Algorithm
- Efficient multiplication for signed numbers
- Reduces number of additions
- Works with 2's complement representation

### Booth's Algorithm Rules

Based on **current bit (Q0)** and **previous bit (Q-1)**:

| Q0 | Q-1 | Operation |
|----|-----|-----------|
| 0  | 0   | Shift only (no operation) |
| 0  | 1   | Add Multiplicand |
| 1  | 0   | Subtract Multiplicand |
| 1  | 1   | Shift only (no operation) |

### Algorithm Steps
```
1. Initialize:
   - AC (Accumulator) = 0
   - Q (Multiplier)
   - M (Multiplicand)
   - Q-1 = 0
   - SC (Step Counter) = n (number of bits)

2. Repeat SC times:
   a. Check Q0 and Q-1:
      - If 01: AC â† AC + M
      - If 10: AC â† AC - M
      - If 00 or 11: Do nothing
   b. Arithmetic Shift Right (AC, Q, Q-1)
   c. SC â† SC - 1

3. Result in (AC, Q)
```

### Booth's Algorithm Example 1

**Example: 7 Ã— 3 (0111 Ã— 0011)**

```
M = 0011 (3)
-M = 1101 (2's complement of 3)
Q = 0111 (7)

Initial:
AC = 0000, Q = 0111, Q-1 = 0, M = 0011, SC = 4

â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ SC â”‚    AC    â”‚    Q     â”‚ Q-1 â”‚     Operation     â”‚Q0Q-1â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 4  â”‚ 0000     â”‚ 0111     â”‚  0  â”‚ Initial           â”‚ 10 â”‚
â”‚    â”‚          â”‚          â”‚     â”‚ Q0Q-1=10, AC-M    â”‚    â”‚
â”‚    â”‚ 1101     â”‚ 0111     â”‚  0  â”‚ After subtraction â”‚    â”‚
â”‚    â”‚ 1110     â”‚ 1011     â”‚  1  â”‚ Shift right       â”‚    â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 3  â”‚ 1110     â”‚ 1011     â”‚  1  â”‚                   â”‚ 11 â”‚
â”‚    â”‚          â”‚          â”‚     â”‚ Q0Q-1=11, No op   â”‚    â”‚
â”‚    â”‚ 1111     â”‚ 0101     â”‚  1  â”‚ Shift right       â”‚    â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 2  â”‚ 1111     â”‚ 0101     â”‚  1  â”‚                   â”‚ 01 â”‚
â”‚    â”‚          â”‚          â”‚     â”‚ Q0Q-1=01, AC+M    â”‚    â”‚
â”‚    â”‚ 0010     â”‚ 0101     â”‚  1  â”‚ After addition    â”‚    â”‚
â”‚    â”‚ 0001     â”‚ 0010     â”‚  1  â”‚ Shift right       â”‚    â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 1  â”‚ 0001     â”‚ 0010     â”‚  1  â”‚                   â”‚ 01 â”‚
â”‚    â”‚          â”‚          â”‚     â”‚ Q0Q-1=01, AC+M    â”‚    â”‚
â”‚    â”‚ 0100     â”‚ 0010     â”‚  1  â”‚ After addition    â”‚    â”‚
â”‚    â”‚ 0010     â”‚ 0001     â”‚  0  â”‚ Shift right       â”‚    â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 0  â”‚ 0010     â”‚ 0001     â”‚  0  â”‚ Done              â”‚    â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜

Result: AC Q = 0010 0001
Combined: 00100001 (ignore extra bits for 4-bit result)
Result = 00010101 = 21

Verification: 7 Ã— 3 = 21 âœ“
```

### Booth's Algorithm Example 2

**Example: (-4) Ã— 3 (1100 Ã— 0011)**

```
M = 0011 (3)
-M = 1101 (2's complement)
Q = 1100 (-4 in 2's complement)

Initial:
AC = 0000, Q = 1100, Q-1 = 0, M = 0011, SC = 4

â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ SC â”‚    AC    â”‚    Q     â”‚ Q-1 â”‚     Operation     â”‚Q0Q-1â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 4  â”‚ 0000     â”‚ 1100     â”‚  0  â”‚ Initial           â”‚ 00 â”‚
â”‚    â”‚          â”‚          â”‚     â”‚ Q0Q-1=00, No op   â”‚    â”‚
â”‚    â”‚ 0000     â”‚ 0110     â”‚  0  â”‚ Shift right       â”‚    â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 3  â”‚ 0000     â”‚ 0110     â”‚  0  â”‚                   â”‚ 00 â”‚
â”‚    â”‚          â”‚          â”‚     â”‚ Q0Q-1=00, No op   â”‚    â”‚
â”‚    â”‚ 0000     â”‚ 0011     â”‚  0  â”‚ Shift right       â”‚    â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 2  â”‚ 0000     â”‚ 0011     â”‚  0  â”‚                   â”‚ 10 â”‚
â”‚    â”‚          â”‚          â”‚     â”‚ Q0Q-1=10, AC-M    â”‚    â”‚
â”‚    â”‚ 1101     â”‚ 0011     â”‚  0  â”‚ After subtraction â”‚    â”‚
â”‚    â”‚ 1110     â”‚ 1001     â”‚  1  â”‚ Shift right       â”‚    â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 1  â”‚ 1110     â”‚ 1001     â”‚  1  â”‚                   â”‚ 11 â”‚
â”‚    â”‚          â”‚          â”‚     â”‚ Q0Q-1=11, No op   â”‚    â”‚
â”‚    â”‚ 1111     â”‚ 0100     â”‚  1  â”‚ Shift right       â”‚    â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 0  â”‚ 1111     â”‚ 0100     â”‚  1  â”‚ Done              â”‚    â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜

Result: AC Q = 1111 0100
This is -12 in 2's complement

Verification: (-4) Ã— 3 = -12 âœ“
```

### Booth's Advantage
- Works for both positive and negative numbers
- Reduces additions for consecutive 1s
- Example: 0111 (7) treated as 1000 - 0001

---

## 6. Array Multiplier

### 4Ã—4 Array Multiplier Structure

```
        B3  B2  B1  B0  (Multiplicand)
      Ã—  A3  A2  A1  A0  (Multiplier)
      ------------------

A0: A0B3 A0B2 A0B1 A0B0 â”€â”
A1: A1B3 A1B2 A1B1 A1B0 â”€â”¤
A2: A2B3 A2B2 A2B1 A2B0 â”€â”œâ”€â–º Partial Products
A3: A3B3 A3B2 A3B1 A3B0 â”€â”˜

Array of Full Adders combines partial products
```

### Array Multiplier Circuit (2Ã—2)

```
        B1      B0
         â”‚       â”‚
    A1â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€
         â”‚       â”‚
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”  â”‚
    â”‚ AND    â”‚  â”‚
    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”˜  â”‚
         â”‚   â”Œâ”€â”€â”´â”€â”€â”€â”€â”
    A0â”€â”€â”€â”¼â”€â”€â”€â”‚ AND   â”‚
         â”‚   â””â”€â”€â”€â”¬â”€â”€â”€â”˜
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”   â”‚
    â”‚   HA   â”‚â—„â”€â”€â”˜
    â””â”€â”¬â”€â”€â”€â”€â”¬â”€â”˜
      â”‚    â”‚
      P2   P1   P0
```

**Features:**
- **Parallel operation** - all partial products generated simultaneously
- **Fast** - no sequential shifts
- **Hardware intensive** - requires many gates
- **Suitable** for high-speed applications

### Array Multiplier Example

**Example: 3 Ã— 2 (11 Ã— 10)**

```
Multiplicand (B) = 11
Multiplier (A) = 10

Partial Products:
A0Â·B = 0 Ã— 11 = 00
A1Â·B = 1 Ã— 11 = 11

Array Addition:
    0 0
  1 1
  -----
  1 1 0  (6)

Verification: 3 Ã— 2 = 6 âœ“
```

---

## 7. Division Algorithms

### 7.1 Restoring Division Algorithm

**Method**: Similar to manual division

```
Algorithm:
1. Initialize:
   - A (Accumulator) = 0
   - Q (Dividend)
   - M (Divisor)
   - n = number of bits

2. Repeat n times:
   a. Shift left (A, Q)
   b. A = A - M
   c. If A < 0 (MSB = 1):
      - Q0 = 0
      - A = A + M  (Restore)
   d. Else:
      - Q0 = 1

3. Quotient in Q, Remainder in A
```

### Restoring Division Example

**Example: 7 Ã· 3 (0111 Ã· 0011)**

```
M = 0011 (Divisor)
Q = 0111 (Dividend)
A = 0000 (Accumulator)

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step â”‚    A     â”‚    Q     â”‚       Operation          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0   â”‚ 0000     â”‚ 0111     â”‚ Initial                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  1   â”‚ 0000     â”‚ 1110     â”‚ Shift left               â”‚
â”‚      â”‚ 1101     â”‚ 1110     â”‚ A = A - M (negative)     â”‚
â”‚      â”‚ 0000     â”‚ 1110     â”‚ Restore (A = A + M)      â”‚
â”‚      â”‚ 0000     â”‚ 1110     â”‚ Q0 = 0                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  2   â”‚ 0001     â”‚ 1100     â”‚ Shift left               â”‚
â”‚      â”‚ 1110     â”‚ 1100     â”‚ A = A - M (negative)     â”‚
â”‚      â”‚ 0001     â”‚ 1100     â”‚ Restore                  â”‚
â”‚      â”‚ 0001     â”‚ 1100     â”‚ Q0 = 0                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  3   â”‚ 0011     â”‚ 1000     â”‚ Shift left               â”‚
â”‚      â”‚ 0000     â”‚ 1000     â”‚ A = A - M (positive)     â”‚
â”‚      â”‚ 0000     â”‚ 1001     â”‚ Q0 = 1                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  4   â”‚ 0001     â”‚ 0010     â”‚ Shift left               â”‚
â”‚      â”‚ 1110     â”‚ 0010     â”‚ A = A - M (negative)     â”‚
â”‚      â”‚ 0001     â”‚ 0010     â”‚ Restore                  â”‚
â”‚      â”‚ 0001     â”‚ 0010     â”‚ Q0 = 0                   â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Result:
Quotient (Q) = 0010 = 2
Remainder (A) = 0001 = 1

Verification: 7 Ã· 3 = 2 remainder 1 âœ“
```

### 7.2 Non-Restoring Division

- **No restoration step** needed
- Alternates between addition and subtraction
- Faster than restoring division

---

## 8. Logical Operations

### 8.1 Basic Logical Operations

| Operation | Symbol | 4-bit Example |
|-----------|--------|---------------|
| AND | âˆ§ | 1010 âˆ§ 1100 = 1000 |
| OR | âˆ¨ | 1010 âˆ¨ 1100 = 1110 |
| NOT | Â¬ | Â¬1010 = 0101 |
| XOR | âŠ• | 1010 âŠ• 1100 = 0110 |
| NAND | â†‘ | 1010 â†‘ 1100 = 0111 |
| NOR | â†“ | 1010 â†“ 1100 = 0001 |

### 8.2 Shift Operations

#### Logical Shift Left (LSL)
```
Original:  1 0 1 1 0 1 0 0
           â†“ â†“ â†“ â†“ â†“ â†“ â†“ â†“
LSL:       0 1 1 0 1 0 0 0
           â”‚               â†‘
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          0 fills
```

#### Logical Shift Right (LSR)
```
Original:  1 0 1 1 0 1 0 0
           â†“ â†“ â†“ â†“ â†“ â†“ â†“ â†“
LSR:       0 1 0 1 1 0 1 0
           â†‘               â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
          0 fills
```

#### Arithmetic Shift Right (ASR)
```
Original:  1 0 1 1 0 1 0 0 (Negative number)
           â†“ â†“ â†“ â†“ â†“ â†“ â†“ â†“
ASR:       1 1 0 1 1 0 1 0
           â†‘ â”‚
           â””â”€â”˜ Sign bit preserved
```

#### Rotate Left (ROL)
```
Original:  1 0 1 1 0 1 0 0
           â†“ â†“ â†“ â†“ â†“ â†“ â†“ â†“
ROL:       0 1 1 0 1 0 0 1
           â”‚               â†‘
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### Rotate Right (ROR)
```
Original:  1 0 1 1 0 1 0 0
           â†“ â†“ â†“ â†“ â†“ â†“ â†“ â†“
ROR:       0 1 0 1 1 0 1 0
           â†‘               â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9. Floating Point Arithmetic

### 9.1 Floating Point Representation

**Format**: Â± M Ã— B^E

- **M**: Mantissa (Fraction)
- **B**: Base (usually 2)
- **E**: Exponent

**Example**: 101.101â‚‚
```
= 1.01101 Ã— 2Â²
  â”‚   â”‚     â”‚
  â”‚   â”‚     â””â”€ Exponent
  â”‚   â””â”€â”€â”€â”€â”€â”€â”€ Mantissa
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Sign
```

### 9.2 Normalization

**Normalized form**: 1.xxxx Ã— 2^E
- MSB of mantissa is always 1
- Provides maximum precision

**Example:**
```
0.00101 Ã— 2Â³  â†’  1.01 Ã— 2â°  (Normalized)
110.11 Ã— 2Â²   â†’  1.1011 Ã— 2â´  (Normalized)
```

---

## 10. IEEE 754 Floating Point Standard

### 10.1 Single Precision (32-bit)

```
â”Œâ”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Sâ”‚ Exponent  â”‚       Mantissa          â”‚
â”‚ â”‚  (8 bits) â”‚       (23 bits)         â”‚
â””â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
31     30-23           22-0

S: Sign bit (0 = positive, 1 = negative)
Exponent: Biased by 127
Mantissa: Implicit leading 1
```

**Value**: (-1)^S Ã— 1.M Ã— 2^(E-127)

**Special Cases:**
- **Zero**: E = 0, M = 0
- **Infinity**: E = 255, M = 0
- **NaN**: E = 255, M â‰  0

### 10.2 Double Precision (64-bit)

```
â”Œâ”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Sâ”‚   Exponent      â”‚                 Mantissa                          â”‚
â”‚ â”‚   (11 bits)     â”‚                (52 bits)                          â”‚
â””â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
63    62-52                        51-0

Exponent: Biased by 1023
```

**Value**: (-1)^S Ã— 1.M Ã— 2^(E-1023)

### IEEE 754 Example 1: Convert 12.5 to IEEE 754

```
Step 1: Convert to binary
        12.5â‚â‚€ = 1100.1â‚‚

Step 2: Normalize
        1100.1 = 1.1001 Ã— 2Â³

Step 3: Extract components
        Sign (S) = 0 (positive)
        Mantissa (M) = 1001 (fraction part after "1.")
        Exponent (E) = 3

Step 4: Bias exponent
        Biased E = 3 + 127 = 130â‚â‚€ = 10000010â‚‚

Step 5: IEEE 754 format (32-bit)
â”Œâ”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚0â”‚10000010  â”‚10010000000000000000000    â”‚
â””â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
 S  Exponent          Mantissa

Result: 0 10000010 10010000000000000000000
Hex: 0x41480000
```

### IEEE 754 Example 2: Convert -0.75 to IEEE 754

```
Step 1: Convert to binary
        0.75â‚â‚€ = 0.11â‚‚

Step 2: Normalize
        0.11 = 1.1 Ã— 2â»Â¹

Step 3: Extract components
        Sign (S) = 1 (negative)
        Mantissa (M) = 1 (fraction part)
        Exponent (E) = -1

Step 4: Bias exponent
        Biased E = -1 + 127 = 126â‚â‚€ = 01111110â‚‚

Step 5: IEEE 754 format (32-bit)
â”Œâ”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚1â”‚01111110  â”‚10000000000000000000000    â”‚
â””â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
 S  Exponent          Mantissa

Result: 1 01111110 10000000000000000000000
Hex: 0xBF400000
```

### IEEE 754 Example 3: Decode 0x40A00000

```
Binary: 0 10000001 01000000000000000000000

Step 1: Extract fields
        S = 0 (positive)
        E = 10000001â‚‚ = 129â‚â‚€
        M = 01000000000000000000000â‚‚

Step 2: Unbias exponent
        Actual E = 129 - 127 = 2

Step 3: Reconstruct number
        Mantissa = 1.01â‚‚ (implicit 1)
        Value = 1.01â‚‚ Ã— 2Â²
              = 101.0â‚‚
              = 5.0â‚â‚€

Result: 5.0
```

---

## 11. Floating Point Addition

### Algorithm
```
1. Compare exponents
2. Align mantissas (shift smaller exponent)
3. Add/subtract mantissas
4. Normalize result
5. Round if necessary
```

### Example: 3.5 + 1.25

```
Step 1: Convert to normalized form
        3.5 = 1.11 Ã— 2Â¹
        1.25 = 1.01 Ã— 2â°

Step 2: Align exponents (make equal)
        1.25 = 0.101 Ã— 2Â¹  (shift right, increase exponent)

Step 3: Add mantissas
        1.110 Ã— 2Â¹
      + 0.101 Ã— 2Â¹
      -----------
       10.011 Ã— 2Â¹

Step 4: Normalize
       10.011 Ã— 2Â¹ = 1.0011 Ã— 2Â²

Step 5: Result
        1.0011 Ã— 2Â² = 100.11â‚‚ = 4.75â‚â‚€

Verification: 3.5 + 1.25 = 4.75 âœ“
```

---

## 12. Floating Point Multiplication

### Algorithm
```
1. Add exponents
2. Multiply mantissas
3. Normalize result
4. Adjust exponent
5. Determine sign
```

### Example: 2.5 Ã— 3.0

```
Step 1: Normalize
        2.5 = 1.01 Ã— 2Â¹
        3.0 = 1.1 Ã— 2Â¹

Step 2: Add exponents
        E = 1 + 1 = 2

Step 3: Multiply mantissas
        1.01 Ã— 1.1 = 1.111

Step 4: Combine
        1.111 Ã— 2Â²

Step 5: Result
        1.111 Ã— 2Â² = 111.1â‚‚ = 7.5â‚â‚€

Verification: 2.5 Ã— 3.0 = 7.5 âœ“
```

---

## 13. ALU Design

### Simple 4-bit ALU

```
         A (4-bit)     B (4-bit)
             â”‚            â”‚
             â–¼            â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚                     â”‚
        â”‚   Function Select   â”‚â—„â”€â”€â”€ S0, S1, S2
        â”‚      (Decoder)      â”‚
        â”‚                     â”‚
        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
        â”‚Arithmeticâ”‚  Logic   â”‚
        â”‚  Unit    â”‚  Unit    â”‚
        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
             â”‚           â”‚
             â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
                   â–¼
              MUX (Output select)
                   â”‚
                   â–¼
             Result (4-bit)
                   â”‚
              â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
              â”‚ Flags   â”‚
              â”‚ C Z S V â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ALU Operations Table

| S2 S1 S0 | Operation | Function |
|----------|-----------|----------|
| 0 0 0 | Transfer A | F = A |
| 0 0 1 | Increment A | F = A + 1 |
| 0 1 0 | Add | F = A + B |
| 0 1 1 | Subtract | F = A - B |
| 1 0 0 | AND | F = A âˆ§ B |
| 1 0 1 | OR | F = A âˆ¨ B |
| 1 1 0 | XOR | F = A âŠ• B |
| 1 1 1 | NOT A | F = Â¬A |

---

## ğŸš€ Quick Reference Summary

### Adders
- **Half Adder**: 2 inputs, Sum + Carry
- **Full Adder**: 3 inputs (A, B, Cin), Sum + Cout
- **Ripple Carry**: Sequential, slow
- **Carry Look-Ahead**: Parallel, fast

### Multiplication
- **Booth's Algorithm**: Efficient for signed numbers
- **Array Multiplier**: Parallel, fast, hardware intensive

### Division
- **Restoring**: Restore if negative
- **Non-Restoring**: Alternating add/subtract

### IEEE 754 (Single Precision)
```
Sign (1) | Exponent (8) | Mantissa (23)
Value = (-1)^S Ã— 1.M Ã— 2^(E-127)
```

### Floating Point Operations
- **Addition**: Align exponents, add mantissas, normalize
- **Multiplication**: Add exponents, multiply mantissas

---

## ğŸ“ Exam Important Questions

1. **Explain** Ripple Carry Adder and its limitations.

2. **Describe** Carry Look-Ahead Adder with 4-bit example.

3. **Explain** Booth's Algorithm. Multiply 7 Ã— (-3) using Booth's method.

4. **Compare** Array Multiplier with Booth's multiplier.

5. **Perform** Restoring Division: 13 Ã· 5 (show all steps).

6. **Explain** IEEE 754 floating point standard (single precision).

7. **Convert** 13.75 to IEEE 754 32-bit format.

8. **Decode** IEEE 754: 0 10000010 10100000000000000000000

9. **Perform** Floating Point Addition: 5.5 + 2.25 (normalized form).

10. **Design** a 4-bit ALU supporting:
    - Addition, Subtraction
    - AND, OR, XOR
    - Include control signals and flag generation

---

*End of Unit-2*
