MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀
  Temp_Vars:  Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_1, lt_12_post, lt_13_1, lt_13_post, lt_14_1, lt_14_post, lt_16_1, lt_16_post, lt_17_1, lt_17_post, lt_18_1, lt_18_post, lt_19_1, lt_19_post, lt_20_1, lt_20_post, ntStatus_8_post
  Locations:  l0, l1, l10, l11, l12, l2, l3, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₁₈: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l2(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁₇: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l3(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ 0 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ 0 ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ lt_20_1 ≤ lt_19_1 ∧ X₆ ≤ lt_19_1 ∧ lt_19_1 ≤ X₆ ∧ X₇ ≤ lt_20_1 ∧ lt_20_1 ≤ X₇ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l4(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₆ ∧ 1+X₆ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₈ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₈ ∧ X₇ ≤ lt_17_1 ∧ lt_17_1 ≤ X₇ ∧ X₆ ≤ lt_18_1 ∧ lt_18_1 ≤ X₆ ∧ X₆ ≤ lt_19_1 ∧ lt_19_1 ≤ X₆ ∧ X₇ ≤ lt_20_1 ∧ lt_20_1 ≤ X₇ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₃: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l5(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_13_1 ≤ 256 ∧ lt_16_1 ≤ 1+X₆ ∧ 1 ≤ lt_14_1 ∧ 1+X₆ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ 256 ≤ lt_13_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₈ ≤ lt_13_1 ∧ lt_13_1 ≤ X₈ ∧ X₈ ≤ lt_14_1 ∧ lt_14_1 ≤ X₈ ∧ X₇ ≤ lt_17_1 ∧ lt_17_1 ≤ X₇ ∧ X₆ ≤ lt_18_1 ∧ lt_18_1 ≤ X₆ ∧ X₆ ≤ lt_19_1 ∧ lt_19_1 ≤ X₆ ∧ X₇ ≤ lt_20_1 ∧ lt_20_1 ≤ X₇ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₅: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l6(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₆ ∧ 1+X₆ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₀ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₁₀ ∧ lt_17_1 ≤ lt_16_1 ∧ X₇ ≤ lt_17_1 ∧ lt_17_1 ≤ X₇ ∧ X₆ ≤ lt_18_1 ∧ lt_18_1 ≤ X₆ ∧ X₆ ≤ lt_19_1 ∧ lt_19_1 ≤ X₆ ∧ X₇ ≤ lt_20_1 ∧ lt_20_1 ≤ X₇ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₇: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l7(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_13_1 ≤ 256 ∧ lt_16_1 ≤ 1+X₆ ∧ 1 ≤ lt_14_1 ∧ 1+X₆ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ 256 ≤ lt_13_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₀ ≤ lt_13_1 ∧ lt_13_1 ≤ X₁₀ ∧ X₁₀ ≤ lt_14_1 ∧ lt_14_1 ≤ X₁₀ ∧ lt_17_1 ≤ lt_16_1 ∧ X₇ ≤ lt_17_1 ∧ lt_17_1 ≤ X₇ ∧ X₆ ≤ lt_18_1 ∧ lt_18_1 ≤ X₆ ∧ X₆ ≤ lt_19_1 ∧ lt_19_1 ≤ X₆ ∧ X₇ ≤ lt_20_1 ∧ lt_20_1 ≤ X₇ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₉: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l8(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₆ ∧ 1 ≤ lt_14_1 ∧ 1+X₆ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₈ ≤ lt_13_post ∧ lt_13_post ≤ X₈ ∧ X₈ ≤ lt_14_1 ∧ lt_14_1 ≤ X₈ ∧ X₇ ≤ lt_17_1 ∧ lt_17_1 ≤ X₇ ∧ X₆ ≤ lt_18_1 ∧ lt_18_1 ≤ X₆ ∧ X₆ ≤ lt_19_1 ∧ lt_19_1 ≤ X₆ ∧ X₇ ≤ lt_20_1 ∧ lt_20_1 ≤ X₇ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁₃: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l9(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₆ ∧ 1 ≤ lt_14_1 ∧ 1+X₆ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₀ ≤ lt_13_post ∧ lt_13_post ≤ X₁₀ ∧ X₁₀ ≤ lt_14_1 ∧ lt_14_1 ≤ X₁₀ ∧ lt_17_1 ≤ lt_16_1 ∧ X₇ ≤ lt_17_1 ∧ lt_17_1 ≤ X₇ ∧ X₆ ≤ lt_18_1 ∧ lt_18_1 ≤ X₆ ∧ X₆ ≤ lt_19_1 ∧ lt_19_1 ≤ X₆ ∧ X₇ ≤ lt_20_1 ∧ lt_20_1 ≤ X₇ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁₆: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l10(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ lt_12_1 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ lt_12_1 ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₀ ≤ lt_12_1 ∧ lt_12_1 ≤ X₁₀ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁₂: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l10(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ lt_12_1 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ lt_12_1 ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₈ ≤ lt_12_1 ∧ lt_12_1 ≤ X₈ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₀: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉
  t₂: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₄: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₆: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₈: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁₀: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l12(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₁₃ ≤ 255 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁₁: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l12(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 257 ≤ X₁₃ ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁₄: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l11(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₁₃ ≤ 255 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀
  t₁₅: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀) → l11(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 257 ≤ X₁₃ ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_29_post ∧ cnt_29_post ≤ X₆ ∧ X₇ ≤ cnt_34_post ∧ cnt_34_post ≤ X₇ ∧ X₈ ≤ ct_115_post ∧ ct_115_post ≤ X₈ ∧ X₉ ≤ ct_15_post ∧ ct_15_post ≤ X₉ ∧ X₁₀ ≤ ct_64_post ∧ ct_64_post ≤ X₁₀ ∧ X₁₁ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₁ ∧ X₁₂ ≤ lt_12_post ∧ lt_12_post ≤ X₁₂ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₄ ≤ lt_14_post ∧ lt_14_post ≤ X₁₄ ∧ X₁₅ ≤ lt_16_post ∧ lt_16_post ≤ X₁₅ ∧ X₁₆ ≤ lt_17_post ∧ lt_17_post ≤ X₁₆ ∧ X₁₇ ≤ lt_18_post ∧ lt_18_post ≤ X₁₇ ∧ X₁₈ ≤ lt_19_post ∧ lt_19_post ≤ X₁₈ ∧ X₁₉ ≤ lt_20_post ∧ lt_20_post ≤ X₁₉ ∧ X₂₀ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₀


Preprocessing
  Eliminate variables [Dc_6_post; InterfaceType_5_post; MaximumInterfaceType_9_post; ct_15_post; fdoExtension_7_post; lt_12_post; lt_14_post; lt_16_post; lt_17_post; lt_18_post; lt_19_post; lt_20_post; ntStatus_8_post; X₀; X₁; X₂; X₃; X₄; X₅; X₉; X₁₁; X₁₂; X₁₄; X₁₅; X₁₆; X₁₇; X₁₈; X₁₉; X₂₀] that do not contribute to the problem


  Found invariant X₄ ≤ X₃ ∧ 1 ≤ X₄ ∧ 2 ≤ X₃+X₄ ∧ X₃ ≤ X₄ ∧ 1 ≤ X₃ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l11


  Found invariant X₃ ≤ 0 ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l6


  Found invariant X₄ ≤ X₂ ∧ 1 ≤ X₄ ∧ 2 ≤ X₂+X₄ ∧ X₂ ≤ X₄ ∧ 1 ≤ X₂ ∧ 2+X₀ ≤ X₁ for location l12


  Found invariant X₃ ≤ 256 ∧ 256 ≤ X₃ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l7


  Found invariant X₂ ≤ 256 ∧ 256 ≤ X₂ ∧ 2+X₀ ≤ X₁ for location l5


  Found invariant X₄ ≤ X₂ ∧ 1 ≤ X₄ ∧ 2 ≤ X₂+X₄ ∧ X₂ ≤ X₄ ∧ 1 ≤ X₂ ∧ 2+X₀ ≤ X₁ for location l8


  Found invariant 1+X₀ ≤ X₁ for location l10


  Found invariant X₂ ≤ 0 ∧ 2+X₀ ≤ X₁ for location l4


  Found invariant X₄ ≤ X₃ ∧ 1 ≤ X₄ ∧ 2 ≤ X₃+X₄ ∧ X₃ ≤ X₄ ∧ 1 ≤ X₃ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l9


  Found invariant X₁ ≤ X₀ for location l3


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄
  Temp_Vars:  Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, lt_12_1, lt_13_1, lt_13_post, lt_14_1, lt_16_1, lt_17_1, lt_18_1, lt_19_1, lt_20_1
  Locations:  l0, l1, l10, l11, l12, l2, l3, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₃₈: l0(X₀, X₁, X₂, X₃, X₄) → l2(X₀, X₁, X₂, X₃, X₄)
  t₃₉: l1(X₀, X₁, X₂, X₃, X₄) → l3(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ 0 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ 0 ∧ lt_20_1 ≤ lt_19_1 ∧ X₀ ≤ lt_19_1 ∧ lt_19_1 ≤ X₀ ∧ X₁ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁
  t₄₀: l1(X₀, X₁, X₂, X₃, X₄) → l4(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₀ ∧ 1+X₀ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₂ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₂ ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₀ ≤ lt_18_1 ∧ lt_18_1 ≤ X₀ ∧ X₀ ≤ lt_19_1 ∧ lt_19_1 ≤ X₀ ∧ X₁ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁
  t₄₁: l1(X₀, X₁, X₂, X₃, X₄) → l5(X₀, X₁, X₂, X₃, lt_13_post) :|: 0 ≤ 0 ∧ lt_13_1 ≤ 256 ∧ lt_16_1 ≤ 1+X₀ ∧ 1 ≤ lt_14_1 ∧ 1+X₀ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ 256 ≤ lt_13_1 ∧ X₂ ≤ lt_13_1 ∧ lt_13_1 ≤ X₂ ∧ X₂ ≤ lt_14_1 ∧ lt_14_1 ≤ X₂ ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₀ ≤ lt_18_1 ∧ lt_18_1 ≤ X₀ ∧ X₀ ≤ lt_19_1 ∧ lt_19_1 ≤ X₀ ∧ X₁ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁
  t₄₂: l1(X₀, X₁, X₂, X₃, X₄) → l6(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₀ ∧ 1+X₀ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₃ ∧ lt_17_1 ≤ lt_16_1 ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₀ ≤ lt_18_1 ∧ lt_18_1 ≤ X₀ ∧ X₀ ≤ lt_19_1 ∧ lt_19_1 ≤ X₀ ∧ X₁ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁
  t₄₃: l1(X₀, X₁, X₂, X₃, X₄) → l7(X₀, X₁, X₂, X₃, lt_13_post) :|: 0 ≤ 0 ∧ lt_13_1 ≤ 256 ∧ lt_16_1 ≤ 1+X₀ ∧ 1 ≤ lt_14_1 ∧ 1+X₀ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ 256 ≤ lt_13_1 ∧ X₃ ≤ lt_13_1 ∧ lt_13_1 ≤ X₃ ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ X₃ ∧ lt_17_1 ≤ lt_16_1 ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₀ ≤ lt_18_1 ∧ lt_18_1 ≤ X₀ ∧ X₀ ≤ lt_19_1 ∧ lt_19_1 ≤ X₀ ∧ X₁ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁
  t₄₄: l1(X₀, X₁, X₂, X₃, X₄) → l8(X₀, X₁, X₂, X₃, X₂) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₀ ∧ 1 ≤ lt_14_1 ∧ 1+X₀ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₂ ≤ lt_14_1 ∧ lt_14_1 ≤ X₂ ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₀ ≤ lt_18_1 ∧ lt_18_1 ≤ X₀ ∧ X₀ ≤ lt_19_1 ∧ lt_19_1 ≤ X₀ ∧ X₁ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁
  t₄₅: l1(X₀, X₁, X₂, X₃, X₄) → l9(X₀, X₁, X₂, X₃, X₃) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₀ ∧ 1 ≤ lt_14_1 ∧ 1+X₀ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ X₃ ∧ lt_17_1 ≤ lt_16_1 ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₀ ≤ lt_18_1 ∧ lt_18_1 ≤ X₀ ∧ X₀ ≤ lt_19_1 ∧ lt_19_1 ≤ X₀ ∧ X₁ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁
  t₄₆: l11(X₀, X₁, X₂, X₃, X₄) → l10(X₀, X₁, X₂, X₃, lt_13_post) :|: 0 ≤ 0 ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ lt_12_1 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ lt_12_1 ∧ X₃ ≤ lt_12_1 ∧ lt_12_1 ≤ X₃ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ ∧ 1 ≤ X₃ ∧ 1 ≤ X₄ ∧ 2 ≤ X₃+X₄ ∧ X₄ ≤ X₃ ∧ X₃ ≤ X₄
  t₄₇: l12(X₀, X₁, X₂, X₃, X₄) → l10(X₀, X₁, X₂, X₃, lt_13_post) :|: 0 ≤ 0 ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ lt_12_1 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ lt_12_1 ∧ X₂ ≤ lt_12_1 ∧ lt_12_1 ≤ X₂ ∧ 1 ≤ X₂ ∧ 1 ≤ X₄ ∧ 2+X₀ ≤ X₁ ∧ 2 ≤ X₂+X₄ ∧ X₄ ≤ X₂ ∧ X₂ ≤ X₄
  t₄₈: l2(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0
  t₄₉: l4(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: 2+X₀ ≤ X₁ ∧ X₂ ≤ 0
  t₅₀: l5(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: X₂ ≤ 256 ∧ 2+X₀ ≤ X₁ ∧ 256 ≤ X₂
  t₅₁: l6(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ ∧ X₃ ≤ 0
  t₅₂: l7(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: X₃ ≤ 256 ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ ∧ 256 ≤ X₃
  t₅₃: l8(X₀, X₁, X₂, X₃, X₄) → l12(X₀, X₁, X₂, X₃, X₄) :|: X₄ ≤ 255 ∧ 1 ≤ X₂ ∧ 1 ≤ X₄ ∧ 2+X₀ ≤ X₁ ∧ 2 ≤ X₂+X₄ ∧ X₄ ≤ X₂ ∧ X₂ ≤ X₄
  t₅₄: l8(X₀, X₁, X₂, X₃, X₄) → l12(X₀, X₁, X₂, X₃, X₄) :|: 257 ≤ X₄ ∧ 1 ≤ X₂ ∧ 1 ≤ X₄ ∧ 2+X₀ ≤ X₁ ∧ 2 ≤ X₂+X₄ ∧ X₄ ≤ X₂ ∧ X₂ ≤ X₄
  t₅₅: l9(X₀, X₁, X₂, X₃, X₄) → l11(X₀, X₁, X₂, X₃, X₄) :|: X₄ ≤ 255 ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ ∧ 1 ≤ X₃ ∧ 1 ≤ X₄ ∧ 2 ≤ X₃+X₄ ∧ X₄ ≤ X₃ ∧ X₃ ≤ X₄
  t₅₆: l9(X₀, X₁, X₂, X₃, X₄) → l11(X₀, X₁, X₂, X₃, X₄) :|: 257 ≤ X₄ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ ∧ 1 ≤ X₃ ∧ 1 ≤ X₄ ∧ 2 ≤ X₃+X₄ ∧ X₄ ≤ X₃ ∧ X₃ ≤ X₄


  Found invariant X₃ ≤ 0 ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l1_v3


  Found invariant X₂ ≤ 0 ∧ 2+X₀ ≤ X₁ for location l1_v1


  Found invariant X₂ ≤ 256 ∧ 256 ≤ X₂ ∧ 2+X₀ ≤ X₁ for location l5_v1


  Found invariant X₂ ≤ 0 ∧ 2+X₀ ≤ X₁ for location l4_v1


  Found invariant X₄ ≤ X₂ ∧ 1 ≤ X₄ ∧ 2 ≤ X₂+X₄ ∧ X₂ ≤ X₄ ∧ 1 ≤ X₂ ∧ 2+X₀ ≤ X₁ for location l12


  Found invariant 1+X₀ ≤ X₁ for location l10


  Found invariant X₃ ≤ 256 ∧ 256 ≤ X₃ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l1_v4


  Found invariant X₁ ≤ X₀ for location l3


  Found invariant X₄ ≤ X₃ ∧ 1 ≤ X₄ ∧ 2 ≤ X₃+X₄ ∧ X₃ ≤ X₄ ∧ 1 ≤ X₃ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l11


  Found invariant X₂ ≤ 256 ∧ 256 ≤ X₂ ∧ 2+X₀ ≤ X₁ for location l1_v2


  Found invariant X₃ ≤ 0 ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l6_v1


  Found invariant X₃ ≤ 256 ∧ 256 ≤ X₃ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l7_v1


  Found invariant X₄ ≤ X₂ ∧ 1 ≤ X₄ ∧ 2 ≤ X₂+X₄ ∧ X₂ ≤ X₄ ∧ 1 ≤ X₂ ∧ 2+X₀ ≤ X₁ for location l8


  Found invariant X₄ ≤ X₃ ∧ 1 ≤ X₄ ∧ 2 ≤ X₃+X₄ ∧ X₃ ≤ X₄ ∧ 1 ≤ X₃ ∧ X₁ ≤ 1+X₀ ∧ 1+X₀ ≤ X₁ for location l9


All Bounds
Termination behavior
  Overall termination: Infinite
    t₃₈: Finite
    t₃₉: Finite
    t₄₀: Infinite
    t₄₁: Infinite
    t₄₂: Infinite
    t₄₃: Infinite
    t₄₄: Finite
    t₄₅: Finite
    t₄₆: Finite
    t₄₇: Finite
    t₄₈: Finite
    t₄₉: Infinite
    t₅₀: Infinite
    t₅₁: Infinite
    t₅₂: Infinite
    t₅₃: Finite
    t₅₄: Finite
    t₅₅: Finite
    t₅₆: Finite



