INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/CORDIC_exp_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_exp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_COR_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_COR_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sim_1/imports/16_bit/CORDIC_exp_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_exp_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
