{
  "module_name": "vega10_reg_init.c",
  "hash_id": "313db66430bc527118c17cd2a3804738de238119232e038aa80ec2d65ca8b79f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/vega10_reg_init.c",
  "human_readable_source": " \n#include \"amdgpu.h\"\n#include \"soc15.h\"\n\n#include \"soc15_common.h\"\n#include \"vega10_ip_offset.h\"\n\nint vega10_reg_base_init(struct amdgpu_device *adev)\n{\n\t \n\tuint32_t i;\n\tfor (i = 0 ; i < MAX_INSTANCE ; ++i) {\n\t\tadev->reg_offset[GC_HWIP][i] = (uint32_t *)(&(GC_BASE.instance[i]));\n\t\tadev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i]));\n\t\tadev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i]));\n\t\tadev->reg_offset[ATHUB_HWIP][i] = (uint32_t *)(&(ATHUB_BASE.instance[i]));\n\t\tadev->reg_offset[NBIO_HWIP][i] = (uint32_t *)(&(NBIO_BASE.instance[i]));\n\t\tadev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i]));\n\t\tadev->reg_offset[MP1_HWIP][i] = (uint32_t *)(&(MP1_BASE.instance[i]));\n\t\tadev->reg_offset[UVD_HWIP][i] = (uint32_t *)(&(UVD_BASE.instance[i]));\n\t\tadev->reg_offset[VCE_HWIP][i] = (uint32_t *)(&(VCE_BASE.instance[i]));\n\t\tadev->reg_offset[VCN_HWIP][i] = (uint32_t *)(&(VCN_BASE.instance[i]));\n\t\tadev->reg_offset[DF_HWIP][i] = (uint32_t *)(&(DF_BASE.instance[i]));\n\t\tadev->reg_offset[DCE_HWIP][i] = (uint32_t *)(&(DCE_BASE.instance[i]));\n\t\tadev->reg_offset[OSSSYS_HWIP][i] = (uint32_t *)(&(OSSSYS_BASE.instance[i]));\n\t\tadev->reg_offset[SDMA0_HWIP][i] = (uint32_t *)(&(SDMA0_BASE.instance[i]));\n\t\tadev->reg_offset[SDMA1_HWIP][i] = (uint32_t *)(&(SDMA1_BASE.instance[i]));\n\t\tadev->reg_offset[SMUIO_HWIP][i] = (uint32_t *)(&(SMUIO_BASE.instance[i]));\n\t\tadev->reg_offset[PWR_HWIP][i] = (uint32_t *)(&(PWR_BASE.instance[i]));\n\t\tadev->reg_offset[NBIF_HWIP][i] = (uint32_t *)(&(NBIF_BASE.instance[i]));\n\t\tadev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i]));\n\t\tadev->reg_offset[CLK_HWIP][i] = (uint32_t *)(&(CLK_BASE.instance[i]));\n\t}\n\treturn 0;\n}\n\nvoid vega10_doorbell_index_init(struct amdgpu_device *adev)\n{\n\tadev->doorbell_index.kiq = AMDGPU_DOORBELL64_KIQ;\n\tadev->doorbell_index.mec_ring0 = AMDGPU_DOORBELL64_MEC_RING0;\n\tadev->doorbell_index.mec_ring1 = AMDGPU_DOORBELL64_MEC_RING1;\n\tadev->doorbell_index.mec_ring2 = AMDGPU_DOORBELL64_MEC_RING2;\n\tadev->doorbell_index.mec_ring3 = AMDGPU_DOORBELL64_MEC_RING3;\n\tadev->doorbell_index.mec_ring4 = AMDGPU_DOORBELL64_MEC_RING4;\n\tadev->doorbell_index.mec_ring5 = AMDGPU_DOORBELL64_MEC_RING5;\n\tadev->doorbell_index.mec_ring6 = AMDGPU_DOORBELL64_MEC_RING6;\n\tadev->doorbell_index.mec_ring7 = AMDGPU_DOORBELL64_MEC_RING7;\n\tadev->doorbell_index.userqueue_start = AMDGPU_DOORBELL64_USERQUEUE_START;\n\tadev->doorbell_index.userqueue_end = AMDGPU_DOORBELL64_USERQUEUE_END;\n\tadev->doorbell_index.gfx_ring0 = AMDGPU_DOORBELL64_GFX_RING0;\n\tadev->doorbell_index.sdma_engine[0] = AMDGPU_DOORBELL64_sDMA_ENGINE0;\n\tadev->doorbell_index.sdma_engine[1] = AMDGPU_DOORBELL64_sDMA_ENGINE1;\n\tadev->doorbell_index.ih = AMDGPU_DOORBELL64_IH;\n\tadev->doorbell_index.uvd_vce.uvd_ring0_1 = AMDGPU_DOORBELL64_UVD_RING0_1;\n\tadev->doorbell_index.uvd_vce.uvd_ring2_3 = AMDGPU_DOORBELL64_UVD_RING2_3;\n\tadev->doorbell_index.uvd_vce.uvd_ring4_5 = AMDGPU_DOORBELL64_UVD_RING4_5;\n\tadev->doorbell_index.uvd_vce.uvd_ring6_7 = AMDGPU_DOORBELL64_UVD_RING6_7;\n\tadev->doorbell_index.uvd_vce.vce_ring0_1 = AMDGPU_DOORBELL64_VCE_RING0_1;\n\tadev->doorbell_index.uvd_vce.vce_ring2_3 = AMDGPU_DOORBELL64_VCE_RING2_3;\n\tadev->doorbell_index.uvd_vce.vce_ring4_5 = AMDGPU_DOORBELL64_VCE_RING4_5;\n\tadev->doorbell_index.uvd_vce.vce_ring6_7 = AMDGPU_DOORBELL64_VCE_RING6_7;\n\tadev->doorbell_index.vcn.vcn_ring0_1 = AMDGPU_DOORBELL64_VCN0_1;\n\tadev->doorbell_index.vcn.vcn_ring2_3 = AMDGPU_DOORBELL64_VCN2_3;\n\tadev->doorbell_index.vcn.vcn_ring4_5 = AMDGPU_DOORBELL64_VCN4_5;\n\tadev->doorbell_index.vcn.vcn_ring6_7 = AMDGPU_DOORBELL64_VCN6_7;\n\n\tadev->doorbell_index.first_non_cp = AMDGPU_DOORBELL64_FIRST_NON_CP;\n\tadev->doorbell_index.last_non_cp = AMDGPU_DOORBELL64_LAST_NON_CP;\n\n\t \n\tadev->doorbell_index.max_assignment = AMDGPU_DOORBELL64_MAX_ASSIGNMENT << 1;\n\tadev->doorbell_index.sdma_doorbell_range = 4;\n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}