<HTML>
<HEAD>
<TITLE>Vic 20 ISA slot - GAL logic equations file.</TITLE>
</HEAD>
<BODY BACKGROUND="../../../back.png" LINK="#0000EE" VLINK="#0000CC">
<TABLE BORDER=0 WIDTH=100% CELLSPACING=0 CELLPADDING=0>
<TR><TD WIDTH=20%><A HREF="index.html#pld">
  <IMG SRC="../../../up.gif" BORDER=0 ALT="Up one"></A></TD>
<TD WIDTH=60% ALIGN=CENTER>
<B><FONT SIZE=+1>GAL logic equations file </FONT></B><FONT SIZE=-1>by Lee Davison.</FONT>
</TD><TD WIDTH=20%><A HREF="../../../index.html">
 <IMG SRC="../../../epc.png" ALIGN=RIGHT BORDER=0 ALT="Up to top"></A>
</TD></TR></TABLE>
<HR>
<A HREF="../vic20_pld.zip">Download this file <IMG SRC="../../../zip_sm.png"
 ALT="Download" BORDER=0>
</A>
<BLOCKQUOTE><P ALIGN=JUSTIFY>
 This file includes the equations for the RAM/ROM expansion logic as well as the ISA slot
 logic. Only those lines that are needed for the ISA slot have been rendered in
 <B>bold</B>.
<P>
<TABLE CELLPADDING=8 CELLSPACING=0 BORDER=1 BGCOLOR=white><TR><TD>
<PRE>

<B>Name     vic_ISA ;
PartNo   00 ;
Date     01/10/03 ;
Revision 01 ;
Designer Lee ;
Company  ;
Assembly None ;
Location  ;
Device   g16v8as ;</B>

/* This is the glue for the vic 20 ISA card & RAM/ROM expansion	*/	

/* Logic minimisations			None			*/
/* Optimizations			None			*/
/* Download				JEDEC/POF/PRG		*/
/* Doc File Options			fuse plot, equations	*/
/* Output				None			*/

/* INPUT PINS 							*/

<B>PIN	1 = dlp2	;		/* delayed phase 2	*/</B>
PIN	2 = VRW		;		/* VIC read write	*/
PIN	3 = !BLK1	;		/* block select		*/
PIN	4 = !BLK2	;		/* block select		*/
PIN	5 = !BLK3	;		/* block select		*/
PIN	6 = !BLK5	;		/* block select		*/
<B>PIN	7 = CRW		;		/* CPU read write	*/
PIN	8 = p2		;		/* phase 2		*/
PIN	9 = !IO3	;		/* I/O access		*/
PIN	11 = !RES	;		/* reset		*/</B>

/* OUTPUT PINS							*/

PIN  19 = ROM		;		/* 8/16/24/32K ROM	*/ 
PIN  18 = RAM		;		/* 8/16/24/32K RAM	*/ 
PIN  17 = ROM_A14	;		/* ROM address line	*/ 
PIN  16 = A13		;		/* ROM/RAM address line	*/ 
PIN  15 = RAM_A14	;		/* RAM address line	*/ 
<B>PIN  14 = ISA_RES	;		/* ISA card reset line	*/ 
PIN  13 = ISA_IOW	;		/* ISA card I/O write	*/ 
PIN  12 = ISA_IOR	;		/* ISA card I/O read	*/</B>

/* Output terms							*/

/* comment out the RAM/ROM configuration lines you don't want	*/

/* 24K expansion RAM with 8K ROM in the autostart block		*/
/* $2000 = RAM	$4000 = RAM	$6000 = RAM	$A000 = ROM	*/
/*!ROM	= BLK5 ;			/* 8/16/24/32K ROM	*/ 
/*!RAM	= BLK1 # BLK2 # BLK3 ;		/* 8/16/24/32K RAM	*/ 

/* 16K expansion RAM with 16K autostart game ROM		*/
/* $2000 = RAM	$4000 = RAM	$6000 = ROM	$A000 = ROM	*/
!ROM	= BLK3 # BLK5 ;			/* 8/16/24/32K ROM	*/ 
!RAM	= BLK1 # BLK2 ;			/* 8/16/24/32K RAM	*/ 

!ROM_A14 = BLK1 # BLK5 ;		/* ROM address line	*/ 
!A13	= BLK2 # BLK5 ;			/* ROM/RAM address line	*/ 
!RAM_A14 = BLK1 # BLK5 ;		/* RAM address line	*/ 
<B>ISA_RES	= RES ;				/* ISA card reset line	*/ 
!ISA_IOW = !CRW & IO3 & p2 & dlp2 ;	/* ISA card I/O write	*/ 
!ISA_IOR = CRW & IO3 & p2 & dlp2 ;	/* ISA card I/O read	*/</B>
</PRE>
</TD></TR></TABLE>
</BLOCKQUOTE>
<HR>
<TABLE BORDER=0 WIDTH=100% CELLSPACING=0 CELLPADDING=0><TR>
<TD WIDTH=30%><FONT SIZE=-1>Last page update: 26th February, 2004.</FONT></TD>
<TD WIDTH=40% ALIGN=CENTER><A HREF="mailto:leeedavison@lycos.co.uk">e-mail me 
<IMG SRC="../../../eml_sm.png" ALIGN=CENTER BORDER=0 alt="e-mail"></A></TD>
<TD WIDTH=30%></TD></TR></TABLE>
</BODY>
</HTML>