
*** Running vivado
    with args -log title2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source title2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source title2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 294.391 ; gain = 82.813
INFO: [Synth 8-638] synthesizing module 'title2' [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/title2_1/synth/title2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'title2' (11#1) [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/title2_1/synth/title2.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 493.504 ; gain = 281.926
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:50 . Memory (MB): peak = 493.504 ; gain = 281.926
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 570.027 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:42 ; elapsed = 00:02:06 . Memory (MB): peak = 570.027 ; gain = 358.449
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:02:06 . Memory (MB): peak = 570.027 ; gain = 358.449
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:02:06 . Memory (MB): peak = 570.027 ; gain = 358.449
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 570.027 ; gain = 358.449
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 570.027 ; gain = 358.449
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:25 . Memory (MB): peak = 588.973 ; gain = 377.395
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:25 . Memory (MB): peak = 589.949 ; gain = 378.371
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:26 . Memory (MB): peak = 609.363 ; gain = 397.785
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:26 . Memory (MB): peak = 609.363 ; gain = 397.785
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:26 . Memory (MB): peak = 609.363 ; gain = 397.785
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:27 . Memory (MB): peak = 609.363 ; gain = 397.785
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:27 . Memory (MB): peak = 609.363 ; gain = 397.785
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:27 . Memory (MB): peak = 609.363 ; gain = 397.785
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:27 . Memory (MB): peak = 609.363 ; gain = 397.785

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     3|
|2     |LUT5       |     9|
|3     |RAMB18E1   |     1|
|4     |RAMB36E1   |     1|
|5     |RAMB36E1_1 |     1|
|6     |RAMB36E1_2 |     1|
|7     |RAMB36E1_3 |     1|
|8     |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:27 . Memory (MB): peak = 609.363 ; gain = 397.785
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:21 . Memory (MB): peak = 626.969 ; gain = 409.398
