Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Oct 26 16:33:26 2018
| Host         : K9-432-05 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file tutorial_bd_wrapper_control_sets_placed.rpt
| Design       : tutorial_bd_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    46 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              79 |           24 |
| Yes          | No                    | No                     |             270 |           58 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             210 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                          |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                             |                1 |              2 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tutorial_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                2 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                             |                2 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                             |                1 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                             |                3 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                             |                1 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | tutorial_bd_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                2 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                           | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                     | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/p_1_in[8]                                                                                                     | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                2 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/p_1_in[16]                                                                                                    | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                           | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/p_1_in[24]                                                                                                    | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                           | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                          | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                1 |              8 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                4 |              9 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                             |                4 |             12 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                             |                3 |             12 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                             |                4 |             13 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                             |                2 |             14 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                             |                3 |             14 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                             |                5 |             20 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                             |                7 |             27 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                             |                7 |             27 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                5 |             27 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                5 |             27 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/count                                                                                                         | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |                7 |             28 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                               | tutorial_bd_i/Blink_0/inst/Blink_v1_0_S00_AXI_inst/clear                                                                                    |               10 |             32 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                             |                9 |             34 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                             |                7 |             47 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                             |                8 |             47 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             58 |
|  tutorial_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                             |               32 |            104 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     9 |
| 6      |                     1 |
| 8      |                    17 |
| 9      |                     1 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    12 |
+--------+-----------------------+


