## MS108 Computer Architecture 2020 project: RISC-V CPU

519030910317 张洪鑫

------



### Brief

The project is a 5-stage pipelined RISC-V ISA CPU implemented in Verilog.

### Features

a.

​	Run on FPGA is ok.

b.

​	200MHz: ok.pi is 0.546s

​	220MHz: heart failed. pi is 0.468s

c.

​	iCache: 1KB&&Direct Mapped

​	Branch Prediction: 128*4B 2-bit saturating counter BHT with Branch Target Buffer

### Git

git@github.com:Icefoxzhx/Exhalation.git

