-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Wed Jul 28 05:34:54 EDT 2021                        

Solution Settings: stockham_DIT.v2
  Current state: extract
  Project: stockhamDIT
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_DIT/core                      85   46590      46595            0  0        ? 
    Design Total:                           85   46590      46595            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                     Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_1R1W_RBW(5,10,64,1024,1024,64,1)                  0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW_rwport(5,10,64,1024,1024,64,1)           0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(5,10,64,1024,1024,64,1)        0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(4,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                            0.000     0.000      0.000            0.000   0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                  10.000     0.000     10.000            9.000   1.035          3           3 
    mgc_add(31,0,30,0,31)                                  31.000     0.000     31.000           30.000   1.350          1           1 
    mgc_add(5,0,1,1,5)                                      5.000     0.000      5.000            4.000   0.960          1           1 
    mgc_add(64,0,64,0,64)                                  64.000     0.000     64.000           63.000   1.845          4           3 
    mgc_add(9,0,1,1,9)                                      9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_add(9,0,2,1,10)                                     9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_add(9,0,8,0,9)                                      9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_add(9,0,9,0,10)                                     9.000     0.000      9.000            8.000   1.020          2           1 
    mgc_and(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          50 
    mgc_and(1,3)                                            1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_and(1,4)                                            1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_and(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_and(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_and(9,2)                                            9.000     0.000      9.000            0.000   0.550          2           3 
    mgc_mul(10,0,10,0,10)                                 608.000     1.000      0.000            0.000   3.713          1           1 
    mgc_mul(64,0,64,0,128)                               9728.000    16.000      0.000            0.000   9.706          1           1 
    mgc_mux(1,1,2)                                          1.000     0.000      1.000            0.000   0.080          0          16 
    mgc_mux(10,1,2)                                        10.000     0.000     10.000            0.000   0.080          0           2 
    mgc_mux(11,1,2)                                        11.000     0.000     11.000            0.000   0.080          0           1 
    mgc_mux(128,1,2)                                      128.000     0.000    128.000            0.000   0.080          0           1 
    mgc_mux(5,1,2)                                          5.000     0.000      5.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                        64.000     0.000     64.000            0.000   0.080          3           1 
    mgc_mux(9,1,2)                                          9.000     0.000      9.000            0.000   0.080          0           1 
    mgc_mux1hot(10,4)                                      18.303     0.000     18.303            0.000   1.500          0           1 
    mgc_mux1hot(64,3)                                      92.565     0.000     92.565            0.000   0.550          1           3 
    mgc_nand(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nand(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_nor(1,3)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nor(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nor(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_not(1)                                              0.000     0.000      0.000            0.000   0.000          0          92 
    mgc_not(64)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                              0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,2)                                             1.000     0.000      1.000            0.000   0.550          0          11 
    mgc_or(1,3)                                             1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_or(1,4)                                             1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_or(1,5)                                             1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0          31 
    mgc_reg_pos(1,0,0,1,1,0,0)                              0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(1,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(10,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(10,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(11,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(128,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(5,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(64,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(9,0,0,0,0,0,0)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(128,64,0)                                   15411.269     0.000  15411.269            0.000 374.622          1           1 
    mgc_rem(65,65,1)                                     8359.249     0.000   8359.249            0.000 231.970          1           1 
    mgc_shift_l(9,0,5,10)                                  20.740     0.000     20.740            0.000   1.500          1           1 
    mgc_shift_r(9,0,5,9)                                   19.859     0.000     19.859            0.000   1.500          1           1 
    mgc_xnor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_xor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0           2 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                          0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                                       
    TOTAL AREA (After Assignment):                      35120.114    17.000  24784.000          282.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   34816.7          35542.6          35122.1        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           34816.7 (100%)   35540.6 (100%)   35120.1 (100%) 
      MUX:                284.6   (1%)     969.5   (3%)     549.0   (2%) 
      FUNC:             34514.1  (99%)   34441.1  (97%)   34441.1  (98%) 
      LOGIC:               18.0   (0%)     130.0   (0%)     130.0   (0%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              2.0   (0%)       2.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              2.0 (100%)       2.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                        Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    INNER_LOOP:b:mul.mut                                   128         Y           Y      INNER_LOOP:b:mul.mut                                  
    INNER_LOOP:b:mul:cmp.z.oreg                            128                            INNER_LOOP:b:mul:cmp.z.oreg                           
    INNER_LOOP:b:rem:cmp.a                                 128                            INNER_LOOP:b:rem:cmp.a                                
    INNER_LOOP:a.lpi#3.dfm                                  64         Y           Y      INNER_LOOP:a.lpi#3.dfm                                
                                                                                          INNER_LOOP:acc#2.psp                                  
    INNER_LOOP:acc#5.itm                                    64         Y           Y      INNER_LOOP:acc#5.itm                                  
    INNER_LOOP:b:mul:cmp.a                                  64                            INNER_LOOP:b:mul:cmp.a                                
    INNER_LOOP:b:mul:cmp.b                                  64                            INNER_LOOP:b:mul:cmp.b                                
    drf(y).smx.lpi#3                                        64         Y           Y      drf(y).smx.lpi#3                                      
                                                                                          drf(y).smx.lpi#3.dfm                                  
    modulo_dev:result:rem:cmp.a(63:0)                       64                            modulo_dev:result:rem:cmp.a(63:0)                     
    p.sva                                                   64         Y           Y      p.sva                                                 
    reg(modulo_dev:result:rem:cmp.b(63:0)).cse              64                            reg(modulo_dev:result:rem:cmp.b(63:0)).cse            
    s(10:0).sva                                             11         Y           Y      s(10:0).sva                                           
    INNER_LOOP:t(9:0).sva#1                                 10         Y           Y      INNER_LOOP:t(9:0).sva#1                               
    pref:x.idx.pref#1(9:0).sva                              10         Y           Y      pref:x.idx.pref#1(9:0).sva                            
    pref:x.idx.pref(9:0).sva                                10         Y           Y      pref:x.idx.pref(9:0).sva                              
    INNER_LOOP:a:acc.psp.sva                                 9                            INNER_LOOP:a:acc.psp.sva                              
                                                                                          INNER_LOOP:t(9:0).sva(8:0)                            
    shift(4:0).sva                                           5         Y           Y      shift(4:0).sva                                        
    INNER_LOOP:a:slc(INNER_LOOP:q:and.psp)(0)#1.itm          1         Y           Y      INNER_LOOP:a:slc(INNER_LOOP:q:and.psp)(0)#1.itm       
                                                                                          INNER_LOOP:a:slc(INNER_LOOP:q:and.psp)(0).itm         
    INNER_LOOP:b:nor.itm                                     1                            INNER_LOOP:b:nor.itm                                  
    OUTER_LOOP:nn(1).sva                                     1         Y           Y      OUTER_LOOP:nn(1).sva                                  
    OUTER_LOOP:nn(10).sva                                    1         Y           Y      OUTER_LOOP:nn(10).sva                                 
    OUTER_LOOP:nn(11).sva                                    1         Y           Y      OUTER_LOOP:nn(11).sva                                 
    OUTER_LOOP:nn(12).sva                                    1         Y           Y      OUTER_LOOP:nn(12).sva                                 
    OUTER_LOOP:nn(13).sva                                    1         Y           Y      OUTER_LOOP:nn(13).sva                                 
    OUTER_LOOP:nn(14).sva                                    1         Y           Y      OUTER_LOOP:nn(14).sva                                 
    OUTER_LOOP:nn(15).sva                                    1         Y           Y      OUTER_LOOP:nn(15).sva                                 
    OUTER_LOOP:nn(16).sva                                    1         Y           Y      OUTER_LOOP:nn(16).sva                                 
    OUTER_LOOP:nn(17).sva                                    1         Y           Y      OUTER_LOOP:nn(17).sva                                 
    OUTER_LOOP:nn(18).sva                                    1         Y           Y      OUTER_LOOP:nn(18).sva                                 
    OUTER_LOOP:nn(19).sva                                    1         Y           Y      OUTER_LOOP:nn(19).sva                                 
    OUTER_LOOP:nn(2).sva                                     1         Y           Y      OUTER_LOOP:nn(2).sva                                  
    OUTER_LOOP:nn(20).sva                                    1         Y           Y      OUTER_LOOP:nn(20).sva                                 
    OUTER_LOOP:nn(21).sva                                    1         Y           Y      OUTER_LOOP:nn(21).sva                                 
    OUTER_LOOP:nn(22).sva                                    1         Y           Y      OUTER_LOOP:nn(22).sva                                 
    OUTER_LOOP:nn(23).sva                                    1         Y           Y      OUTER_LOOP:nn(23).sva                                 
    OUTER_LOOP:nn(24).sva                                    1         Y           Y      OUTER_LOOP:nn(24).sva                                 
    OUTER_LOOP:nn(25).sva                                    1         Y           Y      OUTER_LOOP:nn(25).sva                                 
    OUTER_LOOP:nn(26).sva                                    1         Y           Y      OUTER_LOOP:nn(26).sva                                 
    OUTER_LOOP:nn(27).sva                                    1         Y           Y      OUTER_LOOP:nn(27).sva                                 
    OUTER_LOOP:nn(28).sva                                    1         Y           Y      OUTER_LOOP:nn(28).sva                                 
    OUTER_LOOP:nn(29).sva                                    1         Y           Y      OUTER_LOOP:nn(29).sva                                 
    OUTER_LOOP:nn(3).sva                                     1         Y           Y      OUTER_LOOP:nn(3).sva                                  
    OUTER_LOOP:nn(30).sva                                    1         Y           Y      OUTER_LOOP:nn(30).sva                                 
    OUTER_LOOP:nn(4).sva                                     1         Y           Y      OUTER_LOOP:nn(4).sva                                  
    OUTER_LOOP:nn(5).sva                                     1         Y           Y      OUTER_LOOP:nn(5).sva                                  
    OUTER_LOOP:nn(6).sva                                     1         Y           Y      OUTER_LOOP:nn(6).sva                                  
    OUTER_LOOP:nn(7).sva                                     1         Y           Y      OUTER_LOOP:nn(7).sva                                  
    OUTER_LOOP:nn(8).sva                                     1         Y           Y      OUTER_LOOP:nn(8).sva                                  
    OUTER_LOOP:nn(9).sva                                     1         Y           Y      OUTER_LOOP:nn(9).sva                                  
    reg(xt:rsc.triosy:obj.ld).cse                            1                            reg(xt:rsc.triosy:obj.ld).cse                         
    reg(yt:rsc.@.cgo).cse                                    1                            reg(yt:rsc.@.cgo).cse                                 
    x(1).sva                                                 1         Y           Y      x(1).sva                                              
    x(3).sva                                                 1         Y           Y      x(3).sva                                              
    y(1).sva                                                 1         Y           Y      y(1).sva                                              
    y(3).sva                                                 1         Y           Y      y(3).sva                                              
                                                                                                                                                
    Total:                                                 989            465         465 (Total Gating Ratio: 0.47, CG Opt Gating Ratio: 0.47) 
    
  Timing Report
    Critical Path
      Max Delay:  10.026132
      Slack:      -0.026132000000000488
      
      Path                                                                                                           Startpoint                                               Endpoint                                                   Delay   Slack   
      -------------------------------------------------------------------------------------------------------------- -------------------------------------------------------- ---------------------------------------------------------- ------- -------
      1                                                                                                              stockham_DIT:core/reg(INNER_LOOP:b:mul:cmp.a)            stockham_DIT:core:wait_dp/reg(INNER_LOOP:b:mul:cmp.z.oreg) 10.0261 -0.0261 
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(INNER_LOOP:b:mul:cmp.a)                                                                mgc_reg_pos_64_0_0_0_0_0_0                                                                                          0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP:b:mul:cmp.a                                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT/INNER_LOOP:b:mul:cmp.a                                                                                                                                                                                              0.0000  0.3200  
        stockham_DIT/INNER_LOOP:b:mul:cmp                                                                            mgc_mul_64_0_64_0_128                                                                                               9.7061  10.0261 
        stockham_DIT/INNER_LOOP:b:mul:cmp.z                                                                                                                                                                                              0.0000  10.0261 
        stockham_DIT:core/INNER_LOOP:b:mul:cmp.z                                                                                                                                                                                         0.0000  10.0261 
        stockham_DIT:core:wait_dp/INNER_LOOP:b:mul:cmp.z                                                                                                                                                                                 0.0000  10.0261 
        stockham_DIT:core:wait_dp/reg(INNER_LOOP:b:mul:cmp.z.oreg)                                                   mgc_reg_pos_128_0_0_0_0_0_0                                                                                         0.0000  10.0261 
                                                                                                                                                                                                                                                         
      2                                                                                                              stockham_DIT:core/reg(INNER_LOOP:b:mul:cmp.b)            stockham_DIT:core:wait_dp/reg(INNER_LOOP:b:mul:cmp.z.oreg) 10.0261 -0.0261 
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(INNER_LOOP:b:mul:cmp.b)                                                                mgc_reg_pos_64_0_0_0_0_0_0                                                                                          0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP:b:mul:cmp.b                                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT/INNER_LOOP:b:mul:cmp.b                                                                                                                                                                                              0.0000  0.3200  
        stockham_DIT/INNER_LOOP:b:mul:cmp                                                                            mgc_mul_64_0_64_0_128                                                                                               9.7061  10.0261 
        stockham_DIT/INNER_LOOP:b:mul:cmp.z                                                                                                                                                                                              0.0000  10.0261 
        stockham_DIT:core/INNER_LOOP:b:mul:cmp.z                                                                                                                                                                                         0.0000  10.0261 
        stockham_DIT:core:wait_dp/INNER_LOOP:b:mul:cmp.z                                                                                                                                                                                 0.0000  10.0261 
        stockham_DIT:core:wait_dp/reg(INNER_LOOP:b:mul:cmp.z.oreg)                                                   mgc_reg_pos_128_0_0_0_0_0_0                                                                                         0.0000  10.0261 
                                                                                                                                                                                                                                                         
      3                                                                                                              stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)            stockham_DIT:core/reg(modulo_dev:result:rem:cmp.a(63:0))   7.3370  2.6630  
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                                mgc_reg_pos_128_0_0_0_0_0_0                                                                                         0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.a                                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp                                                                       mgc_rem_128_64_0                                                                                                    4.6220  4.9420  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.z                                                                                                                                                                                         0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:acc#2                                                                           mgc_addc_64_0_64_0_64                                                                                               1.8450  6.7870  
        stockham_DIT:core/INNER_LOOP:acc#2.psp:mx0w0                                                                                                                                                                                     0.0000  6.7870  
        stockham_DIT:core/INNER_LOOP:mux1h                                                                           mgc_mux1hot_64_3                                                                                                    0.5500  7.3370  
        stockham_DIT:core/INNER_LOOP:mux1h.itm                                                                                                                                                                                           0.0000  7.3370  
        stockham_DIT:core/reg(modulo_dev:result:rem:cmp.a(63:0))                                                     mgc_reg_pos_64_0_0_0_0_0_0                                                                                          0.0000  7.3370  
                                                                                                                                                                                                                                                         
      4                                                                                                              stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)            stockham_DIT:core/reg(INNER_LOOP:a.lpi#3.dfm)              7.3370  2.6630  
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                                mgc_reg_pos_128_0_0_0_0_0_0                                                                                         0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.a                                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp                                                                       mgc_rem_128_64_0                                                                                                    4.6220  4.9420  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.z                                                                                                                                                                                         0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:acc#2                                                                           mgc_addc_64_0_64_0_64                                                                                               1.8450  6.7870  
        stockham_DIT:core/INNER_LOOP:acc#2.psp:mx0w0                                                                                                                                                                                     0.0000  6.7870  
        stockham_DIT:core/INNER_LOOP:a:mux1h#8                                                                       mgc_mux1hot_64_3                                                                                                    0.5500  7.3370  
        stockham_DIT:core/INNER_LOOP:a:mux1h#8.itm                                                                                                                                                                                       0.0000  7.3370  
        stockham_DIT:core/reg(INNER_LOOP:a.lpi#3.dfm)                                                                mgc_reg_pos_64_0_0_0_0_1_1                                                                                          0.0000  7.3370  
                                                                                                                                                                                                                                                         
      5                                                                                                              stockham_DIT:core/reg(modulo_dev:result:rem:cmp.b(63:0)) stockham_DIT:core/reg(INNER_LOOP:a.lpi#3.dfm)              7.3370  2.6630  
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(modulo_dev:result:rem:cmp.b(63:0))                                                     mgc_reg_pos_64_0_0_0_0_0_0                                                                                          0.3200  0.3200  
        stockham_DIT:core/reg(modulo_dev:result:rem:cmp.b(63:0)).cse                                                                                                                                                                     0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:asn(INNER_LOOP:b:rem:cmp.b)                                                                                                                                                                       0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:asn(INNER_LOOP:b:rem:cmp.b).itm                                                                                                                                                                   0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp                                                                       mgc_rem_128_64_0                                                                                                    4.6220  4.9420  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.z                                                                                                                                                                                         0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:acc#2                                                                           mgc_addc_64_0_64_0_64                                                                                               1.8450  6.7870  
        stockham_DIT:core/INNER_LOOP:acc#2.psp:mx0w0                                                                                                                                                                                     0.0000  6.7870  
        stockham_DIT:core/INNER_LOOP:a:mux1h#8                                                                       mgc_mux1hot_64_3                                                                                                    0.5500  7.3370  
        stockham_DIT:core/INNER_LOOP:a:mux1h#8.itm                                                                                                                                                                                       0.0000  7.3370  
        stockham_DIT:core/reg(INNER_LOOP:a.lpi#3.dfm)                                                                mgc_reg_pos_64_0_0_0_0_1_1                                                                                          0.0000  7.3370  
                                                                                                                                                                                                                                                         
      6                                                                                                              stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)            stockham_DIT:core/reg(INNER_LOOP:acc#5)                    6.7870  3.2130  
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                                mgc_reg_pos_128_0_0_0_0_0_0                                                                                         0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.a                                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp                                                                       mgc_rem_128_64_0                                                                                                    4.6220  4.9420  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.z                                                                                                                                                                                         0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:b:not                                                                           mgc_not_64                                                                                                          0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:b:not.itm                                                                                                                                                                                           0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:acc#5                                                                           mgc_addc_64_0_64_0_64                                                                                               1.8450  6.7870  
        stockham_DIT:core/INNER_LOOP:acc#5.itm#2                                                                                                                                                                                         0.0000  6.7870  
        stockham_DIT:core/reg(INNER_LOOP:acc#5)                                                                      mgc_reg_pos_64_0_0_0_0_1_1                                                                                          0.0000  6.7870  
                                                                                                                                                                                                                                                         
      7                                                                                                              stockham_DIT:core/reg(modulo_dev:result:rem:cmp.b(63:0)) stockham_DIT:core/reg(INNER_LOOP:acc#5)                    6.7870  3.2130  
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(modulo_dev:result:rem:cmp.b(63:0))                                                     mgc_reg_pos_64_0_0_0_0_0_0                                                                                          0.3200  0.3200  
        stockham_DIT:core/reg(modulo_dev:result:rem:cmp.b(63:0)).cse                                                                                                                                                                     0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:asn(INNER_LOOP:b:rem:cmp.b)                                                                                                                                                                       0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:asn(INNER_LOOP:b:rem:cmp.b).itm                                                                                                                                                                   0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp                                                                       mgc_rem_128_64_0                                                                                                    4.6220  4.9420  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.z                                                                                                                                                                                         0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:b:not                                                                           mgc_not_64                                                                                                          0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:b:not.itm                                                                                                                                                                                           0.0000  4.9420  
        stockham_DIT:core/INNER_LOOP:acc#5                                                                           mgc_addc_64_0_64_0_64                                                                                               1.8450  6.7870  
        stockham_DIT:core/INNER_LOOP:acc#5.itm#2                                                                                                                                                                                         0.0000  6.7870  
        stockham_DIT:core/reg(INNER_LOOP:acc#5)                                                                      mgc_reg_pos_64_0_0_0_0_1_1                                                                                          0.0000  6.7870  
                                                                                                                                                                                                                                                         
      8                                                                                                              stockham_DIT:core/reg(s(10:0))                           stockham_DIT/xt:rsc.adra                                   5.9600  4.0400  
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(s(10:0))                                                                               mgc_reg_pos_11_0_0_0_0_1_1                                                                                          0.3200  0.3200  
        stockham_DIT:core/s(10:0).sva                                                                                                                                                                                                    0.0000  0.3200  
        stockham_DIT:core/s:slc(s(10:0).sva)(8-0)                                                                                                                                                                                        0.0000  0.3200  
        stockham_DIT:core/s:slc(s(10:0).sva)(8-0).itm                                                                                                                                                                                    0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:upper:acc                                                                       mgc_addc_9_0_1_1_9                                                                                                  1.0200  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:acc.psp(8:0).sva#1                                                                                                                                                                            0.0000  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:not                                                                       mgc_not_9                                                                                                           0.0000  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:not.itm                                                                                                                                                                                       0.0000  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:and                                                                       mgc_and_9_2                                                                                                         0.5500  1.8900  
        stockham_DIT:core/INNER_LOOP:upper:and.psp.sva#1                                                                                                                                                                                 0.0000  1.8900  
        stockham_DIT:core/INNER_LOOP:b:conc#1                                                                                                                                                                                            0.0000  1.8900  
        stockham_DIT:core/INNER_LOOP:b:conc#1.itm                                                                                                                                                                                        0.0000  1.8900  
        stockham_DIT:core/INNER_LOOP:b:acc                                                                           mgc_addc_10_0_10_0_10                                                                                               1.0350  2.9250  
        stockham_DIT:core/INNER_LOOP:b:acc.itm                                                                                                                                                                                           0.0000  2.9250  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:acc                                                              mgc_addc_10_0_10_0_10                                                                                               1.0350  3.9600  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:acc.itm                                                                                                                                                                              0.0000  3.9600  
        stockham_DIT:core/INNER_LOOP:a:mux1h#1                                                                       mgc_mux1hot_10_4                                                                                                    1.5000  5.4600  
        stockham_DIT:core/xt:rsci.adra_d                                                                                                                                                                                                 0.0000  5.4600  
        stockham_DIT/xt:rsci.adra_d                                                                                                                                                                                                      0.0000  5.4600  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)gen/adra_d                                                                                                                                            0.0000  5.4600  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)gen/INNER_LOOP:a:slc(adra_d)(9-0)                                                                                                                     0.0000  5.4600  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)gen/INNER_LOOP:a:asn(adra)                                                                                                                            0.0000  5.4600  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)gen/adra                                                                                                                                              0.0000  5.4600  
        stockham_DIT/xt:rsc.adra                                                                                                                                                                                                         0.5000  5.9600  
                                                                                                                                                                                                                                                         
      9                                                                                                              stockham_DIT:core/reg(s(10:0))                           stockham_DIT/xt:rsc.adra                                   5.9600  4.0400  
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(s(10:0))                                                                               mgc_reg_pos_11_0_0_0_0_1_1                                                                                          0.3200  0.3200  
        stockham_DIT:core/s(10:0).sva                                                                                                                                                                                                    0.0000  0.3200  
        stockham_DIT:core/s:slc(s(10:0).sva)(8-0)                                                                                                                                                                                        0.0000  0.3200  
        stockham_DIT:core/s:slc(s(10:0).sva)(8-0).itm                                                                                                                                                                                    0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:upper:acc                                                                       mgc_addc_9_0_1_1_9                                                                                                  1.0200  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:acc.psp(8:0).sva#1                                                                                                                                                                            0.0000  1.3400  
        stockham_DIT:core/INNER_LOOP:q:and                                                                           mgc_and_9_2                                                                                                         0.5500  1.8900  
        stockham_DIT:core/INNER_LOOP:q:and.psp.sva#1                                                                                                                                                                                     0.0000  1.8900  
        stockham_DIT:core/INNER_LOOP:b:acc                                                                           mgc_addc_10_0_10_0_10                                                                                               1.0350  2.9250  
        stockham_DIT:core/INNER_LOOP:b:acc.itm                                                                                                                                                                                           0.0000  2.9250  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:acc                                                              mgc_addc_10_0_10_0_10                                                                                               1.0350  3.9600  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:acc.itm                                                                                                                                                                              0.0000  3.9600  
        stockham_DIT:core/INNER_LOOP:a:mux1h#1                                                                       mgc_mux1hot_10_4                                                                                                    1.5000  5.4600  
        stockham_DIT:core/xt:rsci.adra_d                                                                                                                                                                                                 0.0000  5.4600  
        stockham_DIT/xt:rsci.adra_d                                                                                                                                                                                                      0.0000  5.4600  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)gen/adra_d                                                                                                                                            0.0000  5.4600  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)gen/INNER_LOOP:a:slc(adra_d)(9-0)                                                                                                                     0.0000  5.4600  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)gen/INNER_LOOP:a:asn(adra)                                                                                                                            0.0000  5.4600  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)gen/adra                                                                                                                                              0.0000  5.4600  
        stockham_DIT/xt:rsc.adra                                                                                                                                                                                                         0.5000  5.9600  
                                                                                                                                                                                                                                                         
      10                                                                                                             stockham_DIT:core/reg(s(10:0))                           stockham_DIT/twiddle:rsc.adrb                              5.3900  4.6100  
                                                                                                                                                                                                                                                         
        Instance                                                                                                     Component                                                                                                           Delta   Delay   
        --------                                                                                                     ---------                                                                                                           -----   -----   
        stockham_DIT:core/reg(s(10:0))                                                                               mgc_reg_pos_11_0_0_0_0_1_1                                                                                          0.3200  0.3200  
        stockham_DIT:core/s(10:0).sva                                                                                                                                                                                                    0.0000  0.3200  
        stockham_DIT:core/s:slc(s(10:0).sva)(8-0)                                                                                                                                                                                        0.0000  0.3200  
        stockham_DIT:core/s:slc(s(10:0).sva)(8-0).itm                                                                                                                                                                                    0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:upper:acc                                                                       mgc_addc_9_0_1_1_9                                                                                                  1.0200  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:acc.psp(8:0).sva#1                                                                                                                                                                            0.0000  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:not                                                                       mgc_not_9                                                                                                           0.0000  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:not.itm                                                                                                                                                                                       0.0000  1.3400  
        stockham_DIT:core/INNER_LOOP:upper:and                                                                       mgc_and_9_2                                                                                                         0.5500  1.8900  
        stockham_DIT:core/INNER_LOOP:upper:and.psp.sva#1                                                                                                                                                                                 0.0000  1.8900  
        stockham_DIT:core/INNER_LOOP:w:rshift.rg                                                                     mgc_shift_r_v5_9_0_5_9                                                                                              1.5000  3.3900  
        stockham_DIT:core/INNER_LOOP:w:rshift.itm                                                                                                                                                                                        0.0000  3.3900  
        stockham_DIT:core/INNER_LOOP:w:lshift.rg                                                                     mgc_shift_l_v5_9_0_5_10                                                                                             1.5000  4.8900  
        stockham_DIT:core/twiddle:rsci.adrb_d                                                                                                                                                                                            0.0000  4.8900  
        stockham_DIT/twiddle:rsci.adrb_d                                                                                                                                                                                                 0.0000  4.8900  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(4,10,64,1024,1024,64,1)gen/adrb_d                                                                                                                                             0.0000  4.8900  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(4,10,64,1024,1024,64,1)gen/INNER_LOOP:w:slc(adrb_d)(9-0)                                                                                                                      0.0000  4.8900  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(4,10,64,1024,1024,64,1)gen/INNER_LOOP:w:asn(adrb)                                                                                                                             0.0000  4.8900  
        stockham_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(4,10,64,1024,1024,64,1)gen/adrb                                                                                                                                               0.0000  4.8900  
        stockham_DIT/twiddle:rsc.adrb                                                                                                                                                                                                    0.5000  5.3900  
                                                                                                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                           Port                                                  Slack (Delay) Messages                
      ------------------------------------------------------------------ --------------------------------------------------- ------- ------- -----------------------
      stockham_DIT:core/reg(p)                                           p:rsci.idat                                         10.0000  0.0000                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(30))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and.itm                  8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(29))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#1.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(28))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#2.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(27))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#3.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(26))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#4.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(25))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#5.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(24))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#6.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(23))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#7.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(22))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#8.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(21))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#9.itm                8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(20))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#10.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(19))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#11.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(18))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#12.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(17))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#13.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(16))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#14.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(15))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#15.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(14))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#16.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(13))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#17.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(12))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#18.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(11))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#19.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(10))                           OUTER_LOOP:nn:OUTER_LOOP:nn:and#20.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(9))                            OUTER_LOOP:nn:OUTER_LOOP:nn:and#21.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(8))                            OUTER_LOOP:nn:OUTER_LOOP:nn:and#22.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(7))                            OUTER_LOOP:nn:OUTER_LOOP:nn:and#23.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(6))                            OUTER_LOOP:nn:OUTER_LOOP:nn:and#24.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(5))                            OUTER_LOOP:nn:OUTER_LOOP:nn:and#25.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(4))                            OUTER_LOOP:nn:OUTER_LOOP:nn:and#26.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(3))                            OUTER_LOOP:nn:OUTER_LOOP:nn:and#27.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(2))                            OUTER_LOOP:nn:OUTER_LOOP:nn:and#28.itm               8.3500  1.6500                         
      stockham_DIT:core/reg(OUTER_LOOP:nn(1))                            and.dcpl#9                                           8.3500  1.6500                         
      stockham_DIT:core/reg(x(3))                                        OUTER_LOOP:nn:OUTER_LOOP:nn:or#1.itm                 8.3500  1.6500                         
      stockham_DIT:core/reg(x(1))                                        x:x:and.itm                                          8.3500  1.6500                         
      stockham_DIT:core/reg(y(3))                                        y:y:and.itm                                          8.3500  1.6500                         
      stockham_DIT:core/reg(y(1))                                        OUTER_LOOP:nn:OUTER_LOOP:nn:or#2.itm                 8.3500  1.6500                         
      stockham_DIT:core/reg(drf(y).smx)                                  drf(y).smx.lpi#3.dfm#1                               7.0500  2.9500                         
      stockham_DIT:core/reg(s(10:0))                                     s:s:mux.itm                                          8.2700  1.7300                         
      stockham_DIT:core/reg(shift(4:0))                                  shift:shift:mux.itm                                  8.2700  1.7300                         
      stockham_DIT:core/reg(yt:rsc.@.cgo)                                and#38.rmff                                          7.8700  2.1300                         
      stockham_DIT:core/reg(xt:rsc.triosy:obj.ld)                        and#47.itm                                           7.7800  2.2200                         
      stockham_DIT:core/reg(modulo_dev:result:rem:cmp.a(63:0))           INNER_LOOP:mux1h.itm                                 2.6630  7.3370                         
      stockham_DIT:core/reg(modulo_dev:result:rem:cmp.b(63:0))           p.sva                                                7.7550  2.2450                         
      stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                      INNER_LOOP:b:mux#1.itm                               8.5800  1.4200                         
      stockham_DIT:core/reg(INNER_LOOP:b:mul:cmp.a)                      drf(y).smx.lpi#3.dfm#1                               7.0500  2.9500                         
      stockham_DIT:core/reg(INNER_LOOP:b:mul:cmp.b)                      twiddle:rsci.qb_d                                    7.6000  2.4000                         
      stockham_DIT:core/reg(INNER_LOOP:a:acc.psp)                        INNER_LOOP:a:INNER_LOOP:a:and.itm                    6.4600  3.5400                         
      stockham_DIT:core/reg(INNER_LOOP:a:slc(INNER_LOOP:q:and.psp)(0)#1) INNER_LOOP:q:slc(INNER_LOOP:q:and.psp.sva#1)(0).itm  8.1100  1.8900                         
      stockham_DIT:core/reg(pref:x.idx.pref(9:0))                        pref:x.idx.pref(9:0).sva#1                           6.0550  3.9450                         
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                      INNER_LOOP:INNER_LOOP:acc#1.itm                      4.9325  5.0675                         
      stockham_DIT:core/reg(INNER_LOOP:t(9:0))                           INNER_LOOP:acc#6.itm                                 8.6600  1.3400                         
      stockham_DIT:core/reg(INNER_LOOP:b:nor)                            INNER_LOOP:b:nor.itm#3                               8.5800  1.4200                         
      stockham_DIT:core/reg(INNER_LOOP:a.lpi#3.dfm)                      INNER_LOOP:a:mux1h#8.itm                             2.6630  7.3370                         
      stockham_DIT:core/reg(INNER_LOOP:b:mul.mut)                        INNER_LOOP:b:mul:cmp.z.oreg                          9.6000  0.4000                         
      stockham_DIT:core/reg(INNER_LOOP:acc#5)                            INNER_LOOP:acc#5.itm#2                               3.2130  6.7870                         
      stockham_DIT:core:wait_dp/reg(INNER_LOOP:b:mul:cmp.z.oreg)         INNER_LOOP:b:mul:cmp.z                              -0.0261 10.0261 (clock period exceeded) 
      stockham_DIT                                                       xt:rsc.adra                                          4.0400  5.9600                         
      stockham_DIT                                                       xt:rsc.da                                            5.2854  4.7146                         
      stockham_DIT                                                       xt:rsc.wea                                           7.8500  2.1500                         
      stockham_DIT                                                       xt:rsc.triosy.lz                                     9.6800  0.3200                         
      stockham_DIT                                                       p:rsc.triosy.lz                                      9.6800  0.3200                         
      stockham_DIT                                                       g:rsc.triosy.lz                                      9.6800  0.3200                         
      stockham_DIT                                                       twiddle:rsc.adrb                                     4.6100  5.3900                         
      stockham_DIT                                                       twiddle:rsc.triosy.lz                                9.6800  0.3200                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     2 
    -                  64     3 
    -                   5     1 
    -                  31     1 
    -                  10     5 
    and                         
    -                   9     3 
    -                   1    67 
    lshift                      
    -                  10     1 
    mul                         
    -                 128     1 
    -                  10     1 
    mux                         
    -                   9     1 
    -                  64     1 
    -                   5     1 
    -                 128     1 
    -                  11     1 
    -                  10     2 
    -                   1    16 
    mux1h                       
    -                  64     3 
    -                  10     1 
    nand                        
    -                   1     3 
    nor                         
    -                   1    14 
    not                         
    -                   9     1 
    -                  64     1 
    -                   1    92 
    or                          
    -                   1    14 
    read_port                   
    -                  64     1 
    read_sync                   
    -                   0     4 
    reg                         
    -                   9     1 
    -                  64     8 
    -                   5     1 
    -                 128     3 
    -                  11     1 
    -                  10     3 
    -                   1    38 
    rem                         
    -                  65     1 
    -                  64     1 
    rshift                      
    -                   9     1 
    write_ram                   
    -                   0     1 
    xnor                        
    -                   1     2 
    xor                         
    -                   1     2 
    
  End of Report
