{
  "design": {
    "design_info": {
      "boundary_crc": "0xE9BAE658FB074DC6",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "CustomInterconnect_0": "",
      "GPIO_Slave_0": "",
      "UartSlave_0": "",
      "timerSlave_0": "",
      "interruptController_0": "",
      "PS2_Slave_0": "",
      "memory_wrapper_0": "",
      "CPU_0": ""
    },
    "ports": {
      "pin_0": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "o_Tx_0": {
        "direction": "O"
      },
      "o_Data_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "i_Rx_0": {
        "direction": "I"
      },
      "PS2C_0": {
        "direction": "I"
      },
      "PS2D_0": {
        "direction": "I"
      },
      "o_Err_0": {
        "direction": "O"
      },
      "o_TimerOverflow_0": {
        "direction": "O"
      },
      "o_PWMChannel1_0": {
        "direction": "O"
      },
      "o_PWMChannel2_0": {
        "direction": "O"
      },
      "o_PWMChannel3_0": {
        "direction": "O"
      },
      "o_PWMChannel4_0": {
        "direction": "O"
      },
      "o_OnePulse_0": {
        "direction": "O"
      },
      "i_Clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "i_Rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_i_Clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "i_Rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "CustomInterconnect_0": {
        "vlnv": "user.org:user:CustomInterconnect:1.0",
        "xci_name": "design_1_CustomInterconnect_0_0",
        "xci_path": "ip/design_1_CustomInterconnect_0_0/design_1_CustomInterconnect_0_0.xci",
        "inst_hier_path": "CustomInterconnect_0"
      },
      "GPIO_Slave_0": {
        "vlnv": "user.org:user:GPIO_Slave:1.0",
        "xci_name": "design_1_GPIO_Slave_0_0",
        "xci_path": "ip/design_1_GPIO_Slave_0_0/design_1_GPIO_Slave_0_0.xci",
        "inst_hier_path": "GPIO_Slave_0"
      },
      "UartSlave_0": {
        "vlnv": "user.org:user:UartSlave:1.0",
        "xci_name": "design_1_UartSlave_0_0",
        "xci_path": "ip/design_1_UartSlave_0_0/design_1_UartSlave_0_0.xci",
        "inst_hier_path": "UartSlave_0"
      },
      "timerSlave_0": {
        "vlnv": "user.org:user:timerSlave:1.0",
        "xci_name": "design_1_timerSlave_0_0",
        "xci_path": "ip/design_1_timerSlave_0_0/design_1_timerSlave_0_0.xci",
        "inst_hier_path": "timerSlave_0"
      },
      "interruptController_0": {
        "vlnv": "xilinx.com:module_ref:interruptController:1.0",
        "xci_name": "design_1_interruptController_0_0",
        "xci_path": "ip/design_1_interruptController_0_0/design_1_interruptController_0_0.xci",
        "inst_hier_path": "interruptController_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "interruptController",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_CPU_0_0_o_Clk",
                "value_src": "default_prop"
              }
            }
          },
          "int_sources": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "int_ack_complete": {
            "direction": "I"
          },
          "int_ack_attended": {
            "direction": "I"
          },
          "int_req": {
            "direction": "O"
          },
          "int_number": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "int_pending": {
            "direction": "O"
          },
          "ea": {
            "direction": "I"
          },
          "en1": {
            "direction": "I"
          },
          "en2": {
            "direction": "I"
          },
          "en3": {
            "direction": "I"
          }
        }
      },
      "PS2_Slave_0": {
        "vlnv": "user.org:user:PS2_Slave:1.0",
        "xci_name": "design_1_PS2_Slave_0_0",
        "xci_path": "ip/design_1_PS2_Slave_0_0/design_1_PS2_Slave_0_0.xci",
        "inst_hier_path": "PS2_Slave_0"
      },
      "memory_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:memory_wrapper:1.0",
        "xci_name": "design_1_memory_wrapper_0_0",
        "xci_path": "ip/design_1_memory_wrapper_0_0/design_1_memory_wrapper_0_0.xci",
        "inst_hier_path": "memory_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "memory_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_Rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_CPU_0_0_o_Clk",
                "value_src": "default_prop"
              }
            }
          },
          "i_Rst": {
            "type": "rst",
            "direction": "I"
          },
          "i_WEnable": {
            "direction": "I"
          },
          "i_WAddr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_WData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_REnable": {
            "direction": "I"
          },
          "i_RAddr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "o_RData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_Err": {
            "direction": "O"
          },
          "o_MemBusy": {
            "direction": "O"
          }
        }
      },
      "CPU_0": {
        "vlnv": "user.org:user:CPU:1.0",
        "xci_name": "design_1_CPU_0_0",
        "xci_path": "ip/design_1_CPU_0_0/design_1_CPU_0_0.xci",
        "inst_hier_path": "CPU_0"
      }
    },
    "nets": {
      "CPU_0_o_RAddr": {
        "ports": [
          "CPU_0/o_RAddr",
          "CustomInterconnect_0/i_RAddr"
        ]
      },
      "CPU_0_o_REnable": {
        "ports": [
          "CPU_0/o_REnable",
          "CustomInterconnect_0/i_REnable"
        ]
      },
      "CPU_0_o_WAddr": {
        "ports": [
          "CPU_0/o_WAddr",
          "CustomInterconnect_0/i_WAddr"
        ]
      },
      "CPU_0_o_WData": {
        "ports": [
          "CPU_0/o_WData",
          "CustomInterconnect_0/i_WData"
        ]
      },
      "CPU_0_o_WEnable": {
        "ports": [
          "CPU_0/o_WEnable",
          "CustomInterconnect_0/i_WEnable"
        ]
      },
      "CPU_1_o_Clk": {
        "ports": [
          "CPU_0/o_Clk",
          "timerSlave_0/i_Clk",
          "PS2_Slave_0/i_Clk",
          "UartSlave_0/i_Clk",
          "GPIO_Slave_0/i_Clk",
          "interruptController_0/clk",
          "memory_wrapper_0/i_Clk"
        ]
      },
      "CPU_1_o_Rst": {
        "ports": [
          "CPU_0/o_Rst",
          "timerSlave_0/i_Rst",
          "PS2_Slave_0/i_Rst",
          "UartSlave_0/i_Rst",
          "GPIO_Slave_0/i_Rst",
          "interruptController_0/rst",
          "memory_wrapper_0/i_Rst"
        ]
      },
      "CustomInterconnect_0_o_RAddr_0": {
        "ports": [
          "CustomInterconnect_0/o_RAddr_0",
          "memory_wrapper_0/i_RAddr"
        ]
      },
      "CustomInterconnect_0_o_RAddr_2": {
        "ports": [
          "CustomInterconnect_0/o_RAddr_2",
          "GPIO_Slave_0/i_RAddr"
        ]
      },
      "CustomInterconnect_0_o_RAddr_3": {
        "ports": [
          "CustomInterconnect_0/o_RAddr_3",
          "UartSlave_0/i_RAddr"
        ]
      },
      "CustomInterconnect_0_o_RAddr_4": {
        "ports": [
          "CustomInterconnect_0/o_RAddr_4",
          "PS2_Slave_0/i_RAddr"
        ]
      },
      "CustomInterconnect_0_o_RAddr_7": {
        "ports": [
          "CustomInterconnect_0/o_RAddr_7",
          "timerSlave_0/i_RAddr"
        ]
      },
      "CustomInterconnect_0_o_RData": {
        "ports": [
          "CustomInterconnect_0/o_RData",
          "CPU_0/i_RData"
        ]
      },
      "CustomInterconnect_0_o_REnable_0": {
        "ports": [
          "CustomInterconnect_0/o_REnable_0",
          "memory_wrapper_0/i_REnable"
        ]
      },
      "CustomInterconnect_0_o_REnable_2": {
        "ports": [
          "CustomInterconnect_0/o_REnable_2",
          "GPIO_Slave_0/i_REnable"
        ]
      },
      "CustomInterconnect_0_o_REnable_3": {
        "ports": [
          "CustomInterconnect_0/o_REnable_3",
          "UartSlave_0/i_REnable"
        ]
      },
      "CustomInterconnect_0_o_REnable_4": {
        "ports": [
          "CustomInterconnect_0/o_REnable_4",
          "PS2_Slave_0/i_REnable"
        ]
      },
      "CustomInterconnect_0_o_REnable_7": {
        "ports": [
          "CustomInterconnect_0/o_REnable_7",
          "timerSlave_0/i_REnable"
        ]
      },
      "CustomInterconnect_0_o_WAddr_0": {
        "ports": [
          "CustomInterconnect_0/o_WAddr_0",
          "memory_wrapper_0/i_WAddr"
        ]
      },
      "CustomInterconnect_0_o_WAddr_2": {
        "ports": [
          "CustomInterconnect_0/o_WAddr_2",
          "GPIO_Slave_0/i_WAddr"
        ]
      },
      "CustomInterconnect_0_o_WAddr_3": {
        "ports": [
          "CustomInterconnect_0/o_WAddr_3",
          "UartSlave_0/i_WAddr"
        ]
      },
      "CustomInterconnect_0_o_WAddr_4": {
        "ports": [
          "CustomInterconnect_0/o_WAddr_4",
          "PS2_Slave_0/i_WAddr"
        ]
      },
      "CustomInterconnect_0_o_WAddr_7": {
        "ports": [
          "CustomInterconnect_0/o_WAddr_7",
          "timerSlave_0/i_WAddr"
        ]
      },
      "CustomInterconnect_0_o_WData_0": {
        "ports": [
          "CustomInterconnect_0/o_WData_0",
          "memory_wrapper_0/i_WData"
        ]
      },
      "CustomInterconnect_0_o_WData_2": {
        "ports": [
          "CustomInterconnect_0/o_WData_2",
          "GPIO_Slave_0/i_WData"
        ]
      },
      "CustomInterconnect_0_o_WData_3": {
        "ports": [
          "CustomInterconnect_0/o_WData_3",
          "UartSlave_0/i_WData"
        ]
      },
      "CustomInterconnect_0_o_WData_4": {
        "ports": [
          "CustomInterconnect_0/o_WData_4",
          "PS2_Slave_0/i_WData"
        ]
      },
      "CustomInterconnect_0_o_WData_7": {
        "ports": [
          "CustomInterconnect_0/o_WData_7",
          "timerSlave_0/i_WData"
        ]
      },
      "CustomInterconnect_0_o_WEnable_0": {
        "ports": [
          "CustomInterconnect_0/o_WEnable_0",
          "memory_wrapper_0/i_WEnable"
        ]
      },
      "CustomInterconnect_0_o_WEnable_2": {
        "ports": [
          "CustomInterconnect_0/o_WEnable_2",
          "GPIO_Slave_0/i_WEnable"
        ]
      },
      "CustomInterconnect_0_o_WEnable_3": {
        "ports": [
          "CustomInterconnect_0/o_WEnable_3",
          "UartSlave_0/i_WEnable"
        ]
      },
      "CustomInterconnect_0_o_WEnable_4": {
        "ports": [
          "CustomInterconnect_0/o_WEnable_4",
          "PS2_Slave_0/i_WEnable"
        ]
      },
      "CustomInterconnect_0_o_WEnable_7": {
        "ports": [
          "CustomInterconnect_0/o_WEnable_7",
          "timerSlave_0/i_WEnable"
        ]
      },
      "GPIO_Slave_0_o_RData": {
        "ports": [
          "GPIO_Slave_0/o_RData",
          "CustomInterconnect_0/i_RData_2"
        ]
      },
      "Net": {
        "ports": [
          "pin_0",
          "GPIO_Slave_0/pin"
        ]
      },
      "PS2C_0_1": {
        "ports": [
          "PS2C_0",
          "PS2_Slave_0/PS2C"
        ]
      },
      "PS2D_0_1": {
        "ports": [
          "PS2D_0",
          "PS2_Slave_0/PS2D"
        ]
      },
      "PS2_Slave_0_o_Data": {
        "ports": [
          "PS2_Slave_0/o_Data",
          "o_Data_0"
        ]
      },
      "PS2_Slave_0_o_RData": {
        "ports": [
          "PS2_Slave_0/o_RData",
          "CustomInterconnect_0/i_RData_4"
        ]
      },
      "UartSlave_0_o_RData": {
        "ports": [
          "UartSlave_0/o_RData",
          "CustomInterconnect_0/i_RData_3"
        ]
      },
      "UartSlave_0_o_Tx": {
        "ports": [
          "UartSlave_0/o_Tx",
          "o_Tx_0"
        ]
      },
      "i_Clk_0_1": {
        "ports": [
          "i_Clk_0",
          "CPU_0/i_Clk"
        ]
      },
      "i_Rst_0_1": {
        "ports": [
          "i_Rst_0",
          "CPU_0/i_Rst"
        ]
      },
      "i_Rx_0_1": {
        "ports": [
          "i_Rx_0",
          "UartSlave_0/i_Rx"
        ]
      },
      "memory_wrapper_0_o_MemBusy": {
        "ports": [
          "memory_wrapper_0/o_MemBusy",
          "CPU_0/i_DataMemRdy"
        ]
      },
      "memory_wrapper_0_o_RData": {
        "ports": [
          "memory_wrapper_0/o_RData",
          "CustomInterconnect_0/i_RData_0"
        ]
      },
      "timerSlave_0_o_OnePulse": {
        "ports": [
          "timerSlave_0/o_OnePulse",
          "o_OnePulse_0"
        ]
      },
      "timerSlave_0_o_PWMChannel1": {
        "ports": [
          "timerSlave_0/o_PWMChannel1",
          "o_PWMChannel1_0"
        ]
      },
      "timerSlave_0_o_PWMChannel2": {
        "ports": [
          "timerSlave_0/o_PWMChannel2",
          "o_PWMChannel2_0"
        ]
      },
      "timerSlave_0_o_PWMChannel3": {
        "ports": [
          "timerSlave_0/o_PWMChannel3",
          "o_PWMChannel3_0"
        ]
      },
      "timerSlave_0_o_PWMChannel4": {
        "ports": [
          "timerSlave_0/o_PWMChannel4",
          "o_PWMChannel4_0"
        ]
      },
      "timerSlave_0_o_RData": {
        "ports": [
          "timerSlave_0/o_RData",
          "CustomInterconnect_0/i_RData_7"
        ]
      },
      "timerSlave_0_o_TimerOverflow": {
        "ports": [
          "timerSlave_0/o_TimerOverflow",
          "o_TimerOverflow_0"
        ]
      }
    }
  }
}