
IM1281_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008010  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000644  080081e8  080081e8  000091e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800882c  0800882c  0000a068  2**0
                  CONTENTS
  4 .ARM          00000008  0800882c  0800882c  0000982c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008834  08008834  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008834  08008834  00009834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008838  08008838  00009838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800883c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  20000068  080088a4  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  080088a4  0000a36c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d91  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003693  00000000  00000000  00021e29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001478  00000000  00000000  000254c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc7  00000000  00000000  00026938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000296c2  00000000  00000000  000278ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a786  00000000  00000000  00050fc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001073a2  00000000  00000000  0006b747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00172ae9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b3c  00000000  00000000  00172b2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00178668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080081d0 	.word	0x080081d0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	080081d0 	.word	0x080081d0

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800050c:	4b0f      	ldr	r3, [pc, #60]	@ (800054c <MX_COMP1_Init+0x44>)
 800050e:	4a10      	ldr	r2, [pc, #64]	@ (8000550 <MX_COMP1_Init+0x48>)
 8000510:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000512:	4b0e      	ldr	r3, [pc, #56]	@ (800054c <MX_COMP1_Init+0x44>)
 8000514:	2200      	movs	r2, #0
 8000516:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8000518:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <MX_COMP1_Init+0x44>)
 800051a:	2250      	movs	r2, #80	@ 0x50
 800051c:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800051e:	4b0b      	ldr	r3, [pc, #44]	@ (800054c <MX_COMP1_Init+0x44>)
 8000520:	2200      	movs	r2, #0
 8000522:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 8000524:	4b09      	ldr	r3, [pc, #36]	@ (800054c <MX_COMP1_Init+0x44>)
 8000526:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800052a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800052c:	4b07      	ldr	r3, [pc, #28]	@ (800054c <MX_COMP1_Init+0x44>)
 800052e:	2200      	movs	r2, #0
 8000530:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8000532:	4b06      	ldr	r3, [pc, #24]	@ (800054c <MX_COMP1_Init+0x44>)
 8000534:	2231      	movs	r2, #49	@ 0x31
 8000536:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000538:	4804      	ldr	r0, [pc, #16]	@ (800054c <MX_COMP1_Init+0x44>)
 800053a:	f001 fa51 	bl	80019e0 <HAL_COMP_Init>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8000544:	f000 fa3e 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000084 	.word	0x20000084
 8000550:	40010200 	.word	0x40010200

08000554 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b088      	sub	sp, #32
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055c:	f107 030c 	add.w	r3, r7, #12
 8000560:	2200      	movs	r2, #0
 8000562:	601a      	str	r2, [r3, #0]
 8000564:	605a      	str	r2, [r3, #4]
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	60da      	str	r2, [r3, #12]
 800056a:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a1c      	ldr	r2, [pc, #112]	@ (80005e4 <HAL_COMP_MspInit+0x90>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d131      	bne.n	80005da <HAL_COMP_MspInit+0x86>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000576:	4b1c      	ldr	r3, [pc, #112]	@ (80005e8 <HAL_COMP_MspInit+0x94>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057a:	4a1b      	ldr	r2, [pc, #108]	@ (80005e8 <HAL_COMP_MspInit+0x94>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000582:	4b19      	ldr	r3, [pc, #100]	@ (80005e8 <HAL_COMP_MspInit+0x94>)
 8000584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PA0     ------> COMP1_OUT
    PA1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800058e:	2301      	movs	r3, #1
 8000590:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000592:	2302      	movs	r3, #2
 8000594:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000596:	2300      	movs	r3, #0
 8000598:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059a:	2300      	movs	r3, #0
 800059c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 800059e:	2308      	movs	r3, #8
 80005a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a2:	f107 030c 	add.w	r3, r7, #12
 80005a6:	4619      	mov	r1, r3
 80005a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ac:	f002 f8c2 	bl	8002734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80005b0:	2302      	movs	r3, #2
 80005b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005b4:	2303      	movs	r3, #3
 80005b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005bc:	f107 030c 	add.w	r3, r7, #12
 80005c0:	4619      	mov	r1, r3
 80005c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005c6:	f002 f8b5 	bl	8002734 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2100      	movs	r1, #0
 80005ce:	2040      	movs	r0, #64	@ 0x40
 80005d0:	f001 fd47 	bl	8002062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 80005d4:	2040      	movs	r0, #64	@ 0x40
 80005d6:	f001 fd5e 	bl	8002096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 80005da:	bf00      	nop
 80005dc:	3720      	adds	r7, #32
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40010200 	.word	0x40010200
 80005e8:	40021000 	.word	0x40021000

080005ec <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80005f2:	463b      	mov	r3, r7
 80005f4:	2230      	movs	r2, #48	@ 0x30
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f007 fbe3 	bl	8007dc4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80005fe:	4b16      	ldr	r3, [pc, #88]	@ (8000658 <MX_DAC1_Init+0x6c>)
 8000600:	4a16      	ldr	r2, [pc, #88]	@ (800065c <MX_DAC1_Init+0x70>)
 8000602:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000604:	4814      	ldr	r0, [pc, #80]	@ (8000658 <MX_DAC1_Init+0x6c>)
 8000606:	f001 fd60 	bl	80020ca <HAL_DAC_Init>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000610:	f000 f9d8 	bl	80009c4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000614:	2302      	movs	r3, #2
 8000616:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000618:	2300      	movs	r3, #0
 800061a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800061c:	2300      	movs	r3, #0
 800061e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000624:	2300      	movs	r3, #0
 8000626:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000628:	2300      	movs	r3, #0
 800062a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800062c:	2300      	movs	r3, #0
 800062e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 8000630:	2304      	movs	r3, #4
 8000632:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000634:	2300      	movs	r3, #0
 8000636:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000638:	463b      	mov	r3, r7
 800063a:	2200      	movs	r2, #0
 800063c:	4619      	mov	r1, r3
 800063e:	4806      	ldr	r0, [pc, #24]	@ (8000658 <MX_DAC1_Init+0x6c>)
 8000640:	f001 fe00 	bl	8002244 <HAL_DAC_ConfigChannel>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800064a:	f000 f9bb 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800064e:	bf00      	nop
 8000650:	3730      	adds	r7, #48	@ 0x30
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	200000a8 	.word	0x200000a8
 800065c:	50000800 	.word	0x50000800

08000660 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b08a      	sub	sp, #40	@ 0x28
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000668:	f107 0314 	add.w	r3, r7, #20
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a15      	ldr	r2, [pc, #84]	@ (80006d4 <HAL_DAC_MspInit+0x74>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d124      	bne.n	80006cc <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000682:	4b15      	ldr	r3, [pc, #84]	@ (80006d8 <HAL_DAC_MspInit+0x78>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	4a14      	ldr	r2, [pc, #80]	@ (80006d8 <HAL_DAC_MspInit+0x78>)
 8000688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800068c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800068e:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <HAL_DAC_MspInit+0x78>)
 8000690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000692:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000696:	613b      	str	r3, [r7, #16]
 8000698:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800069a:	4b0f      	ldr	r3, [pc, #60]	@ (80006d8 <HAL_DAC_MspInit+0x78>)
 800069c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069e:	4a0e      	ldr	r2, [pc, #56]	@ (80006d8 <HAL_DAC_MspInit+0x78>)
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006a6:	4b0c      	ldr	r3, [pc, #48]	@ (80006d8 <HAL_DAC_MspInit+0x78>)
 80006a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80006b2:	2310      	movs	r3, #16
 80006b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006b6:	2303      	movs	r3, #3
 80006b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ba:	2300      	movs	r3, #0
 80006bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006be:	f107 0314 	add.w	r3, r7, #20
 80006c2:	4619      	mov	r1, r3
 80006c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006c8:	f002 f834 	bl	8002734 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80006cc:	bf00      	nop
 80006ce:	3728      	adds	r7, #40	@ 0x28
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	50000800 	.word	0x50000800
 80006d8:	40021000 	.word	0x40021000

080006dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b08a      	sub	sp, #40	@ 0x28
 80006e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e2:	f107 0314 	add.w	r3, r7, #20
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
 80006ea:	605a      	str	r2, [r3, #4]
 80006ec:	609a      	str	r2, [r3, #8]
 80006ee:	60da      	str	r2, [r3, #12]
 80006f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006f2:	4b24      	ldr	r3, [pc, #144]	@ (8000784 <MX_GPIO_Init+0xa8>)
 80006f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f6:	4a23      	ldr	r2, [pc, #140]	@ (8000784 <MX_GPIO_Init+0xa8>)
 80006f8:	f043 0320 	orr.w	r3, r3, #32
 80006fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006fe:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <MX_GPIO_Init+0xa8>)
 8000700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000702:	f003 0320 	and.w	r3, r3, #32
 8000706:	613b      	str	r3, [r7, #16]
 8000708:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <MX_GPIO_Init+0xa8>)
 800070c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070e:	4a1d      	ldr	r2, [pc, #116]	@ (8000784 <MX_GPIO_Init+0xa8>)
 8000710:	f043 0304 	orr.w	r3, r3, #4
 8000714:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000716:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <MX_GPIO_Init+0xa8>)
 8000718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071a:	f003 0304 	and.w	r3, r3, #4
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <MX_GPIO_Init+0xa8>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000726:	4a17      	ldr	r2, [pc, #92]	@ (8000784 <MX_GPIO_Init+0xa8>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800072e:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <MX_GPIO_Init+0xa8>)
 8000730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <MX_GPIO_Init+0xa8>)
 800073c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073e:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <MX_GPIO_Init+0xa8>)
 8000740:	f043 0302 	orr.w	r3, r3, #2
 8000744:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000746:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <MX_GPIO_Init+0xa8>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074a:	f003 0302 	and.w	r3, r3, #2
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	2120      	movs	r1, #32
 8000756:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800075a:	f002 f96d 	bl	8002a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800075e:	2320      	movs	r3, #32
 8000760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	2301      	movs	r3, #1
 8000764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000766:	2302      	movs	r3, #2
 8000768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	2300      	movs	r3, #0
 800076c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076e:	f107 0314 	add.w	r3, r7, #20
 8000772:	4619      	mov	r1, r3
 8000774:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000778:	f001 ffdc 	bl	8002734 <HAL_GPIO_Init>

}
 800077c:	bf00      	nop
 800077e:	3728      	adds	r7, #40	@ 0x28
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40021000 	.word	0x40021000

08000788 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 8000790:	1d39      	adds	r1, r7, #4
 8000792:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000796:	2201      	movs	r2, #1
 8000798:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <__io_putchar+0x20>)
 800079a:	f004 ff6d 	bl	8005678 <HAL_UART_Transmit>
	return ch;
 800079e:	687b      	ldr	r3, [r7, #4]
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3708      	adds	r7, #8
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	2000015c 	.word	0x2000015c

080007ac <HAL_COMP_TriggerCallback>:

void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp){
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
	if(hcomp==&hcomp1){
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	4a08      	ldr	r2, [pc, #32]	@ (80007d8 <HAL_COMP_TriggerCallback+0x2c>)
 80007b8:	4293      	cmp	r3, r2
 80007ba:	d109      	bne.n	80007d0 <HAL_COMP_TriggerCallback+0x24>
        __HAL_TIM_SET_COUNTER(&htim2, 0); // Â∞ÜÂÆöÊó∂Âô®ËÆ°Êï∞Âô®ËÆæÁΩÆ‰∏∫ 0
 80007bc:	4b07      	ldr	r3, [pc, #28]	@ (80007dc <HAL_COMP_TriggerCallback+0x30>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2200      	movs	r2, #0
 80007c2:	625a      	str	r2, [r3, #36]	@ 0x24
        HAL_TIM_Base_Start_IT(&htim2);
 80007c4:	4805      	ldr	r0, [pc, #20]	@ (80007dc <HAL_COMP_TriggerCallback+0x30>)
 80007c6:	f003 fa6f 	bl	8003ca8 <HAL_TIM_Base_Start_IT>
        HAL_TIM_Base_Start(&htim2);
 80007ca:	4804      	ldr	r0, [pc, #16]	@ (80007dc <HAL_COMP_TriggerCallback+0x30>)
 80007cc:	f003 f9d4 	bl	8003b78 <HAL_TIM_Base_Start>
	}
}
 80007d0:	bf00      	nop
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	20000084 	.word	0x20000084
 80007dc:	20000110 	.word	0x20000110

080007e0 <HAL_TIM_PeriodElapsedCallback>:

// Êõ¥Êñ∞ÂõûË∞ÉÂáΩÊï∞
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
    if (htim == &htim2) {
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4a1d      	ldr	r2, [pc, #116]	@ (8000860 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d132      	bne.n	8000856 <HAL_TIM_PeriodElapsedCallback+0x76>
        HAL_TIM_Base_Stop(&htim2);
 80007f0:	481b      	ldr	r0, [pc, #108]	@ (8000860 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80007f2:	f003 fa31 	bl	8003c58 <HAL_TIM_Base_Stop>
		if(HAL_COMP_GetOutputLevel(&hcomp1)==COMP_OUTPUT_LEVEL_HIGH){//Âà§Êñ≠‰∏∫‰∏äÂçáÊ≤ø
 80007f6:	481b      	ldr	r0, [pc, #108]	@ (8000864 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80007f8:	f001 fb48 	bl	8001e8c <HAL_COMP_GetOutputLevel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d111      	bne.n	8000826 <HAL_TIM_PeriodElapsedCallback+0x46>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000802:	2201      	movs	r2, #1
 8000804:	2120      	movs	r1, #32
 8000806:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800080a:	f002 f915 	bl	8002a38 <HAL_GPIO_WritePin>
			TIM1->CCR1=zkb;
 800080e:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000810:	edd3 7a00 	vldr	s15, [r3]
 8000814:	4b15      	ldr	r3, [pc, #84]	@ (800086c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000816:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800081a:	ee17 2a90 	vmov	r2, s15
 800081e:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2=0;
 8000820:	4b12      	ldr	r3, [pc, #72]	@ (800086c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000822:	2200      	movs	r2, #0
 8000824:	639a      	str	r2, [r3, #56]	@ 0x38
		}
		if(HAL_COMP_GetOutputLevel(&hcomp1)==COMP_OUTPUT_LEVEL_LOW){//Âà§Êñ≠‰∏∫‰∏äÂçáÊ≤ø
 8000826:	480f      	ldr	r0, [pc, #60]	@ (8000864 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000828:	f001 fb30 	bl	8001e8c <HAL_COMP_GetOutputLevel>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d111      	bne.n	8000856 <HAL_TIM_PeriodElapsedCallback+0x76>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	2120      	movs	r1, #32
 8000836:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800083a:	f002 f8fd 	bl	8002a38 <HAL_GPIO_WritePin>
			TIM1->CCR1=0;
 800083e:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000840:	2200      	movs	r2, #0
 8000842:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2=zkb;
 8000844:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000846:	edd3 7a00 	vldr	s15, [r3]
 800084a:	4b08      	ldr	r3, [pc, #32]	@ (800086c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800084c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000850:	ee17 2a90 	vmov	r2, s15
 8000854:	639a      	str	r2, [r3, #56]	@ 0x38
		}
    }
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000110 	.word	0x20000110
 8000864:	20000084 	.word	0x20000084
 8000868:	200000bc 	.word	0x200000bc
 800086c:	40012c00 	.word	0x40012c00

08000870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000876:	f000 fea4 	bl	80015c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800087a:	f000 f857 	bl	800092c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800087e:	f7ff ff2d 	bl	80006dc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000882:	f000 fda7 	bl	80013d4 <MX_USART1_UART_Init>
  MX_COMP1_Init();
 8000886:	f7ff fe3f 	bl	8000508 <MX_COMP1_Init>
  MX_DAC1_Init();
 800088a:	f7ff feaf 	bl	80005ec <MX_DAC1_Init>
  MX_TIM1_Init();
 800088e:	f000 fbdf 	bl	8001050 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000892:	f000 fc9f 	bl	80011d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8000896:	f000 f9d5 	bl	8000c44 <OLED_Init>
  OLED_Clear();
 800089a:	f000 f921 	bl	8000ae0 <OLED_Clear>
  OLED_ShowString(0, 0, "IM1281_demo");
 800089e:	4a1a      	ldr	r2, [pc, #104]	@ (8000908 <main+0x98>)
 80008a0:	2100      	movs	r1, #0
 80008a2:	2000      	movs	r0, #0
 80008a4:	f000 f9a0 	bl	8000be8 <OLED_ShowString>
  printf("start\n");
 80008a8:	4818      	ldr	r0, [pc, #96]	@ (800090c <main+0x9c>)
 80008aa:	f007 f9ab 	bl	8007c04 <puts>
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, g_vofa_rx_buffer, VOFA_FRAME_RECEIVE_MAX_LENGTH);
 80008ae:	2228      	movs	r2, #40	@ 0x28
 80008b0:	4917      	ldr	r1, [pc, #92]	@ (8000910 <main+0xa0>)
 80008b2:	4818      	ldr	r0, [pc, #96]	@ (8000914 <main+0xa4>)
 80008b4:	f006 ff41 	bl	800773a <HAL_UARTEx_ReceiveToIdle_IT>
  uint32_t VOLTAGE_COMP=3084;
 80008b8:	f640 430c 	movw	r3, #3084	@ 0xc0c
 80008bc:	607b      	str	r3, [r7, #4]
  HAL_COMP_Start(&hcomp1);
 80008be:	4816      	ldr	r0, [pc, #88]	@ (8000918 <main+0xa8>)
 80008c0:	f001 fa28 	bl	8001d14 <HAL_COMP_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, VOLTAGE_COMP);//DACËæìÂá∫2.5VÁîµÂéã
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2200      	movs	r2, #0
 80008c8:	2100      	movs	r1, #0
 80008ca:	4814      	ldr	r0, [pc, #80]	@ (800091c <main+0xac>)
 80008cc:	f001 fc8c 	bl	80021e8 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);//ÂêØÂä®DAC1
 80008d0:	2100      	movs	r1, #0
 80008d2:	4812      	ldr	r0, [pc, #72]	@ (800091c <main+0xac>)
 80008d4:	f001 fc1c 	bl	8002110 <HAL_DAC_Start>

  HAL_TIM_Base_Start(&htim1);
 80008d8:	4811      	ldr	r0, [pc, #68]	@ (8000920 <main+0xb0>)
 80008da:	f003 f94d 	bl	8003b78 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80008de:	2100      	movs	r1, #0
 80008e0:	480f      	ldr	r0, [pc, #60]	@ (8000920 <main+0xb0>)
 80008e2:	f003 fabb 	bl	8003e5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80008e6:	2104      	movs	r1, #4
 80008e8:	480d      	ldr	r0, [pc, #52]	@ (8000920 <main+0xb0>)
 80008ea:	f003 fab7 	bl	8003e5c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 80008ee:	2100      	movs	r1, #0
 80008f0:	480b      	ldr	r0, [pc, #44]	@ (8000920 <main+0xb0>)
 80008f2:	f004 fc07 	bl	8005104 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 80008f6:	2104      	movs	r1, #4
 80008f8:	4809      	ldr	r0, [pc, #36]	@ (8000920 <main+0xb0>)
 80008fa:	f004 fc03 	bl	8005104 <HAL_TIMEx_PWMN_Start>
  zkb=1900;
 80008fe:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <main+0xb4>)
 8000900:	4a09      	ldr	r2, [pc, #36]	@ (8000928 <main+0xb8>)
 8000902:	601a      	str	r2, [r3, #0]
  //PA0ÊòØÊåâÈîÆÔøΩ?ÔøΩÔøΩ?ÔøΩËØªÁîµÂπ≥Ôø???????1‰∏∫ÊåâÔø???????
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <main+0x94>
 8000908:	080081e8 	.word	0x080081e8
 800090c:	080081f4 	.word	0x080081f4
 8000910:	200001f0 	.word	0x200001f0
 8000914:	2000015c 	.word	0x2000015c
 8000918:	20000084 	.word	0x20000084
 800091c:	200000a8 	.word	0x200000a8
 8000920:	200000c4 	.word	0x200000c4
 8000924:	200000bc 	.word	0x200000bc
 8000928:	44ed8000 	.word	0x44ed8000

0800092c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b094      	sub	sp, #80	@ 0x50
 8000930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000932:	f107 0318 	add.w	r3, r7, #24
 8000936:	2238      	movs	r2, #56	@ 0x38
 8000938:	2100      	movs	r1, #0
 800093a:	4618      	mov	r0, r3
 800093c:	f007 fa42 	bl	8007dc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000940:	1d3b      	adds	r3, r7, #4
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
 800094c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800094e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000952:	f002 f889 	bl	8002a68 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000956:	2302      	movs	r3, #2
 8000958:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800095a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800095e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000960:	2340      	movs	r3, #64	@ 0x40
 8000962:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000964:	2302      	movs	r3, #2
 8000966:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000968:	2302      	movs	r3, #2
 800096a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800096c:	2302      	movs	r3, #2
 800096e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 25;
 8000970:	2319      	movs	r3, #25
 8000972:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000974:	2302      	movs	r3, #2
 8000976:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000978:	2302      	movs	r3, #2
 800097a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800097c:	2302      	movs	r3, #2
 800097e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000980:	f107 0318 	add.w	r3, r7, #24
 8000984:	4618      	mov	r0, r3
 8000986:	f002 f923 	bl	8002bd0 <HAL_RCC_OscConfig>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000990:	f000 f818 	bl	80009c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000994:	230f      	movs	r3, #15
 8000996:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000998:	2303      	movs	r3, #3
 800099a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800099c:	2300      	movs	r3, #0
 800099e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009a0:	2300      	movs	r3, #0
 80009a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009a8:	1d3b      	adds	r3, r7, #4
 80009aa:	2103      	movs	r1, #3
 80009ac:	4618      	mov	r0, r3
 80009ae:	f002 fc21 	bl	80031f4 <HAL_RCC_ClockConfig>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80009b8:	f000 f804 	bl	80009c4 <Error_Handler>
  }
}
 80009bc:	bf00      	nop
 80009be:	3750      	adds	r7, #80	@ 0x50
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c8:	b672      	cpsid	i
}
 80009ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <Error_Handler+0x8>

080009d0 <OLED_WR_Byte>:
#include "oledfont.h"  
//ÔøΩÔøΩSSD1106–¥ÔøΩÔøΩ“ªÔøΩÔøΩÔøΩ÷Ω⁄°ÔøΩ
//dat:“™–¥ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ/ÔøΩÔøΩÔøΩÔøΩ
//cmd:ÔøΩÔøΩÔøΩÔøΩ/ÔøΩÔøΩÔøΩÔøΩÔøΩ÷æ 0,ÔøΩÔøΩ æÔøΩÔøΩÔøΩÔøΩ;1,ÔøΩÔøΩ æÔøΩÔøΩÔøΩÔøΩ;
void OLED_WR_Byte(u8 dat,u8 cmd)
{	
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	460a      	mov	r2, r1
 80009da:	71fb      	strb	r3, [r7, #7]
 80009dc:	4613      	mov	r3, r2
 80009de:	71bb      	strb	r3, [r7, #6]
	u8 i;			  
	if(cmd)
 80009e0:	79bb      	ldrb	r3, [r7, #6]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d006      	beq.n	80009f4 <OLED_WR_Byte+0x24>
	  OLED_DC_Set();
 80009e6:	2201      	movs	r2, #1
 80009e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009ec:	4826      	ldr	r0, [pc, #152]	@ (8000a88 <OLED_WR_Byte+0xb8>)
 80009ee:	f002 f823 	bl	8002a38 <HAL_GPIO_WritePin>
 80009f2:	e005      	b.n	8000a00 <OLED_WR_Byte+0x30>
	else 
	  OLED_DC_Clr();		  
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009fa:	4823      	ldr	r0, [pc, #140]	@ (8000a88 <OLED_WR_Byte+0xb8>)
 80009fc:	f002 f81c 	bl	8002a38 <HAL_GPIO_WritePin>
	OLED_CS_Clr();
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a06:	4820      	ldr	r0, [pc, #128]	@ (8000a88 <OLED_WR_Byte+0xb8>)
 8000a08:	f002 f816 	bl	8002a38 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	73fb      	strb	r3, [r7, #15]
 8000a10:	e026      	b.n	8000a60 <OLED_WR_Byte+0x90>
	{			  
		OLED_SCLK_Clr();
 8000a12:	2200      	movs	r2, #0
 8000a14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a1c:	f002 f80c 	bl	8002a38 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8000a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	da07      	bge.n	8000a38 <OLED_WR_Byte+0x68>
		   OLED_SDIN_Set();
 8000a28:	2201      	movs	r2, #1
 8000a2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a32:	f002 f801 	bl	8002a38 <HAL_GPIO_WritePin>
 8000a36:	e006      	b.n	8000a46 <OLED_WR_Byte+0x76>
		else 
		   OLED_SDIN_Clr();
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a42:	f001 fff9 	bl	8002a38 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a50:	f001 fff2 	bl	8002a38 <HAL_GPIO_WritePin>
		dat<<=1;   
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	73fb      	strb	r3, [r7, #15]
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	2b07      	cmp	r3, #7
 8000a64:	d9d5      	bls.n	8000a12 <OLED_WR_Byte+0x42>
	}				 		  
	OLED_CS_Set();
 8000a66:	2201      	movs	r2, #1
 8000a68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a6c:	4806      	ldr	r0, [pc, #24]	@ (8000a88 <OLED_WR_Byte+0xb8>)
 8000a6e:	f001 ffe3 	bl	8002a38 <HAL_GPIO_WritePin>
	OLED_DC_Set();   	  
 8000a72:	2201      	movs	r2, #1
 8000a74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a78:	4803      	ldr	r0, [pc, #12]	@ (8000a88 <OLED_WR_Byte+0xb8>)
 8000a7a:	f001 ffdd 	bl	8002a38 <HAL_GPIO_WritePin>
} 
 8000a7e:	bf00      	nop
 8000a80:	3710      	adds	r7, #16
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	48000400 	.word	0x48000400

08000a8c <OLED_Set_Pos>:

	void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	460a      	mov	r2, r1
 8000a96:	71fb      	strb	r3, [r7, #7]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 8000a9c:	79bb      	ldrb	r3, [r7, #6]
 8000a9e:	3b50      	subs	r3, #80	@ 0x50
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff93 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	091b      	lsrs	r3, r3, #4
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	f043 0310 	orr.w	r3, r3, #16
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff ff89 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f)|0x01,OLED_CMD); 
 8000abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac2:	f003 030e 	and.w	r3, r3, #14
 8000ac6:	b25b      	sxtb	r3, r3
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	b25b      	sxtb	r3, r3
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff ff7c 	bl	80009d0 <OLED_WR_Byte>
}   	  
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ,ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ,ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩƒªÔøΩ«∫ÔøΩ…´ÔøΩÔøΩ!ÔøΩÔøΩ√ªÔøΩÔøΩÔøΩÔøΩ“ªÔøΩÔøΩ!!!	  
void OLED_Clear(void)  
{  
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
	u8 i,n;		    
	for(i=0;i<8;i++)  
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	71fb      	strb	r3, [r7, #7]
 8000aea:	e01f      	b.n	8000b2c <OLED_Clear+0x4c>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //ÔøΩÔøΩÔøΩÔøΩ“≥ÔøΩÔøΩ÷∑ÔøΩÔøΩ0~7ÔøΩÔøΩ
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	3b50      	subs	r3, #80	@ 0x50
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	2100      	movs	r1, #0
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff ff6b 	bl	80009d0 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ æŒªÔøΩ√°ÔøΩÔøΩ–µÕµÔøΩ÷∑
 8000afa:	2100      	movs	r1, #0
 8000afc:	2000      	movs	r0, #0
 8000afe:	f7ff ff67 	bl	80009d0 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ æŒªÔøΩ√°ÔøΩÔøΩ–∏ﬂµÔøΩ÷∑   
 8000b02:	2100      	movs	r1, #0
 8000b04:	2010      	movs	r0, #16
 8000b06:	f7ff ff63 	bl	80009d0 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(0,OLED_DATA); 
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	71bb      	strb	r3, [r7, #6]
 8000b0e:	e006      	b.n	8000b1e <OLED_Clear+0x3e>
 8000b10:	2101      	movs	r1, #1
 8000b12:	2000      	movs	r0, #0
 8000b14:	f7ff ff5c 	bl	80009d0 <OLED_WR_Byte>
 8000b18:	79bb      	ldrb	r3, [r7, #6]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	71bb      	strb	r3, [r7, #6]
 8000b1e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	daf4      	bge.n	8000b10 <OLED_Clear+0x30>
	for(i=0;i<8;i++)  
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	71fb      	strb	r3, [r7, #7]
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	2b07      	cmp	r3, #7
 8000b30:	d9dc      	bls.n	8000aec <OLED_Clear+0xc>
	} //ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ æ
}
 8000b32:	bf00      	nop
 8000b34:	bf00      	nop
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ æ;1,ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ æ				 
//size:—°ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ 16/12 
void OLED_ShowChar(u8 x,u8 y,u8 chr)
{      	
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
 8000b46:	460b      	mov	r3, r1
 8000b48:	71bb      	strb	r3, [r7, #6]
 8000b4a:	4613      	mov	r3, r2
 8000b4c:	717b      	strb	r3, [r7, #5]
	unsigned char c=0,i=0;	
 8000b4e:	2300      	movs	r3, #0
 8000b50:	73bb      	strb	r3, [r7, #14]
 8000b52:	2300      	movs	r3, #0
 8000b54:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//ÔøΩ√µÔøΩ∆´ÔøΩ∆∫ÔøΩÔøΩ÷µ			
 8000b56:	797b      	ldrb	r3, [r7, #5]
 8000b58:	3b20      	subs	r3, #32
 8000b5a:	73bb      	strb	r3, [r7, #14]
		if(x>Max_Column-1){x=0;y=y+2;}
 8000b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	da04      	bge.n	8000b6e <OLED_ShowChar+0x32>
 8000b64:	2300      	movs	r3, #0
 8000b66:	71fb      	strb	r3, [r7, #7]
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	3302      	adds	r3, #2
 8000b6c:	71bb      	strb	r3, [r7, #6]
		if(SIZE ==16)
			{
			OLED_Set_Pos(x,y);	
 8000b6e:	79ba      	ldrb	r2, [r7, #6]
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	4611      	mov	r1, r2
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff ff89 	bl	8000a8c <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	73fb      	strb	r3, [r7, #15]
 8000b7e:	e00c      	b.n	8000b9a <OLED_ShowChar+0x5e>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);
 8000b80:	7bbb      	ldrb	r3, [r7, #14]
 8000b82:	011a      	lsls	r2, r3, #4
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	4413      	add	r3, r2
 8000b88:	4a16      	ldr	r2, [pc, #88]	@ (8000be4 <OLED_ShowChar+0xa8>)
 8000b8a:	5cd3      	ldrb	r3, [r2, r3]
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff ff1e 	bl	80009d0 <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	3301      	adds	r3, #1
 8000b98:	73fb      	strb	r3, [r7, #15]
 8000b9a:	7bfb      	ldrb	r3, [r7, #15]
 8000b9c:	2b07      	cmp	r3, #7
 8000b9e:	d9ef      	bls.n	8000b80 <OLED_ShowChar+0x44>
			OLED_Set_Pos(x,y+1);
 8000ba0:	79bb      	ldrb	r3, [r7, #6]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	4611      	mov	r1, r2
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff ff6e 	bl	8000a8c <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	73fb      	strb	r3, [r7, #15]
 8000bb4:	e00d      	b.n	8000bd2 <OLED_ShowChar+0x96>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);
 8000bb6:	7bbb      	ldrb	r3, [r7, #14]
 8000bb8:	011a      	lsls	r2, r3, #4
 8000bba:	7bfb      	ldrb	r3, [r7, #15]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	3308      	adds	r3, #8
 8000bc0:	4a08      	ldr	r2, [pc, #32]	@ (8000be4 <OLED_ShowChar+0xa8>)
 8000bc2:	5cd3      	ldrb	r3, [r2, r3]
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff ff02 	bl	80009d0 <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8000bcc:	7bfb      	ldrb	r3, [r7, #15]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	73fb      	strb	r3, [r7, #15]
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	2b07      	cmp	r3, #7
 8000bd6:	d9ee      	bls.n	8000bb6 <OLED_ShowChar+0x7a>
				OLED_Set_Pos(x,y+1);
				for(i=0;i<6;i++)
				OLED_WR_Byte(F6x8[c][i],OLED_DATA);
				
			}
}
 8000bd8:	bf00      	nop
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	080081fc 	.word	0x080081fc

08000be8 <OLED_ShowString>:
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0'); 
	}
} 
//ÔøΩÔøΩ æ“ªÔøΩÔøΩÔøΩ÷∑ÔøΩÔøΩ≈¥ÔøΩ
void OLED_ShowString(u8 x,u8 y,u8 *chr)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	603a      	str	r2, [r7, #0]
 8000bf2:	71fb      	strb	r3, [r7, #7]
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	71bb      	strb	r3, [r7, #6]
	unsigned char j=0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8000bfc:	e016      	b.n	8000c2c <OLED_ShowString+0x44>
	{		OLED_ShowChar(x,y,chr[j]);
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
 8000c00:	683a      	ldr	r2, [r7, #0]
 8000c02:	4413      	add	r3, r2
 8000c04:	781a      	ldrb	r2, [r3, #0]
 8000c06:	79b9      	ldrb	r1, [r7, #6]
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff ff96 	bl	8000b3c <OLED_ShowChar>
			x+=8;
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	3308      	adds	r3, #8
 8000c14:	71fb      	strb	r3, [r7, #7]
		if(x>120){x=0;y+=2;}
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	2b78      	cmp	r3, #120	@ 0x78
 8000c1a:	d904      	bls.n	8000c26 <OLED_ShowString+0x3e>
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	71fb      	strb	r3, [r7, #7]
 8000c20:	79bb      	ldrb	r3, [r7, #6]
 8000c22:	3302      	adds	r3, #2
 8000c24:	71bb      	strb	r3, [r7, #6]
			j++;
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8000c2c:	7bfb      	ldrb	r3, [r7, #15]
 8000c2e:	683a      	ldr	r2, [r7, #0]
 8000c30:	4413      	add	r3, r2
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d1e2      	bne.n	8000bfe <OLED_ShowString+0x16>
	}
}
 8000c38:	bf00      	nop
 8000c3a:	bf00      	nop
 8000c3c:	3710      	adds	r7, #16
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
	...

08000c44 <OLED_Init>:
} 


//ÔøΩÔøΩ ºÔøΩÔøΩ				    
void OLED_Init(void)
{ 	
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]
 8000c58:	611a      	str	r2, [r3, #16]
 __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5a:	4b62      	ldr	r3, [pc, #392]	@ (8000de4 <OLED_Init+0x1a0>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5e:	4a61      	ldr	r2, [pc, #388]	@ (8000de4 <OLED_Init+0x1a0>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c66:	4b5f      	ldr	r3, [pc, #380]	@ (8000de4 <OLED_Init+0x1a0>)
 8000c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	4b5c      	ldr	r3, [pc, #368]	@ (8000de4 <OLED_Init+0x1a0>)
 8000c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c76:	4a5b      	ldr	r2, [pc, #364]	@ (8000de4 <OLED_Init+0x1a0>)
 8000c78:	f043 0301 	orr.w	r3, r3, #1
 8000c7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c7e:	4b59      	ldr	r3, [pc, #356]	@ (8000de4 <OLED_Init+0x1a0>)
 8000c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c8a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c90:	2301      	movs	r3, #1
 8000c92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9c:	f107 030c 	add.w	r3, r7, #12
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4851      	ldr	r0, [pc, #324]	@ (8000de8 <OLED_Init+0x1a4>)
 8000ca4:	f001 fd46 	bl	8002734 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000cae:	484e      	ldr	r0, [pc, #312]	@ (8000de8 <OLED_Init+0x1a4>)
 8000cb0:	f001 fec2 	bl	8002a38 <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cb4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc6:	f107 030c 	add.w	r3, r7, #12
 8000cca:	4619      	mov	r1, r3
 8000ccc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd0:	f001 fd30 	bl	8002734 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cde:	f001 feab 	bl	8002a38 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000ce2:	2064      	movs	r0, #100	@ 0x64
 8000ce4:	f000 fcde 	bl	80016a4 <HAL_Delay>

	OLED_WR_Byte(0xAE,OLED_CMD);//--turn off oled panel
 8000ce8:	2100      	movs	r1, #0
 8000cea:	20ae      	movs	r0, #174	@ 0xae
 8000cec:	f7ff fe70 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//---set low column address
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f7ff fe6c 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x10,OLED_CMD);//---set high column address
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	2010      	movs	r0, #16
 8000cfc:	f7ff fe68 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8000d00:	2100      	movs	r1, #0
 8000d02:	2040      	movs	r0, #64	@ 0x40
 8000d04:	f7ff fe64 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x81,OLED_CMD);//--set contrast control register
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2081      	movs	r0, #129	@ 0x81
 8000d0c:	f7ff fe60 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xCF,OLED_CMD); // Set SEG Output Current Brightness
 8000d10:	2100      	movs	r1, #0
 8000d12:	20cf      	movs	r0, #207	@ 0xcf
 8000d14:	f7ff fe5c 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD);//--Set SEG/Column Mapping     0xa0ÔøΩÔøΩÔøΩ“∑ÔøΩÔøΩÔøΩ 0xa1ÔøΩÔøΩÔøΩÔøΩ
 8000d18:	2100      	movs	r1, #0
 8000d1a:	20a1      	movs	r0, #161	@ 0xa1
 8000d1c:	f7ff fe58 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xC8,OLED_CMD);//Set COM/Row Scan Direction   0xc0ÔøΩÔøΩÔøΩ¬∑ÔøΩÔøΩÔøΩ 0xc8ÔøΩÔøΩÔøΩÔøΩ
 8000d20:	2100      	movs	r1, #0
 8000d22:	20c8      	movs	r0, #200	@ 0xc8
 8000d24:	f7ff fe54 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);//--set normal display
 8000d28:	2100      	movs	r1, #0
 8000d2a:	20a6      	movs	r0, #166	@ 0xa6
 8000d2c:	f7ff fe50 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD);//--set multiplex ratio(1 to 64)
 8000d30:	2100      	movs	r1, #0
 8000d32:	20a8      	movs	r0, #168	@ 0xa8
 8000d34:	f7ff fe4c 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x3f,OLED_CMD);//--1/64 duty
 8000d38:	2100      	movs	r1, #0
 8000d3a:	203f      	movs	r0, #63	@ 0x3f
 8000d3c:	f7ff fe48 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8000d40:	2100      	movs	r1, #0
 8000d42:	20d3      	movs	r0, #211	@ 0xd3
 8000d44:	f7ff fe44 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//-not offset
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f7ff fe40 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xd5,OLED_CMD);//--set display clock divide ratio/oscillator frequency
 8000d50:	2100      	movs	r1, #0
 8000d52:	20d5      	movs	r0, #213	@ 0xd5
 8000d54:	f7ff fe3c 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xf0,OLED_CMD);//--set divide ratio, Set Clock as 100 Frames/Sec
 8000d58:	2100      	movs	r1, #0
 8000d5a:	20f0      	movs	r0, #240	@ 0xf0
 8000d5c:	f7ff fe38 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD);//--set pre-charge period
 8000d60:	2100      	movs	r1, #0
 8000d62:	20d9      	movs	r0, #217	@ 0xd9
 8000d64:	f7ff fe34 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xF1,OLED_CMD);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8000d68:	2100      	movs	r1, #0
 8000d6a:	20f1      	movs	r0, #241	@ 0xf1
 8000d6c:	f7ff fe30 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD);//--set com pins hardware configuration
 8000d70:	2100      	movs	r1, #0
 8000d72:	20da      	movs	r0, #218	@ 0xda
 8000d74:	f7ff fe2c 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD);
 8000d78:	2100      	movs	r1, #0
 8000d7a:	2012      	movs	r0, #18
 8000d7c:	f7ff fe28 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD);//--set vcomh
 8000d80:	2100      	movs	r1, #0
 8000d82:	20db      	movs	r0, #219	@ 0xdb
 8000d84:	f7ff fe24 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//Set VCOM Deselect Level
 8000d88:	2100      	movs	r1, #0
 8000d8a:	2040      	movs	r0, #64	@ 0x40
 8000d8c:	f7ff fe20 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD);//-Set Page Addressing Mode (0x00/0x01/0x02)
 8000d90:	2100      	movs	r1, #0
 8000d92:	2020      	movs	r0, #32
 8000d94:	f7ff fe1c 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);//
 8000d98:	2100      	movs	r1, #0
 8000d9a:	2002      	movs	r0, #2
 8000d9c:	f7ff fe18 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x8D,OLED_CMD);//--set Charge Pump enable/disable
 8000da0:	2100      	movs	r1, #0
 8000da2:	208d      	movs	r0, #141	@ 0x8d
 8000da4:	f7ff fe14 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);//--set(0x10) disable
 8000da8:	2100      	movs	r1, #0
 8000daa:	2014      	movs	r0, #20
 8000dac:	f7ff fe10 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA4,OLED_CMD);// Disable Entire Display On (0xa4/0xa5)
 8000db0:	2100      	movs	r1, #0
 8000db2:	20a4      	movs	r0, #164	@ 0xa4
 8000db4:	f7ff fe0c 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);// Disable Inverse Display On (0xa6/a7) 
 8000db8:	2100      	movs	r1, #0
 8000dba:	20a6      	movs	r0, #166	@ 0xa6
 8000dbc:	f7ff fe08 	bl	80009d0 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD);//--turn on oled panel
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	20af      	movs	r0, #175	@ 0xaf
 8000dc4:	f7ff fe04 	bl	80009d0 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xAF,OLED_CMD); /*display ON*/ 
 8000dc8:	2100      	movs	r1, #0
 8000dca:	20af      	movs	r0, #175	@ 0xaf
 8000dcc:	f7ff fe00 	bl	80009d0 <OLED_WR_Byte>
	OLED_Clear();
 8000dd0:	f7ff fe86 	bl	8000ae0 <OLED_Clear>
	OLED_Set_Pos(0,0); 	
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	f7ff fe58 	bl	8000a8c <OLED_Set_Pos>
}  
 8000ddc:	bf00      	nop
 8000dde:	3720      	adds	r7, #32
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40021000 	.word	0x40021000
 8000de8:	48000400 	.word	0x48000400

08000dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e30 <HAL_MspInit+0x44>)
 8000df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000df6:	4a0e      	ldr	r2, [pc, #56]	@ (8000e30 <HAL_MspInit+0x44>)
 8000df8:	f043 0301 	orr.w	r3, r3, #1
 8000dfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <HAL_MspInit+0x44>)
 8000e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0a:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <HAL_MspInit+0x44>)
 8000e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e0e:	4a08      	ldr	r2, [pc, #32]	@ (8000e30 <HAL_MspInit+0x44>)
 8000e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <HAL_MspInit+0x44>)
 8000e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000e22:	f001 fec5 	bl	8002bb0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40021000 	.word	0x40021000

08000e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <NMI_Handler+0x4>

08000e3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <HardFault_Handler+0x4>

08000e44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <MemManage_Handler+0x4>

08000e4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <BusFault_Handler+0x4>

08000e54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <UsageFault_Handler+0x4>

08000e5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e8a:	f000 fbed 	bl	8001668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e98:	4802      	ldr	r0, [pc, #8]	@ (8000ea4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000e9a:	f003 f8f1 	bl	8004080 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200000c4 	.word	0x200000c4

08000ea8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000eac:	4802      	ldr	r0, [pc, #8]	@ (8000eb8 <TIM2_IRQHandler+0x10>)
 8000eae:	f003 f8e7 	bl	8004080 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000110 	.word	0x20000110

08000ebc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ec0:	4802      	ldr	r0, [pc, #8]	@ (8000ecc <USART1_IRQHandler+0x10>)
 8000ec2:	f004 fc67 	bl	8005794 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	2000015c 	.word	0x2000015c

08000ed0 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8000ed4:	4802      	ldr	r0, [pc, #8]	@ (8000ee0 <COMP1_2_3_IRQHandler+0x10>)
 8000ed6:	f000 ff65 	bl	8001da4 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000084 	.word	0x20000084

08000ee4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	e00a      	b.n	8000f0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ef6:	f3af 8000 	nop.w
 8000efa:	4601      	mov	r1, r0
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	1c5a      	adds	r2, r3, #1
 8000f00:	60ba      	str	r2, [r7, #8]
 8000f02:	b2ca      	uxtb	r2, r1
 8000f04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	617b      	str	r3, [r7, #20]
 8000f0c:	697a      	ldr	r2, [r7, #20]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	dbf0      	blt.n	8000ef6 <_read+0x12>
  }

  return len;
 8000f14:	687b      	ldr	r3, [r7, #4]
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3718      	adds	r7, #24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b086      	sub	sp, #24
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	60f8      	str	r0, [r7, #12]
 8000f26:	60b9      	str	r1, [r7, #8]
 8000f28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	e009      	b.n	8000f44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	60ba      	str	r2, [r7, #8]
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fc25 	bl	8000788 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	3301      	adds	r3, #1
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	dbf1      	blt.n	8000f30 <_write+0x12>
  }
  return len;
 8000f4c:	687b      	ldr	r3, [r7, #4]
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <_close>:

int _close(int file)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
 8000f76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f7e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <_isatty>:

int _isatty(int file)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f96:	2301      	movs	r3, #1
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fc8:	4a14      	ldr	r2, [pc, #80]	@ (800101c <_sbrk+0x5c>)
 8000fca:	4b15      	ldr	r3, [pc, #84]	@ (8001020 <_sbrk+0x60>)
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fd4:	4b13      	ldr	r3, [pc, #76]	@ (8001024 <_sbrk+0x64>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d102      	bne.n	8000fe2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fdc:	4b11      	ldr	r3, [pc, #68]	@ (8001024 <_sbrk+0x64>)
 8000fde:	4a12      	ldr	r2, [pc, #72]	@ (8001028 <_sbrk+0x68>)
 8000fe0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fe2:	4b10      	ldr	r3, [pc, #64]	@ (8001024 <_sbrk+0x64>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4413      	add	r3, r2
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d207      	bcs.n	8001000 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ff0:	f006 ff46 	bl	8007e80 <__errno>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffe:	e009      	b.n	8001014 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001000:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <_sbrk+0x64>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001006:	4b07      	ldr	r3, [pc, #28]	@ (8001024 <_sbrk+0x64>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	4a05      	ldr	r2, [pc, #20]	@ (8001024 <_sbrk+0x64>)
 8001010:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001012:	68fb      	ldr	r3, [r7, #12]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3718      	adds	r7, #24
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20020000 	.word	0x20020000
 8001020:	00000400 	.word	0x00000400
 8001024:	200000c0 	.word	0x200000c0
 8001028:	20000370 	.word	0x20000370

0800102c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001030:	4b06      	ldr	r3, [pc, #24]	@ (800104c <SystemInit+0x20>)
 8001032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001036:	4a05      	ldr	r2, [pc, #20]	@ (800104c <SystemInit+0x20>)
 8001038:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800103c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b09c      	sub	sp, #112	@ 0x70
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001056:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001070:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]
 8001080:	615a      	str	r2, [r3, #20]
 8001082:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	2234      	movs	r2, #52	@ 0x34
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f006 fe9a 	bl	8007dc4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001090:	4b4e      	ldr	r3, [pc, #312]	@ (80011cc <MX_TIM1_Init+0x17c>)
 8001092:	4a4f      	ldr	r2, [pc, #316]	@ (80011d0 <MX_TIM1_Init+0x180>)
 8001094:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001096:	4b4d      	ldr	r3, [pc, #308]	@ (80011cc <MX_TIM1_Init+0x17c>)
 8001098:	2200      	movs	r2, #0
 800109a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109c:	4b4b      	ldr	r3, [pc, #300]	@ (80011cc <MX_TIM1_Init+0x17c>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 80010a2:	4b4a      	ldr	r3, [pc, #296]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80010a4:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80010a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010aa:	4b48      	ldr	r3, [pc, #288]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010b0:	4b46      	ldr	r3, [pc, #280]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010b6:	4b45      	ldr	r3, [pc, #276]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80010b8:	2280      	movs	r2, #128	@ 0x80
 80010ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010bc:	4843      	ldr	r0, [pc, #268]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80010be:	f002 fd03 	bl	8003ac8 <HAL_TIM_Base_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80010c8:	f7ff fc7c 	bl	80009c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010d0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010d2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80010d6:	4619      	mov	r1, r3
 80010d8:	483c      	ldr	r0, [pc, #240]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80010da:	f003 fa35 	bl	8004548 <HAL_TIM_ConfigClockSource>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80010e4:	f7ff fc6e 	bl	80009c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010e8:	4838      	ldr	r0, [pc, #224]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80010ea:	f002 fe55 	bl	8003d98 <HAL_TIM_PWM_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80010f4:	f7ff fc66 	bl	80009c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f8:	2300      	movs	r3, #0
 80010fa:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010fc:	2300      	movs	r3, #0
 80010fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001104:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001108:	4619      	mov	r1, r3
 800110a:	4830      	ldr	r0, [pc, #192]	@ (80011cc <MX_TIM1_Init+0x17c>)
 800110c:	f004 f8bc 	bl	8005288 <HAL_TIMEx_MasterConfigSynchronization>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001116:	f7ff fc55 	bl	80009c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800111a:	2360      	movs	r3, #96	@ 0x60
 800111c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001122:	2300      	movs	r3, #0
 8001124:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001126:	2300      	movs	r3, #0
 8001128:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800112a:	2300      	movs	r3, #0
 800112c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800112e:	2300      	movs	r3, #0
 8001130:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001132:	2300      	movs	r3, #0
 8001134:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001136:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800113a:	2200      	movs	r2, #0
 800113c:	4619      	mov	r1, r3
 800113e:	4823      	ldr	r0, [pc, #140]	@ (80011cc <MX_TIM1_Init+0x17c>)
 8001140:	f003 f8ee 	bl	8004320 <HAL_TIM_PWM_ConfigChannel>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800114a:	f7ff fc3b 	bl	80009c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800114e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001152:	2204      	movs	r2, #4
 8001154:	4619      	mov	r1, r3
 8001156:	481d      	ldr	r0, [pc, #116]	@ (80011cc <MX_TIM1_Init+0x17c>)
 8001158:	f003 f8e2 	bl	8004320 <HAL_TIM_PWM_ConfigChannel>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001162:	f7ff fc2f 	bl	80009c4 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 8001166:	4819      	ldr	r0, [pc, #100]	@ (80011cc <MX_TIM1_Init+0x17c>)
 8001168:	f004 f9b8 	bl	80054dc <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800116c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001170:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001172:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001176:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 3;
 800117c:	2303      	movs	r3, #3
 800117e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001184:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001188:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800118e:	2300      	movs	r3, #0
 8001190:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001192:	2300      	movs	r3, #0
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001196:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800119a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80011a0:	2300      	movs	r3, #0
 80011a2:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80011a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011a8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	4619      	mov	r1, r3
 80011ae:	4807      	ldr	r0, [pc, #28]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80011b0:	f004 f900 	bl	80053b4 <HAL_TIMEx_ConfigBreakDeadTime>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM1_Init+0x16e>
  {
    Error_Handler();
 80011ba:	f7ff fc03 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011be:	4803      	ldr	r0, [pc, #12]	@ (80011cc <MX_TIM1_Init+0x17c>)
 80011c0:	f000 f896 	bl	80012f0 <HAL_TIM_MspPostInit>

}
 80011c4:	bf00      	nop
 80011c6:	3770      	adds	r7, #112	@ 0x70
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	200000c4 	.word	0x200000c4
 80011d0:	40012c00 	.word	0x40012c00

080011d4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011da:	f107 0310 	add.w	r3, r7, #16
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011f2:	4b1e      	ldr	r3, [pc, #120]	@ (800126c <MX_TIM2_Init+0x98>)
 80011f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 80011fa:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <MX_TIM2_Init+0x98>)
 80011fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001200:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001202:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <MX_TIM2_Init+0x98>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 35;
 8001208:	4b18      	ldr	r3, [pc, #96]	@ (800126c <MX_TIM2_Init+0x98>)
 800120a:	2223      	movs	r2, #35	@ 0x23
 800120c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800120e:	4b17      	ldr	r3, [pc, #92]	@ (800126c <MX_TIM2_Init+0x98>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001214:	4b15      	ldr	r3, [pc, #84]	@ (800126c <MX_TIM2_Init+0x98>)
 8001216:	2200      	movs	r2, #0
 8001218:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800121a:	4814      	ldr	r0, [pc, #80]	@ (800126c <MX_TIM2_Init+0x98>)
 800121c:	f002 fc54 	bl	8003ac8 <HAL_TIM_Base_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001226:	f7ff fbcd 	bl	80009c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800122a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800122e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001230:	f107 0310 	add.w	r3, r7, #16
 8001234:	4619      	mov	r1, r3
 8001236:	480d      	ldr	r0, [pc, #52]	@ (800126c <MX_TIM2_Init+0x98>)
 8001238:	f003 f986 	bl	8004548 <HAL_TIM_ConfigClockSource>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001242:	f7ff fbbf 	bl	80009c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800124e:	1d3b      	adds	r3, r7, #4
 8001250:	4619      	mov	r1, r3
 8001252:	4806      	ldr	r0, [pc, #24]	@ (800126c <MX_TIM2_Init+0x98>)
 8001254:	f004 f818 	bl	8005288 <HAL_TIMEx_MasterConfigSynchronization>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800125e:	f7ff fbb1 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	3720      	adds	r7, #32
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000110 	.word	0x20000110

08001270 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a1a      	ldr	r2, [pc, #104]	@ (80012e8 <HAL_TIM_Base_MspInit+0x78>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d114      	bne.n	80012ac <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001282:	4b1a      	ldr	r3, [pc, #104]	@ (80012ec <HAL_TIM_Base_MspInit+0x7c>)
 8001284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001286:	4a19      	ldr	r2, [pc, #100]	@ (80012ec <HAL_TIM_Base_MspInit+0x7c>)
 8001288:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800128c:	6613      	str	r3, [r2, #96]	@ 0x60
 800128e:	4b17      	ldr	r3, [pc, #92]	@ (80012ec <HAL_TIM_Base_MspInit+0x7c>)
 8001290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001292:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2100      	movs	r1, #0
 800129e:	2019      	movs	r0, #25
 80012a0:	f000 fedf 	bl	8002062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80012a4:	2019      	movs	r0, #25
 80012a6:	f000 fef6 	bl	8002096 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80012aa:	e018      	b.n	80012de <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM2)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012b4:	d113      	bne.n	80012de <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012b6:	4b0d      	ldr	r3, [pc, #52]	@ (80012ec <HAL_TIM_Base_MspInit+0x7c>)
 80012b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ba:	4a0c      	ldr	r2, [pc, #48]	@ (80012ec <HAL_TIM_Base_MspInit+0x7c>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012c2:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <HAL_TIM_Base_MspInit+0x7c>)
 80012c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2100      	movs	r1, #0
 80012d2:	201c      	movs	r0, #28
 80012d4:	f000 fec5 	bl	8002062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012d8:	201c      	movs	r0, #28
 80012da:	f000 fedc 	bl	8002096 <HAL_NVIC_EnableIRQ>
}
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40012c00 	.word	0x40012c00
 80012ec:	40021000 	.word	0x40021000

080012f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08a      	sub	sp, #40	@ 0x28
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f8:	f107 0314 	add.w	r3, r7, #20
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
 8001306:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a2d      	ldr	r2, [pc, #180]	@ (80013c4 <HAL_TIM_MspPostInit+0xd4>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d154      	bne.n	80013bc <HAL_TIM_MspPostInit+0xcc>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	4b2d      	ldr	r3, [pc, #180]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	4a2c      	ldr	r2, [pc, #176]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 8001318:	f043 0304 	orr.w	r3, r3, #4
 800131c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131e:	4b2a      	ldr	r3, [pc, #168]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	f003 0304 	and.w	r3, r3, #4
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800132a:	4b27      	ldr	r3, [pc, #156]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	4a26      	ldr	r2, [pc, #152]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001336:	4b24      	ldr	r3, [pc, #144]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001342:	4b21      	ldr	r3, [pc, #132]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	4a20      	ldr	r2, [pc, #128]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 8001348:	f043 0302 	orr.w	r3, r3, #2
 800134c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800134e:	4b1e      	ldr	r3, [pc, #120]	@ (80013c8 <HAL_TIM_MspPostInit+0xd8>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PA7     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800135a:	2303      	movs	r3, #3
 800135c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135e:	2302      	movs	r3, #2
 8001360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001366:	2300      	movs	r3, #0
 8001368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800136a:	2302      	movs	r3, #2
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	4815      	ldr	r0, [pc, #84]	@ (80013cc <HAL_TIM_MspPostInit+0xdc>)
 8001376:	f001 f9dd 	bl	8002734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800137a:	2380      	movs	r3, #128	@ 0x80
 800137c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137e:	2302      	movs	r3, #2
 8001380:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800138a:	2306      	movs	r3, #6
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	f107 0314 	add.w	r3, r7, #20
 8001392:	4619      	mov	r1, r3
 8001394:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001398:	f001 f9cc 	bl	8002734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800139c:	2301      	movs	r3, #1
 800139e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a0:	2302      	movs	r3, #2
 80013a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a8:	2300      	movs	r3, #0
 80013aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80013ac:	2306      	movs	r3, #6
 80013ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	4619      	mov	r1, r3
 80013b6:	4806      	ldr	r0, [pc, #24]	@ (80013d0 <HAL_TIM_MspPostInit+0xe0>)
 80013b8:	f001 f9bc 	bl	8002734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80013bc:	bf00      	nop
 80013be:	3728      	adds	r7, #40	@ 0x28
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40012c00 	.word	0x40012c00
 80013c8:	40021000 	.word	0x40021000
 80013cc:	48000800 	.word	0x48000800
 80013d0:	48000400 	.word	0x48000400

080013d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013d8:	4b22      	ldr	r3, [pc, #136]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 80013da:	4a23      	ldr	r2, [pc, #140]	@ (8001468 <MX_USART1_UART_Init+0x94>)
 80013dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013de:	4b21      	ldr	r3, [pc, #132]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 80013e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 80013fa:	220c      	movs	r2, #12
 80013fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013fe:	4b19      	ldr	r3, [pc, #100]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 8001400:	2200      	movs	r2, #0
 8001402:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001404:	4b17      	ldr	r3, [pc, #92]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 8001406:	2200      	movs	r2, #0
 8001408:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800140a:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 800140c:	2200      	movs	r2, #0
 800140e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001410:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 8001412:	2200      	movs	r2, #0
 8001414:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001416:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 8001418:	2200      	movs	r2, #0
 800141a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800141c:	4811      	ldr	r0, [pc, #68]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 800141e:	f004 f8db 	bl	80055d8 <HAL_UART_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001428:	f7ff facc 	bl	80009c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800142c:	2100      	movs	r1, #0
 800142e:	480d      	ldr	r0, [pc, #52]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 8001430:	f006 f907 	bl	8007642 <HAL_UARTEx_SetTxFifoThreshold>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800143a:	f7ff fac3 	bl	80009c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800143e:	2100      	movs	r1, #0
 8001440:	4808      	ldr	r0, [pc, #32]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 8001442:	f006 f93c 	bl	80076be <HAL_UARTEx_SetRxFifoThreshold>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800144c:	f7ff faba 	bl	80009c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001450:	4804      	ldr	r0, [pc, #16]	@ (8001464 <MX_USART1_UART_Init+0x90>)
 8001452:	f006 f8bd 	bl	80075d0 <HAL_UARTEx_DisableFifoMode>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800145c:	f7ff fab2 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2000015c 	.word	0x2000015c
 8001468:	40013800 	.word	0x40013800

0800146c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b09e      	sub	sp, #120	@ 0x78
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001474:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]
 8001482:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001484:	f107 0310 	add.w	r3, r7, #16
 8001488:	2254      	movs	r2, #84	@ 0x54
 800148a:	2100      	movs	r1, #0
 800148c:	4618      	mov	r0, r3
 800148e:	f006 fc99 	bl	8007dc4 <memset>
  if(uartHandle->Instance==USART1)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a22      	ldr	r2, [pc, #136]	@ (8001520 <HAL_UART_MspInit+0xb4>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d13d      	bne.n	8001518 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800149c:	2301      	movs	r3, #1
 800149e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	4618      	mov	r0, r3
 80014aa:	f002 f8bf 	bl	800362c <HAL_RCCEx_PeriphCLKConfig>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014b4:	f7ff fa86 	bl	80009c4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <HAL_UART_MspInit+0xb8>)
 80014ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014bc:	4a19      	ldr	r2, [pc, #100]	@ (8001524 <HAL_UART_MspInit+0xb8>)
 80014be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80014c4:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <HAL_UART_MspInit+0xb8>)
 80014c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d0:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <HAL_UART_MspInit+0xb8>)
 80014d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d4:	4a13      	ldr	r2, [pc, #76]	@ (8001524 <HAL_UART_MspInit+0xb8>)
 80014d6:	f043 0304 	orr.w	r3, r3, #4
 80014da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014dc:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <HAL_UART_MspInit+0xb8>)
 80014de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80014e8:	2330      	movs	r3, #48	@ 0x30
 80014ea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f4:	2300      	movs	r3, #0
 80014f6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014f8:	2307      	movs	r3, #7
 80014fa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014fc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001500:	4619      	mov	r1, r3
 8001502:	4809      	ldr	r0, [pc, #36]	@ (8001528 <HAL_UART_MspInit+0xbc>)
 8001504:	f001 f916 	bl	8002734 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001508:	2200      	movs	r2, #0
 800150a:	2100      	movs	r1, #0
 800150c:	2025      	movs	r0, #37	@ 0x25
 800150e:	f000 fda8 	bl	8002062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001512:	2025      	movs	r0, #37	@ 0x25
 8001514:	f000 fdbf 	bl	8002096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001518:	bf00      	nop
 800151a:	3778      	adds	r7, #120	@ 0x78
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40013800 	.word	0x40013800
 8001524:	40021000 	.word	0x40021000
 8001528:	48000800 	.word	0x48000800

0800152c <HAL_UARTEx_RxEventCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	807b      	strh	r3, [r7, #2]
	if(huart==&huart1){//MCU‰Ωú‰∏∫‰ªéÊú∫Êé•Êî∂‰∏ä‰ΩçÊú∫ÁöÑÈÄªËæë
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4a09      	ldr	r2, [pc, #36]	@ (8001560 <HAL_UARTEx_RxEventCallback+0x34>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d10b      	bne.n	8001558 <HAL_UARTEx_RxEventCallback+0x2c>
		g_vofa_frame_received=VOFA_SET_OK;
 8001540:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <HAL_UARTEx_RxEventCallback+0x38>)
 8001542:	2201      	movs	r2, #1
 8001544:	701a      	strb	r2, [r3, #0]
		g_vofa_frame_size=Size;
 8001546:	887b      	ldrh	r3, [r7, #2]
 8001548:	b2da      	uxtb	r2, r3
 800154a:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <HAL_UARTEx_RxEventCallback+0x3c>)
 800154c:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, g_vofa_rx_buffer, VOFA_FRAME_RECEIVE_MAX_LENGTH);
 800154e:	2228      	movs	r2, #40	@ 0x28
 8001550:	4906      	ldr	r1, [pc, #24]	@ (800156c <HAL_UARTEx_RxEventCallback+0x40>)
 8001552:	4803      	ldr	r0, [pc, #12]	@ (8001560 <HAL_UARTEx_RxEventCallback+0x34>)
 8001554:	f006 f8f1 	bl	800773a <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	2000015c 	.word	0x2000015c
 8001564:	20000218 	.word	0x20000218
 8001568:	20000219 	.word	0x20000219
 800156c:	200001f0 	.word	0x200001f0

08001570 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001570:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001572:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001574:	f7ff fd5a 	bl	800102c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001578:	480c      	ldr	r0, [pc, #48]	@ (80015ac <LoopForever+0x6>)
  ldr r1, =_edata
 800157a:	490d      	ldr	r1, [pc, #52]	@ (80015b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800157c:	4a0d      	ldr	r2, [pc, #52]	@ (80015b4 <LoopForever+0xe>)
  movs r3, #0
 800157e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001580:	e002      	b.n	8001588 <LoopCopyDataInit>

08001582 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001582:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001584:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001586:	3304      	adds	r3, #4

08001588 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001588:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800158a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800158c:	d3f9      	bcc.n	8001582 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800158e:	4a0a      	ldr	r2, [pc, #40]	@ (80015b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001590:	4c0a      	ldr	r4, [pc, #40]	@ (80015bc <LoopForever+0x16>)
  movs r3, #0
 8001592:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001594:	e001      	b.n	800159a <LoopFillZerobss>

08001596 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001596:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001598:	3204      	adds	r2, #4

0800159a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800159a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800159c:	d3fb      	bcc.n	8001596 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800159e:	f006 fc75 	bl	8007e8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015a2:	f7ff f965 	bl	8000870 <main>

080015a6 <LoopForever>:

LoopForever:
    b LoopForever
 80015a6:	e7fe      	b.n	80015a6 <LoopForever>
  ldr   r0, =_estack
 80015a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015b0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80015b4:	0800883c 	.word	0x0800883c
  ldr r2, =_sbss
 80015b8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80015bc:	2000036c 	.word	0x2000036c

080015c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015c0:	e7fe      	b.n	80015c0 <ADC1_2_IRQHandler>

080015c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b082      	sub	sp, #8
 80015c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015c8:	2300      	movs	r3, #0
 80015ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015cc:	2003      	movs	r0, #3
 80015ce:	f000 fd3d 	bl	800204c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015d2:	200f      	movs	r0, #15
 80015d4:	f000 f80e 	bl	80015f4 <HAL_InitTick>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	71fb      	strb	r3, [r7, #7]
 80015e2:	e001      	b.n	80015e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015e4:	f7ff fc02 	bl	8000dec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015e8:	79fb      	ldrb	r3, [r7, #7]

}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001600:	4b16      	ldr	r3, [pc, #88]	@ (800165c <HAL_InitTick+0x68>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d022      	beq.n	800164e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001608:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <HAL_InitTick+0x6c>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b13      	ldr	r3, [pc, #76]	@ (800165c <HAL_InitTick+0x68>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001614:	fbb1 f3f3 	udiv	r3, r1, r3
 8001618:	fbb2 f3f3 	udiv	r3, r2, r3
 800161c:	4618      	mov	r0, r3
 800161e:	f000 fd48 	bl	80020b2 <HAL_SYSTICK_Config>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d10f      	bne.n	8001648 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b0f      	cmp	r3, #15
 800162c:	d809      	bhi.n	8001642 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800162e:	2200      	movs	r2, #0
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	f04f 30ff 	mov.w	r0, #4294967295
 8001636:	f000 fd14 	bl	8002062 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800163a:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <HAL_InitTick+0x70>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	e007      	b.n	8001652 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	73fb      	strb	r3, [r7, #15]
 8001646:	e004      	b.n	8001652 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
 800164c:	e001      	b.n	8001652 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001652:	7bfb      	ldrb	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000008 	.word	0x20000008
 8001660:	20000000 	.word	0x20000000
 8001664:	20000004 	.word	0x20000004

08001668 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800166c:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <HAL_IncTick+0x1c>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <HAL_IncTick+0x20>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4413      	add	r3, r2
 8001676:	4a03      	ldr	r2, [pc, #12]	@ (8001684 <HAL_IncTick+0x1c>)
 8001678:	6013      	str	r3, [r2, #0]
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	2000021c 	.word	0x2000021c
 8001688:	20000008 	.word	0x20000008

0800168c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  return uwTick;
 8001690:	4b03      	ldr	r3, [pc, #12]	@ (80016a0 <HAL_GetTick+0x14>)
 8001692:	681b      	ldr	r3, [r3, #0]
}
 8001694:	4618      	mov	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	2000021c 	.word	0x2000021c

080016a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016ac:	f7ff ffee 	bl	800168c <HAL_GetTick>
 80016b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016bc:	d004      	beq.n	80016c8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80016be:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <HAL_Delay+0x40>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	4413      	add	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016c8:	bf00      	nop
 80016ca:	f7ff ffdf 	bl	800168c <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d8f7      	bhi.n	80016ca <HAL_Delay+0x26>
  {
  }
}
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000008 	.word	0x20000008

080016e8 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80016f0:	4b05      	ldr	r3, [pc, #20]	@ (8001708 <LL_EXTI_EnableIT_0_31+0x20>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4904      	ldr	r1, [pc, #16]	@ (8001708 <LL_EXTI_EnableIT_0_31+0x20>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	600b      	str	r3, [r1, #0]
}
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	40010400 	.word	0x40010400

0800170c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001714:	4b05      	ldr	r3, [pc, #20]	@ (800172c <LL_EXTI_EnableIT_32_63+0x20>)
 8001716:	6a1a      	ldr	r2, [r3, #32]
 8001718:	4904      	ldr	r1, [pc, #16]	@ (800172c <LL_EXTI_EnableIT_32_63+0x20>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4313      	orrs	r3, r2
 800171e:	620b      	str	r3, [r1, #32]
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	40010400 	.word	0x40010400

08001730 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001738:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <LL_EXTI_DisableIT_0_31+0x24>)
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	43db      	mvns	r3, r3
 8001740:	4904      	ldr	r1, [pc, #16]	@ (8001754 <LL_EXTI_DisableIT_0_31+0x24>)
 8001742:	4013      	ands	r3, r2
 8001744:	600b      	str	r3, [r1, #0]
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	40010400 	.word	0x40010400

08001758 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001760:	4b06      	ldr	r3, [pc, #24]	@ (800177c <LL_EXTI_DisableIT_32_63+0x24>)
 8001762:	6a1a      	ldr	r2, [r3, #32]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	43db      	mvns	r3, r3
 8001768:	4904      	ldr	r1, [pc, #16]	@ (800177c <LL_EXTI_DisableIT_32_63+0x24>)
 800176a:	4013      	ands	r3, r2
 800176c:	620b      	str	r3, [r1, #32]
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	40010400 	.word	0x40010400

08001780 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001788:	4b05      	ldr	r3, [pc, #20]	@ (80017a0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800178a:	685a      	ldr	r2, [r3, #4]
 800178c:	4904      	ldr	r1, [pc, #16]	@ (80017a0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4313      	orrs	r3, r2
 8001792:	604b      	str	r3, [r1, #4]

}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	40010400 	.word	0x40010400

080017a4 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80017ac:	4b05      	ldr	r3, [pc, #20]	@ (80017c4 <LL_EXTI_EnableEvent_32_63+0x20>)
 80017ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017b0:	4904      	ldr	r1, [pc, #16]	@ (80017c4 <LL_EXTI_EnableEvent_32_63+0x20>)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	40010400 	.word	0x40010400

080017c8 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <LL_EXTI_DisableEvent_0_31+0x24>)
 80017d2:	685a      	ldr	r2, [r3, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	43db      	mvns	r3, r3
 80017d8:	4904      	ldr	r1, [pc, #16]	@ (80017ec <LL_EXTI_DisableEvent_0_31+0x24>)
 80017da:	4013      	ands	r3, r2
 80017dc:	604b      	str	r3, [r1, #4]
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40010400 	.word	0x40010400

080017f0 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80017f8:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <LL_EXTI_DisableEvent_32_63+0x24>)
 80017fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	43db      	mvns	r3, r3
 8001800:	4904      	ldr	r1, [pc, #16]	@ (8001814 <LL_EXTI_DisableEvent_32_63+0x24>)
 8001802:	4013      	ands	r3, r2
 8001804:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	40010400 	.word	0x40010400

08001818 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001820:	4b05      	ldr	r3, [pc, #20]	@ (8001838 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	4904      	ldr	r1, [pc, #16]	@ (8001838 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4313      	orrs	r3, r2
 800182a:	608b      	str	r3, [r1, #8]

}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	40010400 	.word	0x40010400

0800183c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001844:	4b05      	ldr	r3, [pc, #20]	@ (800185c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001846:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001848:	4904      	ldr	r1, [pc, #16]	@ (800185c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4313      	orrs	r3, r2
 800184e:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	40010400 	.word	0x40010400

08001860 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	43db      	mvns	r3, r3
 8001870:	4904      	ldr	r1, [pc, #16]	@ (8001884 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001872:	4013      	ands	r3, r2
 8001874:	608b      	str	r3, [r1, #8]

}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	40010400 	.word	0x40010400

08001888 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001892:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	43db      	mvns	r3, r3
 8001898:	4904      	ldr	r1, [pc, #16]	@ (80018ac <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800189a:	4013      	ands	r3, r2
 800189c:	628b      	str	r3, [r1, #40]	@ 0x28
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	40010400 	.word	0x40010400

080018b0 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80018b8:	4b05      	ldr	r3, [pc, #20]	@ (80018d0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80018ba:	68da      	ldr	r2, [r3, #12]
 80018bc:	4904      	ldr	r1, [pc, #16]	@ (80018d0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	60cb      	str	r3, [r1, #12]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	40010400 	.word	0x40010400

080018d4 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80018de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018e0:	4904      	ldr	r1, [pc, #16]	@ (80018f4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	40010400 	.word	0x40010400

080018f8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001900:	4b06      	ldr	r3, [pc, #24]	@ (800191c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001902:	68da      	ldr	r2, [r3, #12]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	43db      	mvns	r3, r3
 8001908:	4904      	ldr	r1, [pc, #16]	@ (800191c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800190a:	4013      	ands	r3, r2
 800190c:	60cb      	str	r3, [r1, #12]
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	40010400 	.word	0x40010400

08001920 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001928:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800192a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	43db      	mvns	r3, r3
 8001930:	4904      	ldr	r1, [pc, #16]	@ (8001944 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001932:	4013      	ands	r3, r2
 8001934:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	40010400 	.word	0x40010400

08001948 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001950:	4b07      	ldr	r3, [pc, #28]	@ (8001970 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001952:	695a      	ldr	r2, [r3, #20]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4013      	ands	r3, r2
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	429a      	cmp	r2, r3
 800195c:	d101      	bne.n	8001962 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800195e:	2301      	movs	r3, #1
 8001960:	e000      	b.n	8001964 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	40010400 	.word	0x40010400

08001974 <LL_EXTI_IsActiveFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_32_63(uint32_t ExtiLine)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <LL_EXTI_IsActiveFlag_32_63+0x28>)
 800197e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4013      	ands	r3, r2
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	429a      	cmp	r2, r3
 8001988:	d101      	bne.n	800198e <LL_EXTI_IsActiveFlag_32_63+0x1a>
 800198a:	2301      	movs	r3, #1
 800198c:	e000      	b.n	8001990 <LL_EXTI_IsActiveFlag_32_63+0x1c>
 800198e:	2300      	movs	r3, #0
}
 8001990:	4618      	mov	r0, r3
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	40010400 	.word	0x40010400

080019a0 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80019a8:	4a04      	ldr	r2, [pc, #16]	@ (80019bc <LL_EXTI_ClearFlag_0_31+0x1c>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6153      	str	r3, [r2, #20]
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40010400 	.word	0x40010400

080019c0 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80019c8:	4a04      	ldr	r2, [pc, #16]	@ (80019dc <LL_EXTI_ClearFlag_32_63+0x1c>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40010400 	.word	0x40010400

080019e0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80019ec:	2300      	movs	r3, #0
 80019ee:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d102      	bne.n	80019fc <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	77fb      	strb	r3, [r7, #31]
 80019fa:	e181      	b.n	8001d00 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001a06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001a0a:	d102      	bne.n	8001a12 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	77fb      	strb	r3, [r7, #31]
 8001a10:	e176      	b.n	8001d00 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	7f5b      	ldrb	r3, [r3, #29]
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d108      	bne.n	8001a2e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7fe fd93 	bl	8000554 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a38:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	695b      	ldr	r3, [r3, #20]
 8001a48:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8001a54:	4313      	orrs	r3, r2
 8001a56:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	4b90      	ldr	r3, [pc, #576]	@ (8001ca0 <HAL_COMP_Init+0x2c0>)
 8001a60:	4013      	ands	r3, r2
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	6812      	ldr	r2, [r2, #0]
 8001a66:	6979      	ldr	r1, [r7, #20]
 8001a68:	430b      	orrs	r3, r1
 8001a6a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d016      	beq.n	8001aa8 <HAL_COMP_Init+0xc8>
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d113      	bne.n	8001aa8 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a80:	4b88      	ldr	r3, [pc, #544]	@ (8001ca4 <HAL_COMP_Init+0x2c4>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	099b      	lsrs	r3, r3, #6
 8001a86:	4a88      	ldr	r2, [pc, #544]	@ (8001ca8 <HAL_COMP_Init+0x2c8>)
 8001a88:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8c:	099b      	lsrs	r3, r3, #6
 8001a8e:	1c5a      	adds	r2, r3, #1
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8001a9a:	e002      	b.n	8001aa2 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1f9      	bne.n	8001a9c <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a7f      	ldr	r2, [pc, #508]	@ (8001cac <HAL_COMP_Init+0x2cc>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d028      	beq.n	8001b04 <HAL_COMP_Init+0x124>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a7e      	ldr	r2, [pc, #504]	@ (8001cb0 <HAL_COMP_Init+0x2d0>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d020      	beq.n	8001afe <HAL_COMP_Init+0x11e>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a7c      	ldr	r2, [pc, #496]	@ (8001cb4 <HAL_COMP_Init+0x2d4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d018      	beq.n	8001af8 <HAL_COMP_Init+0x118>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a7b      	ldr	r2, [pc, #492]	@ (8001cb8 <HAL_COMP_Init+0x2d8>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d010      	beq.n	8001af2 <HAL_COMP_Init+0x112>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a79      	ldr	r2, [pc, #484]	@ (8001cbc <HAL_COMP_Init+0x2dc>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d008      	beq.n	8001aec <HAL_COMP_Init+0x10c>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a78      	ldr	r2, [pc, #480]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d101      	bne.n	8001ae8 <HAL_COMP_Init+0x108>
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e00f      	b.n	8001b08 <HAL_COMP_Init+0x128>
 8001ae8:	2302      	movs	r3, #2
 8001aea:	e00d      	b.n	8001b08 <HAL_COMP_Init+0x128>
 8001aec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001af0:	e00a      	b.n	8001b08 <HAL_COMP_Init+0x128>
 8001af2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001af6:	e007      	b.n	8001b08 <HAL_COMP_Init+0x128>
 8001af8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001afc:	e004      	b.n	8001b08 <HAL_COMP_Init+0x128>
 8001afe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b02:	e001      	b.n	8001b08 <HAL_COMP_Init+0x128>
 8001b04:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b08:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 80b6 	beq.w	8001c84 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	f003 0310 	and.w	r3, r3, #16
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d011      	beq.n	8001b48 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a65      	ldr	r2, [pc, #404]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d004      	beq.n	8001b38 <HAL_COMP_Init+0x158>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a64      	ldr	r2, [pc, #400]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d103      	bne.n	8001b40 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8001b38:	6938      	ldr	r0, [r7, #16]
 8001b3a:	f7ff fe7f 	bl	800183c <LL_EXTI_EnableRisingTrig_32_63>
 8001b3e:	e014      	b.n	8001b6a <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8001b40:	6938      	ldr	r0, [r7, #16]
 8001b42:	f7ff fe69 	bl	8001818 <LL_EXTI_EnableRisingTrig_0_31>
 8001b46:	e010      	b.n	8001b6a <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a5c      	ldr	r2, [pc, #368]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d004      	beq.n	8001b5c <HAL_COMP_Init+0x17c>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a5b      	ldr	r2, [pc, #364]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d103      	bne.n	8001b64 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8001b5c:	6938      	ldr	r0, [r7, #16]
 8001b5e:	f7ff fe93 	bl	8001888 <LL_EXTI_DisableRisingTrig_32_63>
 8001b62:	e002      	b.n	8001b6a <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8001b64:	6938      	ldr	r0, [r7, #16]
 8001b66:	f7ff fe7b 	bl	8001860 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	f003 0320 	and.w	r3, r3, #32
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d011      	beq.n	8001b9a <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a51      	ldr	r2, [pc, #324]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d004      	beq.n	8001b8a <HAL_COMP_Init+0x1aa>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a4f      	ldr	r2, [pc, #316]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d103      	bne.n	8001b92 <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8001b8a:	6938      	ldr	r0, [r7, #16]
 8001b8c:	f7ff fea2 	bl	80018d4 <LL_EXTI_EnableFallingTrig_32_63>
 8001b90:	e014      	b.n	8001bbc <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8001b92:	6938      	ldr	r0, [r7, #16]
 8001b94:	f7ff fe8c 	bl	80018b0 <LL_EXTI_EnableFallingTrig_0_31>
 8001b98:	e010      	b.n	8001bbc <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a48      	ldr	r2, [pc, #288]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d004      	beq.n	8001bae <HAL_COMP_Init+0x1ce>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a46      	ldr	r2, [pc, #280]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d103      	bne.n	8001bb6 <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8001bae:	6938      	ldr	r0, [r7, #16]
 8001bb0:	f7ff feb6 	bl	8001920 <LL_EXTI_DisableFallingTrig_32_63>
 8001bb4:	e002      	b.n	8001bbc <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8001bb6:	6938      	ldr	r0, [r7, #16]
 8001bb8:	f7ff fe9e 	bl	80018f8 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a3f      	ldr	r2, [pc, #252]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d004      	beq.n	8001bd0 <HAL_COMP_Init+0x1f0>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a3e      	ldr	r2, [pc, #248]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d103      	bne.n	8001bd8 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8001bd0:	6938      	ldr	r0, [r7, #16]
 8001bd2:	f7ff fef5 	bl	80019c0 <LL_EXTI_ClearFlag_32_63>
 8001bd6:	e002      	b.n	8001bde <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8001bd8:	6938      	ldr	r0, [r7, #16]
 8001bda:	f7ff fee1 	bl	80019a0 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d011      	beq.n	8001c0e <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a34      	ldr	r2, [pc, #208]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d004      	beq.n	8001bfe <HAL_COMP_Init+0x21e>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a32      	ldr	r2, [pc, #200]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d103      	bne.n	8001c06 <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8001bfe:	6938      	ldr	r0, [r7, #16]
 8001c00:	f7ff fdd0 	bl	80017a4 <LL_EXTI_EnableEvent_32_63>
 8001c04:	e014      	b.n	8001c30 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8001c06:	6938      	ldr	r0, [r7, #16]
 8001c08:	f7ff fdba 	bl	8001780 <LL_EXTI_EnableEvent_0_31>
 8001c0c:	e010      	b.n	8001c30 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a2b      	ldr	r2, [pc, #172]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d004      	beq.n	8001c22 <HAL_COMP_Init+0x242>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a29      	ldr	r2, [pc, #164]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d103      	bne.n	8001c2a <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8001c22:	6938      	ldr	r0, [r7, #16]
 8001c24:	f7ff fde4 	bl	80017f0 <LL_EXTI_DisableEvent_32_63>
 8001c28:	e002      	b.n	8001c30 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8001c2a:	6938      	ldr	r0, [r7, #16]
 8001c2c:	f7ff fdcc 	bl	80017c8 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d011      	beq.n	8001c60 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a1f      	ldr	r2, [pc, #124]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d004      	beq.n	8001c50 <HAL_COMP_Init+0x270>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d103      	bne.n	8001c58 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8001c50:	6938      	ldr	r0, [r7, #16]
 8001c52:	f7ff fd5b 	bl	800170c <LL_EXTI_EnableIT_32_63>
 8001c56:	e04b      	b.n	8001cf0 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8001c58:	6938      	ldr	r0, [r7, #16]
 8001c5a:	f7ff fd45 	bl	80016e8 <LL_EXTI_EnableIT_0_31>
 8001c5e:	e047      	b.n	8001cf0 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a16      	ldr	r2, [pc, #88]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d004      	beq.n	8001c74 <HAL_COMP_Init+0x294>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a15      	ldr	r2, [pc, #84]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d103      	bne.n	8001c7c <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8001c74:	6938      	ldr	r0, [r7, #16]
 8001c76:	f7ff fd6f 	bl	8001758 <LL_EXTI_DisableIT_32_63>
 8001c7a:	e039      	b.n	8001cf0 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8001c7c:	6938      	ldr	r0, [r7, #16]
 8001c7e:	f7ff fd57 	bl	8001730 <LL_EXTI_DisableIT_0_31>
 8001c82:	e035      	b.n	8001cf0 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a0d      	ldr	r2, [pc, #52]	@ (8001cc0 <HAL_COMP_Init+0x2e0>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d004      	beq.n	8001c98 <HAL_COMP_Init+0x2b8>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a0c      	ldr	r2, [pc, #48]	@ (8001cc4 <HAL_COMP_Init+0x2e4>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d117      	bne.n	8001cc8 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8001c98:	6938      	ldr	r0, [r7, #16]
 8001c9a:	f7ff fda9 	bl	80017f0 <LL_EXTI_DisableEvent_32_63>
 8001c9e:	e016      	b.n	8001cce <HAL_COMP_Init+0x2ee>
 8001ca0:	ff007e0f 	.word	0xff007e0f
 8001ca4:	20000000 	.word	0x20000000
 8001ca8:	053e2d63 	.word	0x053e2d63
 8001cac:	40010200 	.word	0x40010200
 8001cb0:	40010204 	.word	0x40010204
 8001cb4:	40010208 	.word	0x40010208
 8001cb8:	4001020c 	.word	0x4001020c
 8001cbc:	40010210 	.word	0x40010210
 8001cc0:	40010214 	.word	0x40010214
 8001cc4:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8001cc8:	6938      	ldr	r0, [r7, #16]
 8001cca:	f7ff fd7d 	bl	80017c8 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a0e      	ldr	r2, [pc, #56]	@ (8001d0c <HAL_COMP_Init+0x32c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d004      	beq.n	8001ce2 <HAL_COMP_Init+0x302>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8001d10 <HAL_COMP_Init+0x330>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d103      	bne.n	8001cea <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8001ce2:	6938      	ldr	r0, [r7, #16]
 8001ce4:	f7ff fd38 	bl	8001758 <LL_EXTI_DisableIT_32_63>
 8001ce8:	e002      	b.n	8001cf0 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8001cea:	6938      	ldr	r0, [r7, #16]
 8001cec:	f7ff fd20 	bl	8001730 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	7f5b      	ldrb	r3, [r3, #29]
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d102      	bne.n	8001d00 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8001d00:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3720      	adds	r7, #32
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40010214 	.word	0x40010214
 8001d10:	40010218 	.word	0x40010218

08001d14 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001d20:	2300      	movs	r3, #0
 8001d22:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d102      	bne.n	8001d30 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	73fb      	strb	r3, [r7, #15]
 8001d2e:	e02e      	b.n	8001d8e <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d3e:	d102      	bne.n	8001d46 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	73fb      	strb	r3, [r7, #15]
 8001d44:	e023      	b.n	8001d8e <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	7f5b      	ldrb	r3, [r3, #29]
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d11c      	bne.n	8001d8a <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f042 0201 	orr.w	r2, r2, #1
 8001d5e:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2202      	movs	r2, #2
 8001d64:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 8001d66:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <HAL_COMP_Start+0x88>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a0d      	ldr	r2, [pc, #52]	@ (8001da0 <HAL_COMP_Start+0x8c>)
 8001d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d70:	0cda      	lsrs	r2, r3, #19
 8001d72:	4613      	mov	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001d7a:	e002      	b.n	8001d82 <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d1f9      	bne.n	8001d7c <HAL_COMP_Start+0x68>
 8001d88:	e001      	b.n	8001d8e <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	20000000 	.word	0x20000000
 8001da0:	431bde83 	.word	0x431bde83

08001da4 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a2f      	ldr	r2, [pc, #188]	@ (8001e70 <HAL_COMP_IRQHandler+0xcc>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d028      	beq.n	8001e08 <HAL_COMP_IRQHandler+0x64>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a2e      	ldr	r2, [pc, #184]	@ (8001e74 <HAL_COMP_IRQHandler+0xd0>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d020      	beq.n	8001e02 <HAL_COMP_IRQHandler+0x5e>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a2c      	ldr	r2, [pc, #176]	@ (8001e78 <HAL_COMP_IRQHandler+0xd4>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d018      	beq.n	8001dfc <HAL_COMP_IRQHandler+0x58>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a2b      	ldr	r2, [pc, #172]	@ (8001e7c <HAL_COMP_IRQHandler+0xd8>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d010      	beq.n	8001df6 <HAL_COMP_IRQHandler+0x52>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a29      	ldr	r2, [pc, #164]	@ (8001e80 <HAL_COMP_IRQHandler+0xdc>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d008      	beq.n	8001df0 <HAL_COMP_IRQHandler+0x4c>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a28      	ldr	r2, [pc, #160]	@ (8001e84 <HAL_COMP_IRQHandler+0xe0>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d101      	bne.n	8001dec <HAL_COMP_IRQHandler+0x48>
 8001de8:	2301      	movs	r3, #1
 8001dea:	e00f      	b.n	8001e0c <HAL_COMP_IRQHandler+0x68>
 8001dec:	2302      	movs	r3, #2
 8001dee:	e00d      	b.n	8001e0c <HAL_COMP_IRQHandler+0x68>
 8001df0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001df4:	e00a      	b.n	8001e0c <HAL_COMP_IRQHandler+0x68>
 8001df6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001dfa:	e007      	b.n	8001e0c <HAL_COMP_IRQHandler+0x68>
 8001dfc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001e00:	e004      	b.n	8001e0c <HAL_COMP_IRQHandler+0x68>
 8001e02:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e06:	e001      	b.n	8001e0c <HAL_COMP_IRQHandler+0x68>
 8001e08:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001e0c:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(COMP7)
  if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a1b      	ldr	r2, [pc, #108]	@ (8001e84 <HAL_COMP_IRQHandler+0xe0>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d004      	beq.n	8001e26 <HAL_COMP_IRQHandler+0x82>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a19      	ldr	r2, [pc, #100]	@ (8001e88 <HAL_COMP_IRQHandler+0xe4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d108      	bne.n	8001e38 <HAL_COMP_IRQHandler+0x94>
  {
    if (LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 8001e26:	68b8      	ldr	r0, [r7, #8]
 8001e28:	f7ff fda4 	bl	8001974 <LL_EXTI_IsActiveFlag_32_63>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00a      	beq.n	8001e48 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 8001e32:	2302      	movs	r3, #2
 8001e34:	60fb      	str	r3, [r7, #12]
    if (LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 8001e36:	e007      	b.n	8001e48 <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 8001e38:	68b8      	ldr	r0, [r7, #8]
 8001e3a:	f7ff fd85 	bl	8001948 <LL_EXTI_IsActiveFlag_0_31>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 8001e44:	2301      	movs	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d00c      	beq.n	8001e68 <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(COMP7)
    if (tmp_comp_exti_flag_set == 2UL)
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d103      	bne.n	8001e5c <HAL_COMP_IRQHandler+0xb8>
    {
      LL_EXTI_ClearFlag_32_63(exti_line);
 8001e54:	68b8      	ldr	r0, [r7, #8]
 8001e56:	f7ff fdb3 	bl	80019c0 <LL_EXTI_ClearFlag_32_63>
 8001e5a:	e002      	b.n	8001e62 <HAL_COMP_IRQHandler+0xbe>
    }
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
 8001e5c:	68b8      	ldr	r0, [r7, #8]
 8001e5e:	f7ff fd9f 	bl	80019a0 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7fe fca2 	bl	80007ac <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 8001e68:	bf00      	nop
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40010200 	.word	0x40010200
 8001e74:	40010204 	.word	0x40010204
 8001e78:	40010208 	.word	0x40010208
 8001e7c:	4001020c 	.word	0x4001020c
 8001e80:	40010210 	.word	0x40010210
 8001e84:	40010214 	.word	0x40010214
 8001e88:	40010218 	.word	0x40010218

08001e8c <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(const COMP_HandleTypeDef *hcomp)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	0f9b      	lsrs	r3, r3, #30
 8001e9c:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ec8:	4013      	ands	r3, r2
 8001eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ed4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ed8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ede:	4a04      	ldr	r2, [pc, #16]	@ (8001ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	60d3      	str	r3, [r2, #12]
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ef8:	4b04      	ldr	r3, [pc, #16]	@ (8001f0c <__NVIC_GetPriorityGrouping+0x18>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	0a1b      	lsrs	r3, r3, #8
 8001efe:	f003 0307 	and.w	r3, r3, #7
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	db0b      	blt.n	8001f3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	f003 021f 	and.w	r2, r3, #31
 8001f28:	4907      	ldr	r1, [pc, #28]	@ (8001f48 <__NVIC_EnableIRQ+0x38>)
 8001f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2e:	095b      	lsrs	r3, r3, #5
 8001f30:	2001      	movs	r0, #1
 8001f32:	fa00 f202 	lsl.w	r2, r0, r2
 8001f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	e000e100 	.word	0xe000e100

08001f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	6039      	str	r1, [r7, #0]
 8001f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	db0a      	blt.n	8001f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	490c      	ldr	r1, [pc, #48]	@ (8001f98 <__NVIC_SetPriority+0x4c>)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	0112      	lsls	r2, r2, #4
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	440b      	add	r3, r1
 8001f70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f74:	e00a      	b.n	8001f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4908      	ldr	r1, [pc, #32]	@ (8001f9c <__NVIC_SetPriority+0x50>)
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	3b04      	subs	r3, #4
 8001f84:	0112      	lsls	r2, r2, #4
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	440b      	add	r3, r1
 8001f8a:	761a      	strb	r2, [r3, #24]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	e000e100 	.word	0xe000e100
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b089      	sub	sp, #36	@ 0x24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f1c3 0307 	rsb	r3, r3, #7
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	bf28      	it	cs
 8001fbe:	2304      	movcs	r3, #4
 8001fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	2b06      	cmp	r3, #6
 8001fc8:	d902      	bls.n	8001fd0 <NVIC_EncodePriority+0x30>
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3b03      	subs	r3, #3
 8001fce:	e000      	b.n	8001fd2 <NVIC_EncodePriority+0x32>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43da      	mvns	r2, r3
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	43d9      	mvns	r1, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff8:	4313      	orrs	r3, r2
         );
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3724      	adds	r7, #36	@ 0x24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
	...

08002008 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3b01      	subs	r3, #1
 8002014:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002018:	d301      	bcc.n	800201e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800201a:	2301      	movs	r3, #1
 800201c:	e00f      	b.n	800203e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800201e:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <SysTick_Config+0x40>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3b01      	subs	r3, #1
 8002024:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002026:	210f      	movs	r1, #15
 8002028:	f04f 30ff 	mov.w	r0, #4294967295
 800202c:	f7ff ff8e 	bl	8001f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <SysTick_Config+0x40>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002036:	4b04      	ldr	r3, [pc, #16]	@ (8002048 <SysTick_Config+0x40>)
 8002038:	2207      	movs	r2, #7
 800203a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	e000e010 	.word	0xe000e010

0800204c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ff29 	bl	8001eac <__NVIC_SetPriorityGrouping>
}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b086      	sub	sp, #24
 8002066:	af00      	add	r7, sp, #0
 8002068:	4603      	mov	r3, r0
 800206a:	60b9      	str	r1, [r7, #8]
 800206c:	607a      	str	r2, [r7, #4]
 800206e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002070:	f7ff ff40 	bl	8001ef4 <__NVIC_GetPriorityGrouping>
 8002074:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	68b9      	ldr	r1, [r7, #8]
 800207a:	6978      	ldr	r0, [r7, #20]
 800207c:	f7ff ff90 	bl	8001fa0 <NVIC_EncodePriority>
 8002080:	4602      	mov	r2, r0
 8002082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002086:	4611      	mov	r1, r2
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff ff5f 	bl	8001f4c <__NVIC_SetPriority>
}
 800208e:	bf00      	nop
 8002090:	3718      	adds	r7, #24
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b082      	sub	sp, #8
 800209a:	af00      	add	r7, sp, #0
 800209c:	4603      	mov	r3, r0
 800209e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ff33 	bl	8001f10 <__NVIC_EnableIRQ>
}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff ffa4 	bl	8002008 <SysTick_Config>
 80020c0:	4603      	mov	r3, r0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b082      	sub	sp, #8
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d101      	bne.n	80020dc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e014      	b.n	8002106 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	791b      	ldrb	r3, [r3, #4]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d105      	bne.n	80020f2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f7fe fab7 	bl	8000660 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2202      	movs	r2, #2
 80020f6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e056      	b.n	80021d2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	795b      	ldrb	r3, [r3, #5]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d101      	bne.n	8002130 <HAL_DAC_Start+0x20>
 800212c:	2302      	movs	r3, #2
 800212e:	e050      	b.n	80021d2 <HAL_DAC_Start+0xc2>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2202      	movs	r2, #2
 800213a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6819      	ldr	r1, [r3, #0]
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	f003 0310 	and.w	r3, r3, #16
 8002148:	2201      	movs	r2, #1
 800214a:	409a      	lsls	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	430a      	orrs	r2, r1
 8002152:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002154:	4b22      	ldr	r3, [pc, #136]	@ (80021e0 <HAL_DAC_Start+0xd0>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	099b      	lsrs	r3, r3, #6
 800215a:	4a22      	ldr	r2, [pc, #136]	@ (80021e4 <HAL_DAC_Start+0xd4>)
 800215c:	fba2 2303 	umull	r2, r3, r2, r3
 8002160:	099b      	lsrs	r3, r3, #6
 8002162:	3301      	adds	r3, #1
 8002164:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8002166:	e002      	b.n	800216e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	3b01      	subs	r3, #1
 800216c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1f9      	bne.n	8002168 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10f      	bne.n	800219a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8002184:	2b02      	cmp	r3, #2
 8002186:	d11d      	bne.n	80021c4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f042 0201 	orr.w	r2, r2, #1
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	e014      	b.n	80021c4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	f003 0310 	and.w	r3, r3, #16
 80021aa:	2102      	movs	r1, #2
 80021ac:	fa01 f303 	lsl.w	r3, r1, r3
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d107      	bne.n	80021c4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f042 0202 	orr.w	r2, r2, #2
 80021c2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000000 	.word	0x20000000
 80021e4:	053e2d63 	.word	0x053e2d63

080021e8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	60b9      	str	r1, [r7, #8]
 80021f2:	607a      	str	r2, [r7, #4]
 80021f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d101      	bne.n	8002204 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e018      	b.n	8002236 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d105      	bne.n	8002222 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002216:	697a      	ldr	r2, [r7, #20]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4413      	add	r3, r2
 800221c:	3308      	adds	r3, #8
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	e004      	b.n	800222c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4413      	add	r3, r2
 8002228:	3314      	adds	r3, #20
 800222a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	461a      	mov	r2, r3
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	371c      	adds	r7, #28
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08a      	sub	sp, #40	@ 0x28
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002250:	2300      	movs	r3, #0
 8002252:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d002      	beq.n	8002260 <HAL_DAC_ConfigChannel+0x1c>
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e19e      	b.n	80025a2 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	795b      	ldrb	r3, [r3, #5]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d101      	bne.n	8002270 <HAL_DAC_ConfigChannel+0x2c>
 800226c:	2302      	movs	r3, #2
 800226e:	e198      	b.n	80025a2 <HAL_DAC_ConfigChannel+0x35e>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2201      	movs	r2, #1
 8002274:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2202      	movs	r2, #2
 800227a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	2b04      	cmp	r3, #4
 8002282:	d17a      	bne.n	800237a <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002284:	f7ff fa02 	bl	800168c <HAL_GetTick>
 8002288:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d13d      	bne.n	800230c <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002290:	e018      	b.n	80022c4 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002292:	f7ff f9fb 	bl	800168c <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b01      	cmp	r3, #1
 800229e:	d911      	bls.n	80022c4 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d00a      	beq.n	80022c4 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	f043 0208 	orr.w	r2, r3, #8
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2203      	movs	r2, #3
 80022be:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e16e      	b.n	80025a2 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1df      	bne.n	8002292 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80022da:	641a      	str	r2, [r3, #64]	@ 0x40
 80022dc:	e020      	b.n	8002320 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80022de:	f7ff f9d5 	bl	800168c <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d90f      	bls.n	800230c <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	da0a      	bge.n	800230c <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	f043 0208 	orr.w	r2, r3, #8
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2203      	movs	r2, #3
 8002306:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e14a      	b.n	80025a2 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002312:	2b00      	cmp	r3, #0
 8002314:	dbe3      	blt.n	80022de <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800231e:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f003 0310 	and.w	r3, r3, #16
 800232c:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002330:	fa01 f303 	lsl.w	r3, r1, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	ea02 0103 	and.w	r1, r2, r3
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f003 0310 	and.w	r3, r3, #16
 8002344:	409a      	lsls	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	430a      	orrs	r2, r1
 800234c:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f003 0310 	and.w	r3, r3, #16
 800235a:	21ff      	movs	r1, #255	@ 0xff
 800235c:	fa01 f303 	lsl.w	r3, r1, r3
 8002360:	43db      	mvns	r3, r3
 8002362:	ea02 0103 	and.w	r1, r2, r3
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f003 0310 	and.w	r3, r3, #16
 8002370:	409a      	lsls	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d11d      	bne.n	80023be <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002388:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f003 0310 	and.w	r3, r3, #16
 8002390:	221f      	movs	r2, #31
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	43db      	mvns	r3, r3
 8002398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800239a:	4013      	ands	r3, r2
 800239c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f003 0310 	and.w	r3, r3, #16
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023b2:	4313      	orrs	r3, r2
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023bc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f003 0310 	and.w	r3, r3, #16
 80023cc:	2207      	movs	r2, #7
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43db      	mvns	r3, r3
 80023d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023d6:	4013      	ands	r3, r2
 80023d8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d102      	bne.n	80023e8 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	623b      	str	r3, [r7, #32]
 80023e6:	e00f      	b.n	8002408 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d102      	bne.n	80023f6 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80023f0:	2301      	movs	r3, #1
 80023f2:	623b      	str	r3, [r7, #32]
 80023f4:	e008      	b.n	8002408 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d102      	bne.n	8002404 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80023fe:	2301      	movs	r3, #1
 8002400:	623b      	str	r3, [r7, #32]
 8002402:	e001      	b.n	8002408 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8002404:	2300      	movs	r3, #0
 8002406:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	695b      	ldr	r3, [r3, #20]
 8002410:	4313      	orrs	r3, r2
 8002412:	6a3a      	ldr	r2, [r7, #32]
 8002414:	4313      	orrs	r3, r2
 8002416:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0310 	and.w	r3, r3, #16
 800241e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800242a:	4013      	ands	r3, r2
 800242c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	791b      	ldrb	r3, [r3, #4]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d102      	bne.n	800243c <HAL_DAC_ConfigChannel+0x1f8>
 8002436:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800243a:	e000      	b.n	800243e <HAL_DAC_ConfigChannel+0x1fa>
 800243c:	2300      	movs	r3, #0
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	4313      	orrs	r3, r2
 8002442:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f003 0310 	and.w	r3, r3, #16
 800244a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43db      	mvns	r3, r3
 8002454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002456:	4013      	ands	r3, r2
 8002458:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	795b      	ldrb	r3, [r3, #5]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d102      	bne.n	8002468 <HAL_DAC_ConfigChannel+0x224>
 8002462:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002466:	e000      	b.n	800246a <HAL_DAC_ConfigChannel+0x226>
 8002468:	2300      	movs	r3, #0
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	4313      	orrs	r3, r2
 800246e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8002470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002472:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2b02      	cmp	r3, #2
 800247e:	d114      	bne.n	80024aa <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8002480:	f001 f856 	bl	8003530 <HAL_RCC_GetHCLKFreq>
 8002484:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	4a48      	ldr	r2, [pc, #288]	@ (80025ac <HAL_DAC_ConfigChannel+0x368>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d904      	bls.n	8002498 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800248e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002490:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002494:	627b      	str	r3, [r7, #36]	@ 0x24
 8002496:	e00f      	b.n	80024b8 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4a45      	ldr	r2, [pc, #276]	@ (80025b0 <HAL_DAC_ConfigChannel+0x36c>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d90a      	bls.n	80024b6 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80024a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80024a8:	e006      	b.n	80024b8 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b0:	4313      	orrs	r3, r2
 80024b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80024b4:	e000      	b.n	80024b8 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80024b6:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f003 0310 	and.w	r3, r3, #16
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024c6:	4313      	orrs	r3, r2
 80024c8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6819      	ldr	r1, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f003 0310 	and.w	r3, r3, #16
 80024de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	43da      	mvns	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	400a      	ands	r2, r1
 80024ee:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43db      	mvns	r3, r3
 8002508:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800250a:	4013      	ands	r3, r2
 800250c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f003 0310 	and.w	r3, r3, #16
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002522:	4313      	orrs	r3, r2
 8002524:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800252c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6819      	ldr	r1, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f003 0310 	and.w	r3, r3, #16
 800253a:	22c0      	movs	r2, #192	@ 0xc0
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43da      	mvns	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	400a      	ands	r2, r1
 8002548:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	089b      	lsrs	r3, r3, #2
 8002550:	f003 030f 	and.w	r3, r3, #15
 8002554:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	089b      	lsrs	r3, r3, #2
 800255c:	021b      	lsls	r3, r3, #8
 800255e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	4313      	orrs	r3, r2
 8002566:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f003 0310 	and.w	r3, r3, #16
 8002574:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8002578:	fa01 f303 	lsl.w	r3, r1, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	ea02 0103 	and.w	r1, r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f003 0310 	and.w	r3, r3, #16
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	409a      	lsls	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	430a      	orrs	r2, r1
 8002592:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2201      	movs	r2, #1
 8002598:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80025a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3728      	adds	r7, #40	@ 0x28
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	09896800 	.word	0x09896800
 80025b0:	04c4b400 	.word	0x04c4b400

080025b4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025bc:	2300      	movs	r3, #0
 80025be:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d005      	beq.n	80025d8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2204      	movs	r2, #4
 80025d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	73fb      	strb	r3, [r7, #15]
 80025d6:	e037      	b.n	8002648 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 020e 	bic.w	r2, r2, #14
 80025e6:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025f6:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260c:	f003 021f 	and.w	r2, r3, #31
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	2101      	movs	r1, #1
 8002616:	fa01 f202 	lsl.w	r2, r1, r2
 800261a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002624:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00c      	beq.n	8002648 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002638:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800263c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002646:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002658:	7bfb      	ldrb	r3, [r7, #15]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800266e:	2300      	movs	r3, #0
 8002670:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d00d      	beq.n	800269a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2204      	movs	r2, #4
 8002682:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
 8002698:	e047      	b.n	800272a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 020e 	bic.w	r2, r2, #14
 80026a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 0201 	bic.w	r2, r2, #1
 80026b8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ce:	f003 021f 	and.w	r2, r3, #31
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d6:	2101      	movs	r1, #1
 80026d8:	fa01 f202 	lsl.w	r2, r1, r2
 80026dc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80026e6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00c      	beq.n	800270a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026fe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002708:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	4798      	blx	r3
    }
  }
  return status;
 800272a:	7bfb      	ldrb	r3, [r7, #15]
}
 800272c:	4618      	mov	r0, r3
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002734:	b480      	push	{r7}
 8002736:	b087      	sub	sp, #28
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002742:	e15a      	b.n	80029fa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	2101      	movs	r1, #1
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	fa01 f303 	lsl.w	r3, r1, r3
 8002750:	4013      	ands	r3, r2
 8002752:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 814c 	beq.w	80029f4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0303 	and.w	r3, r3, #3
 8002764:	2b01      	cmp	r3, #1
 8002766:	d005      	beq.n	8002774 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002770:	2b02      	cmp	r3, #2
 8002772:	d130      	bne.n	80027d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	2203      	movs	r2, #3
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	68da      	ldr	r2, [r3, #12]
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	4313      	orrs	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027aa:	2201      	movs	r2, #1
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	4013      	ands	r3, r2
 80027b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	091b      	lsrs	r3, r3, #4
 80027c0:	f003 0201 	and.w	r2, r3, #1
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	2b03      	cmp	r3, #3
 80027e0:	d017      	beq.n	8002812 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	2203      	movs	r2, #3
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	43db      	mvns	r3, r3
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	4013      	ands	r3, r2
 80027f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4313      	orrs	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f003 0303 	and.w	r3, r3, #3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d123      	bne.n	8002866 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	08da      	lsrs	r2, r3, #3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	3208      	adds	r2, #8
 8002826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800282a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	220f      	movs	r2, #15
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43db      	mvns	r3, r3
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	4013      	ands	r3, r2
 8002840:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	691a      	ldr	r2, [r3, #16]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f003 0307 	and.w	r3, r3, #7
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	4313      	orrs	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	08da      	lsrs	r2, r3, #3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3208      	adds	r2, #8
 8002860:	6939      	ldr	r1, [r7, #16]
 8002862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	2203      	movs	r2, #3
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	4013      	ands	r3, r2
 800287c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 0203 	and.w	r2, r3, #3
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	4313      	orrs	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 80a6 	beq.w	80029f4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002a18 <HAL_GPIO_Init+0x2e4>)
 80028aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002a18 <HAL_GPIO_Init+0x2e4>)
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80028b4:	4b58      	ldr	r3, [pc, #352]	@ (8002a18 <HAL_GPIO_Init+0x2e4>)
 80028b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028c0:	4a56      	ldr	r2, [pc, #344]	@ (8002a1c <HAL_GPIO_Init+0x2e8>)
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	089b      	lsrs	r3, r3, #2
 80028c6:	3302      	adds	r3, #2
 80028c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	220f      	movs	r2, #15
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028ea:	d01f      	beq.n	800292c <HAL_GPIO_Init+0x1f8>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002a20 <HAL_GPIO_Init+0x2ec>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d019      	beq.n	8002928 <HAL_GPIO_Init+0x1f4>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a4b      	ldr	r2, [pc, #300]	@ (8002a24 <HAL_GPIO_Init+0x2f0>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d013      	beq.n	8002924 <HAL_GPIO_Init+0x1f0>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a4a      	ldr	r2, [pc, #296]	@ (8002a28 <HAL_GPIO_Init+0x2f4>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d00d      	beq.n	8002920 <HAL_GPIO_Init+0x1ec>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a49      	ldr	r2, [pc, #292]	@ (8002a2c <HAL_GPIO_Init+0x2f8>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d007      	beq.n	800291c <HAL_GPIO_Init+0x1e8>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a48      	ldr	r2, [pc, #288]	@ (8002a30 <HAL_GPIO_Init+0x2fc>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d101      	bne.n	8002918 <HAL_GPIO_Init+0x1e4>
 8002914:	2305      	movs	r3, #5
 8002916:	e00a      	b.n	800292e <HAL_GPIO_Init+0x1fa>
 8002918:	2306      	movs	r3, #6
 800291a:	e008      	b.n	800292e <HAL_GPIO_Init+0x1fa>
 800291c:	2304      	movs	r3, #4
 800291e:	e006      	b.n	800292e <HAL_GPIO_Init+0x1fa>
 8002920:	2303      	movs	r3, #3
 8002922:	e004      	b.n	800292e <HAL_GPIO_Init+0x1fa>
 8002924:	2302      	movs	r3, #2
 8002926:	e002      	b.n	800292e <HAL_GPIO_Init+0x1fa>
 8002928:	2301      	movs	r3, #1
 800292a:	e000      	b.n	800292e <HAL_GPIO_Init+0x1fa>
 800292c:	2300      	movs	r3, #0
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	f002 0203 	and.w	r2, r2, #3
 8002934:	0092      	lsls	r2, r2, #2
 8002936:	4093      	lsls	r3, r2
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800293e:	4937      	ldr	r1, [pc, #220]	@ (8002a1c <HAL_GPIO_Init+0x2e8>)
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	089b      	lsrs	r3, r3, #2
 8002944:	3302      	adds	r3, #2
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800294c:	4b39      	ldr	r3, [pc, #228]	@ (8002a34 <HAL_GPIO_Init+0x300>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	43db      	mvns	r3, r3
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4013      	ands	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d003      	beq.n	8002970 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	4313      	orrs	r3, r2
 800296e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002970:	4a30      	ldr	r2, [pc, #192]	@ (8002a34 <HAL_GPIO_Init+0x300>)
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002976:	4b2f      	ldr	r3, [pc, #188]	@ (8002a34 <HAL_GPIO_Init+0x300>)
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	43db      	mvns	r3, r3
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	4013      	ands	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4313      	orrs	r3, r2
 8002998:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800299a:	4a26      	ldr	r2, [pc, #152]	@ (8002a34 <HAL_GPIO_Init+0x300>)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80029a0:	4b24      	ldr	r3, [pc, #144]	@ (8002a34 <HAL_GPIO_Init+0x300>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	43db      	mvns	r3, r3
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	4013      	ands	r3, r2
 80029ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002a34 <HAL_GPIO_Init+0x300>)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80029ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002a34 <HAL_GPIO_Init+0x300>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	43db      	mvns	r3, r3
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	4013      	ands	r3, r2
 80029d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029ee:	4a11      	ldr	r2, [pc, #68]	@ (8002a34 <HAL_GPIO_Init+0x300>)
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	3301      	adds	r3, #1
 80029f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	fa22 f303 	lsr.w	r3, r2, r3
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f47f ae9d 	bne.w	8002744 <HAL_GPIO_Init+0x10>
  }
}
 8002a0a:	bf00      	nop
 8002a0c:	bf00      	nop
 8002a0e:	371c      	adds	r7, #28
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	40010000 	.word	0x40010000
 8002a20:	48000400 	.word	0x48000400
 8002a24:	48000800 	.word	0x48000800
 8002a28:	48000c00 	.word	0x48000c00
 8002a2c:	48001000 	.word	0x48001000
 8002a30:	48001400 	.word	0x48001400
 8002a34:	40010400 	.word	0x40010400

08002a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	807b      	strh	r3, [r7, #2]
 8002a44:	4613      	mov	r3, r2
 8002a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a48:	787b      	ldrb	r3, [r7, #1]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a4e:	887a      	ldrh	r2, [r7, #2]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a54:	e002      	b.n	8002a5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a56:	887a      	ldrh	r2, [r7, #2]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d141      	bne.n	8002afa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a76:	4b4b      	ldr	r3, [pc, #300]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a82:	d131      	bne.n	8002ae8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a84:	4b47      	ldr	r3, [pc, #284]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a8a:	4a46      	ldr	r2, [pc, #280]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a94:	4b43      	ldr	r3, [pc, #268]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a9c:	4a41      	ldr	r2, [pc, #260]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aa2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002aa4:	4b40      	ldr	r3, [pc, #256]	@ (8002ba8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2232      	movs	r2, #50	@ 0x32
 8002aaa:	fb02 f303 	mul.w	r3, r2, r3
 8002aae:	4a3f      	ldr	r2, [pc, #252]	@ (8002bac <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab4:	0c9b      	lsrs	r3, r3, #18
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002aba:	e002      	b.n	8002ac2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ac2:	4b38      	ldr	r3, [pc, #224]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ace:	d102      	bne.n	8002ad6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1f2      	bne.n	8002abc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ad6:	4b33      	ldr	r3, [pc, #204]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ae2:	d158      	bne.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e057      	b.n	8002b98 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002aee:	4a2d      	ldr	r2, [pc, #180]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002af0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002af4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002af8:	e04d      	b.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b00:	d141      	bne.n	8002b86 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b02:	4b28      	ldr	r3, [pc, #160]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b0e:	d131      	bne.n	8002b74 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b10:	4b24      	ldr	r3, [pc, #144]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b16:	4a23      	ldr	r2, [pc, #140]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b20:	4b20      	ldr	r3, [pc, #128]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b28:	4a1e      	ldr	r2, [pc, #120]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b2e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b30:	4b1d      	ldr	r3, [pc, #116]	@ (8002ba8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2232      	movs	r2, #50	@ 0x32
 8002b36:	fb02 f303 	mul.w	r3, r2, r3
 8002b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8002bac <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b40:	0c9b      	lsrs	r3, r3, #18
 8002b42:	3301      	adds	r3, #1
 8002b44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b46:	e002      	b.n	8002b4e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b5a:	d102      	bne.n	8002b62 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1f2      	bne.n	8002b48 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b62:	4b10      	ldr	r3, [pc, #64]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b6e:	d112      	bne.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e011      	b.n	8002b98 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002b84:	e007      	b.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b86:	4b07      	ldr	r3, [pc, #28]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b8e:	4a05      	ldr	r2, [pc, #20]	@ (8002ba4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b90:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b94:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3714      	adds	r7, #20
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	40007000 	.word	0x40007000
 8002ba8:	20000000 	.word	0x20000000
 8002bac:	431bde83 	.word	0x431bde83

08002bb0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002bb4:	4b05      	ldr	r3, [pc, #20]	@ (8002bcc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	4a04      	ldr	r2, [pc, #16]	@ (8002bcc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002bba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bbe:	6093      	str	r3, [r2, #8]
}
 8002bc0:	bf00      	nop
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	40007000 	.word	0x40007000

08002bd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e2fe      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d075      	beq.n	8002cda <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bee:	4b97      	ldr	r3, [pc, #604]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f003 030c 	and.w	r3, r3, #12
 8002bf6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bf8:	4b94      	ldr	r3, [pc, #592]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	f003 0303 	and.w	r3, r3, #3
 8002c00:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	2b0c      	cmp	r3, #12
 8002c06:	d102      	bne.n	8002c0e <HAL_RCC_OscConfig+0x3e>
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	2b03      	cmp	r3, #3
 8002c0c:	d002      	beq.n	8002c14 <HAL_RCC_OscConfig+0x44>
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	d10b      	bne.n	8002c2c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c14:	4b8d      	ldr	r3, [pc, #564]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d05b      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x108>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d157      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e2d9      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c34:	d106      	bne.n	8002c44 <HAL_RCC_OscConfig+0x74>
 8002c36:	4b85      	ldr	r3, [pc, #532]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a84      	ldr	r2, [pc, #528]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	e01d      	b.n	8002c80 <HAL_RCC_OscConfig+0xb0>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c4c:	d10c      	bne.n	8002c68 <HAL_RCC_OscConfig+0x98>
 8002c4e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a7e      	ldr	r2, [pc, #504]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c58:	6013      	str	r3, [r2, #0]
 8002c5a:	4b7c      	ldr	r3, [pc, #496]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a7b      	ldr	r2, [pc, #492]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c64:	6013      	str	r3, [r2, #0]
 8002c66:	e00b      	b.n	8002c80 <HAL_RCC_OscConfig+0xb0>
 8002c68:	4b78      	ldr	r3, [pc, #480]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a77      	ldr	r2, [pc, #476]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	4b75      	ldr	r3, [pc, #468]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a74      	ldr	r2, [pc, #464]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002c7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d013      	beq.n	8002cb0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c88:	f7fe fd00 	bl	800168c <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c90:	f7fe fcfc 	bl	800168c <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b64      	cmp	r3, #100	@ 0x64
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e29e      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0xc0>
 8002cae:	e014      	b.n	8002cda <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb0:	f7fe fcec 	bl	800168c <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb8:	f7fe fce8 	bl	800168c <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b64      	cmp	r3, #100	@ 0x64
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e28a      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cca:	4b60      	ldr	r3, [pc, #384]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1f0      	bne.n	8002cb8 <HAL_RCC_OscConfig+0xe8>
 8002cd6:	e000      	b.n	8002cda <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d075      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ce6:	4b59      	ldr	r3, [pc, #356]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cf0:	4b56      	ldr	r3, [pc, #344]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f003 0303 	and.w	r3, r3, #3
 8002cf8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	2b0c      	cmp	r3, #12
 8002cfe:	d102      	bne.n	8002d06 <HAL_RCC_OscConfig+0x136>
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d002      	beq.n	8002d0c <HAL_RCC_OscConfig+0x13c>
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	d11f      	bne.n	8002d4c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d0c:	4b4f      	ldr	r3, [pc, #316]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_RCC_OscConfig+0x154>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e25d      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d24:	4b49      	ldr	r3, [pc, #292]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	061b      	lsls	r3, r3, #24
 8002d32:	4946      	ldr	r1, [pc, #280]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d38:	4b45      	ldr	r3, [pc, #276]	@ (8002e50 <HAL_RCC_OscConfig+0x280>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fe fc59 	bl	80015f4 <HAL_InitTick>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d043      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e249      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d023      	beq.n	8002d9c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d54:	4b3d      	ldr	r3, [pc, #244]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a3c      	ldr	r2, [pc, #240]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d60:	f7fe fc94 	bl	800168c <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d68:	f7fe fc90 	bl	800168c <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e232      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d7a:	4b34      	ldr	r3, [pc, #208]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0f0      	beq.n	8002d68 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d86:	4b31      	ldr	r3, [pc, #196]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	061b      	lsls	r3, r3, #24
 8002d94:	492d      	ldr	r1, [pc, #180]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	604b      	str	r3, [r1, #4]
 8002d9a:	e01a      	b.n	8002dd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a2a      	ldr	r2, [pc, #168]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002da2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002da6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da8:	f7fe fc70 	bl	800168c <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db0:	f7fe fc6c 	bl	800168c <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e20e      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dc2:	4b22      	ldr	r3, [pc, #136]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1f0      	bne.n	8002db0 <HAL_RCC_OscConfig+0x1e0>
 8002dce:	e000      	b.n	8002dd2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dd0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0308 	and.w	r3, r3, #8
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d041      	beq.n	8002e62 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d01c      	beq.n	8002e20 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002de6:	4b19      	ldr	r3, [pc, #100]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002de8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dec:	4a17      	ldr	r2, [pc, #92]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002dee:	f043 0301 	orr.w	r3, r3, #1
 8002df2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df6:	f7fe fc49 	bl	800168c <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dfe:	f7fe fc45 	bl	800168c <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e1e7      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e10:	4b0e      	ldr	r3, [pc, #56]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002e12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0ef      	beq.n	8002dfe <HAL_RCC_OscConfig+0x22e>
 8002e1e:	e020      	b.n	8002e62 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e20:	4b0a      	ldr	r3, [pc, #40]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e26:	4a09      	ldr	r2, [pc, #36]	@ (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002e28:	f023 0301 	bic.w	r3, r3, #1
 8002e2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e30:	f7fe fc2c 	bl	800168c <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e36:	e00d      	b.n	8002e54 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e38:	f7fe fc28 	bl	800168c <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d906      	bls.n	8002e54 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e1ca      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
 8002e4a:	bf00      	nop
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e54:	4b8c      	ldr	r3, [pc, #560]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1ea      	bne.n	8002e38 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f000 80a6 	beq.w	8002fbc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e70:	2300      	movs	r3, #0
 8002e72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e74:	4b84      	ldr	r3, [pc, #528]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d101      	bne.n	8002e84 <HAL_RCC_OscConfig+0x2b4>
 8002e80:	2301      	movs	r3, #1
 8002e82:	e000      	b.n	8002e86 <HAL_RCC_OscConfig+0x2b6>
 8002e84:	2300      	movs	r3, #0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00d      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e8a:	4b7f      	ldr	r3, [pc, #508]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e8e:	4a7e      	ldr	r2, [pc, #504]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e94:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e96:	4b7c      	ldr	r3, [pc, #496]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ea6:	4b79      	ldr	r3, [pc, #484]	@ (800308c <HAL_RCC_OscConfig+0x4bc>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d118      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002eb2:	4b76      	ldr	r3, [pc, #472]	@ (800308c <HAL_RCC_OscConfig+0x4bc>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a75      	ldr	r2, [pc, #468]	@ (800308c <HAL_RCC_OscConfig+0x4bc>)
 8002eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ebc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ebe:	f7fe fbe5 	bl	800168c <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ec6:	f7fe fbe1 	bl	800168c <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e183      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ed8:	4b6c      	ldr	r3, [pc, #432]	@ (800308c <HAL_RCC_OscConfig+0x4bc>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0f0      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d108      	bne.n	8002efe <HAL_RCC_OscConfig+0x32e>
 8002eec:	4b66      	ldr	r3, [pc, #408]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef2:	4a65      	ldr	r2, [pc, #404]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002ef4:	f043 0301 	orr.w	r3, r3, #1
 8002ef8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002efc:	e024      	b.n	8002f48 <HAL_RCC_OscConfig+0x378>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	2b05      	cmp	r3, #5
 8002f04:	d110      	bne.n	8002f28 <HAL_RCC_OscConfig+0x358>
 8002f06:	4b60      	ldr	r3, [pc, #384]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f0c:	4a5e      	ldr	r2, [pc, #376]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f0e:	f043 0304 	orr.w	r3, r3, #4
 8002f12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f16:	4b5c      	ldr	r3, [pc, #368]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f1c:	4a5a      	ldr	r2, [pc, #360]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f1e:	f043 0301 	orr.w	r3, r3, #1
 8002f22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f26:	e00f      	b.n	8002f48 <HAL_RCC_OscConfig+0x378>
 8002f28:	4b57      	ldr	r3, [pc, #348]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f2e:	4a56      	ldr	r2, [pc, #344]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f30:	f023 0301 	bic.w	r3, r3, #1
 8002f34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f38:	4b53      	ldr	r3, [pc, #332]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f3e:	4a52      	ldr	r2, [pc, #328]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f40:	f023 0304 	bic.w	r3, r3, #4
 8002f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d016      	beq.n	8002f7e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f50:	f7fe fb9c 	bl	800168c <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f56:	e00a      	b.n	8002f6e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f58:	f7fe fb98 	bl	800168c <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e138      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f6e:	4b46      	ldr	r3, [pc, #280]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0ed      	beq.n	8002f58 <HAL_RCC_OscConfig+0x388>
 8002f7c:	e015      	b.n	8002faa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f7e:	f7fe fb85 	bl	800168c <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f84:	e00a      	b.n	8002f9c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f86:	f7fe fb81 	bl	800168c <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d901      	bls.n	8002f9c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e121      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f9c:	4b3a      	ldr	r3, [pc, #232]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1ed      	bne.n	8002f86 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002faa:	7ffb      	ldrb	r3, [r7, #31]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d105      	bne.n	8002fbc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fb0:	4b35      	ldr	r3, [pc, #212]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb4:	4a34      	ldr	r2, [pc, #208]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002fb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fba:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0320 	and.w	r3, r3, #32
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d03c      	beq.n	8003042 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d01c      	beq.n	800300a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002fd0:	4b2d      	ldr	r3, [pc, #180]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002fd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002fd6:	4a2c      	ldr	r2, [pc, #176]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002fd8:	f043 0301 	orr.w	r3, r3, #1
 8002fdc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe0:	f7fe fb54 	bl	800168c <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fe8:	f7fe fb50 	bl	800168c <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e0f2      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ffa:	4b23      	ldr	r3, [pc, #140]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8002ffc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003000:	f003 0302 	and.w	r3, r3, #2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d0ef      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x418>
 8003008:	e01b      	b.n	8003042 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800300a:	4b1f      	ldr	r3, [pc, #124]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 800300c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003010:	4a1d      	ldr	r2, [pc, #116]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8003012:	f023 0301 	bic.w	r3, r3, #1
 8003016:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800301a:	f7fe fb37 	bl	800168c <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003022:	f7fe fb33 	bl	800168c <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e0d5      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003034:	4b14      	ldr	r3, [pc, #80]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8003036:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1ef      	bne.n	8003022 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	2b00      	cmp	r3, #0
 8003048:	f000 80c9 	beq.w	80031de <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800304c:	4b0e      	ldr	r3, [pc, #56]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 030c 	and.w	r3, r3, #12
 8003054:	2b0c      	cmp	r3, #12
 8003056:	f000 8083 	beq.w	8003160 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d15e      	bne.n	8003120 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003062:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a08      	ldr	r2, [pc, #32]	@ (8003088 <HAL_RCC_OscConfig+0x4b8>)
 8003068:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800306c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306e:	f7fe fb0d 	bl	800168c <HAL_GetTick>
 8003072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003074:	e00c      	b.n	8003090 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003076:	f7fe fb09 	bl	800168c <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d905      	bls.n	8003090 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e0ab      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
 8003088:	40021000 	.word	0x40021000
 800308c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003090:	4b55      	ldr	r3, [pc, #340]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1ec      	bne.n	8003076 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800309c:	4b52      	ldr	r3, [pc, #328]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	4b52      	ldr	r3, [pc, #328]	@ (80031ec <HAL_RCC_OscConfig+0x61c>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6a11      	ldr	r1, [r2, #32]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030ac:	3a01      	subs	r2, #1
 80030ae:	0112      	lsls	r2, r2, #4
 80030b0:	4311      	orrs	r1, r2
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80030b6:	0212      	lsls	r2, r2, #8
 80030b8:	4311      	orrs	r1, r2
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80030be:	0852      	lsrs	r2, r2, #1
 80030c0:	3a01      	subs	r2, #1
 80030c2:	0552      	lsls	r2, r2, #21
 80030c4:	4311      	orrs	r1, r2
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80030ca:	0852      	lsrs	r2, r2, #1
 80030cc:	3a01      	subs	r2, #1
 80030ce:	0652      	lsls	r2, r2, #25
 80030d0:	4311      	orrs	r1, r2
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80030d6:	06d2      	lsls	r2, r2, #27
 80030d8:	430a      	orrs	r2, r1
 80030da:	4943      	ldr	r1, [pc, #268]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030e0:	4b41      	ldr	r3, [pc, #260]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a40      	ldr	r2, [pc, #256]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 80030e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030ea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030ec:	4b3e      	ldr	r3, [pc, #248]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	4a3d      	ldr	r2, [pc, #244]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 80030f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030f6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f8:	f7fe fac8 	bl	800168c <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003100:	f7fe fac4 	bl	800168c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e066      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003112:	4b35      	ldr	r3, [pc, #212]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0f0      	beq.n	8003100 <HAL_RCC_OscConfig+0x530>
 800311e:	e05e      	b.n	80031de <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003120:	4b31      	ldr	r3, [pc, #196]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a30      	ldr	r2, [pc, #192]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 8003126:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800312a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800312c:	f7fe faae 	bl	800168c <HAL_GetTick>
 8003130:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003132:	e008      	b.n	8003146 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003134:	f7fe faaa 	bl	800168c <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e04c      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003146:	4b28      	ldr	r3, [pc, #160]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1f0      	bne.n	8003134 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003152:	4b25      	ldr	r3, [pc, #148]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 8003154:	68da      	ldr	r2, [r3, #12]
 8003156:	4924      	ldr	r1, [pc, #144]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 8003158:	4b25      	ldr	r3, [pc, #148]	@ (80031f0 <HAL_RCC_OscConfig+0x620>)
 800315a:	4013      	ands	r3, r2
 800315c:	60cb      	str	r3, [r1, #12]
 800315e:	e03e      	b.n	80031de <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d101      	bne.n	800316c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e039      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800316c:	4b1e      	ldr	r3, [pc, #120]	@ (80031e8 <HAL_RCC_OscConfig+0x618>)
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	f003 0203 	and.w	r2, r3, #3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	429a      	cmp	r2, r3
 800317e:	d12c      	bne.n	80031da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318a:	3b01      	subs	r3, #1
 800318c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800318e:	429a      	cmp	r2, r3
 8003190:	d123      	bne.n	80031da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800319e:	429a      	cmp	r2, r3
 80031a0:	d11b      	bne.n	80031da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d113      	bne.n	80031da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031bc:	085b      	lsrs	r3, r3, #1
 80031be:	3b01      	subs	r3, #1
 80031c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d109      	bne.n	80031da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d0:	085b      	lsrs	r3, r3, #1
 80031d2:	3b01      	subs	r3, #1
 80031d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d001      	beq.n	80031de <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e000      	b.n	80031e0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3720      	adds	r7, #32
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40021000 	.word	0x40021000
 80031ec:	019f800c 	.word	0x019f800c
 80031f0:	feeefffc 	.word	0xfeeefffc

080031f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e11e      	b.n	800344a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800320c:	4b91      	ldr	r3, [pc, #580]	@ (8003454 <HAL_RCC_ClockConfig+0x260>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 030f 	and.w	r3, r3, #15
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	429a      	cmp	r2, r3
 8003218:	d910      	bls.n	800323c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800321a:	4b8e      	ldr	r3, [pc, #568]	@ (8003454 <HAL_RCC_ClockConfig+0x260>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f023 020f 	bic.w	r2, r3, #15
 8003222:	498c      	ldr	r1, [pc, #560]	@ (8003454 <HAL_RCC_ClockConfig+0x260>)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	4313      	orrs	r3, r2
 8003228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800322a:	4b8a      	ldr	r3, [pc, #552]	@ (8003454 <HAL_RCC_ClockConfig+0x260>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	429a      	cmp	r2, r3
 8003236:	d001      	beq.n	800323c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e106      	b.n	800344a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b00      	cmp	r3, #0
 8003246:	d073      	beq.n	8003330 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	2b03      	cmp	r3, #3
 800324e:	d129      	bne.n	80032a4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003250:	4b81      	ldr	r3, [pc, #516]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e0f4      	b.n	800344a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003260:	f000 f99e 	bl	80035a0 <RCC_GetSysClockFreqFromPLLSource>
 8003264:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	4a7c      	ldr	r2, [pc, #496]	@ (800345c <HAL_RCC_ClockConfig+0x268>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d93f      	bls.n	80032ee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800326e:	4b7a      	ldr	r3, [pc, #488]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d009      	beq.n	800328e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003282:	2b00      	cmp	r3, #0
 8003284:	d033      	beq.n	80032ee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800328a:	2b00      	cmp	r3, #0
 800328c:	d12f      	bne.n	80032ee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800328e:	4b72      	ldr	r3, [pc, #456]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003296:	4a70      	ldr	r2, [pc, #448]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003298:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800329c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800329e:	2380      	movs	r3, #128	@ 0x80
 80032a0:	617b      	str	r3, [r7, #20]
 80032a2:	e024      	b.n	80032ee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d107      	bne.n	80032bc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ac:	4b6a      	ldr	r3, [pc, #424]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d109      	bne.n	80032cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0c6      	b.n	800344a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032bc:	4b66      	ldr	r3, [pc, #408]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e0be      	b.n	800344a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80032cc:	f000 f8ce 	bl	800346c <HAL_RCC_GetSysClockFreq>
 80032d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	4a61      	ldr	r2, [pc, #388]	@ (800345c <HAL_RCC_ClockConfig+0x268>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d909      	bls.n	80032ee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80032da:	4b5f      	ldr	r3, [pc, #380]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032e2:	4a5d      	ldr	r2, [pc, #372]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 80032e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032e8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80032ea:	2380      	movs	r3, #128	@ 0x80
 80032ec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032ee:	4b5a      	ldr	r3, [pc, #360]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f023 0203 	bic.w	r2, r3, #3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	4957      	ldr	r1, [pc, #348]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003300:	f7fe f9c4 	bl	800168c <HAL_GetTick>
 8003304:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003306:	e00a      	b.n	800331e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003308:	f7fe f9c0 	bl	800168c <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003316:	4293      	cmp	r3, r2
 8003318:	d901      	bls.n	800331e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e095      	b.n	800344a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800331e:	4b4e      	ldr	r3, [pc, #312]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 020c 	and.w	r2, r3, #12
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	429a      	cmp	r2, r3
 800332e:	d1eb      	bne.n	8003308 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d023      	beq.n	8003384 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b00      	cmp	r3, #0
 8003346:	d005      	beq.n	8003354 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003348:	4b43      	ldr	r3, [pc, #268]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	4a42      	ldr	r2, [pc, #264]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 800334e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003352:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d007      	beq.n	8003370 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003360:	4b3d      	ldr	r3, [pc, #244]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003368:	4a3b      	ldr	r2, [pc, #236]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 800336a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800336e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003370:	4b39      	ldr	r3, [pc, #228]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	4936      	ldr	r1, [pc, #216]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 800337e:	4313      	orrs	r3, r2
 8003380:	608b      	str	r3, [r1, #8]
 8003382:	e008      	b.n	8003396 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	2b80      	cmp	r3, #128	@ 0x80
 8003388:	d105      	bne.n	8003396 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800338a:	4b33      	ldr	r3, [pc, #204]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	4a32      	ldr	r2, [pc, #200]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003390:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003394:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003396:	4b2f      	ldr	r3, [pc, #188]	@ (8003454 <HAL_RCC_ClockConfig+0x260>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 030f 	and.w	r3, r3, #15
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d21d      	bcs.n	80033e0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003454 <HAL_RCC_ClockConfig+0x260>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f023 020f 	bic.w	r2, r3, #15
 80033ac:	4929      	ldr	r1, [pc, #164]	@ (8003454 <HAL_RCC_ClockConfig+0x260>)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80033b4:	f7fe f96a 	bl	800168c <HAL_GetTick>
 80033b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ba:	e00a      	b.n	80033d2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033bc:	f7fe f966 	bl	800168c <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e03b      	b.n	800344a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d2:	4b20      	ldr	r3, [pc, #128]	@ (8003454 <HAL_RCC_ClockConfig+0x260>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d1ed      	bne.n	80033bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d008      	beq.n	80033fe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	4917      	ldr	r1, [pc, #92]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b00      	cmp	r3, #0
 8003408:	d009      	beq.n	800341e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800340a:	4b13      	ldr	r3, [pc, #76]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	490f      	ldr	r1, [pc, #60]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 800341a:	4313      	orrs	r3, r2
 800341c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800341e:	f000 f825 	bl	800346c <HAL_RCC_GetSysClockFreq>
 8003422:	4602      	mov	r2, r0
 8003424:	4b0c      	ldr	r3, [pc, #48]	@ (8003458 <HAL_RCC_ClockConfig+0x264>)
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	091b      	lsrs	r3, r3, #4
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	490c      	ldr	r1, [pc, #48]	@ (8003460 <HAL_RCC_ClockConfig+0x26c>)
 8003430:	5ccb      	ldrb	r3, [r1, r3]
 8003432:	f003 031f 	and.w	r3, r3, #31
 8003436:	fa22 f303 	lsr.w	r3, r2, r3
 800343a:	4a0a      	ldr	r2, [pc, #40]	@ (8003464 <HAL_RCC_ClockConfig+0x270>)
 800343c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800343e:	4b0a      	ldr	r3, [pc, #40]	@ (8003468 <HAL_RCC_ClockConfig+0x274>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4618      	mov	r0, r3
 8003444:	f7fe f8d6 	bl	80015f4 <HAL_InitTick>
 8003448:	4603      	mov	r3, r0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40022000 	.word	0x40022000
 8003458:	40021000 	.word	0x40021000
 800345c:	04c4b400 	.word	0x04c4b400
 8003460:	080087ec 	.word	0x080087ec
 8003464:	20000000 	.word	0x20000000
 8003468:	20000004 	.word	0x20000004

0800346c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800346c:	b480      	push	{r7}
 800346e:	b087      	sub	sp, #28
 8003470:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003472:	4b2c      	ldr	r3, [pc, #176]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 030c 	and.w	r3, r3, #12
 800347a:	2b04      	cmp	r3, #4
 800347c:	d102      	bne.n	8003484 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800347e:	4b2a      	ldr	r3, [pc, #168]	@ (8003528 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	e047      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003484:	4b27      	ldr	r3, [pc, #156]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	f003 030c 	and.w	r3, r3, #12
 800348c:	2b08      	cmp	r3, #8
 800348e:	d102      	bne.n	8003496 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003490:	4b26      	ldr	r3, [pc, #152]	@ (800352c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003492:	613b      	str	r3, [r7, #16]
 8003494:	e03e      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003496:	4b23      	ldr	r3, [pc, #140]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 030c 	and.w	r3, r3, #12
 800349e:	2b0c      	cmp	r3, #12
 80034a0:	d136      	bne.n	8003510 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034a2:	4b20      	ldr	r3, [pc, #128]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	f003 0303 	and.w	r3, r3, #3
 80034aa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	3301      	adds	r3, #1
 80034b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2b03      	cmp	r3, #3
 80034be:	d10c      	bne.n	80034da <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034c0:	4a1a      	ldr	r2, [pc, #104]	@ (800352c <HAL_RCC_GetSysClockFreq+0xc0>)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c8:	4a16      	ldr	r2, [pc, #88]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034ca:	68d2      	ldr	r2, [r2, #12]
 80034cc:	0a12      	lsrs	r2, r2, #8
 80034ce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80034d2:	fb02 f303 	mul.w	r3, r2, r3
 80034d6:	617b      	str	r3, [r7, #20]
      break;
 80034d8:	e00c      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034da:	4a13      	ldr	r2, [pc, #76]	@ (8003528 <HAL_RCC_GetSysClockFreq+0xbc>)
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e2:	4a10      	ldr	r2, [pc, #64]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034e4:	68d2      	ldr	r2, [r2, #12]
 80034e6:	0a12      	lsrs	r2, r2, #8
 80034e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80034ec:	fb02 f303 	mul.w	r3, r2, r3
 80034f0:	617b      	str	r3, [r7, #20]
      break;
 80034f2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	0e5b      	lsrs	r3, r3, #25
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	3301      	adds	r3, #1
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	fbb2 f3f3 	udiv	r3, r2, r3
 800350c:	613b      	str	r3, [r7, #16]
 800350e:	e001      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003514:	693b      	ldr	r3, [r7, #16]
}
 8003516:	4618      	mov	r0, r3
 8003518:	371c      	adds	r7, #28
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40021000 	.word	0x40021000
 8003528:	00f42400 	.word	0x00f42400
 800352c:	007a1200 	.word	0x007a1200

08003530 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003534:	4b03      	ldr	r3, [pc, #12]	@ (8003544 <HAL_RCC_GetHCLKFreq+0x14>)
 8003536:	681b      	ldr	r3, [r3, #0]
}
 8003538:	4618      	mov	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	20000000 	.word	0x20000000

08003548 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800354c:	f7ff fff0 	bl	8003530 <HAL_RCC_GetHCLKFreq>
 8003550:	4602      	mov	r2, r0
 8003552:	4b06      	ldr	r3, [pc, #24]	@ (800356c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	0a1b      	lsrs	r3, r3, #8
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	4904      	ldr	r1, [pc, #16]	@ (8003570 <HAL_RCC_GetPCLK1Freq+0x28>)
 800355e:	5ccb      	ldrb	r3, [r1, r3]
 8003560:	f003 031f 	and.w	r3, r3, #31
 8003564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003568:	4618      	mov	r0, r3
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40021000 	.word	0x40021000
 8003570:	080087fc 	.word	0x080087fc

08003574 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003578:	f7ff ffda 	bl	8003530 <HAL_RCC_GetHCLKFreq>
 800357c:	4602      	mov	r2, r0
 800357e:	4b06      	ldr	r3, [pc, #24]	@ (8003598 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	0adb      	lsrs	r3, r3, #11
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	4904      	ldr	r1, [pc, #16]	@ (800359c <HAL_RCC_GetPCLK2Freq+0x28>)
 800358a:	5ccb      	ldrb	r3, [r1, r3]
 800358c:	f003 031f 	and.w	r3, r3, #31
 8003590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003594:	4618      	mov	r0, r3
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40021000 	.word	0x40021000
 800359c:	080087fc 	.word	0x080087fc

080035a0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b087      	sub	sp, #28
 80035a4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003620 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	f003 0303 	and.w	r3, r3, #3
 80035ae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003620 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	091b      	lsrs	r3, r3, #4
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	3301      	adds	r3, #1
 80035bc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	d10c      	bne.n	80035de <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035c4:	4a17      	ldr	r2, [pc, #92]	@ (8003624 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035cc:	4a14      	ldr	r2, [pc, #80]	@ (8003620 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035ce:	68d2      	ldr	r2, [r2, #12]
 80035d0:	0a12      	lsrs	r2, r2, #8
 80035d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80035d6:	fb02 f303 	mul.w	r3, r2, r3
 80035da:	617b      	str	r3, [r7, #20]
    break;
 80035dc:	e00c      	b.n	80035f8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035de:	4a12      	ldr	r2, [pc, #72]	@ (8003628 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e6:	4a0e      	ldr	r2, [pc, #56]	@ (8003620 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035e8:	68d2      	ldr	r2, [r2, #12]
 80035ea:	0a12      	lsrs	r2, r2, #8
 80035ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80035f0:	fb02 f303 	mul.w	r3, r2, r3
 80035f4:	617b      	str	r3, [r7, #20]
    break;
 80035f6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035f8:	4b09      	ldr	r3, [pc, #36]	@ (8003620 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	0e5b      	lsrs	r3, r3, #25
 80035fe:	f003 0303 	and.w	r3, r3, #3
 8003602:	3301      	adds	r3, #1
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003610:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003612:	687b      	ldr	r3, [r7, #4]
}
 8003614:	4618      	mov	r0, r3
 8003616:	371c      	adds	r7, #28
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	40021000 	.word	0x40021000
 8003624:	007a1200 	.word	0x007a1200
 8003628:	00f42400 	.word	0x00f42400

0800362c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003634:	2300      	movs	r3, #0
 8003636:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003638:	2300      	movs	r3, #0
 800363a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 8098 	beq.w	800377a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800364a:	2300      	movs	r3, #0
 800364c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800364e:	4b43      	ldr	r3, [pc, #268]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10d      	bne.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365a:	4b40      	ldr	r3, [pc, #256]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800365c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365e:	4a3f      	ldr	r2, [pc, #252]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003664:	6593      	str	r3, [r2, #88]	@ 0x58
 8003666:	4b3d      	ldr	r3, [pc, #244]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800366a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003672:	2301      	movs	r3, #1
 8003674:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003676:	4b3a      	ldr	r3, [pc, #232]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a39      	ldr	r2, [pc, #228]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800367c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003680:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003682:	f7fe f803 	bl	800168c <HAL_GetTick>
 8003686:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003688:	e009      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368a:	f7fd ffff 	bl	800168c <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d902      	bls.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	74fb      	strb	r3, [r7, #19]
        break;
 800369c:	e005      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800369e:	4b30      	ldr	r3, [pc, #192]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0ef      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80036aa:	7cfb      	ldrb	r3, [r7, #19]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d159      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036b0:	4b2a      	ldr	r3, [pc, #168]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d01e      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d019      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036cc:	4b23      	ldr	r3, [pc, #140]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036d8:	4b20      	ldr	r3, [pc, #128]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036de:	4a1f      	ldr	r2, [pc, #124]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036e8:	4b1c      	ldr	r3, [pc, #112]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ee:	4a1b      	ldr	r2, [pc, #108]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036f8:	4a18      	ldr	r2, [pc, #96]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d016      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370a:	f7fd ffbf 	bl	800168c <HAL_GetTick>
 800370e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003710:	e00b      	b.n	800372a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003712:	f7fd ffbb 	bl	800168c <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003720:	4293      	cmp	r3, r2
 8003722:	d902      	bls.n	800372a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	74fb      	strb	r3, [r7, #19]
            break;
 8003728:	e006      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800372a:	4b0c      	ldr	r3, [pc, #48]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800372c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0ec      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003738:	7cfb      	ldrb	r3, [r7, #19]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10b      	bne.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800373e:	4b07      	ldr	r3, [pc, #28]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003744:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800374c:	4903      	ldr	r1, [pc, #12]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800374e:	4313      	orrs	r3, r2
 8003750:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003754:	e008      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003756:	7cfb      	ldrb	r3, [r7, #19]
 8003758:	74bb      	strb	r3, [r7, #18]
 800375a:	e005      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800375c:	40021000 	.word	0x40021000
 8003760:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003764:	7cfb      	ldrb	r3, [r7, #19]
 8003766:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003768:	7c7b      	ldrb	r3, [r7, #17]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d105      	bne.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800376e:	4ba7      	ldr	r3, [pc, #668]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003772:	4aa6      	ldr	r2, [pc, #664]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003774:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003778:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003786:	4ba1      	ldr	r3, [pc, #644]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378c:	f023 0203 	bic.w	r2, r3, #3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	499d      	ldr	r1, [pc, #628]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003796:	4313      	orrs	r3, r2
 8003798:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00a      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037a8:	4b98      	ldr	r3, [pc, #608]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ae:	f023 020c 	bic.w	r2, r3, #12
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	4995      	ldr	r1, [pc, #596]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0304 	and.w	r3, r3, #4
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00a      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037ca:	4b90      	ldr	r3, [pc, #576]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	498c      	ldr	r1, [pc, #560]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0308 	and.w	r3, r3, #8
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d00a      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037ec:	4b87      	ldr	r3, [pc, #540]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	4984      	ldr	r1, [pc, #528]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0310 	and.w	r3, r3, #16
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00a      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800380e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003814:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	497b      	ldr	r1, [pc, #492]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800381e:	4313      	orrs	r3, r2
 8003820:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00a      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003830:	4b76      	ldr	r3, [pc, #472]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003836:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	4973      	ldr	r1, [pc, #460]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003840:	4313      	orrs	r3, r2
 8003842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003852:	4b6e      	ldr	r3, [pc, #440]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003858:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	496a      	ldr	r1, [pc, #424]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003862:	4313      	orrs	r3, r2
 8003864:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003874:	4b65      	ldr	r3, [pc, #404]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800387a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	4962      	ldr	r1, [pc, #392]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003884:	4313      	orrs	r3, r2
 8003886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00a      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003896:	4b5d      	ldr	r3, [pc, #372]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a4:	4959      	ldr	r1, [pc, #356]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00a      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80038b8:	4b54      	ldr	r3, [pc, #336]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038be:	f023 0203 	bic.w	r2, r3, #3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c6:	4951      	ldr	r1, [pc, #324]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00a      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038da:	4b4c      	ldr	r3, [pc, #304]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e8:	4948      	ldr	r1, [pc, #288]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d015      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038fc:	4b43      	ldr	r3, [pc, #268]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003902:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390a:	4940      	ldr	r1, [pc, #256]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800390c:	4313      	orrs	r3, r2
 800390e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003916:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800391a:	d105      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800391c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	4a3a      	ldr	r2, [pc, #232]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003922:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003926:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003930:	2b00      	cmp	r3, #0
 8003932:	d015      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003934:	4b35      	ldr	r3, [pc, #212]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800393a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003942:	4932      	ldr	r1, [pc, #200]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003944:	4313      	orrs	r3, r2
 8003946:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800394e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003952:	d105      	bne.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003954:	4b2d      	ldr	r3, [pc, #180]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	4a2c      	ldr	r2, [pc, #176]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800395a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800395e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d015      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800396c:	4b27      	ldr	r3, [pc, #156]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800396e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003972:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397a:	4924      	ldr	r1, [pc, #144]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800397c:	4313      	orrs	r3, r2
 800397e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003986:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800398a:	d105      	bne.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800398c:	4b1f      	ldr	r3, [pc, #124]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	4a1e      	ldr	r2, [pc, #120]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003992:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003996:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d015      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039a4:	4b19      	ldr	r3, [pc, #100]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b2:	4916      	ldr	r1, [pc, #88]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039c2:	d105      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039c4:	4b11      	ldr	r3, [pc, #68]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	4a10      	ldr	r2, [pc, #64]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039ce:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d019      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039dc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ea:	4908      	ldr	r1, [pc, #32]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039fa:	d109      	bne.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039fc:	4b03      	ldr	r3, [pc, #12]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	4a02      	ldr	r2, [pc, #8]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a06:	60d3      	str	r3, [r2, #12]
 8003a08:	e002      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003a0a:	bf00      	nop
 8003a0c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d015      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a1c:	4b29      	ldr	r3, [pc, #164]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a22:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2a:	4926      	ldr	r1, [pc, #152]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a3a:	d105      	bne.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003a3c:	4b21      	ldr	r3, [pc, #132]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	4a20      	ldr	r2, [pc, #128]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a46:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d015      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003a54:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a5a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a62:	4918      	ldr	r1, [pc, #96]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a72:	d105      	bne.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003a74:	4b13      	ldr	r3, [pc, #76]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	4a12      	ldr	r2, [pc, #72]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a7e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d015      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9a:	490a      	ldr	r1, [pc, #40]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003aaa:	d105      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003aac:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	4a04      	ldr	r2, [pc, #16]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ab2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ab6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003ab8:	7cbb      	ldrb	r3, [r7, #18]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	40021000 	.word	0x40021000

08003ac8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e049      	b.n	8003b6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d106      	bne.n	8003af4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7fd fbbe 	bl	8001270 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2202      	movs	r2, #2
 8003af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	3304      	adds	r3, #4
 8003b04:	4619      	mov	r1, r3
 8003b06:	4610      	mov	r0, r2
 8003b08:	f000 fe5c 	bl	80047c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
	...

08003b78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d001      	beq.n	8003b90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e04c      	b.n	8003c2a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2202      	movs	r2, #2
 8003b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a26      	ldr	r2, [pc, #152]	@ (8003c38 <HAL_TIM_Base_Start+0xc0>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d022      	beq.n	8003be8 <HAL_TIM_Base_Start+0x70>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003baa:	d01d      	beq.n	8003be8 <HAL_TIM_Base_Start+0x70>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a22      	ldr	r2, [pc, #136]	@ (8003c3c <HAL_TIM_Base_Start+0xc4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d018      	beq.n	8003be8 <HAL_TIM_Base_Start+0x70>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a21      	ldr	r2, [pc, #132]	@ (8003c40 <HAL_TIM_Base_Start+0xc8>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d013      	beq.n	8003be8 <HAL_TIM_Base_Start+0x70>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8003c44 <HAL_TIM_Base_Start+0xcc>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d00e      	beq.n	8003be8 <HAL_TIM_Base_Start+0x70>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a1e      	ldr	r2, [pc, #120]	@ (8003c48 <HAL_TIM_Base_Start+0xd0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d009      	beq.n	8003be8 <HAL_TIM_Base_Start+0x70>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8003c4c <HAL_TIM_Base_Start+0xd4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d004      	beq.n	8003be8 <HAL_TIM_Base_Start+0x70>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a1b      	ldr	r2, [pc, #108]	@ (8003c50 <HAL_TIM_Base_Start+0xd8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d115      	bne.n	8003c14 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689a      	ldr	r2, [r3, #8]
 8003bee:	4b19      	ldr	r3, [pc, #100]	@ (8003c54 <HAL_TIM_Base_Start+0xdc>)
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2b06      	cmp	r3, #6
 8003bf8:	d015      	beq.n	8003c26 <HAL_TIM_Base_Start+0xae>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c00:	d011      	beq.n	8003c26 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0201 	orr.w	r2, r2, #1
 8003c10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c12:	e008      	b.n	8003c26 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0201 	orr.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	e000      	b.n	8003c28 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	40012c00 	.word	0x40012c00
 8003c3c:	40000400 	.word	0x40000400
 8003c40:	40000800 	.word	0x40000800
 8003c44:	40000c00 	.word	0x40000c00
 8003c48:	40013400 	.word	0x40013400
 8003c4c:	40014000 	.word	0x40014000
 8003c50:	40015000 	.word	0x40015000
 8003c54:	00010007 	.word	0x00010007

08003c58 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6a1a      	ldr	r2, [r3, #32]
 8003c66:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10f      	bne.n	8003c90 <HAL_TIM_Base_Stop+0x38>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	6a1a      	ldr	r2, [r3, #32]
 8003c76:	f244 4344 	movw	r3, #17476	@ 0x4444
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d107      	bne.n	8003c90 <HAL_TIM_Base_Stop+0x38>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0201 	bic.w	r2, r2, #1
 8003c8e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d001      	beq.n	8003cc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e054      	b.n	8003d6a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68da      	ldr	r2, [r3, #12]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a26      	ldr	r2, [pc, #152]	@ (8003d78 <HAL_TIM_Base_Start_IT+0xd0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d022      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cea:	d01d      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a22      	ldr	r2, [pc, #136]	@ (8003d7c <HAL_TIM_Base_Start_IT+0xd4>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d018      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a21      	ldr	r2, [pc, #132]	@ (8003d80 <HAL_TIM_Base_Start_IT+0xd8>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d013      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a1f      	ldr	r2, [pc, #124]	@ (8003d84 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d00e      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a1e      	ldr	r2, [pc, #120]	@ (8003d88 <HAL_TIM_Base_Start_IT+0xe0>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d009      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a1c      	ldr	r2, [pc, #112]	@ (8003d8c <HAL_TIM_Base_Start_IT+0xe4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d004      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a1b      	ldr	r2, [pc, #108]	@ (8003d90 <HAL_TIM_Base_Start_IT+0xe8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d115      	bne.n	8003d54 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	4b19      	ldr	r3, [pc, #100]	@ (8003d94 <HAL_TIM_Base_Start_IT+0xec>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b06      	cmp	r3, #6
 8003d38:	d015      	beq.n	8003d66 <HAL_TIM_Base_Start_IT+0xbe>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d40:	d011      	beq.n	8003d66 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f042 0201 	orr.w	r2, r2, #1
 8003d50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d52:	e008      	b.n	8003d66 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0201 	orr.w	r2, r2, #1
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	e000      	b.n	8003d68 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3714      	adds	r7, #20
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	40012c00 	.word	0x40012c00
 8003d7c:	40000400 	.word	0x40000400
 8003d80:	40000800 	.word	0x40000800
 8003d84:	40000c00 	.word	0x40000c00
 8003d88:	40013400 	.word	0x40013400
 8003d8c:	40014000 	.word	0x40014000
 8003d90:	40015000 	.word	0x40015000
 8003d94:	00010007 	.word	0x00010007

08003d98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e049      	b.n	8003e3e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d106      	bne.n	8003dc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f841 	bl	8003e46 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3304      	adds	r3, #4
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4610      	mov	r0, r2
 8003dd8:	f000 fcf4 	bl	80047c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3708      	adds	r7, #8
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
	...

08003e5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d109      	bne.n	8003e80 <HAL_TIM_PWM_Start+0x24>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	bf14      	ite	ne
 8003e78:	2301      	movne	r3, #1
 8003e7a:	2300      	moveq	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	e03c      	b.n	8003efa <HAL_TIM_PWM_Start+0x9e>
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d109      	bne.n	8003e9a <HAL_TIM_PWM_Start+0x3e>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	bf14      	ite	ne
 8003e92:	2301      	movne	r3, #1
 8003e94:	2300      	moveq	r3, #0
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	e02f      	b.n	8003efa <HAL_TIM_PWM_Start+0x9e>
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d109      	bne.n	8003eb4 <HAL_TIM_PWM_Start+0x58>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	bf14      	ite	ne
 8003eac:	2301      	movne	r3, #1
 8003eae:	2300      	moveq	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	e022      	b.n	8003efa <HAL_TIM_PWM_Start+0x9e>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2b0c      	cmp	r3, #12
 8003eb8:	d109      	bne.n	8003ece <HAL_TIM_PWM_Start+0x72>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	bf14      	ite	ne
 8003ec6:	2301      	movne	r3, #1
 8003ec8:	2300      	moveq	r3, #0
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	e015      	b.n	8003efa <HAL_TIM_PWM_Start+0x9e>
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	2b10      	cmp	r3, #16
 8003ed2:	d109      	bne.n	8003ee8 <HAL_TIM_PWM_Start+0x8c>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	bf14      	ite	ne
 8003ee0:	2301      	movne	r3, #1
 8003ee2:	2300      	moveq	r3, #0
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	e008      	b.n	8003efa <HAL_TIM_PWM_Start+0x9e>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	bf14      	ite	ne
 8003ef4:	2301      	movne	r3, #1
 8003ef6:	2300      	moveq	r3, #0
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e0a6      	b.n	8004050 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d104      	bne.n	8003f12 <HAL_TIM_PWM_Start+0xb6>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f10:	e023      	b.n	8003f5a <HAL_TIM_PWM_Start+0xfe>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b04      	cmp	r3, #4
 8003f16:	d104      	bne.n	8003f22 <HAL_TIM_PWM_Start+0xc6>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f20:	e01b      	b.n	8003f5a <HAL_TIM_PWM_Start+0xfe>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b08      	cmp	r3, #8
 8003f26:	d104      	bne.n	8003f32 <HAL_TIM_PWM_Start+0xd6>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f30:	e013      	b.n	8003f5a <HAL_TIM_PWM_Start+0xfe>
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	2b0c      	cmp	r3, #12
 8003f36:	d104      	bne.n	8003f42 <HAL_TIM_PWM_Start+0xe6>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f40:	e00b      	b.n	8003f5a <HAL_TIM_PWM_Start+0xfe>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	2b10      	cmp	r3, #16
 8003f46:	d104      	bne.n	8003f52 <HAL_TIM_PWM_Start+0xf6>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f50:	e003      	b.n	8003f5a <HAL_TIM_PWM_Start+0xfe>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2202      	movs	r2, #2
 8003f56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	6839      	ldr	r1, [r7, #0]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f001 f8a8 	bl	80050b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a3a      	ldr	r2, [pc, #232]	@ (8004058 <HAL_TIM_PWM_Start+0x1fc>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d018      	beq.n	8003fa4 <HAL_TIM_PWM_Start+0x148>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a39      	ldr	r2, [pc, #228]	@ (800405c <HAL_TIM_PWM_Start+0x200>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d013      	beq.n	8003fa4 <HAL_TIM_PWM_Start+0x148>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a37      	ldr	r2, [pc, #220]	@ (8004060 <HAL_TIM_PWM_Start+0x204>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d00e      	beq.n	8003fa4 <HAL_TIM_PWM_Start+0x148>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a36      	ldr	r2, [pc, #216]	@ (8004064 <HAL_TIM_PWM_Start+0x208>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d009      	beq.n	8003fa4 <HAL_TIM_PWM_Start+0x148>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a34      	ldr	r2, [pc, #208]	@ (8004068 <HAL_TIM_PWM_Start+0x20c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d004      	beq.n	8003fa4 <HAL_TIM_PWM_Start+0x148>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a33      	ldr	r2, [pc, #204]	@ (800406c <HAL_TIM_PWM_Start+0x210>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d101      	bne.n	8003fa8 <HAL_TIM_PWM_Start+0x14c>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <HAL_TIM_PWM_Start+0x14e>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d007      	beq.n	8003fbe <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fbc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a25      	ldr	r2, [pc, #148]	@ (8004058 <HAL_TIM_PWM_Start+0x1fc>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d022      	beq.n	800400e <HAL_TIM_PWM_Start+0x1b2>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fd0:	d01d      	beq.n	800400e <HAL_TIM_PWM_Start+0x1b2>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a26      	ldr	r2, [pc, #152]	@ (8004070 <HAL_TIM_PWM_Start+0x214>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d018      	beq.n	800400e <HAL_TIM_PWM_Start+0x1b2>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a24      	ldr	r2, [pc, #144]	@ (8004074 <HAL_TIM_PWM_Start+0x218>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <HAL_TIM_PWM_Start+0x1b2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a23      	ldr	r2, [pc, #140]	@ (8004078 <HAL_TIM_PWM_Start+0x21c>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00e      	beq.n	800400e <HAL_TIM_PWM_Start+0x1b2>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a19      	ldr	r2, [pc, #100]	@ (800405c <HAL_TIM_PWM_Start+0x200>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d009      	beq.n	800400e <HAL_TIM_PWM_Start+0x1b2>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a18      	ldr	r2, [pc, #96]	@ (8004060 <HAL_TIM_PWM_Start+0x204>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d004      	beq.n	800400e <HAL_TIM_PWM_Start+0x1b2>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a18      	ldr	r2, [pc, #96]	@ (800406c <HAL_TIM_PWM_Start+0x210>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d115      	bne.n	800403a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	4b19      	ldr	r3, [pc, #100]	@ (800407c <HAL_TIM_PWM_Start+0x220>)
 8004016:	4013      	ands	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2b06      	cmp	r3, #6
 800401e:	d015      	beq.n	800404c <HAL_TIM_PWM_Start+0x1f0>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004026:	d011      	beq.n	800404c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004038:	e008      	b.n	800404c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f042 0201 	orr.w	r2, r2, #1
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	e000      	b.n	800404e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800404c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	40012c00 	.word	0x40012c00
 800405c:	40013400 	.word	0x40013400
 8004060:	40014000 	.word	0x40014000
 8004064:	40014400 	.word	0x40014400
 8004068:	40014800 	.word	0x40014800
 800406c:	40015000 	.word	0x40015000
 8004070:	40000400 	.word	0x40000400
 8004074:	40000800 	.word	0x40000800
 8004078:	40000c00 	.word	0x40000c00
 800407c:	00010007 	.word	0x00010007

08004080 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d020      	beq.n	80040e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d01b      	beq.n	80040e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f06f 0202 	mvn.w	r2, #2
 80040b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	f003 0303 	and.w	r3, r3, #3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 fb5c 	bl	8004788 <HAL_TIM_IC_CaptureCallback>
 80040d0:	e005      	b.n	80040de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fb4e 	bl	8004774 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 fb5f 	bl	800479c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f003 0304 	and.w	r3, r3, #4
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d020      	beq.n	8004130 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d01b      	beq.n	8004130 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f06f 0204 	mvn.w	r2, #4
 8004100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2202      	movs	r2, #2
 8004106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 fb36 	bl	8004788 <HAL_TIM_IC_CaptureCallback>
 800411c:	e005      	b.n	800412a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fb28 	bl	8004774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 fb39 	bl	800479c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f003 0308 	and.w	r3, r3, #8
 8004136:	2b00      	cmp	r3, #0
 8004138:	d020      	beq.n	800417c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f003 0308 	and.w	r3, r3, #8
 8004140:	2b00      	cmp	r3, #0
 8004142:	d01b      	beq.n	800417c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f06f 0208 	mvn.w	r2, #8
 800414c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2204      	movs	r2, #4
 8004152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	69db      	ldr	r3, [r3, #28]
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 fb10 	bl	8004788 <HAL_TIM_IC_CaptureCallback>
 8004168:	e005      	b.n	8004176 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fb02 	bl	8004774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 fb13 	bl	800479c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	f003 0310 	and.w	r3, r3, #16
 8004182:	2b00      	cmp	r3, #0
 8004184:	d020      	beq.n	80041c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f003 0310 	and.w	r3, r3, #16
 800418c:	2b00      	cmp	r3, #0
 800418e:	d01b      	beq.n	80041c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f06f 0210 	mvn.w	r2, #16
 8004198:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2208      	movs	r2, #8
 800419e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 faea 	bl	8004788 <HAL_TIM_IC_CaptureCallback>
 80041b4:	e005      	b.n	80041c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 fadc 	bl	8004774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 faed 	bl	800479c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00c      	beq.n	80041ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d007      	beq.n	80041ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f06f 0201 	mvn.w	r2, #1
 80041e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7fc fafa 	bl	80007e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d104      	bne.n	8004200 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00c      	beq.n	800421a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004206:	2b00      	cmp	r3, #0
 8004208:	d007      	beq.n	800421a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f001 f97e 	bl	8005516 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00c      	beq.n	800423e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422a:	2b00      	cmp	r3, #0
 800422c:	d007      	beq.n	800423e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f001 f976 	bl	800552a <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00c      	beq.n	8004262 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800424e:	2b00      	cmp	r3, #0
 8004250:	d007      	beq.n	8004262 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800425a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f000 faa7 	bl	80047b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	f003 0320 	and.w	r3, r3, #32
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00c      	beq.n	8004286 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 0320 	and.w	r3, r3, #32
 8004272:	2b00      	cmp	r3, #0
 8004274:	d007      	beq.n	8004286 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f06f 0220 	mvn.w	r2, #32
 800427e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f001 f93e 	bl	8005502 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00c      	beq.n	80042aa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d007      	beq.n	80042aa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80042a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f001 f94a 	bl	800553e <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00c      	beq.n	80042ce <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d007      	beq.n	80042ce <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80042c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f001 f942 	bl	8005552 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00c      	beq.n	80042f2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d007      	beq.n	80042f2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80042ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f001 f93a 	bl	8005566 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00c      	beq.n	8004316 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d007      	beq.n	8004316 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800430e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f001 f932 	bl	800557a <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004316:	bf00      	nop
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800432c:	2300      	movs	r3, #0
 800432e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004336:	2b01      	cmp	r3, #1
 8004338:	d101      	bne.n	800433e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800433a:	2302      	movs	r3, #2
 800433c:	e0ff      	b.n	800453e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b14      	cmp	r3, #20
 800434a:	f200 80f0 	bhi.w	800452e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800434e:	a201      	add	r2, pc, #4	@ (adr r2, 8004354 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004354:	080043a9 	.word	0x080043a9
 8004358:	0800452f 	.word	0x0800452f
 800435c:	0800452f 	.word	0x0800452f
 8004360:	0800452f 	.word	0x0800452f
 8004364:	080043e9 	.word	0x080043e9
 8004368:	0800452f 	.word	0x0800452f
 800436c:	0800452f 	.word	0x0800452f
 8004370:	0800452f 	.word	0x0800452f
 8004374:	0800442b 	.word	0x0800442b
 8004378:	0800452f 	.word	0x0800452f
 800437c:	0800452f 	.word	0x0800452f
 8004380:	0800452f 	.word	0x0800452f
 8004384:	0800446b 	.word	0x0800446b
 8004388:	0800452f 	.word	0x0800452f
 800438c:	0800452f 	.word	0x0800452f
 8004390:	0800452f 	.word	0x0800452f
 8004394:	080044ad 	.word	0x080044ad
 8004398:	0800452f 	.word	0x0800452f
 800439c:	0800452f 	.word	0x0800452f
 80043a0:	0800452f 	.word	0x0800452f
 80043a4:	080044ed 	.word	0x080044ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 fabc 	bl	800492c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699a      	ldr	r2, [r3, #24]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f042 0208 	orr.w	r2, r2, #8
 80043c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699a      	ldr	r2, [r3, #24]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 0204 	bic.w	r2, r2, #4
 80043d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6999      	ldr	r1, [r3, #24]
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	691a      	ldr	r2, [r3, #16]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	619a      	str	r2, [r3, #24]
      break;
 80043e6:	e0a5      	b.n	8004534 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68b9      	ldr	r1, [r7, #8]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 fb36 	bl	8004a60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	699a      	ldr	r2, [r3, #24]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004402:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	699a      	ldr	r2, [r3, #24]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004412:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6999      	ldr	r1, [r3, #24]
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	021a      	lsls	r2, r3, #8
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	430a      	orrs	r2, r1
 8004426:	619a      	str	r2, [r3, #24]
      break;
 8004428:	e084      	b.n	8004534 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68b9      	ldr	r1, [r7, #8]
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fba9 	bl	8004b88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	69da      	ldr	r2, [r3, #28]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f042 0208 	orr.w	r2, r2, #8
 8004444:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	69da      	ldr	r2, [r3, #28]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0204 	bic.w	r2, r2, #4
 8004454:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	69d9      	ldr	r1, [r3, #28]
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	691a      	ldr	r2, [r3, #16]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	430a      	orrs	r2, r1
 8004466:	61da      	str	r2, [r3, #28]
      break;
 8004468:	e064      	b.n	8004534 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68b9      	ldr	r1, [r7, #8]
 8004470:	4618      	mov	r0, r3
 8004472:	f000 fc1b 	bl	8004cac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	69da      	ldr	r2, [r3, #28]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004484:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	69da      	ldr	r2, [r3, #28]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004494:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	69d9      	ldr	r1, [r3, #28]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	021a      	lsls	r2, r3, #8
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	61da      	str	r2, [r3, #28]
      break;
 80044aa:	e043      	b.n	8004534 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68b9      	ldr	r1, [r7, #8]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 fc8e 	bl	8004dd4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f042 0208 	orr.w	r2, r2, #8
 80044c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 0204 	bic.w	r2, r2, #4
 80044d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	691a      	ldr	r2, [r3, #16]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80044ea:	e023      	b.n	8004534 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68b9      	ldr	r1, [r7, #8]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fcd8 	bl	8004ea8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004506:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004516:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	021a      	lsls	r2, r3, #8
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	430a      	orrs	r2, r1
 800452a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800452c:	e002      	b.n	8004534 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	75fb      	strb	r3, [r7, #23]
      break;
 8004532:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800453c:	7dfb      	ldrb	r3, [r7, #23]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3718      	adds	r7, #24
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop

08004548 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004552:	2300      	movs	r3, #0
 8004554:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800455c:	2b01      	cmp	r3, #1
 800455e:	d101      	bne.n	8004564 <HAL_TIM_ConfigClockSource+0x1c>
 8004560:	2302      	movs	r3, #2
 8004562:	e0f6      	b.n	8004752 <HAL_TIM_ConfigClockSource+0x20a>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004582:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004586:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800458e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68ba      	ldr	r2, [r7, #8]
 8004596:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a6f      	ldr	r2, [pc, #444]	@ (800475c <HAL_TIM_ConfigClockSource+0x214>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	f000 80c1 	beq.w	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 80045a4:	4a6d      	ldr	r2, [pc, #436]	@ (800475c <HAL_TIM_ConfigClockSource+0x214>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	f200 80c6 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 80045ac:	4a6c      	ldr	r2, [pc, #432]	@ (8004760 <HAL_TIM_ConfigClockSource+0x218>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	f000 80b9 	beq.w	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 80045b4:	4a6a      	ldr	r2, [pc, #424]	@ (8004760 <HAL_TIM_ConfigClockSource+0x218>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	f200 80be 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 80045bc:	4a69      	ldr	r2, [pc, #420]	@ (8004764 <HAL_TIM_ConfigClockSource+0x21c>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	f000 80b1 	beq.w	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 80045c4:	4a67      	ldr	r2, [pc, #412]	@ (8004764 <HAL_TIM_ConfigClockSource+0x21c>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	f200 80b6 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 80045cc:	4a66      	ldr	r2, [pc, #408]	@ (8004768 <HAL_TIM_ConfigClockSource+0x220>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	f000 80a9 	beq.w	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 80045d4:	4a64      	ldr	r2, [pc, #400]	@ (8004768 <HAL_TIM_ConfigClockSource+0x220>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	f200 80ae 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 80045dc:	4a63      	ldr	r2, [pc, #396]	@ (800476c <HAL_TIM_ConfigClockSource+0x224>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	f000 80a1 	beq.w	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 80045e4:	4a61      	ldr	r2, [pc, #388]	@ (800476c <HAL_TIM_ConfigClockSource+0x224>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	f200 80a6 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 80045ec:	4a60      	ldr	r2, [pc, #384]	@ (8004770 <HAL_TIM_ConfigClockSource+0x228>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	f000 8099 	beq.w	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 80045f4:	4a5e      	ldr	r2, [pc, #376]	@ (8004770 <HAL_TIM_ConfigClockSource+0x228>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	f200 809e 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 80045fc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004600:	f000 8091 	beq.w	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 8004604:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004608:	f200 8096 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 800460c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004610:	f000 8089 	beq.w	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 8004614:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004618:	f200 808e 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 800461c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004620:	d03e      	beq.n	80046a0 <HAL_TIM_ConfigClockSource+0x158>
 8004622:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004626:	f200 8087 	bhi.w	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 800462a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800462e:	f000 8086 	beq.w	800473e <HAL_TIM_ConfigClockSource+0x1f6>
 8004632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004636:	d87f      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 8004638:	2b70      	cmp	r3, #112	@ 0x70
 800463a:	d01a      	beq.n	8004672 <HAL_TIM_ConfigClockSource+0x12a>
 800463c:	2b70      	cmp	r3, #112	@ 0x70
 800463e:	d87b      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 8004640:	2b60      	cmp	r3, #96	@ 0x60
 8004642:	d050      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x19e>
 8004644:	2b60      	cmp	r3, #96	@ 0x60
 8004646:	d877      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 8004648:	2b50      	cmp	r3, #80	@ 0x50
 800464a:	d03c      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x17e>
 800464c:	2b50      	cmp	r3, #80	@ 0x50
 800464e:	d873      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 8004650:	2b40      	cmp	r3, #64	@ 0x40
 8004652:	d058      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x1be>
 8004654:	2b40      	cmp	r3, #64	@ 0x40
 8004656:	d86f      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 8004658:	2b30      	cmp	r3, #48	@ 0x30
 800465a:	d064      	beq.n	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 800465c:	2b30      	cmp	r3, #48	@ 0x30
 800465e:	d86b      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 8004660:	2b20      	cmp	r3, #32
 8004662:	d060      	beq.n	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 8004664:	2b20      	cmp	r3, #32
 8004666:	d867      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
 8004668:	2b00      	cmp	r3, #0
 800466a:	d05c      	beq.n	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 800466c:	2b10      	cmp	r3, #16
 800466e:	d05a      	beq.n	8004726 <HAL_TIM_ConfigClockSource+0x1de>
 8004670:	e062      	b.n	8004738 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004682:	f000 fcf9 	bl	8005078 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004694:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68ba      	ldr	r2, [r7, #8]
 800469c:	609a      	str	r2, [r3, #8]
      break;
 800469e:	e04f      	b.n	8004740 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046b0:	f000 fce2 	bl	8005078 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689a      	ldr	r2, [r3, #8]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046c2:	609a      	str	r2, [r3, #8]
      break;
 80046c4:	e03c      	b.n	8004740 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046d2:	461a      	mov	r2, r3
 80046d4:	f000 fc54 	bl	8004f80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2150      	movs	r1, #80	@ 0x50
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 fcad 	bl	800503e <TIM_ITRx_SetConfig>
      break;
 80046e4:	e02c      	b.n	8004740 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046f2:	461a      	mov	r2, r3
 80046f4:	f000 fc73 	bl	8004fde <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2160      	movs	r1, #96	@ 0x60
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 fc9d 	bl	800503e <TIM_ITRx_SetConfig>
      break;
 8004704:	e01c      	b.n	8004740 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004712:	461a      	mov	r2, r3
 8004714:	f000 fc34 	bl	8004f80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2140      	movs	r1, #64	@ 0x40
 800471e:	4618      	mov	r0, r3
 8004720:	f000 fc8d 	bl	800503e <TIM_ITRx_SetConfig>
      break;
 8004724:	e00c      	b.n	8004740 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4619      	mov	r1, r3
 8004730:	4610      	mov	r0, r2
 8004732:	f000 fc84 	bl	800503e <TIM_ITRx_SetConfig>
      break;
 8004736:	e003      	b.n	8004740 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	73fb      	strb	r3, [r7, #15]
      break;
 800473c:	e000      	b.n	8004740 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800473e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004750:	7bfb      	ldrb	r3, [r7, #15]
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	00100070 	.word	0x00100070
 8004760:	00100060 	.word	0x00100060
 8004764:	00100050 	.word	0x00100050
 8004768:	00100040 	.word	0x00100040
 800476c:	00100030 	.word	0x00100030
 8004770:	00100020 	.word	0x00100020

08004774 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a4c      	ldr	r2, [pc, #304]	@ (8004908 <TIM_Base_SetConfig+0x144>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d017      	beq.n	800480c <TIM_Base_SetConfig+0x48>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047e2:	d013      	beq.n	800480c <TIM_Base_SetConfig+0x48>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a49      	ldr	r2, [pc, #292]	@ (800490c <TIM_Base_SetConfig+0x148>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d00f      	beq.n	800480c <TIM_Base_SetConfig+0x48>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a48      	ldr	r2, [pc, #288]	@ (8004910 <TIM_Base_SetConfig+0x14c>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d00b      	beq.n	800480c <TIM_Base_SetConfig+0x48>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a47      	ldr	r2, [pc, #284]	@ (8004914 <TIM_Base_SetConfig+0x150>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d007      	beq.n	800480c <TIM_Base_SetConfig+0x48>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a46      	ldr	r2, [pc, #280]	@ (8004918 <TIM_Base_SetConfig+0x154>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d003      	beq.n	800480c <TIM_Base_SetConfig+0x48>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a45      	ldr	r2, [pc, #276]	@ (800491c <TIM_Base_SetConfig+0x158>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d108      	bne.n	800481e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004812:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	4313      	orrs	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a39      	ldr	r2, [pc, #228]	@ (8004908 <TIM_Base_SetConfig+0x144>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d023      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800482c:	d01f      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a36      	ldr	r2, [pc, #216]	@ (800490c <TIM_Base_SetConfig+0x148>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d01b      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a35      	ldr	r2, [pc, #212]	@ (8004910 <TIM_Base_SetConfig+0x14c>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d017      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a34      	ldr	r2, [pc, #208]	@ (8004914 <TIM_Base_SetConfig+0x150>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d013      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a33      	ldr	r2, [pc, #204]	@ (8004918 <TIM_Base_SetConfig+0x154>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d00f      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a33      	ldr	r2, [pc, #204]	@ (8004920 <TIM_Base_SetConfig+0x15c>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00b      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a32      	ldr	r2, [pc, #200]	@ (8004924 <TIM_Base_SetConfig+0x160>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d007      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a31      	ldr	r2, [pc, #196]	@ (8004928 <TIM_Base_SetConfig+0x164>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d003      	beq.n	800486e <TIM_Base_SetConfig+0xaa>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a2c      	ldr	r2, [pc, #176]	@ (800491c <TIM_Base_SetConfig+0x158>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d108      	bne.n	8004880 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	4313      	orrs	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	4313      	orrs	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	689a      	ldr	r2, [r3, #8]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a18      	ldr	r2, [pc, #96]	@ (8004908 <TIM_Base_SetConfig+0x144>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d013      	beq.n	80048d4 <TIM_Base_SetConfig+0x110>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004918 <TIM_Base_SetConfig+0x154>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00f      	beq.n	80048d4 <TIM_Base_SetConfig+0x110>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a1a      	ldr	r2, [pc, #104]	@ (8004920 <TIM_Base_SetConfig+0x15c>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d00b      	beq.n	80048d4 <TIM_Base_SetConfig+0x110>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a19      	ldr	r2, [pc, #100]	@ (8004924 <TIM_Base_SetConfig+0x160>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d007      	beq.n	80048d4 <TIM_Base_SetConfig+0x110>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a18      	ldr	r2, [pc, #96]	@ (8004928 <TIM_Base_SetConfig+0x164>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d003      	beq.n	80048d4 <TIM_Base_SetConfig+0x110>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a13      	ldr	r2, [pc, #76]	@ (800491c <TIM_Base_SetConfig+0x158>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d103      	bne.n	80048dc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d105      	bne.n	80048fa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f023 0201 	bic.w	r2, r3, #1
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	611a      	str	r2, [r3, #16]
  }
}
 80048fa:	bf00      	nop
 80048fc:	3714      	adds	r7, #20
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	40012c00 	.word	0x40012c00
 800490c:	40000400 	.word	0x40000400
 8004910:	40000800 	.word	0x40000800
 8004914:	40000c00 	.word	0x40000c00
 8004918:	40013400 	.word	0x40013400
 800491c:	40015000 	.word	0x40015000
 8004920:	40014000 	.word	0x40014000
 8004924:	40014400 	.word	0x40014400
 8004928:	40014800 	.word	0x40014800

0800492c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	f023 0201 	bic.w	r2, r3, #1
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800495a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800495e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f023 0303 	bic.w	r3, r3, #3
 8004966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f023 0302 	bic.w	r3, r3, #2
 8004978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	4313      	orrs	r3, r2
 8004982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a30      	ldr	r2, [pc, #192]	@ (8004a48 <TIM_OC1_SetConfig+0x11c>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d013      	beq.n	80049b4 <TIM_OC1_SetConfig+0x88>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a2f      	ldr	r2, [pc, #188]	@ (8004a4c <TIM_OC1_SetConfig+0x120>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d00f      	beq.n	80049b4 <TIM_OC1_SetConfig+0x88>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a2e      	ldr	r2, [pc, #184]	@ (8004a50 <TIM_OC1_SetConfig+0x124>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d00b      	beq.n	80049b4 <TIM_OC1_SetConfig+0x88>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a2d      	ldr	r2, [pc, #180]	@ (8004a54 <TIM_OC1_SetConfig+0x128>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d007      	beq.n	80049b4 <TIM_OC1_SetConfig+0x88>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a2c      	ldr	r2, [pc, #176]	@ (8004a58 <TIM_OC1_SetConfig+0x12c>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d003      	beq.n	80049b4 <TIM_OC1_SetConfig+0x88>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a2b      	ldr	r2, [pc, #172]	@ (8004a5c <TIM_OC1_SetConfig+0x130>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d10c      	bne.n	80049ce <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f023 0308 	bic.w	r3, r3, #8
 80049ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	f023 0304 	bic.w	r3, r3, #4
 80049cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a48 <TIM_OC1_SetConfig+0x11c>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d013      	beq.n	80049fe <TIM_OC1_SetConfig+0xd2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a1c      	ldr	r2, [pc, #112]	@ (8004a4c <TIM_OC1_SetConfig+0x120>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d00f      	beq.n	80049fe <TIM_OC1_SetConfig+0xd2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004a50 <TIM_OC1_SetConfig+0x124>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00b      	beq.n	80049fe <TIM_OC1_SetConfig+0xd2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004a54 <TIM_OC1_SetConfig+0x128>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d007      	beq.n	80049fe <TIM_OC1_SetConfig+0xd2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a19      	ldr	r2, [pc, #100]	@ (8004a58 <TIM_OC1_SetConfig+0x12c>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d003      	beq.n	80049fe <TIM_OC1_SetConfig+0xd2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a18      	ldr	r2, [pc, #96]	@ (8004a5c <TIM_OC1_SetConfig+0x130>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d111      	bne.n	8004a22 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	621a      	str	r2, [r3, #32]
}
 8004a3c:	bf00      	nop
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40012c00 	.word	0x40012c00
 8004a4c:	40013400 	.word	0x40013400
 8004a50:	40014000 	.word	0x40014000
 8004a54:	40014400 	.word	0x40014400
 8004a58:	40014800 	.word	0x40014800
 8004a5c:	40015000 	.word	0x40015000

08004a60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b087      	sub	sp, #28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a1b      	ldr	r3, [r3, #32]
 8004a74:	f023 0210 	bic.w	r2, r3, #16
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	021b      	lsls	r3, r3, #8
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f023 0320 	bic.w	r3, r3, #32
 8004aae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a2c      	ldr	r2, [pc, #176]	@ (8004b70 <TIM_OC2_SetConfig+0x110>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d007      	beq.n	8004ad4 <TIM_OC2_SetConfig+0x74>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a2b      	ldr	r2, [pc, #172]	@ (8004b74 <TIM_OC2_SetConfig+0x114>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d003      	beq.n	8004ad4 <TIM_OC2_SetConfig+0x74>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a2a      	ldr	r2, [pc, #168]	@ (8004b78 <TIM_OC2_SetConfig+0x118>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d10d      	bne.n	8004af0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	011b      	lsls	r3, r3, #4
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a1f      	ldr	r2, [pc, #124]	@ (8004b70 <TIM_OC2_SetConfig+0x110>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d013      	beq.n	8004b20 <TIM_OC2_SetConfig+0xc0>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a1e      	ldr	r2, [pc, #120]	@ (8004b74 <TIM_OC2_SetConfig+0x114>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d00f      	beq.n	8004b20 <TIM_OC2_SetConfig+0xc0>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a1e      	ldr	r2, [pc, #120]	@ (8004b7c <TIM_OC2_SetConfig+0x11c>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d00b      	beq.n	8004b20 <TIM_OC2_SetConfig+0xc0>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8004b80 <TIM_OC2_SetConfig+0x120>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d007      	beq.n	8004b20 <TIM_OC2_SetConfig+0xc0>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a1c      	ldr	r2, [pc, #112]	@ (8004b84 <TIM_OC2_SetConfig+0x124>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d003      	beq.n	8004b20 <TIM_OC2_SetConfig+0xc0>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a17      	ldr	r2, [pc, #92]	@ (8004b78 <TIM_OC2_SetConfig+0x118>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d113      	bne.n	8004b48 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	695b      	ldr	r3, [r3, #20]
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685a      	ldr	r2, [r3, #4]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	621a      	str	r2, [r3, #32]
}
 8004b62:	bf00      	nop
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	40012c00 	.word	0x40012c00
 8004b74:	40013400 	.word	0x40013400
 8004b78:	40015000 	.word	0x40015000
 8004b7c:	40014000 	.word	0x40014000
 8004b80:	40014400 	.word	0x40014400
 8004b84:	40014800 	.word	0x40014800

08004b88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0303 	bic.w	r3, r3, #3
 8004bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	021b      	lsls	r3, r3, #8
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a2b      	ldr	r2, [pc, #172]	@ (8004c94 <TIM_OC3_SetConfig+0x10c>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d007      	beq.n	8004bfa <TIM_OC3_SetConfig+0x72>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a2a      	ldr	r2, [pc, #168]	@ (8004c98 <TIM_OC3_SetConfig+0x110>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d003      	beq.n	8004bfa <TIM_OC3_SetConfig+0x72>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a29      	ldr	r2, [pc, #164]	@ (8004c9c <TIM_OC3_SetConfig+0x114>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d10d      	bne.n	8004c16 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	021b      	lsls	r3, r3, #8
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a1e      	ldr	r2, [pc, #120]	@ (8004c94 <TIM_OC3_SetConfig+0x10c>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d013      	beq.n	8004c46 <TIM_OC3_SetConfig+0xbe>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a1d      	ldr	r2, [pc, #116]	@ (8004c98 <TIM_OC3_SetConfig+0x110>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d00f      	beq.n	8004c46 <TIM_OC3_SetConfig+0xbe>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a1d      	ldr	r2, [pc, #116]	@ (8004ca0 <TIM_OC3_SetConfig+0x118>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d00b      	beq.n	8004c46 <TIM_OC3_SetConfig+0xbe>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca4 <TIM_OC3_SetConfig+0x11c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d007      	beq.n	8004c46 <TIM_OC3_SetConfig+0xbe>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a1b      	ldr	r2, [pc, #108]	@ (8004ca8 <TIM_OC3_SetConfig+0x120>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d003      	beq.n	8004c46 <TIM_OC3_SetConfig+0xbe>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a16      	ldr	r2, [pc, #88]	@ (8004c9c <TIM_OC3_SetConfig+0x114>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d113      	bne.n	8004c6e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	011b      	lsls	r3, r3, #4
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	011b      	lsls	r3, r3, #4
 8004c68:	693a      	ldr	r2, [r7, #16]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	621a      	str	r2, [r3, #32]
}
 8004c88:	bf00      	nop
 8004c8a:	371c      	adds	r7, #28
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	40012c00 	.word	0x40012c00
 8004c98:	40013400 	.word	0x40013400
 8004c9c:	40015000 	.word	0x40015000
 8004ca0:	40014000 	.word	0x40014000
 8004ca4:	40014400 	.word	0x40014400
 8004ca8:	40014800 	.word	0x40014800

08004cac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b087      	sub	sp, #28
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	021b      	lsls	r3, r3, #8
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	031b      	lsls	r3, r3, #12
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a2c      	ldr	r2, [pc, #176]	@ (8004dbc <TIM_OC4_SetConfig+0x110>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d007      	beq.n	8004d20 <TIM_OC4_SetConfig+0x74>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a2b      	ldr	r2, [pc, #172]	@ (8004dc0 <TIM_OC4_SetConfig+0x114>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d003      	beq.n	8004d20 <TIM_OC4_SetConfig+0x74>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8004dc4 <TIM_OC4_SetConfig+0x118>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d10d      	bne.n	8004d3c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004d26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	031b      	lsls	r3, r3, #12
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8004dbc <TIM_OC4_SetConfig+0x110>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d013      	beq.n	8004d6c <TIM_OC4_SetConfig+0xc0>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a1e      	ldr	r2, [pc, #120]	@ (8004dc0 <TIM_OC4_SetConfig+0x114>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d00f      	beq.n	8004d6c <TIM_OC4_SetConfig+0xc0>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004dc8 <TIM_OC4_SetConfig+0x11c>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d00b      	beq.n	8004d6c <TIM_OC4_SetConfig+0xc0>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a1d      	ldr	r2, [pc, #116]	@ (8004dcc <TIM_OC4_SetConfig+0x120>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d007      	beq.n	8004d6c <TIM_OC4_SetConfig+0xc0>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a1c      	ldr	r2, [pc, #112]	@ (8004dd0 <TIM_OC4_SetConfig+0x124>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d003      	beq.n	8004d6c <TIM_OC4_SetConfig+0xc0>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a17      	ldr	r2, [pc, #92]	@ (8004dc4 <TIM_OC4_SetConfig+0x118>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d113      	bne.n	8004d94 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d72:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004d7a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	019b      	lsls	r3, r3, #6
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	019b      	lsls	r3, r3, #6
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	621a      	str	r2, [r3, #32]
}
 8004dae:	bf00      	nop
 8004db0:	371c      	adds	r7, #28
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	40012c00 	.word	0x40012c00
 8004dc0:	40013400 	.word	0x40013400
 8004dc4:	40015000 	.word	0x40015000
 8004dc8:	40014000 	.word	0x40014000
 8004dcc:	40014400 	.word	0x40014400
 8004dd0:	40014800 	.word	0x40014800

08004dd4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b087      	sub	sp, #28
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a1b      	ldr	r3, [r3, #32]
 8004de8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004e18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	041b      	lsls	r3, r3, #16
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a19      	ldr	r2, [pc, #100]	@ (8004e90 <TIM_OC5_SetConfig+0xbc>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d013      	beq.n	8004e56 <TIM_OC5_SetConfig+0x82>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a18      	ldr	r2, [pc, #96]	@ (8004e94 <TIM_OC5_SetConfig+0xc0>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d00f      	beq.n	8004e56 <TIM_OC5_SetConfig+0x82>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a17      	ldr	r2, [pc, #92]	@ (8004e98 <TIM_OC5_SetConfig+0xc4>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d00b      	beq.n	8004e56 <TIM_OC5_SetConfig+0x82>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a16      	ldr	r2, [pc, #88]	@ (8004e9c <TIM_OC5_SetConfig+0xc8>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d007      	beq.n	8004e56 <TIM_OC5_SetConfig+0x82>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a15      	ldr	r2, [pc, #84]	@ (8004ea0 <TIM_OC5_SetConfig+0xcc>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d003      	beq.n	8004e56 <TIM_OC5_SetConfig+0x82>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a14      	ldr	r2, [pc, #80]	@ (8004ea4 <TIM_OC5_SetConfig+0xd0>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d109      	bne.n	8004e6a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e5c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	021b      	lsls	r3, r3, #8
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	621a      	str	r2, [r3, #32]
}
 8004e84:	bf00      	nop
 8004e86:	371c      	adds	r7, #28
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr
 8004e90:	40012c00 	.word	0x40012c00
 8004e94:	40013400 	.word	0x40013400
 8004e98:	40014000 	.word	0x40014000
 8004e9c:	40014400 	.word	0x40014400
 8004ea0:	40014800 	.word	0x40014800
 8004ea4:	40015000 	.word	0x40015000

08004ea8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ed6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	021b      	lsls	r3, r3, #8
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004eee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	051b      	lsls	r3, r3, #20
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a1a      	ldr	r2, [pc, #104]	@ (8004f68 <TIM_OC6_SetConfig+0xc0>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d013      	beq.n	8004f2c <TIM_OC6_SetConfig+0x84>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a19      	ldr	r2, [pc, #100]	@ (8004f6c <TIM_OC6_SetConfig+0xc4>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d00f      	beq.n	8004f2c <TIM_OC6_SetConfig+0x84>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a18      	ldr	r2, [pc, #96]	@ (8004f70 <TIM_OC6_SetConfig+0xc8>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d00b      	beq.n	8004f2c <TIM_OC6_SetConfig+0x84>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a17      	ldr	r2, [pc, #92]	@ (8004f74 <TIM_OC6_SetConfig+0xcc>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d007      	beq.n	8004f2c <TIM_OC6_SetConfig+0x84>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a16      	ldr	r2, [pc, #88]	@ (8004f78 <TIM_OC6_SetConfig+0xd0>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d003      	beq.n	8004f2c <TIM_OC6_SetConfig+0x84>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a15      	ldr	r2, [pc, #84]	@ (8004f7c <TIM_OC6_SetConfig+0xd4>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d109      	bne.n	8004f40 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f32:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	695b      	ldr	r3, [r3, #20]
 8004f38:	029b      	lsls	r3, r3, #10
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	697a      	ldr	r2, [r7, #20]
 8004f44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	621a      	str	r2, [r3, #32]
}
 8004f5a:	bf00      	nop
 8004f5c:	371c      	adds	r7, #28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40012c00 	.word	0x40012c00
 8004f6c:	40013400 	.word	0x40013400
 8004f70:	40014000 	.word	0x40014000
 8004f74:	40014400 	.word	0x40014400
 8004f78:	40014800 	.word	0x40014800
 8004f7c:	40015000 	.word	0x40015000

08004f80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b087      	sub	sp, #28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	f023 0201 	bic.w	r2, r3, #1
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004faa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	011b      	lsls	r3, r3, #4
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	f023 030a 	bic.w	r3, r3, #10
 8004fbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	621a      	str	r2, [r3, #32]
}
 8004fd2:	bf00      	nop
 8004fd4:	371c      	adds	r7, #28
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr

08004fde <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fde:	b480      	push	{r7}
 8004fe0:	b087      	sub	sp, #28
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	60f8      	str	r0, [r7, #12]
 8004fe6:	60b9      	str	r1, [r7, #8]
 8004fe8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6a1b      	ldr	r3, [r3, #32]
 8004fee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6a1b      	ldr	r3, [r3, #32]
 8004ff4:	f023 0210 	bic.w	r2, r3, #16
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005008:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	031b      	lsls	r3, r3, #12
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	4313      	orrs	r3, r2
 8005012:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800501a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	011b      	lsls	r3, r3, #4
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	4313      	orrs	r3, r2
 8005024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	697a      	ldr	r2, [r7, #20]
 8005030:	621a      	str	r2, [r3, #32]
}
 8005032:	bf00      	nop
 8005034:	371c      	adds	r7, #28
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800503e:	b480      	push	{r7}
 8005040:	b085      	sub	sp, #20
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
 8005046:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005054:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005058:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4313      	orrs	r3, r2
 8005060:	f043 0307 	orr.w	r3, r3, #7
 8005064:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	609a      	str	r2, [r3, #8]
}
 800506c:	bf00      	nop
 800506e:	3714      	adds	r7, #20
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005078:	b480      	push	{r7}
 800507a:	b087      	sub	sp, #28
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
 8005084:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005092:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	021a      	lsls	r2, r3, #8
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	431a      	orrs	r2, r3
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	4313      	orrs	r3, r2
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	609a      	str	r2, [r3, #8]
}
 80050ac:	bf00      	nop
 80050ae:	371c      	adds	r7, #28
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b087      	sub	sp, #28
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f003 031f 	and.w	r3, r3, #31
 80050ca:	2201      	movs	r2, #1
 80050cc:	fa02 f303 	lsl.w	r3, r2, r3
 80050d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a1a      	ldr	r2, [r3, #32]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	43db      	mvns	r3, r3
 80050da:	401a      	ands	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a1a      	ldr	r2, [r3, #32]
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	6879      	ldr	r1, [r7, #4]
 80050ec:	fa01 f303 	lsl.w	r3, r1, r3
 80050f0:	431a      	orrs	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	621a      	str	r2, [r3, #32]
}
 80050f6:	bf00      	nop
 80050f8:	371c      	adds	r7, #28
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
	...

08005104 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d109      	bne.n	8005128 <HAL_TIMEx_PWMN_Start+0x24>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b01      	cmp	r3, #1
 800511e:	bf14      	ite	ne
 8005120:	2301      	movne	r3, #1
 8005122:	2300      	moveq	r3, #0
 8005124:	b2db      	uxtb	r3, r3
 8005126:	e022      	b.n	800516e <HAL_TIMEx_PWMN_Start+0x6a>
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	2b04      	cmp	r3, #4
 800512c:	d109      	bne.n	8005142 <HAL_TIMEx_PWMN_Start+0x3e>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b01      	cmp	r3, #1
 8005138:	bf14      	ite	ne
 800513a:	2301      	movne	r3, #1
 800513c:	2300      	moveq	r3, #0
 800513e:	b2db      	uxtb	r3, r3
 8005140:	e015      	b.n	800516e <HAL_TIMEx_PWMN_Start+0x6a>
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b08      	cmp	r3, #8
 8005146:	d109      	bne.n	800515c <HAL_TIMEx_PWMN_Start+0x58>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800514e:	b2db      	uxtb	r3, r3
 8005150:	2b01      	cmp	r3, #1
 8005152:	bf14      	ite	ne
 8005154:	2301      	movne	r3, #1
 8005156:	2300      	moveq	r3, #0
 8005158:	b2db      	uxtb	r3, r3
 800515a:	e008      	b.n	800516e <HAL_TIMEx_PWMN_Start+0x6a>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b01      	cmp	r3, #1
 8005166:	bf14      	ite	ne
 8005168:	2301      	movne	r3, #1
 800516a:	2300      	moveq	r3, #0
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e073      	b.n	800525e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d104      	bne.n	8005186 <HAL_TIMEx_PWMN_Start+0x82>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005184:	e013      	b.n	80051ae <HAL_TIMEx_PWMN_Start+0xaa>
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	2b04      	cmp	r3, #4
 800518a:	d104      	bne.n	8005196 <HAL_TIMEx_PWMN_Start+0x92>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2202      	movs	r2, #2
 8005190:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005194:	e00b      	b.n	80051ae <HAL_TIMEx_PWMN_Start+0xaa>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b08      	cmp	r3, #8
 800519a:	d104      	bne.n	80051a6 <HAL_TIMEx_PWMN_Start+0xa2>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2202      	movs	r2, #2
 80051a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80051a4:	e003      	b.n	80051ae <HAL_TIMEx_PWMN_Start+0xaa>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2202      	movs	r2, #2
 80051aa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2204      	movs	r2, #4
 80051b4:	6839      	ldr	r1, [r7, #0]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 f9e9 	bl	800558e <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a25      	ldr	r2, [pc, #148]	@ (8005268 <HAL_TIMEx_PWMN_Start+0x164>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d022      	beq.n	800521c <HAL_TIMEx_PWMN_Start+0x118>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051de:	d01d      	beq.n	800521c <HAL_TIMEx_PWMN_Start+0x118>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a21      	ldr	r2, [pc, #132]	@ (800526c <HAL_TIMEx_PWMN_Start+0x168>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d018      	beq.n	800521c <HAL_TIMEx_PWMN_Start+0x118>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a20      	ldr	r2, [pc, #128]	@ (8005270 <HAL_TIMEx_PWMN_Start+0x16c>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d013      	beq.n	800521c <HAL_TIMEx_PWMN_Start+0x118>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a1e      	ldr	r2, [pc, #120]	@ (8005274 <HAL_TIMEx_PWMN_Start+0x170>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00e      	beq.n	800521c <HAL_TIMEx_PWMN_Start+0x118>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a1d      	ldr	r2, [pc, #116]	@ (8005278 <HAL_TIMEx_PWMN_Start+0x174>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d009      	beq.n	800521c <HAL_TIMEx_PWMN_Start+0x118>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1b      	ldr	r2, [pc, #108]	@ (800527c <HAL_TIMEx_PWMN_Start+0x178>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d004      	beq.n	800521c <HAL_TIMEx_PWMN_Start+0x118>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a1a      	ldr	r2, [pc, #104]	@ (8005280 <HAL_TIMEx_PWMN_Start+0x17c>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d115      	bne.n	8005248 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	689a      	ldr	r2, [r3, #8]
 8005222:	4b18      	ldr	r3, [pc, #96]	@ (8005284 <HAL_TIMEx_PWMN_Start+0x180>)
 8005224:	4013      	ands	r3, r2
 8005226:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2b06      	cmp	r3, #6
 800522c:	d015      	beq.n	800525a <HAL_TIMEx_PWMN_Start+0x156>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005234:	d011      	beq.n	800525a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f042 0201 	orr.w	r2, r2, #1
 8005244:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005246:	e008      	b.n	800525a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f042 0201 	orr.w	r2, r2, #1
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	e000      	b.n	800525c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800525a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3710      	adds	r7, #16
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40012c00 	.word	0x40012c00
 800526c:	40000400 	.word	0x40000400
 8005270:	40000800 	.word	0x40000800
 8005274:	40000c00 	.word	0x40000c00
 8005278:	40013400 	.word	0x40013400
 800527c:	40014000 	.word	0x40014000
 8005280:	40015000 	.word	0x40015000
 8005284:	00010007 	.word	0x00010007

08005288 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800529c:	2302      	movs	r3, #2
 800529e:	e074      	b.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a34      	ldr	r2, [pc, #208]	@ (8005398 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d009      	beq.n	80052de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a33      	ldr	r2, [pc, #204]	@ (800539c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d004      	beq.n	80052de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a31      	ldr	r2, [pc, #196]	@ (80053a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d108      	bne.n	80052f0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80052e4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80052f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a21      	ldr	r2, [pc, #132]	@ (8005398 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d022      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005320:	d01d      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a1f      	ldr	r2, [pc, #124]	@ (80053a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d018      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a1d      	ldr	r2, [pc, #116]	@ (80053a8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d013      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a1c      	ldr	r2, [pc, #112]	@ (80053ac <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00e      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a15      	ldr	r2, [pc, #84]	@ (800539c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d009      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a18      	ldr	r2, [pc, #96]	@ (80053b0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d004      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a11      	ldr	r2, [pc, #68]	@ (80053a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d10c      	bne.n	8005378 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005364:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	4313      	orrs	r3, r2
 800536e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3714      	adds	r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	40012c00 	.word	0x40012c00
 800539c:	40013400 	.word	0x40013400
 80053a0:	40015000 	.word	0x40015000
 80053a4:	40000400 	.word	0x40000400
 80053a8:	40000800 	.word	0x40000800
 80053ac:	40000c00 	.word	0x40000c00
 80053b0:	40014000 	.word	0x40014000

080053b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80053be:	2300      	movs	r3, #0
 80053c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d101      	bne.n	80053d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80053cc:	2302      	movs	r3, #2
 80053ce:	e078      	b.n	80054c2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	4313      	orrs	r3, r2
 8005400:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4313      	orrs	r3, r2
 800540e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	4313      	orrs	r3, r2
 800541c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	695b      	ldr	r3, [r3, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005436:	4313      	orrs	r3, r2
 8005438:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	041b      	lsls	r3, r3, #16
 8005446:	4313      	orrs	r3, r2
 8005448:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	69db      	ldr	r3, [r3, #28]
 8005454:	4313      	orrs	r3, r2
 8005456:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a1c      	ldr	r2, [pc, #112]	@ (80054d0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d009      	beq.n	8005476 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a1b      	ldr	r2, [pc, #108]	@ (80054d4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d004      	beq.n	8005476 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a19      	ldr	r2, [pc, #100]	@ (80054d8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d11c      	bne.n	80054b0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005480:	051b      	lsls	r3, r3, #20
 8005482:	4313      	orrs	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	4313      	orrs	r3, r2
 8005492:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	4313      	orrs	r3, r2
 80054a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ac:	4313      	orrs	r3, r2
 80054ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40012c00 	.word	0x40012c00
 80054d4:	40013400 	.word	0x40013400
 80054d8:	40015000 	.word	0x40015000

080054dc <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80054f2:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	370c      	adds	r7, #12
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005502:	b480      	push	{r7}
 8005504:	b083      	sub	sp, #12
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800550a:	bf00      	nop
 800550c:	370c      	adds	r7, #12
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr

08005516 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005516:	b480      	push	{r7}
 8005518:	b083      	sub	sp, #12
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800551e:	bf00      	nop
 8005520:	370c      	adds	r7, #12
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800552a:	b480      	push	{r7}
 800552c:	b083      	sub	sp, #12
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005532:	bf00      	nop
 8005534:	370c      	adds	r7, #12
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005546:	bf00      	nop
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800555a:	bf00      	nop
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005566:	b480      	push	{r7}
 8005568:	b083      	sub	sp, #12
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800558e:	b480      	push	{r7}
 8005590:	b087      	sub	sp, #28
 8005592:	af00      	add	r7, sp, #0
 8005594:	60f8      	str	r0, [r7, #12]
 8005596:	60b9      	str	r1, [r7, #8]
 8005598:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	f003 030f 	and.w	r3, r3, #15
 80055a0:	2204      	movs	r2, #4
 80055a2:	fa02 f303 	lsl.w	r3, r2, r3
 80055a6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6a1a      	ldr	r2, [r3, #32]
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	43db      	mvns	r3, r3
 80055b0:	401a      	ands	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6a1a      	ldr	r2, [r3, #32]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f003 030f 	and.w	r3, r3, #15
 80055c0:	6879      	ldr	r1, [r7, #4]
 80055c2:	fa01 f303 	lsl.w	r3, r1, r3
 80055c6:	431a      	orrs	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	621a      	str	r2, [r3, #32]
}
 80055cc:	bf00      	nop
 80055ce:	371c      	adds	r7, #28
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d101      	bne.n	80055ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e042      	b.n	8005670 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d106      	bne.n	8005602 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7fb ff35 	bl	800146c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2224      	movs	r2, #36	@ 0x24
 8005606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f022 0201 	bic.w	r2, r2, #1
 8005618:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800561e:	2b00      	cmp	r3, #0
 8005620:	d002      	beq.n	8005628 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 ff12 	bl	800644c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 fc13 	bl	8005e54 <UART_SetConfig>
 800562e:	4603      	mov	r3, r0
 8005630:	2b01      	cmp	r3, #1
 8005632:	d101      	bne.n	8005638 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e01b      	b.n	8005670 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005646:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689a      	ldr	r2, [r3, #8]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005656:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0201 	orr.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 ff91 	bl	8006590 <UART_CheckIdleState>
 800566e:	4603      	mov	r3, r0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3708      	adds	r7, #8
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b08a      	sub	sp, #40	@ 0x28
 800567c:	af02      	add	r7, sp, #8
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	603b      	str	r3, [r7, #0]
 8005684:	4613      	mov	r3, r2
 8005686:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800568e:	2b20      	cmp	r3, #32
 8005690:	d17b      	bne.n	800578a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <HAL_UART_Transmit+0x26>
 8005698:	88fb      	ldrh	r3, [r7, #6]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e074      	b.n	800578c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2221      	movs	r2, #33	@ 0x21
 80056ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056b2:	f7fb ffeb 	bl	800168c <HAL_GetTick>
 80056b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	88fa      	ldrh	r2, [r7, #6]
 80056bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	88fa      	ldrh	r2, [r7, #6]
 80056c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056d0:	d108      	bne.n	80056e4 <HAL_UART_Transmit+0x6c>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d104      	bne.n	80056e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056da:	2300      	movs	r3, #0
 80056dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	61bb      	str	r3, [r7, #24]
 80056e2:	e003      	b.n	80056ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056e8:	2300      	movs	r3, #0
 80056ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056ec:	e030      	b.n	8005750 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2200      	movs	r2, #0
 80056f6:	2180      	movs	r1, #128	@ 0x80
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fff3 	bl	80066e4 <UART_WaitOnFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d005      	beq.n	8005710 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e03d      	b.n	800578c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d10b      	bne.n	800572e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	881b      	ldrh	r3, [r3, #0]
 800571a:	461a      	mov	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005724:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	3302      	adds	r3, #2
 800572a:	61bb      	str	r3, [r7, #24]
 800572c:	e007      	b.n	800573e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	781a      	ldrb	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	3301      	adds	r3, #1
 800573c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005744:	b29b      	uxth	r3, r3
 8005746:	3b01      	subs	r3, #1
 8005748:	b29a      	uxth	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005756:	b29b      	uxth	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1c8      	bne.n	80056ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	2200      	movs	r2, #0
 8005764:	2140      	movs	r1, #64	@ 0x40
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f000 ffbc 	bl	80066e4 <UART_WaitOnFlagUntilTimeout>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d005      	beq.n	800577e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2220      	movs	r2, #32
 8005776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e006      	b.n	800578c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2220      	movs	r2, #32
 8005782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005786:	2300      	movs	r3, #0
 8005788:	e000      	b.n	800578c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800578a:	2302      	movs	r3, #2
  }
}
 800578c:	4618      	mov	r0, r3
 800578e:	3720      	adds	r7, #32
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b0ba      	sub	sp, #232	@ 0xe8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	69db      	ldr	r3, [r3, #28]
 80057a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80057ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80057be:	f640 030f 	movw	r3, #2063	@ 0x80f
 80057c2:	4013      	ands	r3, r2
 80057c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80057c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d11b      	bne.n	8005808 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80057d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d4:	f003 0320 	and.w	r3, r3, #32
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d015      	beq.n	8005808 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80057dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057e0:	f003 0320 	and.w	r3, r3, #32
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d105      	bne.n	80057f4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80057e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d009      	beq.n	8005808 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 8300 	beq.w	8005dfe <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	4798      	blx	r3
      }
      return;
 8005806:	e2fa      	b.n	8005dfe <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005808:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 8123 	beq.w	8005a58 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005812:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005816:	4b8d      	ldr	r3, [pc, #564]	@ (8005a4c <HAL_UART_IRQHandler+0x2b8>)
 8005818:	4013      	ands	r3, r2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d106      	bne.n	800582c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800581e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005822:	4b8b      	ldr	r3, [pc, #556]	@ (8005a50 <HAL_UART_IRQHandler+0x2bc>)
 8005824:	4013      	ands	r3, r2
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 8116 	beq.w	8005a58 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800582c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	2b00      	cmp	r3, #0
 8005836:	d011      	beq.n	800585c <HAL_UART_IRQHandler+0xc8>
 8005838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800583c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00b      	beq.n	800585c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2201      	movs	r2, #1
 800584a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005852:	f043 0201 	orr.w	r2, r3, #1
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800585c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005860:	f003 0302 	and.w	r3, r3, #2
 8005864:	2b00      	cmp	r3, #0
 8005866:	d011      	beq.n	800588c <HAL_UART_IRQHandler+0xf8>
 8005868:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00b      	beq.n	800588c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2202      	movs	r2, #2
 800587a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005882:	f043 0204 	orr.w	r2, r3, #4
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800588c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005890:	f003 0304 	and.w	r3, r3, #4
 8005894:	2b00      	cmp	r3, #0
 8005896:	d011      	beq.n	80058bc <HAL_UART_IRQHandler+0x128>
 8005898:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00b      	beq.n	80058bc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2204      	movs	r2, #4
 80058aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b2:	f043 0202 	orr.w	r2, r3, #2
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80058bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c0:	f003 0308 	and.w	r3, r3, #8
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d017      	beq.n	80058f8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80058c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058cc:	f003 0320 	and.w	r3, r3, #32
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d105      	bne.n	80058e0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80058d4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80058d8:	4b5c      	ldr	r3, [pc, #368]	@ (8005a4c <HAL_UART_IRQHandler+0x2b8>)
 80058da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00b      	beq.n	80058f8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2208      	movs	r2, #8
 80058e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ee:	f043 0208 	orr.w	r2, r3, #8
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80058f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005900:	2b00      	cmp	r3, #0
 8005902:	d012      	beq.n	800592a <HAL_UART_IRQHandler+0x196>
 8005904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005908:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00c      	beq.n	800592a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005918:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005920:	f043 0220 	orr.w	r2, r3, #32
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005930:	2b00      	cmp	r3, #0
 8005932:	f000 8266 	beq.w	8005e02 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800593a:	f003 0320 	and.w	r3, r3, #32
 800593e:	2b00      	cmp	r3, #0
 8005940:	d013      	beq.n	800596a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005946:	f003 0320 	and.w	r3, r3, #32
 800594a:	2b00      	cmp	r3, #0
 800594c:	d105      	bne.n	800595a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800594e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d007      	beq.n	800596a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800595e:	2b00      	cmp	r3, #0
 8005960:	d003      	beq.n	800596a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005970:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800597e:	2b40      	cmp	r3, #64	@ 0x40
 8005980:	d005      	beq.n	800598e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005982:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005986:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800598a:	2b00      	cmp	r3, #0
 800598c:	d054      	beq.n	8005a38 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f001 f838 	bl	8006a04 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800599e:	2b40      	cmp	r3, #64	@ 0x40
 80059a0:	d146      	bne.n	8005a30 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	3308      	adds	r3, #8
 80059a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059b0:	e853 3f00 	ldrex	r3, [r3]
 80059b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80059b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	3308      	adds	r3, #8
 80059ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80059ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80059d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80059da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80059de:	e841 2300 	strex	r3, r2, [r1]
 80059e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80059e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1d9      	bne.n	80059a2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d017      	beq.n	8005a28 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059fe:	4a15      	ldr	r2, [pc, #84]	@ (8005a54 <HAL_UART_IRQHandler+0x2c0>)
 8005a00:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7fc fe2c 	bl	8002666 <HAL_DMA_Abort_IT>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d019      	beq.n	8005a48 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005a22:	4610      	mov	r0, r2
 8005a24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a26:	e00f      	b.n	8005a48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 fa09 	bl	8005e40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a2e:	e00b      	b.n	8005a48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 fa05 	bl	8005e40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a36:	e007      	b.n	8005a48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 fa01 	bl	8005e40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005a46:	e1dc      	b.n	8005e02 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a48:	bf00      	nop
    return;
 8005a4a:	e1da      	b.n	8005e02 <HAL_UART_IRQHandler+0x66e>
 8005a4c:	10000001 	.word	0x10000001
 8005a50:	04000120 	.word	0x04000120
 8005a54:	08006ad1 	.word	0x08006ad1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	f040 8170 	bne.w	8005d42 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a66:	f003 0310 	and.w	r3, r3, #16
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	f000 8169 	beq.w	8005d42 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a74:	f003 0310 	and.w	r3, r3, #16
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f000 8162 	beq.w	8005d42 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2210      	movs	r2, #16
 8005a84:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a90:	2b40      	cmp	r3, #64	@ 0x40
 8005a92:	f040 80d8 	bne.w	8005c46 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005aa4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 80af 	beq.w	8005c0c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ab4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	f080 80a7 	bcs.w	8005c0c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ac4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0320 	and.w	r3, r3, #32
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f040 8087 	bne.w	8005bea <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ae8:	e853 3f00 	ldrex	r3, [r3]
 8005aec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005af0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005af4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005af8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	461a      	mov	r2, r3
 8005b02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1da      	bne.n	8005adc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	3308      	adds	r3, #8
 8005b2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b30:	e853 3f00 	ldrex	r3, [r3]
 8005b34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b38:	f023 0301 	bic.w	r3, r3, #1
 8005b3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	3308      	adds	r3, #8
 8005b46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b56:	e841 2300 	strex	r3, r2, [r1]
 8005b5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1e1      	bne.n	8005b26 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	3308      	adds	r3, #8
 8005b68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b6c:	e853 3f00 	ldrex	r3, [r3]
 8005b70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	3308      	adds	r3, #8
 8005b82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005b86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005b88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005b8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005b8e:	e841 2300 	strex	r3, r2, [r1]
 8005b92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005b94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1e3      	bne.n	8005b62 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bb0:	e853 3f00 	ldrex	r3, [r3]
 8005bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005bb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bb8:	f023 0310 	bic.w	r3, r3, #16
 8005bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005bca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005bcc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005bd2:	e841 2300 	strex	r3, r2, [r1]
 8005bd6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005bd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1e4      	bne.n	8005ba8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7fc fce5 	bl	80025b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2202      	movs	r2, #2
 8005bee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	4619      	mov	r1, r3
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f7fb fc91 	bl	800152c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c0a:	e0fc      	b.n	8005e06 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c16:	429a      	cmp	r2, r3
 8005c18:	f040 80f5 	bne.w	8005e06 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0320 	and.w	r3, r3, #32
 8005c2a:	2b20      	cmp	r3, #32
 8005c2c:	f040 80eb 	bne.w	8005e06 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fb fc74 	bl	800152c <HAL_UARTEx_RxEventCallback>
      return;
 8005c44:	e0df      	b.n	8005e06 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	f000 80d1 	beq.w	8005e0a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005c68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 80cc 	beq.w	8005e0a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c94:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c9c:	e841 2300 	strex	r3, r2, [r1]
 8005ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e4      	bne.n	8005c72 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	3308      	adds	r3, #8
 8005cae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb2:	e853 3f00 	ldrex	r3, [r3]
 8005cb6:	623b      	str	r3, [r7, #32]
   return(result);
 8005cb8:	6a3b      	ldr	r3, [r7, #32]
 8005cba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cbe:	f023 0301 	bic.w	r3, r3, #1
 8005cc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	3308      	adds	r3, #8
 8005ccc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005cd0:	633a      	str	r2, [r7, #48]	@ 0x30
 8005cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd8:	e841 2300 	strex	r3, r2, [r1]
 8005cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1e1      	bne.n	8005ca8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2220      	movs	r2, #32
 8005ce8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f023 0310 	bic.w	r3, r3, #16
 8005d0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	461a      	mov	r2, r3
 8005d16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d1a:	61fb      	str	r3, [r7, #28]
 8005d1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	69b9      	ldr	r1, [r7, #24]
 8005d20:	69fa      	ldr	r2, [r7, #28]
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	617b      	str	r3, [r7, #20]
   return(result);
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e4      	bne.n	8005cf8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2202      	movs	r2, #2
 8005d32:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d38:	4619      	mov	r1, r3
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7fb fbf6 	bl	800152c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d40:	e063      	b.n	8005e0a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00e      	beq.n	8005d6c <HAL_UART_IRQHandler+0x5d8>
 8005d4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d008      	beq.n	8005d6c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005d62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f001 fc15 	bl	8007594 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005d6a:	e051      	b.n	8005e10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005d6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d014      	beq.n	8005da2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d105      	bne.n	8005d90 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005d84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d008      	beq.n	8005da2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d03a      	beq.n	8005e0e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	4798      	blx	r3
    }
    return;
 8005da0:	e035      	b.n	8005e0e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d009      	beq.n	8005dc2 <HAL_UART_IRQHandler+0x62e>
 8005dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d003      	beq.n	8005dc2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 fe9e 	bl	8006afc <UART_EndTransmit_IT>
    return;
 8005dc0:	e026      	b.n	8005e10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d009      	beq.n	8005de2 <HAL_UART_IRQHandler+0x64e>
 8005dce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dd2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d003      	beq.n	8005de2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f001 fbee 	bl	80075bc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005de0:	e016      	b.n	8005e10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005de6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d010      	beq.n	8005e10 <HAL_UART_IRQHandler+0x67c>
 8005dee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	da0c      	bge.n	8005e10 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f001 fbd6 	bl	80075a8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005dfc:	e008      	b.n	8005e10 <HAL_UART_IRQHandler+0x67c>
      return;
 8005dfe:	bf00      	nop
 8005e00:	e006      	b.n	8005e10 <HAL_UART_IRQHandler+0x67c>
    return;
 8005e02:	bf00      	nop
 8005e04:	e004      	b.n	8005e10 <HAL_UART_IRQHandler+0x67c>
      return;
 8005e06:	bf00      	nop
 8005e08:	e002      	b.n	8005e10 <HAL_UART_IRQHandler+0x67c>
      return;
 8005e0a:	bf00      	nop
 8005e0c:	e000      	b.n	8005e10 <HAL_UART_IRQHandler+0x67c>
    return;
 8005e0e:	bf00      	nop
  }
}
 8005e10:	37e8      	adds	r7, #232	@ 0xe8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop

08005e18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005e34:	bf00      	nop
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e58:	b08c      	sub	sp, #48	@ 0x30
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	689a      	ldr	r2, [r3, #8]
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	431a      	orrs	r2, r3
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	4baa      	ldr	r3, [pc, #680]	@ (800612c <UART_SetConfig+0x2d8>)
 8005e84:	4013      	ands	r3, r2
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	6812      	ldr	r2, [r2, #0]
 8005e8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e8c:	430b      	orrs	r3, r1
 8005e8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	68da      	ldr	r2, [r3, #12]
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a9f      	ldr	r2, [pc, #636]	@ (8006130 <UART_SetConfig+0x2dc>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d004      	beq.n	8005ec0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	6a1b      	ldr	r3, [r3, #32]
 8005eba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005eca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	6812      	ldr	r2, [r2, #0]
 8005ed2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ed4:	430b      	orrs	r3, r1
 8005ed6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ede:	f023 010f 	bic.w	r1, r3, #15
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a90      	ldr	r2, [pc, #576]	@ (8006134 <UART_SetConfig+0x2e0>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d125      	bne.n	8005f44 <UART_SetConfig+0xf0>
 8005ef8:	4b8f      	ldr	r3, [pc, #572]	@ (8006138 <UART_SetConfig+0x2e4>)
 8005efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005efe:	f003 0303 	and.w	r3, r3, #3
 8005f02:	2b03      	cmp	r3, #3
 8005f04:	d81a      	bhi.n	8005f3c <UART_SetConfig+0xe8>
 8005f06:	a201      	add	r2, pc, #4	@ (adr r2, 8005f0c <UART_SetConfig+0xb8>)
 8005f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f0c:	08005f1d 	.word	0x08005f1d
 8005f10:	08005f2d 	.word	0x08005f2d
 8005f14:	08005f25 	.word	0x08005f25
 8005f18:	08005f35 	.word	0x08005f35
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f22:	e116      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005f24:	2302      	movs	r3, #2
 8005f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f2a:	e112      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005f2c:	2304      	movs	r3, #4
 8005f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f32:	e10e      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005f34:	2308      	movs	r3, #8
 8005f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f3a:	e10a      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005f3c:	2310      	movs	r3, #16
 8005f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f42:	e106      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a7c      	ldr	r2, [pc, #496]	@ (800613c <UART_SetConfig+0x2e8>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d138      	bne.n	8005fc0 <UART_SetConfig+0x16c>
 8005f4e:	4b7a      	ldr	r3, [pc, #488]	@ (8006138 <UART_SetConfig+0x2e4>)
 8005f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f54:	f003 030c 	and.w	r3, r3, #12
 8005f58:	2b0c      	cmp	r3, #12
 8005f5a:	d82d      	bhi.n	8005fb8 <UART_SetConfig+0x164>
 8005f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f64 <UART_SetConfig+0x110>)
 8005f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f62:	bf00      	nop
 8005f64:	08005f99 	.word	0x08005f99
 8005f68:	08005fb9 	.word	0x08005fb9
 8005f6c:	08005fb9 	.word	0x08005fb9
 8005f70:	08005fb9 	.word	0x08005fb9
 8005f74:	08005fa9 	.word	0x08005fa9
 8005f78:	08005fb9 	.word	0x08005fb9
 8005f7c:	08005fb9 	.word	0x08005fb9
 8005f80:	08005fb9 	.word	0x08005fb9
 8005f84:	08005fa1 	.word	0x08005fa1
 8005f88:	08005fb9 	.word	0x08005fb9
 8005f8c:	08005fb9 	.word	0x08005fb9
 8005f90:	08005fb9 	.word	0x08005fb9
 8005f94:	08005fb1 	.word	0x08005fb1
 8005f98:	2300      	movs	r3, #0
 8005f9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f9e:	e0d8      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005fa0:	2302      	movs	r3, #2
 8005fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fa6:	e0d4      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005fa8:	2304      	movs	r3, #4
 8005faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fae:	e0d0      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005fb0:	2308      	movs	r3, #8
 8005fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fb6:	e0cc      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005fb8:	2310      	movs	r3, #16
 8005fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fbe:	e0c8      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a5e      	ldr	r2, [pc, #376]	@ (8006140 <UART_SetConfig+0x2ec>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d125      	bne.n	8006016 <UART_SetConfig+0x1c2>
 8005fca:	4b5b      	ldr	r3, [pc, #364]	@ (8006138 <UART_SetConfig+0x2e4>)
 8005fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fd0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005fd4:	2b30      	cmp	r3, #48	@ 0x30
 8005fd6:	d016      	beq.n	8006006 <UART_SetConfig+0x1b2>
 8005fd8:	2b30      	cmp	r3, #48	@ 0x30
 8005fda:	d818      	bhi.n	800600e <UART_SetConfig+0x1ba>
 8005fdc:	2b20      	cmp	r3, #32
 8005fde:	d00a      	beq.n	8005ff6 <UART_SetConfig+0x1a2>
 8005fe0:	2b20      	cmp	r3, #32
 8005fe2:	d814      	bhi.n	800600e <UART_SetConfig+0x1ba>
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <UART_SetConfig+0x19a>
 8005fe8:	2b10      	cmp	r3, #16
 8005fea:	d008      	beq.n	8005ffe <UART_SetConfig+0x1aa>
 8005fec:	e00f      	b.n	800600e <UART_SetConfig+0x1ba>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ff4:	e0ad      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ffc:	e0a9      	b.n	8006152 <UART_SetConfig+0x2fe>
 8005ffe:	2304      	movs	r3, #4
 8006000:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006004:	e0a5      	b.n	8006152 <UART_SetConfig+0x2fe>
 8006006:	2308      	movs	r3, #8
 8006008:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800600c:	e0a1      	b.n	8006152 <UART_SetConfig+0x2fe>
 800600e:	2310      	movs	r3, #16
 8006010:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006014:	e09d      	b.n	8006152 <UART_SetConfig+0x2fe>
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a4a      	ldr	r2, [pc, #296]	@ (8006144 <UART_SetConfig+0x2f0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d125      	bne.n	800606c <UART_SetConfig+0x218>
 8006020:	4b45      	ldr	r3, [pc, #276]	@ (8006138 <UART_SetConfig+0x2e4>)
 8006022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006026:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800602a:	2bc0      	cmp	r3, #192	@ 0xc0
 800602c:	d016      	beq.n	800605c <UART_SetConfig+0x208>
 800602e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006030:	d818      	bhi.n	8006064 <UART_SetConfig+0x210>
 8006032:	2b80      	cmp	r3, #128	@ 0x80
 8006034:	d00a      	beq.n	800604c <UART_SetConfig+0x1f8>
 8006036:	2b80      	cmp	r3, #128	@ 0x80
 8006038:	d814      	bhi.n	8006064 <UART_SetConfig+0x210>
 800603a:	2b00      	cmp	r3, #0
 800603c:	d002      	beq.n	8006044 <UART_SetConfig+0x1f0>
 800603e:	2b40      	cmp	r3, #64	@ 0x40
 8006040:	d008      	beq.n	8006054 <UART_SetConfig+0x200>
 8006042:	e00f      	b.n	8006064 <UART_SetConfig+0x210>
 8006044:	2300      	movs	r3, #0
 8006046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800604a:	e082      	b.n	8006152 <UART_SetConfig+0x2fe>
 800604c:	2302      	movs	r3, #2
 800604e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006052:	e07e      	b.n	8006152 <UART_SetConfig+0x2fe>
 8006054:	2304      	movs	r3, #4
 8006056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800605a:	e07a      	b.n	8006152 <UART_SetConfig+0x2fe>
 800605c:	2308      	movs	r3, #8
 800605e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006062:	e076      	b.n	8006152 <UART_SetConfig+0x2fe>
 8006064:	2310      	movs	r3, #16
 8006066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800606a:	e072      	b.n	8006152 <UART_SetConfig+0x2fe>
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a35      	ldr	r2, [pc, #212]	@ (8006148 <UART_SetConfig+0x2f4>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d12a      	bne.n	80060cc <UART_SetConfig+0x278>
 8006076:	4b30      	ldr	r3, [pc, #192]	@ (8006138 <UART_SetConfig+0x2e4>)
 8006078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800607c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006080:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006084:	d01a      	beq.n	80060bc <UART_SetConfig+0x268>
 8006086:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800608a:	d81b      	bhi.n	80060c4 <UART_SetConfig+0x270>
 800608c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006090:	d00c      	beq.n	80060ac <UART_SetConfig+0x258>
 8006092:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006096:	d815      	bhi.n	80060c4 <UART_SetConfig+0x270>
 8006098:	2b00      	cmp	r3, #0
 800609a:	d003      	beq.n	80060a4 <UART_SetConfig+0x250>
 800609c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060a0:	d008      	beq.n	80060b4 <UART_SetConfig+0x260>
 80060a2:	e00f      	b.n	80060c4 <UART_SetConfig+0x270>
 80060a4:	2300      	movs	r3, #0
 80060a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060aa:	e052      	b.n	8006152 <UART_SetConfig+0x2fe>
 80060ac:	2302      	movs	r3, #2
 80060ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060b2:	e04e      	b.n	8006152 <UART_SetConfig+0x2fe>
 80060b4:	2304      	movs	r3, #4
 80060b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ba:	e04a      	b.n	8006152 <UART_SetConfig+0x2fe>
 80060bc:	2308      	movs	r3, #8
 80060be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060c2:	e046      	b.n	8006152 <UART_SetConfig+0x2fe>
 80060c4:	2310      	movs	r3, #16
 80060c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ca:	e042      	b.n	8006152 <UART_SetConfig+0x2fe>
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a17      	ldr	r2, [pc, #92]	@ (8006130 <UART_SetConfig+0x2dc>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d13a      	bne.n	800614c <UART_SetConfig+0x2f8>
 80060d6:	4b18      	ldr	r3, [pc, #96]	@ (8006138 <UART_SetConfig+0x2e4>)
 80060d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80060e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060e4:	d01a      	beq.n	800611c <UART_SetConfig+0x2c8>
 80060e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060ea:	d81b      	bhi.n	8006124 <UART_SetConfig+0x2d0>
 80060ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060f0:	d00c      	beq.n	800610c <UART_SetConfig+0x2b8>
 80060f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060f6:	d815      	bhi.n	8006124 <UART_SetConfig+0x2d0>
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d003      	beq.n	8006104 <UART_SetConfig+0x2b0>
 80060fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006100:	d008      	beq.n	8006114 <UART_SetConfig+0x2c0>
 8006102:	e00f      	b.n	8006124 <UART_SetConfig+0x2d0>
 8006104:	2300      	movs	r3, #0
 8006106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800610a:	e022      	b.n	8006152 <UART_SetConfig+0x2fe>
 800610c:	2302      	movs	r3, #2
 800610e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006112:	e01e      	b.n	8006152 <UART_SetConfig+0x2fe>
 8006114:	2304      	movs	r3, #4
 8006116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800611a:	e01a      	b.n	8006152 <UART_SetConfig+0x2fe>
 800611c:	2308      	movs	r3, #8
 800611e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006122:	e016      	b.n	8006152 <UART_SetConfig+0x2fe>
 8006124:	2310      	movs	r3, #16
 8006126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800612a:	e012      	b.n	8006152 <UART_SetConfig+0x2fe>
 800612c:	cfff69f3 	.word	0xcfff69f3
 8006130:	40008000 	.word	0x40008000
 8006134:	40013800 	.word	0x40013800
 8006138:	40021000 	.word	0x40021000
 800613c:	40004400 	.word	0x40004400
 8006140:	40004800 	.word	0x40004800
 8006144:	40004c00 	.word	0x40004c00
 8006148:	40005000 	.word	0x40005000
 800614c:	2310      	movs	r3, #16
 800614e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4aae      	ldr	r2, [pc, #696]	@ (8006410 <UART_SetConfig+0x5bc>)
 8006158:	4293      	cmp	r3, r2
 800615a:	f040 8097 	bne.w	800628c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800615e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006162:	2b08      	cmp	r3, #8
 8006164:	d823      	bhi.n	80061ae <UART_SetConfig+0x35a>
 8006166:	a201      	add	r2, pc, #4	@ (adr r2, 800616c <UART_SetConfig+0x318>)
 8006168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800616c:	08006191 	.word	0x08006191
 8006170:	080061af 	.word	0x080061af
 8006174:	08006199 	.word	0x08006199
 8006178:	080061af 	.word	0x080061af
 800617c:	0800619f 	.word	0x0800619f
 8006180:	080061af 	.word	0x080061af
 8006184:	080061af 	.word	0x080061af
 8006188:	080061af 	.word	0x080061af
 800618c:	080061a7 	.word	0x080061a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006190:	f7fd f9da 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 8006194:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006196:	e010      	b.n	80061ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006198:	4b9e      	ldr	r3, [pc, #632]	@ (8006414 <UART_SetConfig+0x5c0>)
 800619a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800619c:	e00d      	b.n	80061ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800619e:	f7fd f965 	bl	800346c <HAL_RCC_GetSysClockFreq>
 80061a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061a4:	e009      	b.n	80061ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061ac:	e005      	b.n	80061ba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80061ae:	2300      	movs	r3, #0
 80061b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80061b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f000 8130 	beq.w	8006422 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c6:	4a94      	ldr	r2, [pc, #592]	@ (8006418 <UART_SetConfig+0x5c4>)
 80061c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061cc:	461a      	mov	r2, r3
 80061ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80061d4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	685a      	ldr	r2, [r3, #4]
 80061da:	4613      	mov	r3, r2
 80061dc:	005b      	lsls	r3, r3, #1
 80061de:	4413      	add	r3, r2
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d305      	bcc.n	80061f2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061ec:	69ba      	ldr	r2, [r7, #24]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d903      	bls.n	80061fa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80061f8:	e113      	b.n	8006422 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	2200      	movs	r2, #0
 80061fe:	60bb      	str	r3, [r7, #8]
 8006200:	60fa      	str	r2, [r7, #12]
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006206:	4a84      	ldr	r2, [pc, #528]	@ (8006418 <UART_SetConfig+0x5c4>)
 8006208:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800620c:	b29b      	uxth	r3, r3
 800620e:	2200      	movs	r2, #0
 8006210:	603b      	str	r3, [r7, #0]
 8006212:	607a      	str	r2, [r7, #4]
 8006214:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006218:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800621c:	f7f9 fffc 	bl	8000218 <__aeabi_uldivmod>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	4610      	mov	r0, r2
 8006226:	4619      	mov	r1, r3
 8006228:	f04f 0200 	mov.w	r2, #0
 800622c:	f04f 0300 	mov.w	r3, #0
 8006230:	020b      	lsls	r3, r1, #8
 8006232:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006236:	0202      	lsls	r2, r0, #8
 8006238:	6979      	ldr	r1, [r7, #20]
 800623a:	6849      	ldr	r1, [r1, #4]
 800623c:	0849      	lsrs	r1, r1, #1
 800623e:	2000      	movs	r0, #0
 8006240:	460c      	mov	r4, r1
 8006242:	4605      	mov	r5, r0
 8006244:	eb12 0804 	adds.w	r8, r2, r4
 8006248:	eb43 0905 	adc.w	r9, r3, r5
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	469a      	mov	sl, r3
 8006254:	4693      	mov	fp, r2
 8006256:	4652      	mov	r2, sl
 8006258:	465b      	mov	r3, fp
 800625a:	4640      	mov	r0, r8
 800625c:	4649      	mov	r1, r9
 800625e:	f7f9 ffdb 	bl	8000218 <__aeabi_uldivmod>
 8006262:	4602      	mov	r2, r0
 8006264:	460b      	mov	r3, r1
 8006266:	4613      	mov	r3, r2
 8006268:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006270:	d308      	bcc.n	8006284 <UART_SetConfig+0x430>
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006278:	d204      	bcs.n	8006284 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	6a3a      	ldr	r2, [r7, #32]
 8006280:	60da      	str	r2, [r3, #12]
 8006282:	e0ce      	b.n	8006422 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800628a:	e0ca      	b.n	8006422 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	69db      	ldr	r3, [r3, #28]
 8006290:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006294:	d166      	bne.n	8006364 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006296:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800629a:	2b08      	cmp	r3, #8
 800629c:	d827      	bhi.n	80062ee <UART_SetConfig+0x49a>
 800629e:	a201      	add	r2, pc, #4	@ (adr r2, 80062a4 <UART_SetConfig+0x450>)
 80062a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a4:	080062c9 	.word	0x080062c9
 80062a8:	080062d1 	.word	0x080062d1
 80062ac:	080062d9 	.word	0x080062d9
 80062b0:	080062ef 	.word	0x080062ef
 80062b4:	080062df 	.word	0x080062df
 80062b8:	080062ef 	.word	0x080062ef
 80062bc:	080062ef 	.word	0x080062ef
 80062c0:	080062ef 	.word	0x080062ef
 80062c4:	080062e7 	.word	0x080062e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062c8:	f7fd f93e 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 80062cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062ce:	e014      	b.n	80062fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062d0:	f7fd f950 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 80062d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062d6:	e010      	b.n	80062fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062d8:	4b4e      	ldr	r3, [pc, #312]	@ (8006414 <UART_SetConfig+0x5c0>)
 80062da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062dc:	e00d      	b.n	80062fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062de:	f7fd f8c5 	bl	800346c <HAL_RCC_GetSysClockFreq>
 80062e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062e4:	e009      	b.n	80062fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062ec:	e005      	b.n	80062fa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80062ee:	2300      	movs	r3, #0
 80062f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f000 8090 	beq.w	8006422 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006306:	4a44      	ldr	r2, [pc, #272]	@ (8006418 <UART_SetConfig+0x5c4>)
 8006308:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800630c:	461a      	mov	r2, r3
 800630e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006310:	fbb3 f3f2 	udiv	r3, r3, r2
 8006314:	005a      	lsls	r2, r3, #1
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	085b      	lsrs	r3, r3, #1
 800631c:	441a      	add	r2, r3
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	fbb2 f3f3 	udiv	r3, r2, r3
 8006326:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006328:	6a3b      	ldr	r3, [r7, #32]
 800632a:	2b0f      	cmp	r3, #15
 800632c:	d916      	bls.n	800635c <UART_SetConfig+0x508>
 800632e:	6a3b      	ldr	r3, [r7, #32]
 8006330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006334:	d212      	bcs.n	800635c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	b29b      	uxth	r3, r3
 800633a:	f023 030f 	bic.w	r3, r3, #15
 800633e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	085b      	lsrs	r3, r3, #1
 8006344:	b29b      	uxth	r3, r3
 8006346:	f003 0307 	and.w	r3, r3, #7
 800634a:	b29a      	uxth	r2, r3
 800634c:	8bfb      	ldrh	r3, [r7, #30]
 800634e:	4313      	orrs	r3, r2
 8006350:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	8bfa      	ldrh	r2, [r7, #30]
 8006358:	60da      	str	r2, [r3, #12]
 800635a:	e062      	b.n	8006422 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006362:	e05e      	b.n	8006422 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006364:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006368:	2b08      	cmp	r3, #8
 800636a:	d828      	bhi.n	80063be <UART_SetConfig+0x56a>
 800636c:	a201      	add	r2, pc, #4	@ (adr r2, 8006374 <UART_SetConfig+0x520>)
 800636e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006372:	bf00      	nop
 8006374:	08006399 	.word	0x08006399
 8006378:	080063a1 	.word	0x080063a1
 800637c:	080063a9 	.word	0x080063a9
 8006380:	080063bf 	.word	0x080063bf
 8006384:	080063af 	.word	0x080063af
 8006388:	080063bf 	.word	0x080063bf
 800638c:	080063bf 	.word	0x080063bf
 8006390:	080063bf 	.word	0x080063bf
 8006394:	080063b7 	.word	0x080063b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006398:	f7fd f8d6 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 800639c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800639e:	e014      	b.n	80063ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063a0:	f7fd f8e8 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 80063a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063a6:	e010      	b.n	80063ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006414 <UART_SetConfig+0x5c0>)
 80063aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063ac:	e00d      	b.n	80063ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063ae:	f7fd f85d 	bl	800346c <HAL_RCC_GetSysClockFreq>
 80063b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063b4:	e009      	b.n	80063ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063bc:	e005      	b.n	80063ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80063be:	2300      	movs	r3, #0
 80063c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80063c8:	bf00      	nop
    }

    if (pclk != 0U)
 80063ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d028      	beq.n	8006422 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d4:	4a10      	ldr	r2, [pc, #64]	@ (8006418 <UART_SetConfig+0x5c4>)
 80063d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063da:	461a      	mov	r2, r3
 80063dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063de:	fbb3 f2f2 	udiv	r2, r3, r2
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	085b      	lsrs	r3, r3, #1
 80063e8:	441a      	add	r2, r3
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063f4:	6a3b      	ldr	r3, [r7, #32]
 80063f6:	2b0f      	cmp	r3, #15
 80063f8:	d910      	bls.n	800641c <UART_SetConfig+0x5c8>
 80063fa:	6a3b      	ldr	r3, [r7, #32]
 80063fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006400:	d20c      	bcs.n	800641c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006402:	6a3b      	ldr	r3, [r7, #32]
 8006404:	b29a      	uxth	r2, r3
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	60da      	str	r2, [r3, #12]
 800640c:	e009      	b.n	8006422 <UART_SetConfig+0x5ce>
 800640e:	bf00      	nop
 8006410:	40008000 	.word	0x40008000
 8006414:	00f42400 	.word	0x00f42400
 8006418:	08008804 	.word	0x08008804
      }
      else
      {
        ret = HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	2201      	movs	r2, #1
 8006426:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	2201      	movs	r2, #1
 800642e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	2200      	movs	r2, #0
 8006436:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	2200      	movs	r2, #0
 800643c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800643e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006442:	4618      	mov	r0, r3
 8006444:	3730      	adds	r7, #48	@ 0x30
 8006446:	46bd      	mov	sp, r7
 8006448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800644c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006458:	f003 0308 	and.w	r3, r3, #8
 800645c:	2b00      	cmp	r3, #0
 800645e:	d00a      	beq.n	8006476 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	430a      	orrs	r2, r1
 8006474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647a:	f003 0301 	and.w	r3, r3, #1
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00a      	beq.n	8006498 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	430a      	orrs	r2, r1
 8006496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00a      	beq.n	80064ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	430a      	orrs	r2, r1
 80064b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064be:	f003 0304 	and.w	r3, r3, #4
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d00a      	beq.n	80064dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	430a      	orrs	r2, r1
 80064da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e0:	f003 0310 	and.w	r3, r3, #16
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00a      	beq.n	80064fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	430a      	orrs	r2, r1
 80064fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00a      	beq.n	8006520 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	430a      	orrs	r2, r1
 800651e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006528:	2b00      	cmp	r3, #0
 800652a:	d01a      	beq.n	8006562 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	430a      	orrs	r2, r1
 8006540:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006546:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800654a:	d10a      	bne.n	8006562 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00a      	beq.n	8006584 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	430a      	orrs	r2, r1
 8006582:	605a      	str	r2, [r3, #4]
  }
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b098      	sub	sp, #96	@ 0x60
 8006594:	af02      	add	r7, sp, #8
 8006596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065a0:	f7fb f874 	bl	800168c <HAL_GetTick>
 80065a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0308 	and.w	r3, r3, #8
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d12f      	bne.n	8006614 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80065b8:	9300      	str	r3, [sp, #0]
 80065ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065bc:	2200      	movs	r2, #0
 80065be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 f88e 	bl	80066e4 <UART_WaitOnFlagUntilTimeout>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d022      	beq.n	8006614 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d6:	e853 3f00 	ldrex	r3, [r3]
 80065da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80065dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	461a      	mov	r2, r3
 80065ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065f4:	e841 2300 	strex	r3, r2, [r1]
 80065f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1e6      	bne.n	80065ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2220      	movs	r2, #32
 8006604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e063      	b.n	80066dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0304 	and.w	r3, r3, #4
 800661e:	2b04      	cmp	r3, #4
 8006620:	d149      	bne.n	80066b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006622:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800662a:	2200      	movs	r2, #0
 800662c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f000 f857 	bl	80066e4 <UART_WaitOnFlagUntilTimeout>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d03c      	beq.n	80066b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006644:	e853 3f00 	ldrex	r3, [r3]
 8006648:	623b      	str	r3, [r7, #32]
   return(result);
 800664a:	6a3b      	ldr	r3, [r7, #32]
 800664c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006650:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	461a      	mov	r2, r3
 8006658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800665a:	633b      	str	r3, [r7, #48]	@ 0x30
 800665c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006662:	e841 2300 	strex	r3, r2, [r1]
 8006666:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1e6      	bne.n	800663c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3308      	adds	r3, #8
 8006674:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	e853 3f00 	ldrex	r3, [r3]
 800667c:	60fb      	str	r3, [r7, #12]
   return(result);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f023 0301 	bic.w	r3, r3, #1
 8006684:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3308      	adds	r3, #8
 800668c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800668e:	61fa      	str	r2, [r7, #28]
 8006690:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006692:	69b9      	ldr	r1, [r7, #24]
 8006694:	69fa      	ldr	r2, [r7, #28]
 8006696:	e841 2300 	strex	r3, r2, [r1]
 800669a:	617b      	str	r3, [r7, #20]
   return(result);
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e5      	bne.n	800666e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2220      	movs	r2, #32
 80066a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e012      	b.n	80066dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2220      	movs	r2, #32
 80066ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3758      	adds	r7, #88	@ 0x58
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	603b      	str	r3, [r7, #0]
 80066f0:	4613      	mov	r3, r2
 80066f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066f4:	e04f      	b.n	8006796 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066fc:	d04b      	beq.n	8006796 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066fe:	f7fa ffc5 	bl	800168c <HAL_GetTick>
 8006702:	4602      	mov	r2, r0
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	1ad3      	subs	r3, r2, r3
 8006708:	69ba      	ldr	r2, [r7, #24]
 800670a:	429a      	cmp	r2, r3
 800670c:	d302      	bcc.n	8006714 <UART_WaitOnFlagUntilTimeout+0x30>
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d101      	bne.n	8006718 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e04e      	b.n	80067b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0304 	and.w	r3, r3, #4
 8006722:	2b00      	cmp	r3, #0
 8006724:	d037      	beq.n	8006796 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	2b80      	cmp	r3, #128	@ 0x80
 800672a:	d034      	beq.n	8006796 <UART_WaitOnFlagUntilTimeout+0xb2>
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2b40      	cmp	r3, #64	@ 0x40
 8006730:	d031      	beq.n	8006796 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	69db      	ldr	r3, [r3, #28]
 8006738:	f003 0308 	and.w	r3, r3, #8
 800673c:	2b08      	cmp	r3, #8
 800673e:	d110      	bne.n	8006762 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2208      	movs	r2, #8
 8006746:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 f95b 	bl	8006a04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2208      	movs	r2, #8
 8006752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e029      	b.n	80067b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	69db      	ldr	r3, [r3, #28]
 8006768:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800676c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006770:	d111      	bne.n	8006796 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800677a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800677c:	68f8      	ldr	r0, [r7, #12]
 800677e:	f000 f941 	bl	8006a04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2220      	movs	r2, #32
 8006786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e00f      	b.n	80067b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	69da      	ldr	r2, [r3, #28]
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	4013      	ands	r3, r2
 80067a0:	68ba      	ldr	r2, [r7, #8]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	bf0c      	ite	eq
 80067a6:	2301      	moveq	r3, #1
 80067a8:	2300      	movne	r3, #0
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	461a      	mov	r2, r3
 80067ae:	79fb      	ldrb	r3, [r7, #7]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d0a0      	beq.n	80066f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3710      	adds	r7, #16
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
	...

080067c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b0a3      	sub	sp, #140	@ 0x8c
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	4613      	mov	r3, r2
 80067cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	88fa      	ldrh	r2, [r7, #6]
 80067d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	88fa      	ldrh	r2, [r7, #6]
 80067e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067f2:	d10e      	bne.n	8006812 <UART_Start_Receive_IT+0x52>
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d105      	bne.n	8006808 <UART_Start_Receive_IT+0x48>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006802:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006806:	e02d      	b.n	8006864 <UART_Start_Receive_IT+0xa4>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	22ff      	movs	r2, #255	@ 0xff
 800680c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006810:	e028      	b.n	8006864 <UART_Start_Receive_IT+0xa4>
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10d      	bne.n	8006836 <UART_Start_Receive_IT+0x76>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d104      	bne.n	800682c <UART_Start_Receive_IT+0x6c>
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	22ff      	movs	r2, #255	@ 0xff
 8006826:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800682a:	e01b      	b.n	8006864 <UART_Start_Receive_IT+0xa4>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	227f      	movs	r2, #127	@ 0x7f
 8006830:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006834:	e016      	b.n	8006864 <UART_Start_Receive_IT+0xa4>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800683e:	d10d      	bne.n	800685c <UART_Start_Receive_IT+0x9c>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d104      	bne.n	8006852 <UART_Start_Receive_IT+0x92>
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	227f      	movs	r2, #127	@ 0x7f
 800684c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006850:	e008      	b.n	8006864 <UART_Start_Receive_IT+0xa4>
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	223f      	movs	r2, #63	@ 0x3f
 8006856:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800685a:	e003      	b.n	8006864 <UART_Start_Receive_IT+0xa4>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2200      	movs	r2, #0
 8006860:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2200      	movs	r2, #0
 8006868:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2222      	movs	r2, #34	@ 0x22
 8006870:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	3308      	adds	r3, #8
 800687a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800687e:	e853 3f00 	ldrex	r3, [r3]
 8006882:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006884:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006886:	f043 0301 	orr.w	r3, r3, #1
 800688a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	3308      	adds	r3, #8
 8006894:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006898:	673a      	str	r2, [r7, #112]	@ 0x70
 800689a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800689e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80068a0:	e841 2300 	strex	r3, r2, [r1]
 80068a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80068a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1e3      	bne.n	8006874 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068b4:	d14f      	bne.n	8006956 <UART_Start_Receive_IT+0x196>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80068bc:	88fa      	ldrh	r2, [r7, #6]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d349      	bcc.n	8006956 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068ca:	d107      	bne.n	80068dc <UART_Start_Receive_IT+0x11c>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	691b      	ldr	r3, [r3, #16]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d103      	bne.n	80068dc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	4a47      	ldr	r2, [pc, #284]	@ (80069f4 <UART_Start_Receive_IT+0x234>)
 80068d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80068da:	e002      	b.n	80068e2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4a46      	ldr	r2, [pc, #280]	@ (80069f8 <UART_Start_Receive_IT+0x238>)
 80068e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d01a      	beq.n	8006920 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068f2:	e853 3f00 	ldrex	r3, [r3]
 80068f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80068f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800690c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800690e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006910:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006912:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006914:	e841 2300 	strex	r3, r2, [r1]
 8006918:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800691a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1e4      	bne.n	80068ea <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	3308      	adds	r3, #8
 8006926:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800692a:	e853 3f00 	ldrex	r3, [r3]
 800692e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006936:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3308      	adds	r3, #8
 800693e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006940:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006942:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006944:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006946:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006948:	e841 2300 	strex	r3, r2, [r1]
 800694c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800694e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1e5      	bne.n	8006920 <UART_Start_Receive_IT+0x160>
 8006954:	e046      	b.n	80069e4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800695e:	d107      	bne.n	8006970 <UART_Start_Receive_IT+0x1b0>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d103      	bne.n	8006970 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	4a24      	ldr	r2, [pc, #144]	@ (80069fc <UART_Start_Receive_IT+0x23c>)
 800696c:	675a      	str	r2, [r3, #116]	@ 0x74
 800696e:	e002      	b.n	8006976 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	4a23      	ldr	r2, [pc, #140]	@ (8006a00 <UART_Start_Receive_IT+0x240>)
 8006974:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d019      	beq.n	80069b2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006986:	e853 3f00 	ldrex	r3, [r3]
 800698a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800698c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006992:	677b      	str	r3, [r7, #116]	@ 0x74
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	461a      	mov	r2, r3
 800699a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800699c:	637b      	str	r3, [r7, #52]	@ 0x34
 800699e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80069a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069a4:	e841 2300 	strex	r3, r2, [r1]
 80069a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80069aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1e6      	bne.n	800697e <UART_Start_Receive_IT+0x1be>
 80069b0:	e018      	b.n	80069e4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	e853 3f00 	ldrex	r3, [r3]
 80069be:	613b      	str	r3, [r7, #16]
   return(result);
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	f043 0320 	orr.w	r3, r3, #32
 80069c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	461a      	mov	r2, r3
 80069ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069d0:	623b      	str	r3, [r7, #32]
 80069d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d4:	69f9      	ldr	r1, [r7, #28]
 80069d6:	6a3a      	ldr	r2, [r7, #32]
 80069d8:	e841 2300 	strex	r3, r2, [r1]
 80069dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1e6      	bne.n	80069b2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	378c      	adds	r7, #140	@ 0x8c
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	08007229 	.word	0x08007229
 80069f8:	08006ec5 	.word	0x08006ec5
 80069fc:	08006d0d 	.word	0x08006d0d
 8006a00:	08006b55 	.word	0x08006b55

08006a04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b095      	sub	sp, #84	@ 0x54
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a14:	e853 3f00 	ldrex	r3, [r3]
 8006a18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	461a      	mov	r2, r3
 8006a28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a32:	e841 2300 	strex	r3, r2, [r1]
 8006a36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d1e6      	bne.n	8006a0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	3308      	adds	r3, #8
 8006a44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a46:	6a3b      	ldr	r3, [r7, #32]
 8006a48:	e853 3f00 	ldrex	r3, [r3]
 8006a4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a54:	f023 0301 	bic.w	r3, r3, #1
 8006a58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	3308      	adds	r3, #8
 8006a60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a6a:	e841 2300 	strex	r3, r2, [r1]
 8006a6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1e3      	bne.n	8006a3e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d118      	bne.n	8006ab0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	e853 3f00 	ldrex	r3, [r3]
 8006a8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	f023 0310 	bic.w	r3, r3, #16
 8006a92:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	461a      	mov	r2, r3
 8006a9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a9c:	61bb      	str	r3, [r7, #24]
 8006a9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa0:	6979      	ldr	r1, [r7, #20]
 8006aa2:	69ba      	ldr	r2, [r7, #24]
 8006aa4:	e841 2300 	strex	r3, r2, [r1]
 8006aa8:	613b      	str	r3, [r7, #16]
   return(result);
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1e6      	bne.n	8006a7e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006ac4:	bf00      	nop
 8006ac6:	3754      	adds	r7, #84	@ 0x54
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006adc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	f7ff f9a6 	bl	8005e40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006af4:	bf00      	nop
 8006af6:	3710      	adds	r7, #16
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b088      	sub	sp, #32
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	e853 3f00 	ldrex	r3, [r3]
 8006b10:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b18:	61fb      	str	r3, [r7, #28]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	61bb      	str	r3, [r7, #24]
 8006b24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b26:	6979      	ldr	r1, [r7, #20]
 8006b28:	69ba      	ldr	r2, [r7, #24]
 8006b2a:	e841 2300 	strex	r3, r2, [r1]
 8006b2e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1e6      	bne.n	8006b04 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2220      	movs	r2, #32
 8006b3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2200      	movs	r2, #0
 8006b42:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f7ff f967 	bl	8005e18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b4a:	bf00      	nop
 8006b4c:	3720      	adds	r7, #32
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
	...

08006b54 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b09c      	sub	sp, #112	@ 0x70
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006b62:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b6c:	2b22      	cmp	r3, #34	@ 0x22
 8006b6e:	f040 80be 	bne.w	8006cee <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b78:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006b7c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006b80:	b2d9      	uxtb	r1, r3
 8006b82:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006b86:	b2da      	uxtb	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b8c:	400a      	ands	r2, r1
 8006b8e:	b2d2      	uxtb	r2, r2
 8006b90:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b96:	1c5a      	adds	r2, r3, #1
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	b29a      	uxth	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f040 80a1 	bne.w	8006cfe <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bc4:	e853 3f00 	ldrex	r3, [r3]
 8006bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006bca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006bda:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bdc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bde:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006be0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006be2:	e841 2300 	strex	r3, r2, [r1]
 8006be6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006be8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1e6      	bne.n	8006bbc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	3308      	adds	r3, #8
 8006bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf8:	e853 3f00 	ldrex	r3, [r3]
 8006bfc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c00:	f023 0301 	bic.w	r3, r3, #1
 8006c04:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	3308      	adds	r3, #8
 8006c0c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006c0e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c16:	e841 2300 	strex	r3, r2, [r1]
 8006c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d1e5      	bne.n	8006bee <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2220      	movs	r2, #32
 8006c26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a33      	ldr	r2, [pc, #204]	@ (8006d08 <UART_RxISR_8BIT+0x1b4>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d01f      	beq.n	8006c80 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d018      	beq.n	8006c80 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c56:	e853 3f00 	ldrex	r3, [r3]
 8006c5a:	623b      	str	r3, [r7, #32]
   return(result);
 8006c5c:	6a3b      	ldr	r3, [r7, #32]
 8006c5e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c62:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	461a      	mov	r2, r3
 8006c6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c74:	e841 2300 	strex	r3, r2, [r1]
 8006c78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d1e6      	bne.n	8006c4e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d12e      	bne.n	8006ce6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	e853 3f00 	ldrex	r3, [r3]
 8006c9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f023 0310 	bic.w	r3, r3, #16
 8006ca2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006cac:	61fb      	str	r3, [r7, #28]
 8006cae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb0:	69b9      	ldr	r1, [r7, #24]
 8006cb2:	69fa      	ldr	r2, [r7, #28]
 8006cb4:	e841 2300 	strex	r3, r2, [r1]
 8006cb8:	617b      	str	r3, [r7, #20]
   return(result);
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1e6      	bne.n	8006c8e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	69db      	ldr	r3, [r3, #28]
 8006cc6:	f003 0310 	and.w	r3, r3, #16
 8006cca:	2b10      	cmp	r3, #16
 8006ccc:	d103      	bne.n	8006cd6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2210      	movs	r2, #16
 8006cd4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cdc:	4619      	mov	r1, r3
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f7fa fc24 	bl	800152c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ce4:	e00b      	b.n	8006cfe <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f7ff f8a0 	bl	8005e2c <HAL_UART_RxCpltCallback>
}
 8006cec:	e007      	b.n	8006cfe <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	699a      	ldr	r2, [r3, #24]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f042 0208 	orr.w	r2, r2, #8
 8006cfc:	619a      	str	r2, [r3, #24]
}
 8006cfe:	bf00      	nop
 8006d00:	3770      	adds	r7, #112	@ 0x70
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	40008000 	.word	0x40008000

08006d0c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b09c      	sub	sp, #112	@ 0x70
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006d1a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d24:	2b22      	cmp	r3, #34	@ 0x22
 8006d26:	f040 80be 	bne.w	8006ea6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d30:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d38:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006d3a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006d3e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006d42:	4013      	ands	r3, r2
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d48:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d4e:	1c9a      	adds	r2, r3, #2
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	b29a      	uxth	r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f040 80a1 	bne.w	8006eb6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d7c:	e853 3f00 	ldrex	r3, [r3]
 8006d80:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d88:	667b      	str	r3, [r7, #100]	@ 0x64
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d92:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d94:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006d98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d9a:	e841 2300 	strex	r3, r2, [r1]
 8006d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006da0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1e6      	bne.n	8006d74 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	3308      	adds	r3, #8
 8006dac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db0:	e853 3f00 	ldrex	r3, [r3]
 8006db4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db8:	f023 0301 	bic.w	r3, r3, #1
 8006dbc:	663b      	str	r3, [r7, #96]	@ 0x60
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	3308      	adds	r3, #8
 8006dc4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006dc6:	643a      	str	r2, [r7, #64]	@ 0x40
 8006dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dce:	e841 2300 	strex	r3, r2, [r1]
 8006dd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1e5      	bne.n	8006da6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2220      	movs	r2, #32
 8006dde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a33      	ldr	r2, [pc, #204]	@ (8006ec0 <UART_RxISR_16BIT+0x1b4>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d01f      	beq.n	8006e38 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d018      	beq.n	8006e38 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0c:	6a3b      	ldr	r3, [r7, #32]
 8006e0e:	e853 3f00 	ldrex	r3, [r3]
 8006e12:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	461a      	mov	r2, r3
 8006e22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e26:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e2c:	e841 2300 	strex	r3, r2, [r1]
 8006e30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e6      	bne.n	8006e06 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d12e      	bne.n	8006e9e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	e853 3f00 	ldrex	r3, [r3]
 8006e52:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	f023 0310 	bic.w	r3, r3, #16
 8006e5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	461a      	mov	r2, r3
 8006e62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e68:	6979      	ldr	r1, [r7, #20]
 8006e6a:	69ba      	ldr	r2, [r7, #24]
 8006e6c:	e841 2300 	strex	r3, r2, [r1]
 8006e70:	613b      	str	r3, [r7, #16]
   return(result);
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d1e6      	bne.n	8006e46 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	69db      	ldr	r3, [r3, #28]
 8006e7e:	f003 0310 	and.w	r3, r3, #16
 8006e82:	2b10      	cmp	r3, #16
 8006e84:	d103      	bne.n	8006e8e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2210      	movs	r2, #16
 8006e8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e94:	4619      	mov	r1, r3
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f7fa fb48 	bl	800152c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e9c:	e00b      	b.n	8006eb6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f7fe ffc4 	bl	8005e2c <HAL_UART_RxCpltCallback>
}
 8006ea4:	e007      	b.n	8006eb6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	699a      	ldr	r2, [r3, #24]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f042 0208 	orr.w	r2, r2, #8
 8006eb4:	619a      	str	r2, [r3, #24]
}
 8006eb6:	bf00      	nop
 8006eb8:	3770      	adds	r7, #112	@ 0x70
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	40008000 	.word	0x40008000

08006ec4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b0ac      	sub	sp, #176	@ 0xb0
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006ed2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69db      	ldr	r3, [r3, #28]
 8006edc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006efa:	2b22      	cmp	r3, #34	@ 0x22
 8006efc:	f040 8183 	bne.w	8007206 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f06:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006f0a:	e126      	b.n	800715a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f12:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006f16:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006f1a:	b2d9      	uxtb	r1, r3
 8006f1c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006f20:	b2da      	uxtb	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f26:	400a      	ands	r2, r1
 8006f28:	b2d2      	uxtb	r2, r2
 8006f2a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f30:	1c5a      	adds	r2, r3, #1
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	69db      	ldr	r3, [r3, #28]
 8006f4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006f52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f56:	f003 0307 	and.w	r3, r3, #7
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d053      	beq.n	8007006 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d011      	beq.n	8006f8e <UART_RxISR_8BIT_FIFOEN+0xca>
 8006f6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00b      	beq.n	8006f8e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f84:	f043 0201 	orr.w	r2, r3, #1
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f92:	f003 0302 	and.w	r3, r3, #2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d011      	beq.n	8006fbe <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006f9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00b      	beq.n	8006fbe <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2202      	movs	r2, #2
 8006fac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fb4:	f043 0204 	orr.w	r2, r3, #4
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fc2:	f003 0304 	and.w	r3, r3, #4
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d011      	beq.n	8006fee <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00b      	beq.n	8006fee <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2204      	movs	r2, #4
 8006fdc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fe4:	f043 0202 	orr.w	r2, r3, #2
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d006      	beq.n	8007006 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f7fe ff21 	bl	8005e40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800700c:	b29b      	uxth	r3, r3
 800700e:	2b00      	cmp	r3, #0
 8007010:	f040 80a3 	bne.w	800715a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800701c:	e853 3f00 	ldrex	r3, [r3]
 8007020:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007022:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007024:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007028:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	461a      	mov	r2, r3
 8007032:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007036:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007038:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800703c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800703e:	e841 2300 	strex	r3, r2, [r1]
 8007042:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007044:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007046:	2b00      	cmp	r3, #0
 8007048:	d1e4      	bne.n	8007014 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	3308      	adds	r3, #8
 8007050:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007052:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007054:	e853 3f00 	ldrex	r3, [r3]
 8007058:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800705a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800705c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007060:	f023 0301 	bic.w	r3, r3, #1
 8007064:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	3308      	adds	r3, #8
 800706e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007072:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007074:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007076:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007078:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800707a:	e841 2300 	strex	r3, r2, [r1]
 800707e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007080:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007082:	2b00      	cmp	r3, #0
 8007084:	d1e1      	bne.n	800704a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2220      	movs	r2, #32
 800708a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a60      	ldr	r2, [pc, #384]	@ (8007220 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d021      	beq.n	80070e8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d01a      	beq.n	80070e8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070ba:	e853 3f00 	ldrex	r3, [r3]
 80070be:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80070c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	461a      	mov	r2, r3
 80070d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80070d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80070d6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80070da:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80070dc:	e841 2300 	strex	r3, r2, [r1]
 80070e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80070e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d1e4      	bne.n	80070b2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d130      	bne.n	8007152 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070fe:	e853 3f00 	ldrex	r3, [r3]
 8007102:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007106:	f023 0310 	bic.w	r3, r3, #16
 800710a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	461a      	mov	r2, r3
 8007114:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007118:	643b      	str	r3, [r7, #64]	@ 0x40
 800711a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800711e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007120:	e841 2300 	strex	r3, r2, [r1]
 8007124:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e4      	bne.n	80070f6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	69db      	ldr	r3, [r3, #28]
 8007132:	f003 0310 	and.w	r3, r3, #16
 8007136:	2b10      	cmp	r3, #16
 8007138:	d103      	bne.n	8007142 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2210      	movs	r2, #16
 8007140:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007148:	4619      	mov	r1, r3
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f7fa f9ee 	bl	800152c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007150:	e00e      	b.n	8007170 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f7fe fe6a 	bl	8005e2c <HAL_UART_RxCpltCallback>
        break;
 8007158:	e00a      	b.n	8007170 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800715a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800715e:	2b00      	cmp	r3, #0
 8007160:	d006      	beq.n	8007170 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007162:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007166:	f003 0320 	and.w	r3, r3, #32
 800716a:	2b00      	cmp	r3, #0
 800716c:	f47f aece 	bne.w	8006f0c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007176:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800717a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800717e:	2b00      	cmp	r3, #0
 8007180:	d049      	beq.n	8007216 <UART_RxISR_8BIT_FIFOEN+0x352>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007188:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800718c:	429a      	cmp	r2, r3
 800718e:	d242      	bcs.n	8007216 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	3308      	adds	r3, #8
 8007196:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	e853 3f00 	ldrex	r3, [r3]
 800719e:	61fb      	str	r3, [r7, #28]
   return(result);
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	3308      	adds	r3, #8
 80071b0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80071b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071bc:	e841 2300 	strex	r3, r2, [r1]
 80071c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d1e3      	bne.n	8007190 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a16      	ldr	r2, [pc, #88]	@ (8007224 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80071cc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	e853 3f00 	ldrex	r3, [r3]
 80071da:	60bb      	str	r3, [r7, #8]
   return(result);
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	f043 0320 	orr.w	r3, r3, #32
 80071e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	461a      	mov	r2, r3
 80071ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80071f0:	61bb      	str	r3, [r7, #24]
 80071f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f4:	6979      	ldr	r1, [r7, #20]
 80071f6:	69ba      	ldr	r2, [r7, #24]
 80071f8:	e841 2300 	strex	r3, r2, [r1]
 80071fc:	613b      	str	r3, [r7, #16]
   return(result);
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d1e4      	bne.n	80071ce <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007204:	e007      	b.n	8007216 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	699a      	ldr	r2, [r3, #24]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f042 0208 	orr.w	r2, r2, #8
 8007214:	619a      	str	r2, [r3, #24]
}
 8007216:	bf00      	nop
 8007218:	37b0      	adds	r7, #176	@ 0xb0
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	40008000 	.word	0x40008000
 8007224:	08006b55 	.word	0x08006b55

08007228 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b0ae      	sub	sp, #184	@ 0xb8
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007236:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	69db      	ldr	r3, [r3, #28]
 8007240:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800725e:	2b22      	cmp	r3, #34	@ 0x22
 8007260:	f040 8187 	bne.w	8007572 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800726a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800726e:	e12a      	b.n	80074c6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007276:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800727e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007282:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007286:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800728a:	4013      	ands	r3, r2
 800728c:	b29a      	uxth	r2, r3
 800728e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007292:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007298:	1c9a      	adds	r2, r3, #2
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	3b01      	subs	r3, #1
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80072ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d053      	beq.n	800736e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80072ca:	f003 0301 	and.w	r3, r3, #1
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d011      	beq.n	80072f6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80072d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00b      	beq.n	80072f6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2201      	movs	r2, #1
 80072e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ec:	f043 0201 	orr.w	r2, r3, #1
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80072fa:	f003 0302 	and.w	r3, r3, #2
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d011      	beq.n	8007326 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007302:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00b      	beq.n	8007326 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	2202      	movs	r2, #2
 8007314:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800731c:	f043 0204 	orr.w	r2, r3, #4
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007326:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	d011      	beq.n	8007356 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007332:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00b      	beq.n	8007356 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2204      	movs	r2, #4
 8007344:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800734c:	f043 0202 	orr.w	r2, r3, #2
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800735c:	2b00      	cmp	r3, #0
 800735e:	d006      	beq.n	800736e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f7fe fd6d 	bl	8005e40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007374:	b29b      	uxth	r3, r3
 8007376:	2b00      	cmp	r3, #0
 8007378:	f040 80a5 	bne.w	80074c6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007382:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007384:	e853 3f00 	ldrex	r3, [r3]
 8007388:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800738a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800738c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007390:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	461a      	mov	r2, r3
 800739a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800739e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80073a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80073a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80073aa:	e841 2300 	strex	r3, r2, [r1]
 80073ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80073b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1e2      	bne.n	800737c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	3308      	adds	r3, #8
 80073bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073c0:	e853 3f00 	ldrex	r3, [r3]
 80073c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80073c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073cc:	f023 0301 	bic.w	r3, r3, #1
 80073d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	3308      	adds	r3, #8
 80073da:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80073de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80073e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80073e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80073e6:	e841 2300 	strex	r3, r2, [r1]
 80073ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80073ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1e1      	bne.n	80073b6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a60      	ldr	r2, [pc, #384]	@ (800758c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d021      	beq.n	8007454 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d01a      	beq.n	8007454 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007424:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007426:	e853 3f00 	ldrex	r3, [r3]
 800742a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800742c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800742e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007432:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	461a      	mov	r2, r3
 800743c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007440:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007442:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007444:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007446:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007448:	e841 2300 	strex	r3, r2, [r1]
 800744c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800744e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007450:	2b00      	cmp	r3, #0
 8007452:	d1e4      	bne.n	800741e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007458:	2b01      	cmp	r3, #1
 800745a:	d130      	bne.n	80074be <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800746a:	e853 3f00 	ldrex	r3, [r3]
 800746e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007472:	f023 0310 	bic.w	r3, r3, #16
 8007476:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	461a      	mov	r2, r3
 8007480:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007484:	647b      	str	r3, [r7, #68]	@ 0x44
 8007486:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007488:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800748a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800748c:	e841 2300 	strex	r3, r2, [r1]
 8007490:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007494:	2b00      	cmp	r3, #0
 8007496:	d1e4      	bne.n	8007462 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	69db      	ldr	r3, [r3, #28]
 800749e:	f003 0310 	and.w	r3, r3, #16
 80074a2:	2b10      	cmp	r3, #16
 80074a4:	d103      	bne.n	80074ae <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2210      	movs	r2, #16
 80074ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074b4:	4619      	mov	r1, r3
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7fa f838 	bl	800152c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80074bc:	e00e      	b.n	80074dc <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f7fe fcb4 	bl	8005e2c <HAL_UART_RxCpltCallback>
        break;
 80074c4:	e00a      	b.n	80074dc <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80074c6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d006      	beq.n	80074dc <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80074ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80074d2:	f003 0320 	and.w	r3, r3, #32
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	f47f aeca 	bne.w	8007270 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074e2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80074e6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d049      	beq.n	8007582 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80074f4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d242      	bcs.n	8007582 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	3308      	adds	r3, #8
 8007502:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007506:	e853 3f00 	ldrex	r3, [r3]
 800750a:	623b      	str	r3, [r7, #32]
   return(result);
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007512:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	3308      	adds	r3, #8
 800751c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007520:	633a      	str	r2, [r7, #48]	@ 0x30
 8007522:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007524:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007528:	e841 2300 	strex	r3, r2, [r1]
 800752c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800752e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1e3      	bne.n	80074fc <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a16      	ldr	r2, [pc, #88]	@ (8007590 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007538:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	e853 3f00 	ldrex	r3, [r3]
 8007546:	60fb      	str	r3, [r7, #12]
   return(result);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f043 0320 	orr.w	r3, r3, #32
 800754e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	461a      	mov	r2, r3
 8007558:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800755c:	61fb      	str	r3, [r7, #28]
 800755e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007560:	69b9      	ldr	r1, [r7, #24]
 8007562:	69fa      	ldr	r2, [r7, #28]
 8007564:	e841 2300 	strex	r3, r2, [r1]
 8007568:	617b      	str	r3, [r7, #20]
   return(result);
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d1e4      	bne.n	800753a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007570:	e007      	b.n	8007582 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	699a      	ldr	r2, [r3, #24]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0208 	orr.w	r2, r2, #8
 8007580:	619a      	str	r2, [r3, #24]
}
 8007582:	bf00      	nop
 8007584:	37b8      	adds	r7, #184	@ 0xb8
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	40008000 	.word	0x40008000
 8007590:	08006d0d 	.word	0x08006d0d

08007594 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80075bc:	b480      	push	{r7}
 80075be:	b083      	sub	sp, #12
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80075c4:	bf00      	nop
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b085      	sub	sp, #20
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d101      	bne.n	80075e6 <HAL_UARTEx_DisableFifoMode+0x16>
 80075e2:	2302      	movs	r3, #2
 80075e4:	e027      	b.n	8007636 <HAL_UARTEx_DisableFifoMode+0x66>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2224      	movs	r2, #36	@ 0x24
 80075f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 0201 	bic.w	r2, r2, #1
 800760c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007614:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2220      	movs	r2, #32
 8007628:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3714      	adds	r7, #20
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b084      	sub	sp, #16
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
 800764a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007652:	2b01      	cmp	r3, #1
 8007654:	d101      	bne.n	800765a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007656:	2302      	movs	r3, #2
 8007658:	e02d      	b.n	80076b6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2224      	movs	r2, #36	@ 0x24
 8007666:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f022 0201 	bic.w	r2, r2, #1
 8007680:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	683a      	ldr	r2, [r7, #0]
 8007692:	430a      	orrs	r2, r1
 8007694:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f8a0 	bl	80077dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2220      	movs	r2, #32
 80076a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b084      	sub	sp, #16
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
 80076c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d101      	bne.n	80076d6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80076d2:	2302      	movs	r3, #2
 80076d4:	e02d      	b.n	8007732 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2224      	movs	r2, #36	@ 0x24
 80076e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f022 0201 	bic.w	r2, r2, #1
 80076fc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	430a      	orrs	r2, r1
 8007710:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f862 	bl	80077dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2220      	movs	r2, #32
 8007724:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}

0800773a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	b08c      	sub	sp, #48	@ 0x30
 800773e:	af00      	add	r7, sp, #0
 8007740:	60f8      	str	r0, [r7, #12]
 8007742:	60b9      	str	r1, [r7, #8]
 8007744:	4613      	mov	r3, r2
 8007746:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8007748:	2300      	movs	r3, #0
 800774a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007754:	2b20      	cmp	r3, #32
 8007756:	d13b      	bne.n	80077d0 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800775e:	88fb      	ldrh	r3, [r7, #6]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d101      	bne.n	8007768 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e034      	b.n	80077d2 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2201      	movs	r2, #1
 800776c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2200      	movs	r2, #0
 8007772:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8007774:	88fb      	ldrh	r3, [r7, #6]
 8007776:	461a      	mov	r2, r3
 8007778:	68b9      	ldr	r1, [r7, #8]
 800777a:	68f8      	ldr	r0, [r7, #12]
 800777c:	f7ff f820 	bl	80067c0 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007784:	2b01      	cmp	r3, #1
 8007786:	d11d      	bne.n	80077c4 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2210      	movs	r2, #16
 800778e:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	e853 3f00 	ldrex	r3, [r3]
 800779c:	617b      	str	r3, [r7, #20]
   return(result);
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	f043 0310 	orr.w	r3, r3, #16
 80077a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	461a      	mov	r2, r3
 80077ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80077b0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b2:	6a39      	ldr	r1, [r7, #32]
 80077b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077b6:	e841 2300 	strex	r3, r2, [r1]
 80077ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1e6      	bne.n	8007790 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 80077c2:	e002      	b.n	80077ca <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80077ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80077ce:	e000      	b.n	80077d2 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 80077d0:	2302      	movs	r3, #2
  }
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3730      	adds	r7, #48	@ 0x30
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
	...

080077dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077dc:	b480      	push	{r7}
 80077de:	b085      	sub	sp, #20
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d108      	bne.n	80077fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80077fc:	e031      	b.n	8007862 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80077fe:	2308      	movs	r3, #8
 8007800:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007802:	2308      	movs	r3, #8
 8007804:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	0e5b      	lsrs	r3, r3, #25
 800780e:	b2db      	uxtb	r3, r3
 8007810:	f003 0307 	and.w	r3, r3, #7
 8007814:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	0f5b      	lsrs	r3, r3, #29
 800781e:	b2db      	uxtb	r3, r3
 8007820:	f003 0307 	and.w	r3, r3, #7
 8007824:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007826:	7bbb      	ldrb	r3, [r7, #14]
 8007828:	7b3a      	ldrb	r2, [r7, #12]
 800782a:	4911      	ldr	r1, [pc, #68]	@ (8007870 <UARTEx_SetNbDataToProcess+0x94>)
 800782c:	5c8a      	ldrb	r2, [r1, r2]
 800782e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007832:	7b3a      	ldrb	r2, [r7, #12]
 8007834:	490f      	ldr	r1, [pc, #60]	@ (8007874 <UARTEx_SetNbDataToProcess+0x98>)
 8007836:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007838:	fb93 f3f2 	sdiv	r3, r3, r2
 800783c:	b29a      	uxth	r2, r3
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007844:	7bfb      	ldrb	r3, [r7, #15]
 8007846:	7b7a      	ldrb	r2, [r7, #13]
 8007848:	4909      	ldr	r1, [pc, #36]	@ (8007870 <UARTEx_SetNbDataToProcess+0x94>)
 800784a:	5c8a      	ldrb	r2, [r1, r2]
 800784c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007850:	7b7a      	ldrb	r2, [r7, #13]
 8007852:	4908      	ldr	r1, [pc, #32]	@ (8007874 <UARTEx_SetNbDataToProcess+0x98>)
 8007854:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007856:	fb93 f3f2 	sdiv	r3, r3, r2
 800785a:	b29a      	uxth	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007862:	bf00      	nop
 8007864:	3714      	adds	r7, #20
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop
 8007870:	0800881c 	.word	0x0800881c
 8007874:	08008824 	.word	0x08008824

08007878 <sbrk_aligned>:
 8007878:	b570      	push	{r4, r5, r6, lr}
 800787a:	4e0f      	ldr	r6, [pc, #60]	@ (80078b8 <sbrk_aligned+0x40>)
 800787c:	460c      	mov	r4, r1
 800787e:	6831      	ldr	r1, [r6, #0]
 8007880:	4605      	mov	r5, r0
 8007882:	b911      	cbnz	r1, 800788a <sbrk_aligned+0x12>
 8007884:	f000 fada 	bl	8007e3c <_sbrk_r>
 8007888:	6030      	str	r0, [r6, #0]
 800788a:	4621      	mov	r1, r4
 800788c:	4628      	mov	r0, r5
 800788e:	f000 fad5 	bl	8007e3c <_sbrk_r>
 8007892:	1c43      	adds	r3, r0, #1
 8007894:	d103      	bne.n	800789e <sbrk_aligned+0x26>
 8007896:	f04f 34ff 	mov.w	r4, #4294967295
 800789a:	4620      	mov	r0, r4
 800789c:	bd70      	pop	{r4, r5, r6, pc}
 800789e:	1cc4      	adds	r4, r0, #3
 80078a0:	f024 0403 	bic.w	r4, r4, #3
 80078a4:	42a0      	cmp	r0, r4
 80078a6:	d0f8      	beq.n	800789a <sbrk_aligned+0x22>
 80078a8:	1a21      	subs	r1, r4, r0
 80078aa:	4628      	mov	r0, r5
 80078ac:	f000 fac6 	bl	8007e3c <_sbrk_r>
 80078b0:	3001      	adds	r0, #1
 80078b2:	d1f2      	bne.n	800789a <sbrk_aligned+0x22>
 80078b4:	e7ef      	b.n	8007896 <sbrk_aligned+0x1e>
 80078b6:	bf00      	nop
 80078b8:	20000220 	.word	0x20000220

080078bc <_malloc_r>:
 80078bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078c0:	1ccd      	adds	r5, r1, #3
 80078c2:	f025 0503 	bic.w	r5, r5, #3
 80078c6:	3508      	adds	r5, #8
 80078c8:	2d0c      	cmp	r5, #12
 80078ca:	bf38      	it	cc
 80078cc:	250c      	movcc	r5, #12
 80078ce:	2d00      	cmp	r5, #0
 80078d0:	4606      	mov	r6, r0
 80078d2:	db01      	blt.n	80078d8 <_malloc_r+0x1c>
 80078d4:	42a9      	cmp	r1, r5
 80078d6:	d904      	bls.n	80078e2 <_malloc_r+0x26>
 80078d8:	230c      	movs	r3, #12
 80078da:	6033      	str	r3, [r6, #0]
 80078dc:	2000      	movs	r0, #0
 80078de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079b8 <_malloc_r+0xfc>
 80078e6:	f000 f869 	bl	80079bc <__malloc_lock>
 80078ea:	f8d8 3000 	ldr.w	r3, [r8]
 80078ee:	461c      	mov	r4, r3
 80078f0:	bb44      	cbnz	r4, 8007944 <_malloc_r+0x88>
 80078f2:	4629      	mov	r1, r5
 80078f4:	4630      	mov	r0, r6
 80078f6:	f7ff ffbf 	bl	8007878 <sbrk_aligned>
 80078fa:	1c43      	adds	r3, r0, #1
 80078fc:	4604      	mov	r4, r0
 80078fe:	d158      	bne.n	80079b2 <_malloc_r+0xf6>
 8007900:	f8d8 4000 	ldr.w	r4, [r8]
 8007904:	4627      	mov	r7, r4
 8007906:	2f00      	cmp	r7, #0
 8007908:	d143      	bne.n	8007992 <_malloc_r+0xd6>
 800790a:	2c00      	cmp	r4, #0
 800790c:	d04b      	beq.n	80079a6 <_malloc_r+0xea>
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	4639      	mov	r1, r7
 8007912:	4630      	mov	r0, r6
 8007914:	eb04 0903 	add.w	r9, r4, r3
 8007918:	f000 fa90 	bl	8007e3c <_sbrk_r>
 800791c:	4581      	cmp	r9, r0
 800791e:	d142      	bne.n	80079a6 <_malloc_r+0xea>
 8007920:	6821      	ldr	r1, [r4, #0]
 8007922:	1a6d      	subs	r5, r5, r1
 8007924:	4629      	mov	r1, r5
 8007926:	4630      	mov	r0, r6
 8007928:	f7ff ffa6 	bl	8007878 <sbrk_aligned>
 800792c:	3001      	adds	r0, #1
 800792e:	d03a      	beq.n	80079a6 <_malloc_r+0xea>
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	442b      	add	r3, r5
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	f8d8 3000 	ldr.w	r3, [r8]
 800793a:	685a      	ldr	r2, [r3, #4]
 800793c:	bb62      	cbnz	r2, 8007998 <_malloc_r+0xdc>
 800793e:	f8c8 7000 	str.w	r7, [r8]
 8007942:	e00f      	b.n	8007964 <_malloc_r+0xa8>
 8007944:	6822      	ldr	r2, [r4, #0]
 8007946:	1b52      	subs	r2, r2, r5
 8007948:	d420      	bmi.n	800798c <_malloc_r+0xd0>
 800794a:	2a0b      	cmp	r2, #11
 800794c:	d917      	bls.n	800797e <_malloc_r+0xc2>
 800794e:	1961      	adds	r1, r4, r5
 8007950:	42a3      	cmp	r3, r4
 8007952:	6025      	str	r5, [r4, #0]
 8007954:	bf18      	it	ne
 8007956:	6059      	strne	r1, [r3, #4]
 8007958:	6863      	ldr	r3, [r4, #4]
 800795a:	bf08      	it	eq
 800795c:	f8c8 1000 	streq.w	r1, [r8]
 8007960:	5162      	str	r2, [r4, r5]
 8007962:	604b      	str	r3, [r1, #4]
 8007964:	4630      	mov	r0, r6
 8007966:	f000 f82f 	bl	80079c8 <__malloc_unlock>
 800796a:	f104 000b 	add.w	r0, r4, #11
 800796e:	1d23      	adds	r3, r4, #4
 8007970:	f020 0007 	bic.w	r0, r0, #7
 8007974:	1ac2      	subs	r2, r0, r3
 8007976:	bf1c      	itt	ne
 8007978:	1a1b      	subne	r3, r3, r0
 800797a:	50a3      	strne	r3, [r4, r2]
 800797c:	e7af      	b.n	80078de <_malloc_r+0x22>
 800797e:	6862      	ldr	r2, [r4, #4]
 8007980:	42a3      	cmp	r3, r4
 8007982:	bf0c      	ite	eq
 8007984:	f8c8 2000 	streq.w	r2, [r8]
 8007988:	605a      	strne	r2, [r3, #4]
 800798a:	e7eb      	b.n	8007964 <_malloc_r+0xa8>
 800798c:	4623      	mov	r3, r4
 800798e:	6864      	ldr	r4, [r4, #4]
 8007990:	e7ae      	b.n	80078f0 <_malloc_r+0x34>
 8007992:	463c      	mov	r4, r7
 8007994:	687f      	ldr	r7, [r7, #4]
 8007996:	e7b6      	b.n	8007906 <_malloc_r+0x4a>
 8007998:	461a      	mov	r2, r3
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	42a3      	cmp	r3, r4
 800799e:	d1fb      	bne.n	8007998 <_malloc_r+0xdc>
 80079a0:	2300      	movs	r3, #0
 80079a2:	6053      	str	r3, [r2, #4]
 80079a4:	e7de      	b.n	8007964 <_malloc_r+0xa8>
 80079a6:	230c      	movs	r3, #12
 80079a8:	6033      	str	r3, [r6, #0]
 80079aa:	4630      	mov	r0, r6
 80079ac:	f000 f80c 	bl	80079c8 <__malloc_unlock>
 80079b0:	e794      	b.n	80078dc <_malloc_r+0x20>
 80079b2:	6005      	str	r5, [r0, #0]
 80079b4:	e7d6      	b.n	8007964 <_malloc_r+0xa8>
 80079b6:	bf00      	nop
 80079b8:	20000224 	.word	0x20000224

080079bc <__malloc_lock>:
 80079bc:	4801      	ldr	r0, [pc, #4]	@ (80079c4 <__malloc_lock+0x8>)
 80079be:	f000 ba8a 	b.w	8007ed6 <__retarget_lock_acquire_recursive>
 80079c2:	bf00      	nop
 80079c4:	20000368 	.word	0x20000368

080079c8 <__malloc_unlock>:
 80079c8:	4801      	ldr	r0, [pc, #4]	@ (80079d0 <__malloc_unlock+0x8>)
 80079ca:	f000 ba85 	b.w	8007ed8 <__retarget_lock_release_recursive>
 80079ce:	bf00      	nop
 80079d0:	20000368 	.word	0x20000368

080079d4 <std>:
 80079d4:	2300      	movs	r3, #0
 80079d6:	b510      	push	{r4, lr}
 80079d8:	4604      	mov	r4, r0
 80079da:	e9c0 3300 	strd	r3, r3, [r0]
 80079de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80079e2:	6083      	str	r3, [r0, #8]
 80079e4:	8181      	strh	r1, [r0, #12]
 80079e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80079e8:	81c2      	strh	r2, [r0, #14]
 80079ea:	6183      	str	r3, [r0, #24]
 80079ec:	4619      	mov	r1, r3
 80079ee:	2208      	movs	r2, #8
 80079f0:	305c      	adds	r0, #92	@ 0x5c
 80079f2:	f000 f9e7 	bl	8007dc4 <memset>
 80079f6:	4b0d      	ldr	r3, [pc, #52]	@ (8007a2c <std+0x58>)
 80079f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80079fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007a30 <std+0x5c>)
 80079fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80079fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007a34 <std+0x60>)
 8007a00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007a02:	4b0d      	ldr	r3, [pc, #52]	@ (8007a38 <std+0x64>)
 8007a04:	6323      	str	r3, [r4, #48]	@ 0x30
 8007a06:	4b0d      	ldr	r3, [pc, #52]	@ (8007a3c <std+0x68>)
 8007a08:	6224      	str	r4, [r4, #32]
 8007a0a:	429c      	cmp	r4, r3
 8007a0c:	d006      	beq.n	8007a1c <std+0x48>
 8007a0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a12:	4294      	cmp	r4, r2
 8007a14:	d002      	beq.n	8007a1c <std+0x48>
 8007a16:	33d0      	adds	r3, #208	@ 0xd0
 8007a18:	429c      	cmp	r4, r3
 8007a1a:	d105      	bne.n	8007a28 <std+0x54>
 8007a1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a24:	f000 ba56 	b.w	8007ed4 <__retarget_lock_init_recursive>
 8007a28:	bd10      	pop	{r4, pc}
 8007a2a:	bf00      	nop
 8007a2c:	08007c15 	.word	0x08007c15
 8007a30:	08007c37 	.word	0x08007c37
 8007a34:	08007c6f 	.word	0x08007c6f
 8007a38:	08007c93 	.word	0x08007c93
 8007a3c:	20000228 	.word	0x20000228

08007a40 <stdio_exit_handler>:
 8007a40:	4a02      	ldr	r2, [pc, #8]	@ (8007a4c <stdio_exit_handler+0xc>)
 8007a42:	4903      	ldr	r1, [pc, #12]	@ (8007a50 <stdio_exit_handler+0x10>)
 8007a44:	4803      	ldr	r0, [pc, #12]	@ (8007a54 <stdio_exit_handler+0x14>)
 8007a46:	f000 b869 	b.w	8007b1c <_fwalk_sglue>
 8007a4a:	bf00      	nop
 8007a4c:	2000000c 	.word	0x2000000c
 8007a50:	08008079 	.word	0x08008079
 8007a54:	2000001c 	.word	0x2000001c

08007a58 <cleanup_stdio>:
 8007a58:	6841      	ldr	r1, [r0, #4]
 8007a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8007a8c <cleanup_stdio+0x34>)
 8007a5c:	4299      	cmp	r1, r3
 8007a5e:	b510      	push	{r4, lr}
 8007a60:	4604      	mov	r4, r0
 8007a62:	d001      	beq.n	8007a68 <cleanup_stdio+0x10>
 8007a64:	f000 fb08 	bl	8008078 <_fflush_r>
 8007a68:	68a1      	ldr	r1, [r4, #8]
 8007a6a:	4b09      	ldr	r3, [pc, #36]	@ (8007a90 <cleanup_stdio+0x38>)
 8007a6c:	4299      	cmp	r1, r3
 8007a6e:	d002      	beq.n	8007a76 <cleanup_stdio+0x1e>
 8007a70:	4620      	mov	r0, r4
 8007a72:	f000 fb01 	bl	8008078 <_fflush_r>
 8007a76:	68e1      	ldr	r1, [r4, #12]
 8007a78:	4b06      	ldr	r3, [pc, #24]	@ (8007a94 <cleanup_stdio+0x3c>)
 8007a7a:	4299      	cmp	r1, r3
 8007a7c:	d004      	beq.n	8007a88 <cleanup_stdio+0x30>
 8007a7e:	4620      	mov	r0, r4
 8007a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a84:	f000 baf8 	b.w	8008078 <_fflush_r>
 8007a88:	bd10      	pop	{r4, pc}
 8007a8a:	bf00      	nop
 8007a8c:	20000228 	.word	0x20000228
 8007a90:	20000290 	.word	0x20000290
 8007a94:	200002f8 	.word	0x200002f8

08007a98 <global_stdio_init.part.0>:
 8007a98:	b510      	push	{r4, lr}
 8007a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac8 <global_stdio_init.part.0+0x30>)
 8007a9c:	4c0b      	ldr	r4, [pc, #44]	@ (8007acc <global_stdio_init.part.0+0x34>)
 8007a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8007ad0 <global_stdio_init.part.0+0x38>)
 8007aa0:	601a      	str	r2, [r3, #0]
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	2104      	movs	r1, #4
 8007aa8:	f7ff ff94 	bl	80079d4 <std>
 8007aac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	2109      	movs	r1, #9
 8007ab4:	f7ff ff8e 	bl	80079d4 <std>
 8007ab8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007abc:	2202      	movs	r2, #2
 8007abe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ac2:	2112      	movs	r1, #18
 8007ac4:	f7ff bf86 	b.w	80079d4 <std>
 8007ac8:	20000360 	.word	0x20000360
 8007acc:	20000228 	.word	0x20000228
 8007ad0:	08007a41 	.word	0x08007a41

08007ad4 <__sfp_lock_acquire>:
 8007ad4:	4801      	ldr	r0, [pc, #4]	@ (8007adc <__sfp_lock_acquire+0x8>)
 8007ad6:	f000 b9fe 	b.w	8007ed6 <__retarget_lock_acquire_recursive>
 8007ada:	bf00      	nop
 8007adc:	20000369 	.word	0x20000369

08007ae0 <__sfp_lock_release>:
 8007ae0:	4801      	ldr	r0, [pc, #4]	@ (8007ae8 <__sfp_lock_release+0x8>)
 8007ae2:	f000 b9f9 	b.w	8007ed8 <__retarget_lock_release_recursive>
 8007ae6:	bf00      	nop
 8007ae8:	20000369 	.word	0x20000369

08007aec <__sinit>:
 8007aec:	b510      	push	{r4, lr}
 8007aee:	4604      	mov	r4, r0
 8007af0:	f7ff fff0 	bl	8007ad4 <__sfp_lock_acquire>
 8007af4:	6a23      	ldr	r3, [r4, #32]
 8007af6:	b11b      	cbz	r3, 8007b00 <__sinit+0x14>
 8007af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007afc:	f7ff bff0 	b.w	8007ae0 <__sfp_lock_release>
 8007b00:	4b04      	ldr	r3, [pc, #16]	@ (8007b14 <__sinit+0x28>)
 8007b02:	6223      	str	r3, [r4, #32]
 8007b04:	4b04      	ldr	r3, [pc, #16]	@ (8007b18 <__sinit+0x2c>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d1f5      	bne.n	8007af8 <__sinit+0xc>
 8007b0c:	f7ff ffc4 	bl	8007a98 <global_stdio_init.part.0>
 8007b10:	e7f2      	b.n	8007af8 <__sinit+0xc>
 8007b12:	bf00      	nop
 8007b14:	08007a59 	.word	0x08007a59
 8007b18:	20000360 	.word	0x20000360

08007b1c <_fwalk_sglue>:
 8007b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b20:	4607      	mov	r7, r0
 8007b22:	4688      	mov	r8, r1
 8007b24:	4614      	mov	r4, r2
 8007b26:	2600      	movs	r6, #0
 8007b28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b2c:	f1b9 0901 	subs.w	r9, r9, #1
 8007b30:	d505      	bpl.n	8007b3e <_fwalk_sglue+0x22>
 8007b32:	6824      	ldr	r4, [r4, #0]
 8007b34:	2c00      	cmp	r4, #0
 8007b36:	d1f7      	bne.n	8007b28 <_fwalk_sglue+0xc>
 8007b38:	4630      	mov	r0, r6
 8007b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b3e:	89ab      	ldrh	r3, [r5, #12]
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d907      	bls.n	8007b54 <_fwalk_sglue+0x38>
 8007b44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	d003      	beq.n	8007b54 <_fwalk_sglue+0x38>
 8007b4c:	4629      	mov	r1, r5
 8007b4e:	4638      	mov	r0, r7
 8007b50:	47c0      	blx	r8
 8007b52:	4306      	orrs	r6, r0
 8007b54:	3568      	adds	r5, #104	@ 0x68
 8007b56:	e7e9      	b.n	8007b2c <_fwalk_sglue+0x10>

08007b58 <_puts_r>:
 8007b58:	6a03      	ldr	r3, [r0, #32]
 8007b5a:	b570      	push	{r4, r5, r6, lr}
 8007b5c:	6884      	ldr	r4, [r0, #8]
 8007b5e:	4605      	mov	r5, r0
 8007b60:	460e      	mov	r6, r1
 8007b62:	b90b      	cbnz	r3, 8007b68 <_puts_r+0x10>
 8007b64:	f7ff ffc2 	bl	8007aec <__sinit>
 8007b68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b6a:	07db      	lsls	r3, r3, #31
 8007b6c:	d405      	bmi.n	8007b7a <_puts_r+0x22>
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	0598      	lsls	r0, r3, #22
 8007b72:	d402      	bmi.n	8007b7a <_puts_r+0x22>
 8007b74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b76:	f000 f9ae 	bl	8007ed6 <__retarget_lock_acquire_recursive>
 8007b7a:	89a3      	ldrh	r3, [r4, #12]
 8007b7c:	0719      	lsls	r1, r3, #28
 8007b7e:	d502      	bpl.n	8007b86 <_puts_r+0x2e>
 8007b80:	6923      	ldr	r3, [r4, #16]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d135      	bne.n	8007bf2 <_puts_r+0x9a>
 8007b86:	4621      	mov	r1, r4
 8007b88:	4628      	mov	r0, r5
 8007b8a:	f000 f8c5 	bl	8007d18 <__swsetup_r>
 8007b8e:	b380      	cbz	r0, 8007bf2 <_puts_r+0x9a>
 8007b90:	f04f 35ff 	mov.w	r5, #4294967295
 8007b94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b96:	07da      	lsls	r2, r3, #31
 8007b98:	d405      	bmi.n	8007ba6 <_puts_r+0x4e>
 8007b9a:	89a3      	ldrh	r3, [r4, #12]
 8007b9c:	059b      	lsls	r3, r3, #22
 8007b9e:	d402      	bmi.n	8007ba6 <_puts_r+0x4e>
 8007ba0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ba2:	f000 f999 	bl	8007ed8 <__retarget_lock_release_recursive>
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	bd70      	pop	{r4, r5, r6, pc}
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	da04      	bge.n	8007bb8 <_puts_r+0x60>
 8007bae:	69a2      	ldr	r2, [r4, #24]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	dc17      	bgt.n	8007be4 <_puts_r+0x8c>
 8007bb4:	290a      	cmp	r1, #10
 8007bb6:	d015      	beq.n	8007be4 <_puts_r+0x8c>
 8007bb8:	6823      	ldr	r3, [r4, #0]
 8007bba:	1c5a      	adds	r2, r3, #1
 8007bbc:	6022      	str	r2, [r4, #0]
 8007bbe:	7019      	strb	r1, [r3, #0]
 8007bc0:	68a3      	ldr	r3, [r4, #8]
 8007bc2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	60a3      	str	r3, [r4, #8]
 8007bca:	2900      	cmp	r1, #0
 8007bcc:	d1ed      	bne.n	8007baa <_puts_r+0x52>
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	da11      	bge.n	8007bf6 <_puts_r+0x9e>
 8007bd2:	4622      	mov	r2, r4
 8007bd4:	210a      	movs	r1, #10
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	f000 f85f 	bl	8007c9a <__swbuf_r>
 8007bdc:	3001      	adds	r0, #1
 8007bde:	d0d7      	beq.n	8007b90 <_puts_r+0x38>
 8007be0:	250a      	movs	r5, #10
 8007be2:	e7d7      	b.n	8007b94 <_puts_r+0x3c>
 8007be4:	4622      	mov	r2, r4
 8007be6:	4628      	mov	r0, r5
 8007be8:	f000 f857 	bl	8007c9a <__swbuf_r>
 8007bec:	3001      	adds	r0, #1
 8007bee:	d1e7      	bne.n	8007bc0 <_puts_r+0x68>
 8007bf0:	e7ce      	b.n	8007b90 <_puts_r+0x38>
 8007bf2:	3e01      	subs	r6, #1
 8007bf4:	e7e4      	b.n	8007bc0 <_puts_r+0x68>
 8007bf6:	6823      	ldr	r3, [r4, #0]
 8007bf8:	1c5a      	adds	r2, r3, #1
 8007bfa:	6022      	str	r2, [r4, #0]
 8007bfc:	220a      	movs	r2, #10
 8007bfe:	701a      	strb	r2, [r3, #0]
 8007c00:	e7ee      	b.n	8007be0 <_puts_r+0x88>
	...

08007c04 <puts>:
 8007c04:	4b02      	ldr	r3, [pc, #8]	@ (8007c10 <puts+0xc>)
 8007c06:	4601      	mov	r1, r0
 8007c08:	6818      	ldr	r0, [r3, #0]
 8007c0a:	f7ff bfa5 	b.w	8007b58 <_puts_r>
 8007c0e:	bf00      	nop
 8007c10:	20000018 	.word	0x20000018

08007c14 <__sread>:
 8007c14:	b510      	push	{r4, lr}
 8007c16:	460c      	mov	r4, r1
 8007c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c1c:	f000 f8fc 	bl	8007e18 <_read_r>
 8007c20:	2800      	cmp	r0, #0
 8007c22:	bfab      	itete	ge
 8007c24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007c26:	89a3      	ldrhlt	r3, [r4, #12]
 8007c28:	181b      	addge	r3, r3, r0
 8007c2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007c2e:	bfac      	ite	ge
 8007c30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007c32:	81a3      	strhlt	r3, [r4, #12]
 8007c34:	bd10      	pop	{r4, pc}

08007c36 <__swrite>:
 8007c36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c3a:	461f      	mov	r7, r3
 8007c3c:	898b      	ldrh	r3, [r1, #12]
 8007c3e:	05db      	lsls	r3, r3, #23
 8007c40:	4605      	mov	r5, r0
 8007c42:	460c      	mov	r4, r1
 8007c44:	4616      	mov	r6, r2
 8007c46:	d505      	bpl.n	8007c54 <__swrite+0x1e>
 8007c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f000 f8d0 	bl	8007df4 <_lseek_r>
 8007c54:	89a3      	ldrh	r3, [r4, #12]
 8007c56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c5e:	81a3      	strh	r3, [r4, #12]
 8007c60:	4632      	mov	r2, r6
 8007c62:	463b      	mov	r3, r7
 8007c64:	4628      	mov	r0, r5
 8007c66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c6a:	f000 b8f7 	b.w	8007e5c <_write_r>

08007c6e <__sseek>:
 8007c6e:	b510      	push	{r4, lr}
 8007c70:	460c      	mov	r4, r1
 8007c72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c76:	f000 f8bd 	bl	8007df4 <_lseek_r>
 8007c7a:	1c43      	adds	r3, r0, #1
 8007c7c:	89a3      	ldrh	r3, [r4, #12]
 8007c7e:	bf15      	itete	ne
 8007c80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007c82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007c86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007c8a:	81a3      	strheq	r3, [r4, #12]
 8007c8c:	bf18      	it	ne
 8007c8e:	81a3      	strhne	r3, [r4, #12]
 8007c90:	bd10      	pop	{r4, pc}

08007c92 <__sclose>:
 8007c92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c96:	f000 b89d 	b.w	8007dd4 <_close_r>

08007c9a <__swbuf_r>:
 8007c9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c9c:	460e      	mov	r6, r1
 8007c9e:	4614      	mov	r4, r2
 8007ca0:	4605      	mov	r5, r0
 8007ca2:	b118      	cbz	r0, 8007cac <__swbuf_r+0x12>
 8007ca4:	6a03      	ldr	r3, [r0, #32]
 8007ca6:	b90b      	cbnz	r3, 8007cac <__swbuf_r+0x12>
 8007ca8:	f7ff ff20 	bl	8007aec <__sinit>
 8007cac:	69a3      	ldr	r3, [r4, #24]
 8007cae:	60a3      	str	r3, [r4, #8]
 8007cb0:	89a3      	ldrh	r3, [r4, #12]
 8007cb2:	071a      	lsls	r2, r3, #28
 8007cb4:	d501      	bpl.n	8007cba <__swbuf_r+0x20>
 8007cb6:	6923      	ldr	r3, [r4, #16]
 8007cb8:	b943      	cbnz	r3, 8007ccc <__swbuf_r+0x32>
 8007cba:	4621      	mov	r1, r4
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	f000 f82b 	bl	8007d18 <__swsetup_r>
 8007cc2:	b118      	cbz	r0, 8007ccc <__swbuf_r+0x32>
 8007cc4:	f04f 37ff 	mov.w	r7, #4294967295
 8007cc8:	4638      	mov	r0, r7
 8007cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	6922      	ldr	r2, [r4, #16]
 8007cd0:	1a98      	subs	r0, r3, r2
 8007cd2:	6963      	ldr	r3, [r4, #20]
 8007cd4:	b2f6      	uxtb	r6, r6
 8007cd6:	4283      	cmp	r3, r0
 8007cd8:	4637      	mov	r7, r6
 8007cda:	dc05      	bgt.n	8007ce8 <__swbuf_r+0x4e>
 8007cdc:	4621      	mov	r1, r4
 8007cde:	4628      	mov	r0, r5
 8007ce0:	f000 f9ca 	bl	8008078 <_fflush_r>
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d1ed      	bne.n	8007cc4 <__swbuf_r+0x2a>
 8007ce8:	68a3      	ldr	r3, [r4, #8]
 8007cea:	3b01      	subs	r3, #1
 8007cec:	60a3      	str	r3, [r4, #8]
 8007cee:	6823      	ldr	r3, [r4, #0]
 8007cf0:	1c5a      	adds	r2, r3, #1
 8007cf2:	6022      	str	r2, [r4, #0]
 8007cf4:	701e      	strb	r6, [r3, #0]
 8007cf6:	6962      	ldr	r2, [r4, #20]
 8007cf8:	1c43      	adds	r3, r0, #1
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d004      	beq.n	8007d08 <__swbuf_r+0x6e>
 8007cfe:	89a3      	ldrh	r3, [r4, #12]
 8007d00:	07db      	lsls	r3, r3, #31
 8007d02:	d5e1      	bpl.n	8007cc8 <__swbuf_r+0x2e>
 8007d04:	2e0a      	cmp	r6, #10
 8007d06:	d1df      	bne.n	8007cc8 <__swbuf_r+0x2e>
 8007d08:	4621      	mov	r1, r4
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	f000 f9b4 	bl	8008078 <_fflush_r>
 8007d10:	2800      	cmp	r0, #0
 8007d12:	d0d9      	beq.n	8007cc8 <__swbuf_r+0x2e>
 8007d14:	e7d6      	b.n	8007cc4 <__swbuf_r+0x2a>
	...

08007d18 <__swsetup_r>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	4b29      	ldr	r3, [pc, #164]	@ (8007dc0 <__swsetup_r+0xa8>)
 8007d1c:	4605      	mov	r5, r0
 8007d1e:	6818      	ldr	r0, [r3, #0]
 8007d20:	460c      	mov	r4, r1
 8007d22:	b118      	cbz	r0, 8007d2c <__swsetup_r+0x14>
 8007d24:	6a03      	ldr	r3, [r0, #32]
 8007d26:	b90b      	cbnz	r3, 8007d2c <__swsetup_r+0x14>
 8007d28:	f7ff fee0 	bl	8007aec <__sinit>
 8007d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d30:	0719      	lsls	r1, r3, #28
 8007d32:	d422      	bmi.n	8007d7a <__swsetup_r+0x62>
 8007d34:	06da      	lsls	r2, r3, #27
 8007d36:	d407      	bmi.n	8007d48 <__swsetup_r+0x30>
 8007d38:	2209      	movs	r2, #9
 8007d3a:	602a      	str	r2, [r5, #0]
 8007d3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d40:	81a3      	strh	r3, [r4, #12]
 8007d42:	f04f 30ff 	mov.w	r0, #4294967295
 8007d46:	e033      	b.n	8007db0 <__swsetup_r+0x98>
 8007d48:	0758      	lsls	r0, r3, #29
 8007d4a:	d512      	bpl.n	8007d72 <__swsetup_r+0x5a>
 8007d4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d4e:	b141      	cbz	r1, 8007d62 <__swsetup_r+0x4a>
 8007d50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d54:	4299      	cmp	r1, r3
 8007d56:	d002      	beq.n	8007d5e <__swsetup_r+0x46>
 8007d58:	4628      	mov	r0, r5
 8007d5a:	f000 f8bf 	bl	8007edc <_free_r>
 8007d5e:	2300      	movs	r3, #0
 8007d60:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d62:	89a3      	ldrh	r3, [r4, #12]
 8007d64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007d68:	81a3      	strh	r3, [r4, #12]
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	6063      	str	r3, [r4, #4]
 8007d6e:	6923      	ldr	r3, [r4, #16]
 8007d70:	6023      	str	r3, [r4, #0]
 8007d72:	89a3      	ldrh	r3, [r4, #12]
 8007d74:	f043 0308 	orr.w	r3, r3, #8
 8007d78:	81a3      	strh	r3, [r4, #12]
 8007d7a:	6923      	ldr	r3, [r4, #16]
 8007d7c:	b94b      	cbnz	r3, 8007d92 <__swsetup_r+0x7a>
 8007d7e:	89a3      	ldrh	r3, [r4, #12]
 8007d80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d88:	d003      	beq.n	8007d92 <__swsetup_r+0x7a>
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	f000 f9c1 	bl	8008114 <__smakebuf_r>
 8007d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d96:	f013 0201 	ands.w	r2, r3, #1
 8007d9a:	d00a      	beq.n	8007db2 <__swsetup_r+0x9a>
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	60a2      	str	r2, [r4, #8]
 8007da0:	6962      	ldr	r2, [r4, #20]
 8007da2:	4252      	negs	r2, r2
 8007da4:	61a2      	str	r2, [r4, #24]
 8007da6:	6922      	ldr	r2, [r4, #16]
 8007da8:	b942      	cbnz	r2, 8007dbc <__swsetup_r+0xa4>
 8007daa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007dae:	d1c5      	bne.n	8007d3c <__swsetup_r+0x24>
 8007db0:	bd38      	pop	{r3, r4, r5, pc}
 8007db2:	0799      	lsls	r1, r3, #30
 8007db4:	bf58      	it	pl
 8007db6:	6962      	ldrpl	r2, [r4, #20]
 8007db8:	60a2      	str	r2, [r4, #8]
 8007dba:	e7f4      	b.n	8007da6 <__swsetup_r+0x8e>
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	e7f7      	b.n	8007db0 <__swsetup_r+0x98>
 8007dc0:	20000018 	.word	0x20000018

08007dc4 <memset>:
 8007dc4:	4402      	add	r2, r0
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d100      	bne.n	8007dce <memset+0xa>
 8007dcc:	4770      	bx	lr
 8007dce:	f803 1b01 	strb.w	r1, [r3], #1
 8007dd2:	e7f9      	b.n	8007dc8 <memset+0x4>

08007dd4 <_close_r>:
 8007dd4:	b538      	push	{r3, r4, r5, lr}
 8007dd6:	4d06      	ldr	r5, [pc, #24]	@ (8007df0 <_close_r+0x1c>)
 8007dd8:	2300      	movs	r3, #0
 8007dda:	4604      	mov	r4, r0
 8007ddc:	4608      	mov	r0, r1
 8007dde:	602b      	str	r3, [r5, #0]
 8007de0:	f7f9 f8b9 	bl	8000f56 <_close>
 8007de4:	1c43      	adds	r3, r0, #1
 8007de6:	d102      	bne.n	8007dee <_close_r+0x1a>
 8007de8:	682b      	ldr	r3, [r5, #0]
 8007dea:	b103      	cbz	r3, 8007dee <_close_r+0x1a>
 8007dec:	6023      	str	r3, [r4, #0]
 8007dee:	bd38      	pop	{r3, r4, r5, pc}
 8007df0:	20000364 	.word	0x20000364

08007df4 <_lseek_r>:
 8007df4:	b538      	push	{r3, r4, r5, lr}
 8007df6:	4d07      	ldr	r5, [pc, #28]	@ (8007e14 <_lseek_r+0x20>)
 8007df8:	4604      	mov	r4, r0
 8007dfa:	4608      	mov	r0, r1
 8007dfc:	4611      	mov	r1, r2
 8007dfe:	2200      	movs	r2, #0
 8007e00:	602a      	str	r2, [r5, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	f7f9 f8ce 	bl	8000fa4 <_lseek>
 8007e08:	1c43      	adds	r3, r0, #1
 8007e0a:	d102      	bne.n	8007e12 <_lseek_r+0x1e>
 8007e0c:	682b      	ldr	r3, [r5, #0]
 8007e0e:	b103      	cbz	r3, 8007e12 <_lseek_r+0x1e>
 8007e10:	6023      	str	r3, [r4, #0]
 8007e12:	bd38      	pop	{r3, r4, r5, pc}
 8007e14:	20000364 	.word	0x20000364

08007e18 <_read_r>:
 8007e18:	b538      	push	{r3, r4, r5, lr}
 8007e1a:	4d07      	ldr	r5, [pc, #28]	@ (8007e38 <_read_r+0x20>)
 8007e1c:	4604      	mov	r4, r0
 8007e1e:	4608      	mov	r0, r1
 8007e20:	4611      	mov	r1, r2
 8007e22:	2200      	movs	r2, #0
 8007e24:	602a      	str	r2, [r5, #0]
 8007e26:	461a      	mov	r2, r3
 8007e28:	f7f9 f85c 	bl	8000ee4 <_read>
 8007e2c:	1c43      	adds	r3, r0, #1
 8007e2e:	d102      	bne.n	8007e36 <_read_r+0x1e>
 8007e30:	682b      	ldr	r3, [r5, #0]
 8007e32:	b103      	cbz	r3, 8007e36 <_read_r+0x1e>
 8007e34:	6023      	str	r3, [r4, #0]
 8007e36:	bd38      	pop	{r3, r4, r5, pc}
 8007e38:	20000364 	.word	0x20000364

08007e3c <_sbrk_r>:
 8007e3c:	b538      	push	{r3, r4, r5, lr}
 8007e3e:	4d06      	ldr	r5, [pc, #24]	@ (8007e58 <_sbrk_r+0x1c>)
 8007e40:	2300      	movs	r3, #0
 8007e42:	4604      	mov	r4, r0
 8007e44:	4608      	mov	r0, r1
 8007e46:	602b      	str	r3, [r5, #0]
 8007e48:	f7f9 f8ba 	bl	8000fc0 <_sbrk>
 8007e4c:	1c43      	adds	r3, r0, #1
 8007e4e:	d102      	bne.n	8007e56 <_sbrk_r+0x1a>
 8007e50:	682b      	ldr	r3, [r5, #0]
 8007e52:	b103      	cbz	r3, 8007e56 <_sbrk_r+0x1a>
 8007e54:	6023      	str	r3, [r4, #0]
 8007e56:	bd38      	pop	{r3, r4, r5, pc}
 8007e58:	20000364 	.word	0x20000364

08007e5c <_write_r>:
 8007e5c:	b538      	push	{r3, r4, r5, lr}
 8007e5e:	4d07      	ldr	r5, [pc, #28]	@ (8007e7c <_write_r+0x20>)
 8007e60:	4604      	mov	r4, r0
 8007e62:	4608      	mov	r0, r1
 8007e64:	4611      	mov	r1, r2
 8007e66:	2200      	movs	r2, #0
 8007e68:	602a      	str	r2, [r5, #0]
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	f7f9 f857 	bl	8000f1e <_write>
 8007e70:	1c43      	adds	r3, r0, #1
 8007e72:	d102      	bne.n	8007e7a <_write_r+0x1e>
 8007e74:	682b      	ldr	r3, [r5, #0]
 8007e76:	b103      	cbz	r3, 8007e7a <_write_r+0x1e>
 8007e78:	6023      	str	r3, [r4, #0]
 8007e7a:	bd38      	pop	{r3, r4, r5, pc}
 8007e7c:	20000364 	.word	0x20000364

08007e80 <__errno>:
 8007e80:	4b01      	ldr	r3, [pc, #4]	@ (8007e88 <__errno+0x8>)
 8007e82:	6818      	ldr	r0, [r3, #0]
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	20000018 	.word	0x20000018

08007e8c <__libc_init_array>:
 8007e8c:	b570      	push	{r4, r5, r6, lr}
 8007e8e:	4d0d      	ldr	r5, [pc, #52]	@ (8007ec4 <__libc_init_array+0x38>)
 8007e90:	4c0d      	ldr	r4, [pc, #52]	@ (8007ec8 <__libc_init_array+0x3c>)
 8007e92:	1b64      	subs	r4, r4, r5
 8007e94:	10a4      	asrs	r4, r4, #2
 8007e96:	2600      	movs	r6, #0
 8007e98:	42a6      	cmp	r6, r4
 8007e9a:	d109      	bne.n	8007eb0 <__libc_init_array+0x24>
 8007e9c:	4d0b      	ldr	r5, [pc, #44]	@ (8007ecc <__libc_init_array+0x40>)
 8007e9e:	4c0c      	ldr	r4, [pc, #48]	@ (8007ed0 <__libc_init_array+0x44>)
 8007ea0:	f000 f996 	bl	80081d0 <_init>
 8007ea4:	1b64      	subs	r4, r4, r5
 8007ea6:	10a4      	asrs	r4, r4, #2
 8007ea8:	2600      	movs	r6, #0
 8007eaa:	42a6      	cmp	r6, r4
 8007eac:	d105      	bne.n	8007eba <__libc_init_array+0x2e>
 8007eae:	bd70      	pop	{r4, r5, r6, pc}
 8007eb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007eb4:	4798      	blx	r3
 8007eb6:	3601      	adds	r6, #1
 8007eb8:	e7ee      	b.n	8007e98 <__libc_init_array+0xc>
 8007eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ebe:	4798      	blx	r3
 8007ec0:	3601      	adds	r6, #1
 8007ec2:	e7f2      	b.n	8007eaa <__libc_init_array+0x1e>
 8007ec4:	08008834 	.word	0x08008834
 8007ec8:	08008834 	.word	0x08008834
 8007ecc:	08008834 	.word	0x08008834
 8007ed0:	08008838 	.word	0x08008838

08007ed4 <__retarget_lock_init_recursive>:
 8007ed4:	4770      	bx	lr

08007ed6 <__retarget_lock_acquire_recursive>:
 8007ed6:	4770      	bx	lr

08007ed8 <__retarget_lock_release_recursive>:
 8007ed8:	4770      	bx	lr
	...

08007edc <_free_r>:
 8007edc:	b538      	push	{r3, r4, r5, lr}
 8007ede:	4605      	mov	r5, r0
 8007ee0:	2900      	cmp	r1, #0
 8007ee2:	d041      	beq.n	8007f68 <_free_r+0x8c>
 8007ee4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ee8:	1f0c      	subs	r4, r1, #4
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	bfb8      	it	lt
 8007eee:	18e4      	addlt	r4, r4, r3
 8007ef0:	f7ff fd64 	bl	80079bc <__malloc_lock>
 8007ef4:	4a1d      	ldr	r2, [pc, #116]	@ (8007f6c <_free_r+0x90>)
 8007ef6:	6813      	ldr	r3, [r2, #0]
 8007ef8:	b933      	cbnz	r3, 8007f08 <_free_r+0x2c>
 8007efa:	6063      	str	r3, [r4, #4]
 8007efc:	6014      	str	r4, [r2, #0]
 8007efe:	4628      	mov	r0, r5
 8007f00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f04:	f7ff bd60 	b.w	80079c8 <__malloc_unlock>
 8007f08:	42a3      	cmp	r3, r4
 8007f0a:	d908      	bls.n	8007f1e <_free_r+0x42>
 8007f0c:	6820      	ldr	r0, [r4, #0]
 8007f0e:	1821      	adds	r1, r4, r0
 8007f10:	428b      	cmp	r3, r1
 8007f12:	bf01      	itttt	eq
 8007f14:	6819      	ldreq	r1, [r3, #0]
 8007f16:	685b      	ldreq	r3, [r3, #4]
 8007f18:	1809      	addeq	r1, r1, r0
 8007f1a:	6021      	streq	r1, [r4, #0]
 8007f1c:	e7ed      	b.n	8007efa <_free_r+0x1e>
 8007f1e:	461a      	mov	r2, r3
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	b10b      	cbz	r3, 8007f28 <_free_r+0x4c>
 8007f24:	42a3      	cmp	r3, r4
 8007f26:	d9fa      	bls.n	8007f1e <_free_r+0x42>
 8007f28:	6811      	ldr	r1, [r2, #0]
 8007f2a:	1850      	adds	r0, r2, r1
 8007f2c:	42a0      	cmp	r0, r4
 8007f2e:	d10b      	bne.n	8007f48 <_free_r+0x6c>
 8007f30:	6820      	ldr	r0, [r4, #0]
 8007f32:	4401      	add	r1, r0
 8007f34:	1850      	adds	r0, r2, r1
 8007f36:	4283      	cmp	r3, r0
 8007f38:	6011      	str	r1, [r2, #0]
 8007f3a:	d1e0      	bne.n	8007efe <_free_r+0x22>
 8007f3c:	6818      	ldr	r0, [r3, #0]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	6053      	str	r3, [r2, #4]
 8007f42:	4408      	add	r0, r1
 8007f44:	6010      	str	r0, [r2, #0]
 8007f46:	e7da      	b.n	8007efe <_free_r+0x22>
 8007f48:	d902      	bls.n	8007f50 <_free_r+0x74>
 8007f4a:	230c      	movs	r3, #12
 8007f4c:	602b      	str	r3, [r5, #0]
 8007f4e:	e7d6      	b.n	8007efe <_free_r+0x22>
 8007f50:	6820      	ldr	r0, [r4, #0]
 8007f52:	1821      	adds	r1, r4, r0
 8007f54:	428b      	cmp	r3, r1
 8007f56:	bf04      	itt	eq
 8007f58:	6819      	ldreq	r1, [r3, #0]
 8007f5a:	685b      	ldreq	r3, [r3, #4]
 8007f5c:	6063      	str	r3, [r4, #4]
 8007f5e:	bf04      	itt	eq
 8007f60:	1809      	addeq	r1, r1, r0
 8007f62:	6021      	streq	r1, [r4, #0]
 8007f64:	6054      	str	r4, [r2, #4]
 8007f66:	e7ca      	b.n	8007efe <_free_r+0x22>
 8007f68:	bd38      	pop	{r3, r4, r5, pc}
 8007f6a:	bf00      	nop
 8007f6c:	20000224 	.word	0x20000224

08007f70 <__sflush_r>:
 8007f70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f78:	0716      	lsls	r6, r2, #28
 8007f7a:	4605      	mov	r5, r0
 8007f7c:	460c      	mov	r4, r1
 8007f7e:	d454      	bmi.n	800802a <__sflush_r+0xba>
 8007f80:	684b      	ldr	r3, [r1, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	dc02      	bgt.n	8007f8c <__sflush_r+0x1c>
 8007f86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	dd48      	ble.n	800801e <__sflush_r+0xae>
 8007f8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f8e:	2e00      	cmp	r6, #0
 8007f90:	d045      	beq.n	800801e <__sflush_r+0xae>
 8007f92:	2300      	movs	r3, #0
 8007f94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f98:	682f      	ldr	r7, [r5, #0]
 8007f9a:	6a21      	ldr	r1, [r4, #32]
 8007f9c:	602b      	str	r3, [r5, #0]
 8007f9e:	d030      	beq.n	8008002 <__sflush_r+0x92>
 8007fa0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fa2:	89a3      	ldrh	r3, [r4, #12]
 8007fa4:	0759      	lsls	r1, r3, #29
 8007fa6:	d505      	bpl.n	8007fb4 <__sflush_r+0x44>
 8007fa8:	6863      	ldr	r3, [r4, #4]
 8007faa:	1ad2      	subs	r2, r2, r3
 8007fac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007fae:	b10b      	cbz	r3, 8007fb4 <__sflush_r+0x44>
 8007fb0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fb2:	1ad2      	subs	r2, r2, r3
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fb8:	6a21      	ldr	r1, [r4, #32]
 8007fba:	4628      	mov	r0, r5
 8007fbc:	47b0      	blx	r6
 8007fbe:	1c43      	adds	r3, r0, #1
 8007fc0:	89a3      	ldrh	r3, [r4, #12]
 8007fc2:	d106      	bne.n	8007fd2 <__sflush_r+0x62>
 8007fc4:	6829      	ldr	r1, [r5, #0]
 8007fc6:	291d      	cmp	r1, #29
 8007fc8:	d82b      	bhi.n	8008022 <__sflush_r+0xb2>
 8007fca:	4a2a      	ldr	r2, [pc, #168]	@ (8008074 <__sflush_r+0x104>)
 8007fcc:	410a      	asrs	r2, r1
 8007fce:	07d6      	lsls	r6, r2, #31
 8007fd0:	d427      	bmi.n	8008022 <__sflush_r+0xb2>
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	6062      	str	r2, [r4, #4]
 8007fd6:	04d9      	lsls	r1, r3, #19
 8007fd8:	6922      	ldr	r2, [r4, #16]
 8007fda:	6022      	str	r2, [r4, #0]
 8007fdc:	d504      	bpl.n	8007fe8 <__sflush_r+0x78>
 8007fde:	1c42      	adds	r2, r0, #1
 8007fe0:	d101      	bne.n	8007fe6 <__sflush_r+0x76>
 8007fe2:	682b      	ldr	r3, [r5, #0]
 8007fe4:	b903      	cbnz	r3, 8007fe8 <__sflush_r+0x78>
 8007fe6:	6560      	str	r0, [r4, #84]	@ 0x54
 8007fe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fea:	602f      	str	r7, [r5, #0]
 8007fec:	b1b9      	cbz	r1, 800801e <__sflush_r+0xae>
 8007fee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ff2:	4299      	cmp	r1, r3
 8007ff4:	d002      	beq.n	8007ffc <__sflush_r+0x8c>
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	f7ff ff70 	bl	8007edc <_free_r>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	6363      	str	r3, [r4, #52]	@ 0x34
 8008000:	e00d      	b.n	800801e <__sflush_r+0xae>
 8008002:	2301      	movs	r3, #1
 8008004:	4628      	mov	r0, r5
 8008006:	47b0      	blx	r6
 8008008:	4602      	mov	r2, r0
 800800a:	1c50      	adds	r0, r2, #1
 800800c:	d1c9      	bne.n	8007fa2 <__sflush_r+0x32>
 800800e:	682b      	ldr	r3, [r5, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d0c6      	beq.n	8007fa2 <__sflush_r+0x32>
 8008014:	2b1d      	cmp	r3, #29
 8008016:	d001      	beq.n	800801c <__sflush_r+0xac>
 8008018:	2b16      	cmp	r3, #22
 800801a:	d11e      	bne.n	800805a <__sflush_r+0xea>
 800801c:	602f      	str	r7, [r5, #0]
 800801e:	2000      	movs	r0, #0
 8008020:	e022      	b.n	8008068 <__sflush_r+0xf8>
 8008022:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008026:	b21b      	sxth	r3, r3
 8008028:	e01b      	b.n	8008062 <__sflush_r+0xf2>
 800802a:	690f      	ldr	r7, [r1, #16]
 800802c:	2f00      	cmp	r7, #0
 800802e:	d0f6      	beq.n	800801e <__sflush_r+0xae>
 8008030:	0793      	lsls	r3, r2, #30
 8008032:	680e      	ldr	r6, [r1, #0]
 8008034:	bf08      	it	eq
 8008036:	694b      	ldreq	r3, [r1, #20]
 8008038:	600f      	str	r7, [r1, #0]
 800803a:	bf18      	it	ne
 800803c:	2300      	movne	r3, #0
 800803e:	eba6 0807 	sub.w	r8, r6, r7
 8008042:	608b      	str	r3, [r1, #8]
 8008044:	f1b8 0f00 	cmp.w	r8, #0
 8008048:	dde9      	ble.n	800801e <__sflush_r+0xae>
 800804a:	6a21      	ldr	r1, [r4, #32]
 800804c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800804e:	4643      	mov	r3, r8
 8008050:	463a      	mov	r2, r7
 8008052:	4628      	mov	r0, r5
 8008054:	47b0      	blx	r6
 8008056:	2800      	cmp	r0, #0
 8008058:	dc08      	bgt.n	800806c <__sflush_r+0xfc>
 800805a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800805e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008062:	81a3      	strh	r3, [r4, #12]
 8008064:	f04f 30ff 	mov.w	r0, #4294967295
 8008068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800806c:	4407      	add	r7, r0
 800806e:	eba8 0800 	sub.w	r8, r8, r0
 8008072:	e7e7      	b.n	8008044 <__sflush_r+0xd4>
 8008074:	dfbffffe 	.word	0xdfbffffe

08008078 <_fflush_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	690b      	ldr	r3, [r1, #16]
 800807c:	4605      	mov	r5, r0
 800807e:	460c      	mov	r4, r1
 8008080:	b913      	cbnz	r3, 8008088 <_fflush_r+0x10>
 8008082:	2500      	movs	r5, #0
 8008084:	4628      	mov	r0, r5
 8008086:	bd38      	pop	{r3, r4, r5, pc}
 8008088:	b118      	cbz	r0, 8008092 <_fflush_r+0x1a>
 800808a:	6a03      	ldr	r3, [r0, #32]
 800808c:	b90b      	cbnz	r3, 8008092 <_fflush_r+0x1a>
 800808e:	f7ff fd2d 	bl	8007aec <__sinit>
 8008092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d0f3      	beq.n	8008082 <_fflush_r+0xa>
 800809a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800809c:	07d0      	lsls	r0, r2, #31
 800809e:	d404      	bmi.n	80080aa <_fflush_r+0x32>
 80080a0:	0599      	lsls	r1, r3, #22
 80080a2:	d402      	bmi.n	80080aa <_fflush_r+0x32>
 80080a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080a6:	f7ff ff16 	bl	8007ed6 <__retarget_lock_acquire_recursive>
 80080aa:	4628      	mov	r0, r5
 80080ac:	4621      	mov	r1, r4
 80080ae:	f7ff ff5f 	bl	8007f70 <__sflush_r>
 80080b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080b4:	07da      	lsls	r2, r3, #31
 80080b6:	4605      	mov	r5, r0
 80080b8:	d4e4      	bmi.n	8008084 <_fflush_r+0xc>
 80080ba:	89a3      	ldrh	r3, [r4, #12]
 80080bc:	059b      	lsls	r3, r3, #22
 80080be:	d4e1      	bmi.n	8008084 <_fflush_r+0xc>
 80080c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080c2:	f7ff ff09 	bl	8007ed8 <__retarget_lock_release_recursive>
 80080c6:	e7dd      	b.n	8008084 <_fflush_r+0xc>

080080c8 <__swhatbuf_r>:
 80080c8:	b570      	push	{r4, r5, r6, lr}
 80080ca:	460c      	mov	r4, r1
 80080cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d0:	2900      	cmp	r1, #0
 80080d2:	b096      	sub	sp, #88	@ 0x58
 80080d4:	4615      	mov	r5, r2
 80080d6:	461e      	mov	r6, r3
 80080d8:	da0d      	bge.n	80080f6 <__swhatbuf_r+0x2e>
 80080da:	89a3      	ldrh	r3, [r4, #12]
 80080dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80080e0:	f04f 0100 	mov.w	r1, #0
 80080e4:	bf14      	ite	ne
 80080e6:	2340      	movne	r3, #64	@ 0x40
 80080e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80080ec:	2000      	movs	r0, #0
 80080ee:	6031      	str	r1, [r6, #0]
 80080f0:	602b      	str	r3, [r5, #0]
 80080f2:	b016      	add	sp, #88	@ 0x58
 80080f4:	bd70      	pop	{r4, r5, r6, pc}
 80080f6:	466a      	mov	r2, sp
 80080f8:	f000 f848 	bl	800818c <_fstat_r>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	dbec      	blt.n	80080da <__swhatbuf_r+0x12>
 8008100:	9901      	ldr	r1, [sp, #4]
 8008102:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008106:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800810a:	4259      	negs	r1, r3
 800810c:	4159      	adcs	r1, r3
 800810e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008112:	e7eb      	b.n	80080ec <__swhatbuf_r+0x24>

08008114 <__smakebuf_r>:
 8008114:	898b      	ldrh	r3, [r1, #12]
 8008116:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008118:	079d      	lsls	r5, r3, #30
 800811a:	4606      	mov	r6, r0
 800811c:	460c      	mov	r4, r1
 800811e:	d507      	bpl.n	8008130 <__smakebuf_r+0x1c>
 8008120:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008124:	6023      	str	r3, [r4, #0]
 8008126:	6123      	str	r3, [r4, #16]
 8008128:	2301      	movs	r3, #1
 800812a:	6163      	str	r3, [r4, #20]
 800812c:	b003      	add	sp, #12
 800812e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008130:	ab01      	add	r3, sp, #4
 8008132:	466a      	mov	r2, sp
 8008134:	f7ff ffc8 	bl	80080c8 <__swhatbuf_r>
 8008138:	9f00      	ldr	r7, [sp, #0]
 800813a:	4605      	mov	r5, r0
 800813c:	4639      	mov	r1, r7
 800813e:	4630      	mov	r0, r6
 8008140:	f7ff fbbc 	bl	80078bc <_malloc_r>
 8008144:	b948      	cbnz	r0, 800815a <__smakebuf_r+0x46>
 8008146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800814a:	059a      	lsls	r2, r3, #22
 800814c:	d4ee      	bmi.n	800812c <__smakebuf_r+0x18>
 800814e:	f023 0303 	bic.w	r3, r3, #3
 8008152:	f043 0302 	orr.w	r3, r3, #2
 8008156:	81a3      	strh	r3, [r4, #12]
 8008158:	e7e2      	b.n	8008120 <__smakebuf_r+0xc>
 800815a:	89a3      	ldrh	r3, [r4, #12]
 800815c:	6020      	str	r0, [r4, #0]
 800815e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008162:	81a3      	strh	r3, [r4, #12]
 8008164:	9b01      	ldr	r3, [sp, #4]
 8008166:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800816a:	b15b      	cbz	r3, 8008184 <__smakebuf_r+0x70>
 800816c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008170:	4630      	mov	r0, r6
 8008172:	f000 f81d 	bl	80081b0 <_isatty_r>
 8008176:	b128      	cbz	r0, 8008184 <__smakebuf_r+0x70>
 8008178:	89a3      	ldrh	r3, [r4, #12]
 800817a:	f023 0303 	bic.w	r3, r3, #3
 800817e:	f043 0301 	orr.w	r3, r3, #1
 8008182:	81a3      	strh	r3, [r4, #12]
 8008184:	89a3      	ldrh	r3, [r4, #12]
 8008186:	431d      	orrs	r5, r3
 8008188:	81a5      	strh	r5, [r4, #12]
 800818a:	e7cf      	b.n	800812c <__smakebuf_r+0x18>

0800818c <_fstat_r>:
 800818c:	b538      	push	{r3, r4, r5, lr}
 800818e:	4d07      	ldr	r5, [pc, #28]	@ (80081ac <_fstat_r+0x20>)
 8008190:	2300      	movs	r3, #0
 8008192:	4604      	mov	r4, r0
 8008194:	4608      	mov	r0, r1
 8008196:	4611      	mov	r1, r2
 8008198:	602b      	str	r3, [r5, #0]
 800819a:	f7f8 fee8 	bl	8000f6e <_fstat>
 800819e:	1c43      	adds	r3, r0, #1
 80081a0:	d102      	bne.n	80081a8 <_fstat_r+0x1c>
 80081a2:	682b      	ldr	r3, [r5, #0]
 80081a4:	b103      	cbz	r3, 80081a8 <_fstat_r+0x1c>
 80081a6:	6023      	str	r3, [r4, #0]
 80081a8:	bd38      	pop	{r3, r4, r5, pc}
 80081aa:	bf00      	nop
 80081ac:	20000364 	.word	0x20000364

080081b0 <_isatty_r>:
 80081b0:	b538      	push	{r3, r4, r5, lr}
 80081b2:	4d06      	ldr	r5, [pc, #24]	@ (80081cc <_isatty_r+0x1c>)
 80081b4:	2300      	movs	r3, #0
 80081b6:	4604      	mov	r4, r0
 80081b8:	4608      	mov	r0, r1
 80081ba:	602b      	str	r3, [r5, #0]
 80081bc:	f7f8 fee7 	bl	8000f8e <_isatty>
 80081c0:	1c43      	adds	r3, r0, #1
 80081c2:	d102      	bne.n	80081ca <_isatty_r+0x1a>
 80081c4:	682b      	ldr	r3, [r5, #0]
 80081c6:	b103      	cbz	r3, 80081ca <_isatty_r+0x1a>
 80081c8:	6023      	str	r3, [r4, #0]
 80081ca:	bd38      	pop	{r3, r4, r5, pc}
 80081cc:	20000364 	.word	0x20000364

080081d0 <_init>:
 80081d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081d2:	bf00      	nop
 80081d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081d6:	bc08      	pop	{r3}
 80081d8:	469e      	mov	lr, r3
 80081da:	4770      	bx	lr

080081dc <_fini>:
 80081dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081de:	bf00      	nop
 80081e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081e2:	bc08      	pop	{r3}
 80081e4:	469e      	mov	lr, r3
 80081e6:	4770      	bx	lr
