Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we_im' [D:/COD_Projects/LABH5/LABH5.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'dra0' is not connected on this instance [D:/COD_Projects/LABH5/LABH5.srcs/sim_1/new/CPU_tb.v:36]
WARNING: [VRFC 10-5021] port 'write_data' is not connected on this instance [D:/COD_Projects/LABH5/LABH5.srcs/sources_1/new/CPU.v:72]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
