
stm32g070cbt6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012784  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009d0  08012840  08012840  00022840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013210  08013210  000302b0  2**0
                  CONTENTS
  4 .ARM          00000000  08013210  08013210  000302b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08013210  08013210  000302b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013210  08013210  00023210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013214  08013214  00023214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b0  20000000  08013218  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a50  200002b0  080134c8  000302b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d00  080134c8  00030d00  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000302b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000170ba  00000000  00000000  000302d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ca0  00000000  00000000  00047392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f8  00000000  00000000  0004a038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012d0  00000000  00000000  0004b330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d80  00000000  00000000  0004c600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000179d9  00000000  00000000  00064380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093075  00000000  00000000  0007bd59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010edce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d04  00000000  00000000  0010ee20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200002b0 	.word	0x200002b0
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08012824 	.word	0x08012824

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200002b4 	.word	0x200002b4
 80000fc:	08012824 	.word	0x08012824

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_uqi>:
 8000124:	b402      	push	{r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	5c09      	ldrb	r1, [r1, r0]
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	448e      	add	lr, r1
 8000132:	bc02      	pop	{r1}
 8000134:	4770      	bx	lr
 8000136:	46c0      	nop			; (mov r8, r8)

08000138 <__gnu_thumb1_case_shi>:
 8000138:	b403      	push	{r0, r1}
 800013a:	4671      	mov	r1, lr
 800013c:	0849      	lsrs	r1, r1, #1
 800013e:	0040      	lsls	r0, r0, #1
 8000140:	0049      	lsls	r1, r1, #1
 8000142:	5e09      	ldrsh	r1, [r1, r0]
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	448e      	add	lr, r1
 8000148:	bc03      	pop	{r0, r1}
 800014a:	4770      	bx	lr

0800014c <__udivsi3>:
 800014c:	2200      	movs	r2, #0
 800014e:	0843      	lsrs	r3, r0, #1
 8000150:	428b      	cmp	r3, r1
 8000152:	d374      	bcc.n	800023e <__udivsi3+0xf2>
 8000154:	0903      	lsrs	r3, r0, #4
 8000156:	428b      	cmp	r3, r1
 8000158:	d35f      	bcc.n	800021a <__udivsi3+0xce>
 800015a:	0a03      	lsrs	r3, r0, #8
 800015c:	428b      	cmp	r3, r1
 800015e:	d344      	bcc.n	80001ea <__udivsi3+0x9e>
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d328      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d30d      	bcc.n	8000188 <__udivsi3+0x3c>
 800016c:	22ff      	movs	r2, #255	; 0xff
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	ba12      	rev	r2, r2
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d302      	bcc.n	800017e <__udivsi3+0x32>
 8000178:	1212      	asrs	r2, r2, #8
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	d065      	beq.n	800024a <__udivsi3+0xfe>
 800017e:	0b03      	lsrs	r3, r0, #12
 8000180:	428b      	cmp	r3, r1
 8000182:	d319      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000184:	e000      	b.n	8000188 <__udivsi3+0x3c>
 8000186:	0a09      	lsrs	r1, r1, #8
 8000188:	0bc3      	lsrs	r3, r0, #15
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x46>
 800018e:	03cb      	lsls	r3, r1, #15
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b83      	lsrs	r3, r0, #14
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x52>
 800019a:	038b      	lsls	r3, r1, #14
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b43      	lsrs	r3, r0, #13
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x5e>
 80001a6:	034b      	lsls	r3, r1, #13
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b03      	lsrs	r3, r0, #12
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x6a>
 80001b2:	030b      	lsls	r3, r1, #12
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0ac3      	lsrs	r3, r0, #11
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x76>
 80001be:	02cb      	lsls	r3, r1, #11
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a83      	lsrs	r3, r0, #10
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x82>
 80001ca:	028b      	lsls	r3, r1, #10
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a43      	lsrs	r3, r0, #9
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x8e>
 80001d6:	024b      	lsls	r3, r1, #9
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a03      	lsrs	r3, r0, #8
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x9a>
 80001e2:	020b      	lsls	r3, r1, #8
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	d2cd      	bcs.n	8000186 <__udivsi3+0x3a>
 80001ea:	09c3      	lsrs	r3, r0, #7
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xa8>
 80001f0:	01cb      	lsls	r3, r1, #7
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0983      	lsrs	r3, r0, #6
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xb4>
 80001fc:	018b      	lsls	r3, r1, #6
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0943      	lsrs	r3, r0, #5
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xc0>
 8000208:	014b      	lsls	r3, r1, #5
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0903      	lsrs	r3, r0, #4
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xcc>
 8000214:	010b      	lsls	r3, r1, #4
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	08c3      	lsrs	r3, r0, #3
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xd8>
 8000220:	00cb      	lsls	r3, r1, #3
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0883      	lsrs	r3, r0, #2
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xe4>
 800022c:	008b      	lsls	r3, r1, #2
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0843      	lsrs	r3, r0, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xf0>
 8000238:	004b      	lsls	r3, r1, #1
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	1a41      	subs	r1, r0, r1
 8000240:	d200      	bcs.n	8000244 <__udivsi3+0xf8>
 8000242:	4601      	mov	r1, r0
 8000244:	4152      	adcs	r2, r2
 8000246:	4610      	mov	r0, r2
 8000248:	4770      	bx	lr
 800024a:	e7ff      	b.n	800024c <__udivsi3+0x100>
 800024c:	b501      	push	{r0, lr}
 800024e:	2000      	movs	r0, #0
 8000250:	f000 f8f0 	bl	8000434 <__aeabi_idiv0>
 8000254:	bd02      	pop	{r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_uidivmod>:
 8000258:	2900      	cmp	r1, #0
 800025a:	d0f7      	beq.n	800024c <__udivsi3+0x100>
 800025c:	e776      	b.n	800014c <__udivsi3>
 800025e:	4770      	bx	lr

08000260 <__divsi3>:
 8000260:	4603      	mov	r3, r0
 8000262:	430b      	orrs	r3, r1
 8000264:	d47f      	bmi.n	8000366 <__divsi3+0x106>
 8000266:	2200      	movs	r2, #0
 8000268:	0843      	lsrs	r3, r0, #1
 800026a:	428b      	cmp	r3, r1
 800026c:	d374      	bcc.n	8000358 <__divsi3+0xf8>
 800026e:	0903      	lsrs	r3, r0, #4
 8000270:	428b      	cmp	r3, r1
 8000272:	d35f      	bcc.n	8000334 <__divsi3+0xd4>
 8000274:	0a03      	lsrs	r3, r0, #8
 8000276:	428b      	cmp	r3, r1
 8000278:	d344      	bcc.n	8000304 <__divsi3+0xa4>
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d328      	bcc.n	80002d2 <__divsi3+0x72>
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d30d      	bcc.n	80002a2 <__divsi3+0x42>
 8000286:	22ff      	movs	r2, #255	; 0xff
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	ba12      	rev	r2, r2
 800028c:	0c03      	lsrs	r3, r0, #16
 800028e:	428b      	cmp	r3, r1
 8000290:	d302      	bcc.n	8000298 <__divsi3+0x38>
 8000292:	1212      	asrs	r2, r2, #8
 8000294:	0209      	lsls	r1, r1, #8
 8000296:	d065      	beq.n	8000364 <__divsi3+0x104>
 8000298:	0b03      	lsrs	r3, r0, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d319      	bcc.n	80002d2 <__divsi3+0x72>
 800029e:	e000      	b.n	80002a2 <__divsi3+0x42>
 80002a0:	0a09      	lsrs	r1, r1, #8
 80002a2:	0bc3      	lsrs	r3, r0, #15
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x4c>
 80002a8:	03cb      	lsls	r3, r1, #15
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b83      	lsrs	r3, r0, #14
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x58>
 80002b4:	038b      	lsls	r3, r1, #14
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b43      	lsrs	r3, r0, #13
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x64>
 80002c0:	034b      	lsls	r3, r1, #13
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0b03      	lsrs	r3, r0, #12
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x70>
 80002cc:	030b      	lsls	r3, r1, #12
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0ac3      	lsrs	r3, r0, #11
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x7c>
 80002d8:	02cb      	lsls	r3, r1, #11
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a83      	lsrs	r3, r0, #10
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x88>
 80002e4:	028b      	lsls	r3, r1, #10
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a43      	lsrs	r3, r0, #9
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0x94>
 80002f0:	024b      	lsls	r3, r1, #9
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0a03      	lsrs	r3, r0, #8
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__divsi3+0xa0>
 80002fc:	020b      	lsls	r3, r1, #8
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	d2cd      	bcs.n	80002a0 <__divsi3+0x40>
 8000304:	09c3      	lsrs	r3, r0, #7
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xae>
 800030a:	01cb      	lsls	r3, r1, #7
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0983      	lsrs	r3, r0, #6
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xba>
 8000316:	018b      	lsls	r3, r1, #6
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0943      	lsrs	r3, r0, #5
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xc6>
 8000322:	014b      	lsls	r3, r1, #5
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0903      	lsrs	r3, r0, #4
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xd2>
 800032e:	010b      	lsls	r3, r1, #4
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	08c3      	lsrs	r3, r0, #3
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xde>
 800033a:	00cb      	lsls	r3, r1, #3
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0883      	lsrs	r3, r0, #2
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xea>
 8000346:	008b      	lsls	r3, r1, #2
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	0843      	lsrs	r3, r0, #1
 800034e:	428b      	cmp	r3, r1
 8000350:	d301      	bcc.n	8000356 <__divsi3+0xf6>
 8000352:	004b      	lsls	r3, r1, #1
 8000354:	1ac0      	subs	r0, r0, r3
 8000356:	4152      	adcs	r2, r2
 8000358:	1a41      	subs	r1, r0, r1
 800035a:	d200      	bcs.n	800035e <__divsi3+0xfe>
 800035c:	4601      	mov	r1, r0
 800035e:	4152      	adcs	r2, r2
 8000360:	4610      	mov	r0, r2
 8000362:	4770      	bx	lr
 8000364:	e05d      	b.n	8000422 <__divsi3+0x1c2>
 8000366:	0fca      	lsrs	r2, r1, #31
 8000368:	d000      	beq.n	800036c <__divsi3+0x10c>
 800036a:	4249      	negs	r1, r1
 800036c:	1003      	asrs	r3, r0, #32
 800036e:	d300      	bcc.n	8000372 <__divsi3+0x112>
 8000370:	4240      	negs	r0, r0
 8000372:	4053      	eors	r3, r2
 8000374:	2200      	movs	r2, #0
 8000376:	469c      	mov	ip, r3
 8000378:	0903      	lsrs	r3, r0, #4
 800037a:	428b      	cmp	r3, r1
 800037c:	d32d      	bcc.n	80003da <__divsi3+0x17a>
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d312      	bcc.n	80003aa <__divsi3+0x14a>
 8000384:	22fc      	movs	r2, #252	; 0xfc
 8000386:	0189      	lsls	r1, r1, #6
 8000388:	ba12      	rev	r2, r2
 800038a:	0a03      	lsrs	r3, r0, #8
 800038c:	428b      	cmp	r3, r1
 800038e:	d30c      	bcc.n	80003aa <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	1192      	asrs	r2, r2, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d308      	bcc.n	80003aa <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d304      	bcc.n	80003aa <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	d03a      	beq.n	800041a <__divsi3+0x1ba>
 80003a4:	1192      	asrs	r2, r2, #6
 80003a6:	e000      	b.n	80003aa <__divsi3+0x14a>
 80003a8:	0989      	lsrs	r1, r1, #6
 80003aa:	09c3      	lsrs	r3, r0, #7
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x154>
 80003b0:	01cb      	lsls	r3, r1, #7
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0983      	lsrs	r3, r0, #6
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x160>
 80003bc:	018b      	lsls	r3, r1, #6
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0943      	lsrs	r3, r0, #5
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x16c>
 80003c8:	014b      	lsls	r3, r1, #5
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0903      	lsrs	r3, r0, #4
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x178>
 80003d4:	010b      	lsls	r3, r1, #4
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	08c3      	lsrs	r3, r0, #3
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x184>
 80003e0:	00cb      	lsls	r3, r1, #3
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	0883      	lsrs	r3, r0, #2
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x190>
 80003ec:	008b      	lsls	r3, r1, #2
 80003ee:	1ac0      	subs	r0, r0, r3
 80003f0:	4152      	adcs	r2, r2
 80003f2:	d2d9      	bcs.n	80003a8 <__divsi3+0x148>
 80003f4:	0843      	lsrs	r3, r0, #1
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d301      	bcc.n	80003fe <__divsi3+0x19e>
 80003fa:	004b      	lsls	r3, r1, #1
 80003fc:	1ac0      	subs	r0, r0, r3
 80003fe:	4152      	adcs	r2, r2
 8000400:	1a41      	subs	r1, r0, r1
 8000402:	d200      	bcs.n	8000406 <__divsi3+0x1a6>
 8000404:	4601      	mov	r1, r0
 8000406:	4663      	mov	r3, ip
 8000408:	4152      	adcs	r2, r2
 800040a:	105b      	asrs	r3, r3, #1
 800040c:	4610      	mov	r0, r2
 800040e:	d301      	bcc.n	8000414 <__divsi3+0x1b4>
 8000410:	4240      	negs	r0, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d500      	bpl.n	8000418 <__divsi3+0x1b8>
 8000416:	4249      	negs	r1, r1
 8000418:	4770      	bx	lr
 800041a:	4663      	mov	r3, ip
 800041c:	105b      	asrs	r3, r3, #1
 800041e:	d300      	bcc.n	8000422 <__divsi3+0x1c2>
 8000420:	4240      	negs	r0, r0
 8000422:	b501      	push	{r0, lr}
 8000424:	2000      	movs	r0, #0
 8000426:	f000 f805 	bl	8000434 <__aeabi_idiv0>
 800042a:	bd02      	pop	{r1, pc}

0800042c <__aeabi_idivmod>:
 800042c:	2900      	cmp	r1, #0
 800042e:	d0f8      	beq.n	8000422 <__divsi3+0x1c2>
 8000430:	e716      	b.n	8000260 <__divsi3>
 8000432:	4770      	bx	lr

08000434 <__aeabi_idiv0>:
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdrcmple>:
 8000438:	4684      	mov	ip, r0
 800043a:	0010      	movs	r0, r2
 800043c:	4662      	mov	r2, ip
 800043e:	468c      	mov	ip, r1
 8000440:	0019      	movs	r1, r3
 8000442:	4663      	mov	r3, ip
 8000444:	e000      	b.n	8000448 <__aeabi_cdcmpeq>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_cdcmpeq>:
 8000448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044a:	f001 fa89 	bl	8001960 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	d401      	bmi.n	8000456 <__aeabi_cdcmpeq+0xe>
 8000452:	2100      	movs	r1, #0
 8000454:	42c8      	cmn	r0, r1
 8000456:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000458 <__aeabi_dcmpeq>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f9d9 	bl	8001810 <__eqdf2>
 800045e:	4240      	negs	r0, r0
 8000460:	3001      	adds	r0, #1
 8000462:	bd10      	pop	{r4, pc}

08000464 <__aeabi_dcmplt>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fa7b 	bl	8001960 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	db01      	blt.n	8000472 <__aeabi_dcmplt+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmple>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fa71 	bl	8001960 <__ledf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dd01      	ble.n	8000486 <__aeabi_dcmple+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpgt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fa01 	bl	8001894 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	dc01      	bgt.n	800049a <__aeabi_dcmpgt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_dcmpge>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f001 f9f7 	bl	8001894 <__gedf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	da01      	bge.n	80004ae <__aeabi_dcmpge+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__aeabi_cfrcmple>:
 80004b4:	4684      	mov	ip, r0
 80004b6:	0008      	movs	r0, r1
 80004b8:	4661      	mov	r1, ip
 80004ba:	e7ff      	b.n	80004bc <__aeabi_cfcmpeq>

080004bc <__aeabi_cfcmpeq>:
 80004bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004be:	f000 faad 	bl	8000a1c <__lesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	d401      	bmi.n	80004ca <__aeabi_cfcmpeq+0xe>
 80004c6:	2100      	movs	r1, #0
 80004c8:	42c8      	cmn	r0, r1
 80004ca:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004cc <__aeabi_fcmpeq>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fa39 	bl	8000944 <__eqsf2>
 80004d2:	4240      	negs	r0, r0
 80004d4:	3001      	adds	r0, #1
 80004d6:	bd10      	pop	{r4, pc}

080004d8 <__aeabi_fcmplt>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fa9f 	bl	8000a1c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	db01      	blt.n	80004e6 <__aeabi_fcmplt+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			; (mov r8, r8)

080004ec <__aeabi_fcmple>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fa95 	bl	8000a1c <__lesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dd01      	ble.n	80004fa <__aeabi_fcmple+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)

08000500 <__aeabi_fcmpgt>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 fa45 	bl	8000990 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	dc01      	bgt.n	800050e <__aeabi_fcmpgt+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			; (mov r8, r8)

08000514 <__aeabi_fcmpge>:
 8000514:	b510      	push	{r4, lr}
 8000516:	f000 fa3b 	bl	8000990 <__gesf2>
 800051a:	2800      	cmp	r0, #0
 800051c:	da01      	bge.n	8000522 <__aeabi_fcmpge+0xe>
 800051e:	2000      	movs	r0, #0
 8000520:	bd10      	pop	{r4, pc}
 8000522:	2001      	movs	r0, #1
 8000524:	bd10      	pop	{r4, pc}
 8000526:	46c0      	nop			; (mov r8, r8)

08000528 <__aeabi_d2uiz>:
 8000528:	b570      	push	{r4, r5, r6, lr}
 800052a:	2200      	movs	r2, #0
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <__aeabi_d2uiz+0x38>)
 800052e:	0004      	movs	r4, r0
 8000530:	000d      	movs	r5, r1
 8000532:	f7ff ffb5 	bl	80004a0 <__aeabi_dcmpge>
 8000536:	2800      	cmp	r0, #0
 8000538:	d104      	bne.n	8000544 <__aeabi_d2uiz+0x1c>
 800053a:	0020      	movs	r0, r4
 800053c:	0029      	movs	r1, r5
 800053e:	f002 f88f 	bl	8002660 <__aeabi_d2iz>
 8000542:	bd70      	pop	{r4, r5, r6, pc}
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <__aeabi_d2uiz+0x38>)
 8000546:	2200      	movs	r2, #0
 8000548:	0020      	movs	r0, r4
 800054a:	0029      	movs	r1, r5
 800054c:	f001 fcd8 	bl	8001f00 <__aeabi_dsub>
 8000550:	f002 f886 	bl	8002660 <__aeabi_d2iz>
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	061b      	lsls	r3, r3, #24
 8000558:	469c      	mov	ip, r3
 800055a:	4460      	add	r0, ip
 800055c:	e7f1      	b.n	8000542 <__aeabi_d2uiz+0x1a>
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	41e00000 	.word	0x41e00000

08000564 <__aeabi_d2lz>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	0005      	movs	r5, r0
 8000568:	000c      	movs	r4, r1
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	0028      	movs	r0, r5
 8000570:	0021      	movs	r1, r4
 8000572:	f7ff ff77 	bl	8000464 <__aeabi_dcmplt>
 8000576:	2800      	cmp	r0, #0
 8000578:	d108      	bne.n	800058c <__aeabi_d2lz+0x28>
 800057a:	0028      	movs	r0, r5
 800057c:	0021      	movs	r1, r4
 800057e:	f000 f80f 	bl	80005a0 <__aeabi_d2ulz>
 8000582:	0002      	movs	r2, r0
 8000584:	000b      	movs	r3, r1
 8000586:	0010      	movs	r0, r2
 8000588:	0019      	movs	r1, r3
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	061b      	lsls	r3, r3, #24
 8000590:	18e1      	adds	r1, r4, r3
 8000592:	0028      	movs	r0, r5
 8000594:	f000 f804 	bl	80005a0 <__aeabi_d2ulz>
 8000598:	2300      	movs	r3, #0
 800059a:	4242      	negs	r2, r0
 800059c:	418b      	sbcs	r3, r1
 800059e:	e7f2      	b.n	8000586 <__aeabi_d2lz+0x22>

080005a0 <__aeabi_d2ulz>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <__aeabi_d2ulz+0x34>)
 80005a6:	000d      	movs	r5, r1
 80005a8:	0004      	movs	r4, r0
 80005aa:	f001 fa3d 	bl	8001a28 <__aeabi_dmul>
 80005ae:	f7ff ffbb 	bl	8000528 <__aeabi_d2uiz>
 80005b2:	0006      	movs	r6, r0
 80005b4:	f002 f8ba 	bl	800272c <__aeabi_ui2d>
 80005b8:	2200      	movs	r2, #0
 80005ba:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <__aeabi_d2ulz+0x38>)
 80005bc:	f001 fa34 	bl	8001a28 <__aeabi_dmul>
 80005c0:	0002      	movs	r2, r0
 80005c2:	000b      	movs	r3, r1
 80005c4:	0020      	movs	r0, r4
 80005c6:	0029      	movs	r1, r5
 80005c8:	f001 fc9a 	bl	8001f00 <__aeabi_dsub>
 80005cc:	f7ff ffac 	bl	8000528 <__aeabi_d2uiz>
 80005d0:	0031      	movs	r1, r6
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	3df00000 	.word	0x3df00000
 80005d8:	41f00000 	.word	0x41f00000

080005dc <__aeabi_l2d>:
 80005dc:	b570      	push	{r4, r5, r6, lr}
 80005de:	0006      	movs	r6, r0
 80005e0:	0008      	movs	r0, r1
 80005e2:	f002 f873 	bl	80026cc <__aeabi_i2d>
 80005e6:	2200      	movs	r2, #0
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <__aeabi_l2d+0x28>)
 80005ea:	f001 fa1d 	bl	8001a28 <__aeabi_dmul>
 80005ee:	000d      	movs	r5, r1
 80005f0:	0004      	movs	r4, r0
 80005f2:	0030      	movs	r0, r6
 80005f4:	f002 f89a 	bl	800272c <__aeabi_ui2d>
 80005f8:	002b      	movs	r3, r5
 80005fa:	0022      	movs	r2, r4
 80005fc:	f000 fad6 	bl	8000bac <__aeabi_dadd>
 8000600:	bd70      	pop	{r4, r5, r6, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	41f00000 	.word	0x41f00000

08000608 <__aeabi_fadd>:
 8000608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060a:	46c6      	mov	lr, r8
 800060c:	0243      	lsls	r3, r0, #9
 800060e:	0a5b      	lsrs	r3, r3, #9
 8000610:	024e      	lsls	r6, r1, #9
 8000612:	0045      	lsls	r5, r0, #1
 8000614:	004f      	lsls	r7, r1, #1
 8000616:	00da      	lsls	r2, r3, #3
 8000618:	0fc4      	lsrs	r4, r0, #31
 800061a:	469c      	mov	ip, r3
 800061c:	0a70      	lsrs	r0, r6, #9
 800061e:	4690      	mov	r8, r2
 8000620:	b500      	push	{lr}
 8000622:	0e2d      	lsrs	r5, r5, #24
 8000624:	0e3f      	lsrs	r7, r7, #24
 8000626:	0fc9      	lsrs	r1, r1, #31
 8000628:	09b6      	lsrs	r6, r6, #6
 800062a:	428c      	cmp	r4, r1
 800062c:	d04b      	beq.n	80006c6 <__aeabi_fadd+0xbe>
 800062e:	1bea      	subs	r2, r5, r7
 8000630:	2a00      	cmp	r2, #0
 8000632:	dd36      	ble.n	80006a2 <__aeabi_fadd+0x9a>
 8000634:	2f00      	cmp	r7, #0
 8000636:	d061      	beq.n	80006fc <__aeabi_fadd+0xf4>
 8000638:	2dff      	cmp	r5, #255	; 0xff
 800063a:	d100      	bne.n	800063e <__aeabi_fadd+0x36>
 800063c:	e0ad      	b.n	800079a <__aeabi_fadd+0x192>
 800063e:	2380      	movs	r3, #128	; 0x80
 8000640:	04db      	lsls	r3, r3, #19
 8000642:	431e      	orrs	r6, r3
 8000644:	2a1b      	cmp	r2, #27
 8000646:	dc00      	bgt.n	800064a <__aeabi_fadd+0x42>
 8000648:	e0d3      	b.n	80007f2 <__aeabi_fadd+0x1ea>
 800064a:	2001      	movs	r0, #1
 800064c:	4643      	mov	r3, r8
 800064e:	1a18      	subs	r0, r3, r0
 8000650:	0143      	lsls	r3, r0, #5
 8000652:	d400      	bmi.n	8000656 <__aeabi_fadd+0x4e>
 8000654:	e08c      	b.n	8000770 <__aeabi_fadd+0x168>
 8000656:	0180      	lsls	r0, r0, #6
 8000658:	0987      	lsrs	r7, r0, #6
 800065a:	0038      	movs	r0, r7
 800065c:	f002 f95c 	bl	8002918 <__clzsi2>
 8000660:	3805      	subs	r0, #5
 8000662:	4087      	lsls	r7, r0
 8000664:	4285      	cmp	r5, r0
 8000666:	dc00      	bgt.n	800066a <__aeabi_fadd+0x62>
 8000668:	e0b6      	b.n	80007d8 <__aeabi_fadd+0x1d0>
 800066a:	1a2d      	subs	r5, r5, r0
 800066c:	48b3      	ldr	r0, [pc, #716]	; (800093c <__aeabi_fadd+0x334>)
 800066e:	4038      	ands	r0, r7
 8000670:	0743      	lsls	r3, r0, #29
 8000672:	d004      	beq.n	800067e <__aeabi_fadd+0x76>
 8000674:	230f      	movs	r3, #15
 8000676:	4003      	ands	r3, r0
 8000678:	2b04      	cmp	r3, #4
 800067a:	d000      	beq.n	800067e <__aeabi_fadd+0x76>
 800067c:	3004      	adds	r0, #4
 800067e:	0143      	lsls	r3, r0, #5
 8000680:	d400      	bmi.n	8000684 <__aeabi_fadd+0x7c>
 8000682:	e078      	b.n	8000776 <__aeabi_fadd+0x16e>
 8000684:	1c6a      	adds	r2, r5, #1
 8000686:	2dfe      	cmp	r5, #254	; 0xfe
 8000688:	d065      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800068a:	0180      	lsls	r0, r0, #6
 800068c:	0a43      	lsrs	r3, r0, #9
 800068e:	469c      	mov	ip, r3
 8000690:	b2d2      	uxtb	r2, r2
 8000692:	4663      	mov	r3, ip
 8000694:	05d0      	lsls	r0, r2, #23
 8000696:	4318      	orrs	r0, r3
 8000698:	07e4      	lsls	r4, r4, #31
 800069a:	4320      	orrs	r0, r4
 800069c:	bc80      	pop	{r7}
 800069e:	46b8      	mov	r8, r7
 80006a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006a2:	2a00      	cmp	r2, #0
 80006a4:	d035      	beq.n	8000712 <__aeabi_fadd+0x10a>
 80006a6:	1b7a      	subs	r2, r7, r5
 80006a8:	2d00      	cmp	r5, #0
 80006aa:	d000      	beq.n	80006ae <__aeabi_fadd+0xa6>
 80006ac:	e0af      	b.n	800080e <__aeabi_fadd+0x206>
 80006ae:	4643      	mov	r3, r8
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d100      	bne.n	80006b6 <__aeabi_fadd+0xae>
 80006b4:	e0a7      	b.n	8000806 <__aeabi_fadd+0x1fe>
 80006b6:	1e53      	subs	r3, r2, #1
 80006b8:	2a01      	cmp	r2, #1
 80006ba:	d100      	bne.n	80006be <__aeabi_fadd+0xb6>
 80006bc:	e12f      	b.n	800091e <__aeabi_fadd+0x316>
 80006be:	2aff      	cmp	r2, #255	; 0xff
 80006c0:	d069      	beq.n	8000796 <__aeabi_fadd+0x18e>
 80006c2:	001a      	movs	r2, r3
 80006c4:	e0aa      	b.n	800081c <__aeabi_fadd+0x214>
 80006c6:	1be9      	subs	r1, r5, r7
 80006c8:	2900      	cmp	r1, #0
 80006ca:	dd70      	ble.n	80007ae <__aeabi_fadd+0x1a6>
 80006cc:	2f00      	cmp	r7, #0
 80006ce:	d037      	beq.n	8000740 <__aeabi_fadd+0x138>
 80006d0:	2dff      	cmp	r5, #255	; 0xff
 80006d2:	d062      	beq.n	800079a <__aeabi_fadd+0x192>
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	04db      	lsls	r3, r3, #19
 80006d8:	431e      	orrs	r6, r3
 80006da:	291b      	cmp	r1, #27
 80006dc:	dc00      	bgt.n	80006e0 <__aeabi_fadd+0xd8>
 80006de:	e0b0      	b.n	8000842 <__aeabi_fadd+0x23a>
 80006e0:	2001      	movs	r0, #1
 80006e2:	4440      	add	r0, r8
 80006e4:	0143      	lsls	r3, r0, #5
 80006e6:	d543      	bpl.n	8000770 <__aeabi_fadd+0x168>
 80006e8:	3501      	adds	r5, #1
 80006ea:	2dff      	cmp	r5, #255	; 0xff
 80006ec:	d033      	beq.n	8000756 <__aeabi_fadd+0x14e>
 80006ee:	2301      	movs	r3, #1
 80006f0:	4a93      	ldr	r2, [pc, #588]	; (8000940 <__aeabi_fadd+0x338>)
 80006f2:	4003      	ands	r3, r0
 80006f4:	0840      	lsrs	r0, r0, #1
 80006f6:	4010      	ands	r0, r2
 80006f8:	4318      	orrs	r0, r3
 80006fa:	e7b9      	b.n	8000670 <__aeabi_fadd+0x68>
 80006fc:	2e00      	cmp	r6, #0
 80006fe:	d100      	bne.n	8000702 <__aeabi_fadd+0xfa>
 8000700:	e083      	b.n	800080a <__aeabi_fadd+0x202>
 8000702:	1e51      	subs	r1, r2, #1
 8000704:	2a01      	cmp	r2, #1
 8000706:	d100      	bne.n	800070a <__aeabi_fadd+0x102>
 8000708:	e0d8      	b.n	80008bc <__aeabi_fadd+0x2b4>
 800070a:	2aff      	cmp	r2, #255	; 0xff
 800070c:	d045      	beq.n	800079a <__aeabi_fadd+0x192>
 800070e:	000a      	movs	r2, r1
 8000710:	e798      	b.n	8000644 <__aeabi_fadd+0x3c>
 8000712:	27fe      	movs	r7, #254	; 0xfe
 8000714:	1c6a      	adds	r2, r5, #1
 8000716:	4217      	tst	r7, r2
 8000718:	d000      	beq.n	800071c <__aeabi_fadd+0x114>
 800071a:	e086      	b.n	800082a <__aeabi_fadd+0x222>
 800071c:	2d00      	cmp	r5, #0
 800071e:	d000      	beq.n	8000722 <__aeabi_fadd+0x11a>
 8000720:	e0b7      	b.n	8000892 <__aeabi_fadd+0x28a>
 8000722:	4643      	mov	r3, r8
 8000724:	2b00      	cmp	r3, #0
 8000726:	d100      	bne.n	800072a <__aeabi_fadd+0x122>
 8000728:	e0f3      	b.n	8000912 <__aeabi_fadd+0x30a>
 800072a:	2200      	movs	r2, #0
 800072c:	2e00      	cmp	r6, #0
 800072e:	d0b0      	beq.n	8000692 <__aeabi_fadd+0x8a>
 8000730:	1b98      	subs	r0, r3, r6
 8000732:	0143      	lsls	r3, r0, #5
 8000734:	d400      	bmi.n	8000738 <__aeabi_fadd+0x130>
 8000736:	e0fa      	b.n	800092e <__aeabi_fadd+0x326>
 8000738:	4643      	mov	r3, r8
 800073a:	000c      	movs	r4, r1
 800073c:	1af0      	subs	r0, r6, r3
 800073e:	e797      	b.n	8000670 <__aeabi_fadd+0x68>
 8000740:	2e00      	cmp	r6, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_fadd+0x13e>
 8000744:	e0c8      	b.n	80008d8 <__aeabi_fadd+0x2d0>
 8000746:	1e4a      	subs	r2, r1, #1
 8000748:	2901      	cmp	r1, #1
 800074a:	d100      	bne.n	800074e <__aeabi_fadd+0x146>
 800074c:	e0ae      	b.n	80008ac <__aeabi_fadd+0x2a4>
 800074e:	29ff      	cmp	r1, #255	; 0xff
 8000750:	d023      	beq.n	800079a <__aeabi_fadd+0x192>
 8000752:	0011      	movs	r1, r2
 8000754:	e7c1      	b.n	80006da <__aeabi_fadd+0xd2>
 8000756:	2300      	movs	r3, #0
 8000758:	22ff      	movs	r2, #255	; 0xff
 800075a:	469c      	mov	ip, r3
 800075c:	e799      	b.n	8000692 <__aeabi_fadd+0x8a>
 800075e:	21fe      	movs	r1, #254	; 0xfe
 8000760:	1c6a      	adds	r2, r5, #1
 8000762:	4211      	tst	r1, r2
 8000764:	d077      	beq.n	8000856 <__aeabi_fadd+0x24e>
 8000766:	2aff      	cmp	r2, #255	; 0xff
 8000768:	d0f5      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800076a:	0015      	movs	r5, r2
 800076c:	4446      	add	r6, r8
 800076e:	0870      	lsrs	r0, r6, #1
 8000770:	0743      	lsls	r3, r0, #29
 8000772:	d000      	beq.n	8000776 <__aeabi_fadd+0x16e>
 8000774:	e77e      	b.n	8000674 <__aeabi_fadd+0x6c>
 8000776:	08c3      	lsrs	r3, r0, #3
 8000778:	2dff      	cmp	r5, #255	; 0xff
 800077a:	d00e      	beq.n	800079a <__aeabi_fadd+0x192>
 800077c:	025b      	lsls	r3, r3, #9
 800077e:	0a5b      	lsrs	r3, r3, #9
 8000780:	469c      	mov	ip, r3
 8000782:	b2ea      	uxtb	r2, r5
 8000784:	e785      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000786:	2e00      	cmp	r6, #0
 8000788:	d007      	beq.n	800079a <__aeabi_fadd+0x192>
 800078a:	2280      	movs	r2, #128	; 0x80
 800078c:	03d2      	lsls	r2, r2, #15
 800078e:	4213      	tst	r3, r2
 8000790:	d003      	beq.n	800079a <__aeabi_fadd+0x192>
 8000792:	4210      	tst	r0, r2
 8000794:	d101      	bne.n	800079a <__aeabi_fadd+0x192>
 8000796:	000c      	movs	r4, r1
 8000798:	0003      	movs	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d0db      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800079e:	2080      	movs	r0, #128	; 0x80
 80007a0:	03c0      	lsls	r0, r0, #15
 80007a2:	4318      	orrs	r0, r3
 80007a4:	0240      	lsls	r0, r0, #9
 80007a6:	0a43      	lsrs	r3, r0, #9
 80007a8:	469c      	mov	ip, r3
 80007aa:	22ff      	movs	r2, #255	; 0xff
 80007ac:	e771      	b.n	8000692 <__aeabi_fadd+0x8a>
 80007ae:	2900      	cmp	r1, #0
 80007b0:	d0d5      	beq.n	800075e <__aeabi_fadd+0x156>
 80007b2:	1b7a      	subs	r2, r7, r5
 80007b4:	2d00      	cmp	r5, #0
 80007b6:	d160      	bne.n	800087a <__aeabi_fadd+0x272>
 80007b8:	4643      	mov	r3, r8
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d024      	beq.n	8000808 <__aeabi_fadd+0x200>
 80007be:	1e53      	subs	r3, r2, #1
 80007c0:	2a01      	cmp	r2, #1
 80007c2:	d073      	beq.n	80008ac <__aeabi_fadd+0x2a4>
 80007c4:	2aff      	cmp	r2, #255	; 0xff
 80007c6:	d0e7      	beq.n	8000798 <__aeabi_fadd+0x190>
 80007c8:	001a      	movs	r2, r3
 80007ca:	2a1b      	cmp	r2, #27
 80007cc:	dc00      	bgt.n	80007d0 <__aeabi_fadd+0x1c8>
 80007ce:	e085      	b.n	80008dc <__aeabi_fadd+0x2d4>
 80007d0:	2001      	movs	r0, #1
 80007d2:	003d      	movs	r5, r7
 80007d4:	1980      	adds	r0, r0, r6
 80007d6:	e785      	b.n	80006e4 <__aeabi_fadd+0xdc>
 80007d8:	2320      	movs	r3, #32
 80007da:	003a      	movs	r2, r7
 80007dc:	1b45      	subs	r5, r0, r5
 80007de:	0038      	movs	r0, r7
 80007e0:	3501      	adds	r5, #1
 80007e2:	40ea      	lsrs	r2, r5
 80007e4:	1b5d      	subs	r5, r3, r5
 80007e6:	40a8      	lsls	r0, r5
 80007e8:	1e43      	subs	r3, r0, #1
 80007ea:	4198      	sbcs	r0, r3
 80007ec:	2500      	movs	r5, #0
 80007ee:	4310      	orrs	r0, r2
 80007f0:	e73e      	b.n	8000670 <__aeabi_fadd+0x68>
 80007f2:	2320      	movs	r3, #32
 80007f4:	0030      	movs	r0, r6
 80007f6:	1a9b      	subs	r3, r3, r2
 80007f8:	0031      	movs	r1, r6
 80007fa:	4098      	lsls	r0, r3
 80007fc:	40d1      	lsrs	r1, r2
 80007fe:	1e43      	subs	r3, r0, #1
 8000800:	4198      	sbcs	r0, r3
 8000802:	4308      	orrs	r0, r1
 8000804:	e722      	b.n	800064c <__aeabi_fadd+0x44>
 8000806:	000c      	movs	r4, r1
 8000808:	0003      	movs	r3, r0
 800080a:	0015      	movs	r5, r2
 800080c:	e7b4      	b.n	8000778 <__aeabi_fadd+0x170>
 800080e:	2fff      	cmp	r7, #255	; 0xff
 8000810:	d0c1      	beq.n	8000796 <__aeabi_fadd+0x18e>
 8000812:	2380      	movs	r3, #128	; 0x80
 8000814:	4640      	mov	r0, r8
 8000816:	04db      	lsls	r3, r3, #19
 8000818:	4318      	orrs	r0, r3
 800081a:	4680      	mov	r8, r0
 800081c:	2a1b      	cmp	r2, #27
 800081e:	dd51      	ble.n	80008c4 <__aeabi_fadd+0x2bc>
 8000820:	2001      	movs	r0, #1
 8000822:	000c      	movs	r4, r1
 8000824:	003d      	movs	r5, r7
 8000826:	1a30      	subs	r0, r6, r0
 8000828:	e712      	b.n	8000650 <__aeabi_fadd+0x48>
 800082a:	4643      	mov	r3, r8
 800082c:	1b9f      	subs	r7, r3, r6
 800082e:	017b      	lsls	r3, r7, #5
 8000830:	d42b      	bmi.n	800088a <__aeabi_fadd+0x282>
 8000832:	2f00      	cmp	r7, #0
 8000834:	d000      	beq.n	8000838 <__aeabi_fadd+0x230>
 8000836:	e710      	b.n	800065a <__aeabi_fadd+0x52>
 8000838:	2300      	movs	r3, #0
 800083a:	2400      	movs	r4, #0
 800083c:	2200      	movs	r2, #0
 800083e:	469c      	mov	ip, r3
 8000840:	e727      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000842:	2320      	movs	r3, #32
 8000844:	0032      	movs	r2, r6
 8000846:	0030      	movs	r0, r6
 8000848:	40ca      	lsrs	r2, r1
 800084a:	1a59      	subs	r1, r3, r1
 800084c:	4088      	lsls	r0, r1
 800084e:	1e43      	subs	r3, r0, #1
 8000850:	4198      	sbcs	r0, r3
 8000852:	4310      	orrs	r0, r2
 8000854:	e745      	b.n	80006e2 <__aeabi_fadd+0xda>
 8000856:	2d00      	cmp	r5, #0
 8000858:	d14a      	bne.n	80008f0 <__aeabi_fadd+0x2e8>
 800085a:	4643      	mov	r3, r8
 800085c:	2b00      	cmp	r3, #0
 800085e:	d063      	beq.n	8000928 <__aeabi_fadd+0x320>
 8000860:	2200      	movs	r2, #0
 8000862:	2e00      	cmp	r6, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_fadd+0x260>
 8000866:	e714      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000868:	0030      	movs	r0, r6
 800086a:	4440      	add	r0, r8
 800086c:	0143      	lsls	r3, r0, #5
 800086e:	d400      	bmi.n	8000872 <__aeabi_fadd+0x26a>
 8000870:	e77e      	b.n	8000770 <__aeabi_fadd+0x168>
 8000872:	4b32      	ldr	r3, [pc, #200]	; (800093c <__aeabi_fadd+0x334>)
 8000874:	3501      	adds	r5, #1
 8000876:	4018      	ands	r0, r3
 8000878:	e77a      	b.n	8000770 <__aeabi_fadd+0x168>
 800087a:	2fff      	cmp	r7, #255	; 0xff
 800087c:	d08c      	beq.n	8000798 <__aeabi_fadd+0x190>
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	4641      	mov	r1, r8
 8000882:	04db      	lsls	r3, r3, #19
 8000884:	4319      	orrs	r1, r3
 8000886:	4688      	mov	r8, r1
 8000888:	e79f      	b.n	80007ca <__aeabi_fadd+0x1c2>
 800088a:	4643      	mov	r3, r8
 800088c:	000c      	movs	r4, r1
 800088e:	1af7      	subs	r7, r6, r3
 8000890:	e6e3      	b.n	800065a <__aeabi_fadd+0x52>
 8000892:	4642      	mov	r2, r8
 8000894:	2a00      	cmp	r2, #0
 8000896:	d000      	beq.n	800089a <__aeabi_fadd+0x292>
 8000898:	e775      	b.n	8000786 <__aeabi_fadd+0x17e>
 800089a:	2e00      	cmp	r6, #0
 800089c:	d000      	beq.n	80008a0 <__aeabi_fadd+0x298>
 800089e:	e77a      	b.n	8000796 <__aeabi_fadd+0x18e>
 80008a0:	2380      	movs	r3, #128	; 0x80
 80008a2:	03db      	lsls	r3, r3, #15
 80008a4:	2400      	movs	r4, #0
 80008a6:	469c      	mov	ip, r3
 80008a8:	22ff      	movs	r2, #255	; 0xff
 80008aa:	e6f2      	b.n	8000692 <__aeabi_fadd+0x8a>
 80008ac:	0030      	movs	r0, r6
 80008ae:	4440      	add	r0, r8
 80008b0:	2501      	movs	r5, #1
 80008b2:	0143      	lsls	r3, r0, #5
 80008b4:	d400      	bmi.n	80008b8 <__aeabi_fadd+0x2b0>
 80008b6:	e75b      	b.n	8000770 <__aeabi_fadd+0x168>
 80008b8:	2502      	movs	r5, #2
 80008ba:	e718      	b.n	80006ee <__aeabi_fadd+0xe6>
 80008bc:	4643      	mov	r3, r8
 80008be:	2501      	movs	r5, #1
 80008c0:	1b98      	subs	r0, r3, r6
 80008c2:	e6c5      	b.n	8000650 <__aeabi_fadd+0x48>
 80008c4:	2320      	movs	r3, #32
 80008c6:	4644      	mov	r4, r8
 80008c8:	4640      	mov	r0, r8
 80008ca:	40d4      	lsrs	r4, r2
 80008cc:	1a9a      	subs	r2, r3, r2
 80008ce:	4090      	lsls	r0, r2
 80008d0:	1e43      	subs	r3, r0, #1
 80008d2:	4198      	sbcs	r0, r3
 80008d4:	4320      	orrs	r0, r4
 80008d6:	e7a4      	b.n	8000822 <__aeabi_fadd+0x21a>
 80008d8:	000d      	movs	r5, r1
 80008da:	e74d      	b.n	8000778 <__aeabi_fadd+0x170>
 80008dc:	2320      	movs	r3, #32
 80008de:	4641      	mov	r1, r8
 80008e0:	4640      	mov	r0, r8
 80008e2:	40d1      	lsrs	r1, r2
 80008e4:	1a9a      	subs	r2, r3, r2
 80008e6:	4090      	lsls	r0, r2
 80008e8:	1e43      	subs	r3, r0, #1
 80008ea:	4198      	sbcs	r0, r3
 80008ec:	4308      	orrs	r0, r1
 80008ee:	e770      	b.n	80007d2 <__aeabi_fadd+0x1ca>
 80008f0:	4642      	mov	r2, r8
 80008f2:	2a00      	cmp	r2, #0
 80008f4:	d100      	bne.n	80008f8 <__aeabi_fadd+0x2f0>
 80008f6:	e74f      	b.n	8000798 <__aeabi_fadd+0x190>
 80008f8:	2e00      	cmp	r6, #0
 80008fa:	d100      	bne.n	80008fe <__aeabi_fadd+0x2f6>
 80008fc:	e74d      	b.n	800079a <__aeabi_fadd+0x192>
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	03d2      	lsls	r2, r2, #15
 8000902:	4213      	tst	r3, r2
 8000904:	d100      	bne.n	8000908 <__aeabi_fadd+0x300>
 8000906:	e748      	b.n	800079a <__aeabi_fadd+0x192>
 8000908:	4210      	tst	r0, r2
 800090a:	d000      	beq.n	800090e <__aeabi_fadd+0x306>
 800090c:	e745      	b.n	800079a <__aeabi_fadd+0x192>
 800090e:	0003      	movs	r3, r0
 8000910:	e743      	b.n	800079a <__aeabi_fadd+0x192>
 8000912:	2e00      	cmp	r6, #0
 8000914:	d090      	beq.n	8000838 <__aeabi_fadd+0x230>
 8000916:	000c      	movs	r4, r1
 8000918:	4684      	mov	ip, r0
 800091a:	2200      	movs	r2, #0
 800091c:	e6b9      	b.n	8000692 <__aeabi_fadd+0x8a>
 800091e:	4643      	mov	r3, r8
 8000920:	000c      	movs	r4, r1
 8000922:	1af0      	subs	r0, r6, r3
 8000924:	3501      	adds	r5, #1
 8000926:	e693      	b.n	8000650 <__aeabi_fadd+0x48>
 8000928:	4684      	mov	ip, r0
 800092a:	2200      	movs	r2, #0
 800092c:	e6b1      	b.n	8000692 <__aeabi_fadd+0x8a>
 800092e:	2800      	cmp	r0, #0
 8000930:	d000      	beq.n	8000934 <__aeabi_fadd+0x32c>
 8000932:	e71d      	b.n	8000770 <__aeabi_fadd+0x168>
 8000934:	2300      	movs	r3, #0
 8000936:	2400      	movs	r4, #0
 8000938:	469c      	mov	ip, r3
 800093a:	e6aa      	b.n	8000692 <__aeabi_fadd+0x8a>
 800093c:	fbffffff 	.word	0xfbffffff
 8000940:	7dffffff 	.word	0x7dffffff

08000944 <__eqsf2>:
 8000944:	b570      	push	{r4, r5, r6, lr}
 8000946:	0042      	lsls	r2, r0, #1
 8000948:	0245      	lsls	r5, r0, #9
 800094a:	024e      	lsls	r6, r1, #9
 800094c:	004c      	lsls	r4, r1, #1
 800094e:	0fc3      	lsrs	r3, r0, #31
 8000950:	0a6d      	lsrs	r5, r5, #9
 8000952:	2001      	movs	r0, #1
 8000954:	0e12      	lsrs	r2, r2, #24
 8000956:	0a76      	lsrs	r6, r6, #9
 8000958:	0e24      	lsrs	r4, r4, #24
 800095a:	0fc9      	lsrs	r1, r1, #31
 800095c:	2aff      	cmp	r2, #255	; 0xff
 800095e:	d006      	beq.n	800096e <__eqsf2+0x2a>
 8000960:	2cff      	cmp	r4, #255	; 0xff
 8000962:	d003      	beq.n	800096c <__eqsf2+0x28>
 8000964:	42a2      	cmp	r2, r4
 8000966:	d101      	bne.n	800096c <__eqsf2+0x28>
 8000968:	42b5      	cmp	r5, r6
 800096a:	d006      	beq.n	800097a <__eqsf2+0x36>
 800096c:	bd70      	pop	{r4, r5, r6, pc}
 800096e:	2d00      	cmp	r5, #0
 8000970:	d1fc      	bne.n	800096c <__eqsf2+0x28>
 8000972:	2cff      	cmp	r4, #255	; 0xff
 8000974:	d1fa      	bne.n	800096c <__eqsf2+0x28>
 8000976:	2e00      	cmp	r6, #0
 8000978:	d1f8      	bne.n	800096c <__eqsf2+0x28>
 800097a:	428b      	cmp	r3, r1
 800097c:	d006      	beq.n	800098c <__eqsf2+0x48>
 800097e:	2001      	movs	r0, #1
 8000980:	2a00      	cmp	r2, #0
 8000982:	d1f3      	bne.n	800096c <__eqsf2+0x28>
 8000984:	0028      	movs	r0, r5
 8000986:	1e43      	subs	r3, r0, #1
 8000988:	4198      	sbcs	r0, r3
 800098a:	e7ef      	b.n	800096c <__eqsf2+0x28>
 800098c:	2000      	movs	r0, #0
 800098e:	e7ed      	b.n	800096c <__eqsf2+0x28>

08000990 <__gesf2>:
 8000990:	b570      	push	{r4, r5, r6, lr}
 8000992:	0042      	lsls	r2, r0, #1
 8000994:	0245      	lsls	r5, r0, #9
 8000996:	024e      	lsls	r6, r1, #9
 8000998:	004c      	lsls	r4, r1, #1
 800099a:	0fc3      	lsrs	r3, r0, #31
 800099c:	0a6d      	lsrs	r5, r5, #9
 800099e:	0e12      	lsrs	r2, r2, #24
 80009a0:	0a76      	lsrs	r6, r6, #9
 80009a2:	0e24      	lsrs	r4, r4, #24
 80009a4:	0fc8      	lsrs	r0, r1, #31
 80009a6:	2aff      	cmp	r2, #255	; 0xff
 80009a8:	d01b      	beq.n	80009e2 <__gesf2+0x52>
 80009aa:	2cff      	cmp	r4, #255	; 0xff
 80009ac:	d00e      	beq.n	80009cc <__gesf2+0x3c>
 80009ae:	2a00      	cmp	r2, #0
 80009b0:	d11b      	bne.n	80009ea <__gesf2+0x5a>
 80009b2:	2c00      	cmp	r4, #0
 80009b4:	d101      	bne.n	80009ba <__gesf2+0x2a>
 80009b6:	2e00      	cmp	r6, #0
 80009b8:	d01c      	beq.n	80009f4 <__gesf2+0x64>
 80009ba:	2d00      	cmp	r5, #0
 80009bc:	d00c      	beq.n	80009d8 <__gesf2+0x48>
 80009be:	4283      	cmp	r3, r0
 80009c0:	d01c      	beq.n	80009fc <__gesf2+0x6c>
 80009c2:	2102      	movs	r1, #2
 80009c4:	1e58      	subs	r0, r3, #1
 80009c6:	4008      	ands	r0, r1
 80009c8:	3801      	subs	r0, #1
 80009ca:	bd70      	pop	{r4, r5, r6, pc}
 80009cc:	2e00      	cmp	r6, #0
 80009ce:	d122      	bne.n	8000a16 <__gesf2+0x86>
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d1f4      	bne.n	80009be <__gesf2+0x2e>
 80009d4:	2d00      	cmp	r5, #0
 80009d6:	d1f2      	bne.n	80009be <__gesf2+0x2e>
 80009d8:	2800      	cmp	r0, #0
 80009da:	d1f6      	bne.n	80009ca <__gesf2+0x3a>
 80009dc:	2001      	movs	r0, #1
 80009de:	4240      	negs	r0, r0
 80009e0:	e7f3      	b.n	80009ca <__gesf2+0x3a>
 80009e2:	2d00      	cmp	r5, #0
 80009e4:	d117      	bne.n	8000a16 <__gesf2+0x86>
 80009e6:	2cff      	cmp	r4, #255	; 0xff
 80009e8:	d0f0      	beq.n	80009cc <__gesf2+0x3c>
 80009ea:	2c00      	cmp	r4, #0
 80009ec:	d1e7      	bne.n	80009be <__gesf2+0x2e>
 80009ee:	2e00      	cmp	r6, #0
 80009f0:	d1e5      	bne.n	80009be <__gesf2+0x2e>
 80009f2:	e7e6      	b.n	80009c2 <__gesf2+0x32>
 80009f4:	2000      	movs	r0, #0
 80009f6:	2d00      	cmp	r5, #0
 80009f8:	d0e7      	beq.n	80009ca <__gesf2+0x3a>
 80009fa:	e7e2      	b.n	80009c2 <__gesf2+0x32>
 80009fc:	42a2      	cmp	r2, r4
 80009fe:	dc05      	bgt.n	8000a0c <__gesf2+0x7c>
 8000a00:	dbea      	blt.n	80009d8 <__gesf2+0x48>
 8000a02:	42b5      	cmp	r5, r6
 8000a04:	d802      	bhi.n	8000a0c <__gesf2+0x7c>
 8000a06:	d3e7      	bcc.n	80009d8 <__gesf2+0x48>
 8000a08:	2000      	movs	r0, #0
 8000a0a:	e7de      	b.n	80009ca <__gesf2+0x3a>
 8000a0c:	4243      	negs	r3, r0
 8000a0e:	4158      	adcs	r0, r3
 8000a10:	0040      	lsls	r0, r0, #1
 8000a12:	3801      	subs	r0, #1
 8000a14:	e7d9      	b.n	80009ca <__gesf2+0x3a>
 8000a16:	2002      	movs	r0, #2
 8000a18:	4240      	negs	r0, r0
 8000a1a:	e7d6      	b.n	80009ca <__gesf2+0x3a>

08000a1c <__lesf2>:
 8000a1c:	b570      	push	{r4, r5, r6, lr}
 8000a1e:	0042      	lsls	r2, r0, #1
 8000a20:	0245      	lsls	r5, r0, #9
 8000a22:	024e      	lsls	r6, r1, #9
 8000a24:	004c      	lsls	r4, r1, #1
 8000a26:	0fc3      	lsrs	r3, r0, #31
 8000a28:	0a6d      	lsrs	r5, r5, #9
 8000a2a:	0e12      	lsrs	r2, r2, #24
 8000a2c:	0a76      	lsrs	r6, r6, #9
 8000a2e:	0e24      	lsrs	r4, r4, #24
 8000a30:	0fc8      	lsrs	r0, r1, #31
 8000a32:	2aff      	cmp	r2, #255	; 0xff
 8000a34:	d00b      	beq.n	8000a4e <__lesf2+0x32>
 8000a36:	2cff      	cmp	r4, #255	; 0xff
 8000a38:	d00d      	beq.n	8000a56 <__lesf2+0x3a>
 8000a3a:	2a00      	cmp	r2, #0
 8000a3c:	d11f      	bne.n	8000a7e <__lesf2+0x62>
 8000a3e:	2c00      	cmp	r4, #0
 8000a40:	d116      	bne.n	8000a70 <__lesf2+0x54>
 8000a42:	2e00      	cmp	r6, #0
 8000a44:	d114      	bne.n	8000a70 <__lesf2+0x54>
 8000a46:	2000      	movs	r0, #0
 8000a48:	2d00      	cmp	r5, #0
 8000a4a:	d010      	beq.n	8000a6e <__lesf2+0x52>
 8000a4c:	e009      	b.n	8000a62 <__lesf2+0x46>
 8000a4e:	2d00      	cmp	r5, #0
 8000a50:	d10c      	bne.n	8000a6c <__lesf2+0x50>
 8000a52:	2cff      	cmp	r4, #255	; 0xff
 8000a54:	d113      	bne.n	8000a7e <__lesf2+0x62>
 8000a56:	2e00      	cmp	r6, #0
 8000a58:	d108      	bne.n	8000a6c <__lesf2+0x50>
 8000a5a:	2a00      	cmp	r2, #0
 8000a5c:	d008      	beq.n	8000a70 <__lesf2+0x54>
 8000a5e:	4283      	cmp	r3, r0
 8000a60:	d012      	beq.n	8000a88 <__lesf2+0x6c>
 8000a62:	2102      	movs	r1, #2
 8000a64:	1e58      	subs	r0, r3, #1
 8000a66:	4008      	ands	r0, r1
 8000a68:	3801      	subs	r0, #1
 8000a6a:	e000      	b.n	8000a6e <__lesf2+0x52>
 8000a6c:	2002      	movs	r0, #2
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	2d00      	cmp	r5, #0
 8000a72:	d1f4      	bne.n	8000a5e <__lesf2+0x42>
 8000a74:	2800      	cmp	r0, #0
 8000a76:	d1fa      	bne.n	8000a6e <__lesf2+0x52>
 8000a78:	2001      	movs	r0, #1
 8000a7a:	4240      	negs	r0, r0
 8000a7c:	e7f7      	b.n	8000a6e <__lesf2+0x52>
 8000a7e:	2c00      	cmp	r4, #0
 8000a80:	d1ed      	bne.n	8000a5e <__lesf2+0x42>
 8000a82:	2e00      	cmp	r6, #0
 8000a84:	d1eb      	bne.n	8000a5e <__lesf2+0x42>
 8000a86:	e7ec      	b.n	8000a62 <__lesf2+0x46>
 8000a88:	42a2      	cmp	r2, r4
 8000a8a:	dc05      	bgt.n	8000a98 <__lesf2+0x7c>
 8000a8c:	dbf2      	blt.n	8000a74 <__lesf2+0x58>
 8000a8e:	42b5      	cmp	r5, r6
 8000a90:	d802      	bhi.n	8000a98 <__lesf2+0x7c>
 8000a92:	d3ef      	bcc.n	8000a74 <__lesf2+0x58>
 8000a94:	2000      	movs	r0, #0
 8000a96:	e7ea      	b.n	8000a6e <__lesf2+0x52>
 8000a98:	4243      	negs	r3, r0
 8000a9a:	4158      	adcs	r0, r3
 8000a9c:	0040      	lsls	r0, r0, #1
 8000a9e:	3801      	subs	r0, #1
 8000aa0:	e7e5      	b.n	8000a6e <__lesf2+0x52>
 8000aa2:	46c0      	nop			; (mov r8, r8)

08000aa4 <__aeabi_fcmpun>:
 8000aa4:	0243      	lsls	r3, r0, #9
 8000aa6:	024a      	lsls	r2, r1, #9
 8000aa8:	0040      	lsls	r0, r0, #1
 8000aaa:	0049      	lsls	r1, r1, #1
 8000aac:	0a5b      	lsrs	r3, r3, #9
 8000aae:	0a52      	lsrs	r2, r2, #9
 8000ab0:	0e09      	lsrs	r1, r1, #24
 8000ab2:	0e00      	lsrs	r0, r0, #24
 8000ab4:	28ff      	cmp	r0, #255	; 0xff
 8000ab6:	d006      	beq.n	8000ac6 <__aeabi_fcmpun+0x22>
 8000ab8:	2000      	movs	r0, #0
 8000aba:	29ff      	cmp	r1, #255	; 0xff
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_fcmpun+0x20>
 8000abe:	1e53      	subs	r3, r2, #1
 8000ac0:	419a      	sbcs	r2, r3
 8000ac2:	0010      	movs	r0, r2
 8000ac4:	4770      	bx	lr
 8000ac6:	38fe      	subs	r0, #254	; 0xfe
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d1fb      	bne.n	8000ac4 <__aeabi_fcmpun+0x20>
 8000acc:	e7f4      	b.n	8000ab8 <__aeabi_fcmpun+0x14>
 8000ace:	46c0      	nop			; (mov r8, r8)

08000ad0 <__aeabi_f2iz>:
 8000ad0:	0241      	lsls	r1, r0, #9
 8000ad2:	0042      	lsls	r2, r0, #1
 8000ad4:	0fc3      	lsrs	r3, r0, #31
 8000ad6:	0a49      	lsrs	r1, r1, #9
 8000ad8:	2000      	movs	r0, #0
 8000ada:	0e12      	lsrs	r2, r2, #24
 8000adc:	2a7e      	cmp	r2, #126	; 0x7e
 8000ade:	dd03      	ble.n	8000ae8 <__aeabi_f2iz+0x18>
 8000ae0:	2a9d      	cmp	r2, #157	; 0x9d
 8000ae2:	dd02      	ble.n	8000aea <__aeabi_f2iz+0x1a>
 8000ae4:	4a09      	ldr	r2, [pc, #36]	; (8000b0c <__aeabi_f2iz+0x3c>)
 8000ae6:	1898      	adds	r0, r3, r2
 8000ae8:	4770      	bx	lr
 8000aea:	2080      	movs	r0, #128	; 0x80
 8000aec:	0400      	lsls	r0, r0, #16
 8000aee:	4301      	orrs	r1, r0
 8000af0:	2a95      	cmp	r2, #149	; 0x95
 8000af2:	dc07      	bgt.n	8000b04 <__aeabi_f2iz+0x34>
 8000af4:	2096      	movs	r0, #150	; 0x96
 8000af6:	1a82      	subs	r2, r0, r2
 8000af8:	40d1      	lsrs	r1, r2
 8000afa:	4248      	negs	r0, r1
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d1f3      	bne.n	8000ae8 <__aeabi_f2iz+0x18>
 8000b00:	0008      	movs	r0, r1
 8000b02:	e7f1      	b.n	8000ae8 <__aeabi_f2iz+0x18>
 8000b04:	3a96      	subs	r2, #150	; 0x96
 8000b06:	4091      	lsls	r1, r2
 8000b08:	e7f7      	b.n	8000afa <__aeabi_f2iz+0x2a>
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	7fffffff 	.word	0x7fffffff

08000b10 <__aeabi_i2f>:
 8000b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b12:	2800      	cmp	r0, #0
 8000b14:	d013      	beq.n	8000b3e <__aeabi_i2f+0x2e>
 8000b16:	17c3      	asrs	r3, r0, #31
 8000b18:	18c6      	adds	r6, r0, r3
 8000b1a:	405e      	eors	r6, r3
 8000b1c:	0fc4      	lsrs	r4, r0, #31
 8000b1e:	0030      	movs	r0, r6
 8000b20:	f001 fefa 	bl	8002918 <__clzsi2>
 8000b24:	239e      	movs	r3, #158	; 0x9e
 8000b26:	0005      	movs	r5, r0
 8000b28:	1a1b      	subs	r3, r3, r0
 8000b2a:	2b96      	cmp	r3, #150	; 0x96
 8000b2c:	dc0f      	bgt.n	8000b4e <__aeabi_i2f+0x3e>
 8000b2e:	2808      	cmp	r0, #8
 8000b30:	dd01      	ble.n	8000b36 <__aeabi_i2f+0x26>
 8000b32:	3d08      	subs	r5, #8
 8000b34:	40ae      	lsls	r6, r5
 8000b36:	0276      	lsls	r6, r6, #9
 8000b38:	0a76      	lsrs	r6, r6, #9
 8000b3a:	b2d8      	uxtb	r0, r3
 8000b3c:	e002      	b.n	8000b44 <__aeabi_i2f+0x34>
 8000b3e:	2400      	movs	r4, #0
 8000b40:	2000      	movs	r0, #0
 8000b42:	2600      	movs	r6, #0
 8000b44:	05c0      	lsls	r0, r0, #23
 8000b46:	4330      	orrs	r0, r6
 8000b48:	07e4      	lsls	r4, r4, #31
 8000b4a:	4320      	orrs	r0, r4
 8000b4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b4e:	2b99      	cmp	r3, #153	; 0x99
 8000b50:	dd0c      	ble.n	8000b6c <__aeabi_i2f+0x5c>
 8000b52:	2205      	movs	r2, #5
 8000b54:	0031      	movs	r1, r6
 8000b56:	1a12      	subs	r2, r2, r0
 8000b58:	40d1      	lsrs	r1, r2
 8000b5a:	000a      	movs	r2, r1
 8000b5c:	0001      	movs	r1, r0
 8000b5e:	0030      	movs	r0, r6
 8000b60:	311b      	adds	r1, #27
 8000b62:	4088      	lsls	r0, r1
 8000b64:	1e41      	subs	r1, r0, #1
 8000b66:	4188      	sbcs	r0, r1
 8000b68:	4302      	orrs	r2, r0
 8000b6a:	0016      	movs	r6, r2
 8000b6c:	2d05      	cmp	r5, #5
 8000b6e:	dc12      	bgt.n	8000b96 <__aeabi_i2f+0x86>
 8000b70:	0031      	movs	r1, r6
 8000b72:	4f0d      	ldr	r7, [pc, #52]	; (8000ba8 <__aeabi_i2f+0x98>)
 8000b74:	4039      	ands	r1, r7
 8000b76:	0772      	lsls	r2, r6, #29
 8000b78:	d009      	beq.n	8000b8e <__aeabi_i2f+0x7e>
 8000b7a:	200f      	movs	r0, #15
 8000b7c:	4030      	ands	r0, r6
 8000b7e:	2804      	cmp	r0, #4
 8000b80:	d005      	beq.n	8000b8e <__aeabi_i2f+0x7e>
 8000b82:	3104      	adds	r1, #4
 8000b84:	014a      	lsls	r2, r1, #5
 8000b86:	d502      	bpl.n	8000b8e <__aeabi_i2f+0x7e>
 8000b88:	239f      	movs	r3, #159	; 0x9f
 8000b8a:	4039      	ands	r1, r7
 8000b8c:	1b5b      	subs	r3, r3, r5
 8000b8e:	0189      	lsls	r1, r1, #6
 8000b90:	0a4e      	lsrs	r6, r1, #9
 8000b92:	b2d8      	uxtb	r0, r3
 8000b94:	e7d6      	b.n	8000b44 <__aeabi_i2f+0x34>
 8000b96:	1f6a      	subs	r2, r5, #5
 8000b98:	4096      	lsls	r6, r2
 8000b9a:	0031      	movs	r1, r6
 8000b9c:	4f02      	ldr	r7, [pc, #8]	; (8000ba8 <__aeabi_i2f+0x98>)
 8000b9e:	4039      	ands	r1, r7
 8000ba0:	0772      	lsls	r2, r6, #29
 8000ba2:	d0f4      	beq.n	8000b8e <__aeabi_i2f+0x7e>
 8000ba4:	e7e9      	b.n	8000b7a <__aeabi_i2f+0x6a>
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	fbffffff 	.word	0xfbffffff

08000bac <__aeabi_dadd>:
 8000bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bae:	464f      	mov	r7, r9
 8000bb0:	4646      	mov	r6, r8
 8000bb2:	46d6      	mov	lr, sl
 8000bb4:	000d      	movs	r5, r1
 8000bb6:	0004      	movs	r4, r0
 8000bb8:	b5c0      	push	{r6, r7, lr}
 8000bba:	001f      	movs	r7, r3
 8000bbc:	0011      	movs	r1, r2
 8000bbe:	0328      	lsls	r0, r5, #12
 8000bc0:	0f62      	lsrs	r2, r4, #29
 8000bc2:	0a40      	lsrs	r0, r0, #9
 8000bc4:	4310      	orrs	r0, r2
 8000bc6:	007a      	lsls	r2, r7, #1
 8000bc8:	0d52      	lsrs	r2, r2, #21
 8000bca:	00e3      	lsls	r3, r4, #3
 8000bcc:	033c      	lsls	r4, r7, #12
 8000bce:	4691      	mov	r9, r2
 8000bd0:	0a64      	lsrs	r4, r4, #9
 8000bd2:	0ffa      	lsrs	r2, r7, #31
 8000bd4:	0f4f      	lsrs	r7, r1, #29
 8000bd6:	006e      	lsls	r6, r5, #1
 8000bd8:	4327      	orrs	r7, r4
 8000bda:	4692      	mov	sl, r2
 8000bdc:	46b8      	mov	r8, r7
 8000bde:	0d76      	lsrs	r6, r6, #21
 8000be0:	0fed      	lsrs	r5, r5, #31
 8000be2:	00c9      	lsls	r1, r1, #3
 8000be4:	4295      	cmp	r5, r2
 8000be6:	d100      	bne.n	8000bea <__aeabi_dadd+0x3e>
 8000be8:	e099      	b.n	8000d1e <__aeabi_dadd+0x172>
 8000bea:	464c      	mov	r4, r9
 8000bec:	1b34      	subs	r4, r6, r4
 8000bee:	46a4      	mov	ip, r4
 8000bf0:	2c00      	cmp	r4, #0
 8000bf2:	dc00      	bgt.n	8000bf6 <__aeabi_dadd+0x4a>
 8000bf4:	e07c      	b.n	8000cf0 <__aeabi_dadd+0x144>
 8000bf6:	464a      	mov	r2, r9
 8000bf8:	2a00      	cmp	r2, #0
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x52>
 8000bfc:	e0b8      	b.n	8000d70 <__aeabi_dadd+0x1c4>
 8000bfe:	4ac5      	ldr	r2, [pc, #788]	; (8000f14 <__aeabi_dadd+0x368>)
 8000c00:	4296      	cmp	r6, r2
 8000c02:	d100      	bne.n	8000c06 <__aeabi_dadd+0x5a>
 8000c04:	e11c      	b.n	8000e40 <__aeabi_dadd+0x294>
 8000c06:	2280      	movs	r2, #128	; 0x80
 8000c08:	003c      	movs	r4, r7
 8000c0a:	0412      	lsls	r2, r2, #16
 8000c0c:	4314      	orrs	r4, r2
 8000c0e:	46a0      	mov	r8, r4
 8000c10:	4662      	mov	r2, ip
 8000c12:	2a38      	cmp	r2, #56	; 0x38
 8000c14:	dd00      	ble.n	8000c18 <__aeabi_dadd+0x6c>
 8000c16:	e161      	b.n	8000edc <__aeabi_dadd+0x330>
 8000c18:	2a1f      	cmp	r2, #31
 8000c1a:	dd00      	ble.n	8000c1e <__aeabi_dadd+0x72>
 8000c1c:	e1cc      	b.n	8000fb8 <__aeabi_dadd+0x40c>
 8000c1e:	4664      	mov	r4, ip
 8000c20:	2220      	movs	r2, #32
 8000c22:	1b12      	subs	r2, r2, r4
 8000c24:	4644      	mov	r4, r8
 8000c26:	4094      	lsls	r4, r2
 8000c28:	000f      	movs	r7, r1
 8000c2a:	46a1      	mov	r9, r4
 8000c2c:	4664      	mov	r4, ip
 8000c2e:	4091      	lsls	r1, r2
 8000c30:	40e7      	lsrs	r7, r4
 8000c32:	464c      	mov	r4, r9
 8000c34:	1e4a      	subs	r2, r1, #1
 8000c36:	4191      	sbcs	r1, r2
 8000c38:	433c      	orrs	r4, r7
 8000c3a:	4642      	mov	r2, r8
 8000c3c:	4321      	orrs	r1, r4
 8000c3e:	4664      	mov	r4, ip
 8000c40:	40e2      	lsrs	r2, r4
 8000c42:	1a80      	subs	r0, r0, r2
 8000c44:	1a5c      	subs	r4, r3, r1
 8000c46:	42a3      	cmp	r3, r4
 8000c48:	419b      	sbcs	r3, r3
 8000c4a:	425f      	negs	r7, r3
 8000c4c:	1bc7      	subs	r7, r0, r7
 8000c4e:	023b      	lsls	r3, r7, #8
 8000c50:	d400      	bmi.n	8000c54 <__aeabi_dadd+0xa8>
 8000c52:	e0d0      	b.n	8000df6 <__aeabi_dadd+0x24a>
 8000c54:	027f      	lsls	r7, r7, #9
 8000c56:	0a7f      	lsrs	r7, r7, #9
 8000c58:	2f00      	cmp	r7, #0
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0xb2>
 8000c5c:	e0ff      	b.n	8000e5e <__aeabi_dadd+0x2b2>
 8000c5e:	0038      	movs	r0, r7
 8000c60:	f001 fe5a 	bl	8002918 <__clzsi2>
 8000c64:	0001      	movs	r1, r0
 8000c66:	3908      	subs	r1, #8
 8000c68:	2320      	movs	r3, #32
 8000c6a:	0022      	movs	r2, r4
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	408f      	lsls	r7, r1
 8000c70:	40da      	lsrs	r2, r3
 8000c72:	408c      	lsls	r4, r1
 8000c74:	4317      	orrs	r7, r2
 8000c76:	42b1      	cmp	r1, r6
 8000c78:	da00      	bge.n	8000c7c <__aeabi_dadd+0xd0>
 8000c7a:	e0ff      	b.n	8000e7c <__aeabi_dadd+0x2d0>
 8000c7c:	1b89      	subs	r1, r1, r6
 8000c7e:	1c4b      	adds	r3, r1, #1
 8000c80:	2b1f      	cmp	r3, #31
 8000c82:	dd00      	ble.n	8000c86 <__aeabi_dadd+0xda>
 8000c84:	e0a8      	b.n	8000dd8 <__aeabi_dadd+0x22c>
 8000c86:	2220      	movs	r2, #32
 8000c88:	0039      	movs	r1, r7
 8000c8a:	1ad2      	subs	r2, r2, r3
 8000c8c:	0020      	movs	r0, r4
 8000c8e:	4094      	lsls	r4, r2
 8000c90:	4091      	lsls	r1, r2
 8000c92:	40d8      	lsrs	r0, r3
 8000c94:	1e62      	subs	r2, r4, #1
 8000c96:	4194      	sbcs	r4, r2
 8000c98:	40df      	lsrs	r7, r3
 8000c9a:	2600      	movs	r6, #0
 8000c9c:	4301      	orrs	r1, r0
 8000c9e:	430c      	orrs	r4, r1
 8000ca0:	0763      	lsls	r3, r4, #29
 8000ca2:	d009      	beq.n	8000cb8 <__aeabi_dadd+0x10c>
 8000ca4:	230f      	movs	r3, #15
 8000ca6:	4023      	ands	r3, r4
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	d005      	beq.n	8000cb8 <__aeabi_dadd+0x10c>
 8000cac:	1d23      	adds	r3, r4, #4
 8000cae:	42a3      	cmp	r3, r4
 8000cb0:	41a4      	sbcs	r4, r4
 8000cb2:	4264      	negs	r4, r4
 8000cb4:	193f      	adds	r7, r7, r4
 8000cb6:	001c      	movs	r4, r3
 8000cb8:	023b      	lsls	r3, r7, #8
 8000cba:	d400      	bmi.n	8000cbe <__aeabi_dadd+0x112>
 8000cbc:	e09e      	b.n	8000dfc <__aeabi_dadd+0x250>
 8000cbe:	4b95      	ldr	r3, [pc, #596]	; (8000f14 <__aeabi_dadd+0x368>)
 8000cc0:	3601      	adds	r6, #1
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_dadd+0x11c>
 8000cc6:	e0b7      	b.n	8000e38 <__aeabi_dadd+0x28c>
 8000cc8:	4a93      	ldr	r2, [pc, #588]	; (8000f18 <__aeabi_dadd+0x36c>)
 8000cca:	08e4      	lsrs	r4, r4, #3
 8000ccc:	4017      	ands	r7, r2
 8000cce:	077b      	lsls	r3, r7, #29
 8000cd0:	0571      	lsls	r1, r6, #21
 8000cd2:	027f      	lsls	r7, r7, #9
 8000cd4:	4323      	orrs	r3, r4
 8000cd6:	0b3f      	lsrs	r7, r7, #12
 8000cd8:	0d4a      	lsrs	r2, r1, #21
 8000cda:	0512      	lsls	r2, r2, #20
 8000cdc:	433a      	orrs	r2, r7
 8000cde:	07ed      	lsls	r5, r5, #31
 8000ce0:	432a      	orrs	r2, r5
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	0011      	movs	r1, r2
 8000ce6:	bce0      	pop	{r5, r6, r7}
 8000ce8:	46ba      	mov	sl, r7
 8000cea:	46b1      	mov	r9, r6
 8000cec:	46a8      	mov	r8, r5
 8000cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cf0:	2c00      	cmp	r4, #0
 8000cf2:	d04b      	beq.n	8000d8c <__aeabi_dadd+0x1e0>
 8000cf4:	464c      	mov	r4, r9
 8000cf6:	1ba4      	subs	r4, r4, r6
 8000cf8:	46a4      	mov	ip, r4
 8000cfa:	2e00      	cmp	r6, #0
 8000cfc:	d000      	beq.n	8000d00 <__aeabi_dadd+0x154>
 8000cfe:	e123      	b.n	8000f48 <__aeabi_dadd+0x39c>
 8000d00:	0004      	movs	r4, r0
 8000d02:	431c      	orrs	r4, r3
 8000d04:	d100      	bne.n	8000d08 <__aeabi_dadd+0x15c>
 8000d06:	e1af      	b.n	8001068 <__aeabi_dadd+0x4bc>
 8000d08:	4662      	mov	r2, ip
 8000d0a:	1e54      	subs	r4, r2, #1
 8000d0c:	2a01      	cmp	r2, #1
 8000d0e:	d100      	bne.n	8000d12 <__aeabi_dadd+0x166>
 8000d10:	e215      	b.n	800113e <__aeabi_dadd+0x592>
 8000d12:	4d80      	ldr	r5, [pc, #512]	; (8000f14 <__aeabi_dadd+0x368>)
 8000d14:	45ac      	cmp	ip, r5
 8000d16:	d100      	bne.n	8000d1a <__aeabi_dadd+0x16e>
 8000d18:	e1c8      	b.n	80010ac <__aeabi_dadd+0x500>
 8000d1a:	46a4      	mov	ip, r4
 8000d1c:	e11b      	b.n	8000f56 <__aeabi_dadd+0x3aa>
 8000d1e:	464a      	mov	r2, r9
 8000d20:	1ab2      	subs	r2, r6, r2
 8000d22:	4694      	mov	ip, r2
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	dc00      	bgt.n	8000d2a <__aeabi_dadd+0x17e>
 8000d28:	e0ac      	b.n	8000e84 <__aeabi_dadd+0x2d8>
 8000d2a:	464a      	mov	r2, r9
 8000d2c:	2a00      	cmp	r2, #0
 8000d2e:	d043      	beq.n	8000db8 <__aeabi_dadd+0x20c>
 8000d30:	4a78      	ldr	r2, [pc, #480]	; (8000f14 <__aeabi_dadd+0x368>)
 8000d32:	4296      	cmp	r6, r2
 8000d34:	d100      	bne.n	8000d38 <__aeabi_dadd+0x18c>
 8000d36:	e1af      	b.n	8001098 <__aeabi_dadd+0x4ec>
 8000d38:	2280      	movs	r2, #128	; 0x80
 8000d3a:	003c      	movs	r4, r7
 8000d3c:	0412      	lsls	r2, r2, #16
 8000d3e:	4314      	orrs	r4, r2
 8000d40:	46a0      	mov	r8, r4
 8000d42:	4662      	mov	r2, ip
 8000d44:	2a38      	cmp	r2, #56	; 0x38
 8000d46:	dc67      	bgt.n	8000e18 <__aeabi_dadd+0x26c>
 8000d48:	2a1f      	cmp	r2, #31
 8000d4a:	dc00      	bgt.n	8000d4e <__aeabi_dadd+0x1a2>
 8000d4c:	e15f      	b.n	800100e <__aeabi_dadd+0x462>
 8000d4e:	4647      	mov	r7, r8
 8000d50:	3a20      	subs	r2, #32
 8000d52:	40d7      	lsrs	r7, r2
 8000d54:	4662      	mov	r2, ip
 8000d56:	2a20      	cmp	r2, #32
 8000d58:	d005      	beq.n	8000d66 <__aeabi_dadd+0x1ba>
 8000d5a:	4664      	mov	r4, ip
 8000d5c:	2240      	movs	r2, #64	; 0x40
 8000d5e:	1b12      	subs	r2, r2, r4
 8000d60:	4644      	mov	r4, r8
 8000d62:	4094      	lsls	r4, r2
 8000d64:	4321      	orrs	r1, r4
 8000d66:	1e4a      	subs	r2, r1, #1
 8000d68:	4191      	sbcs	r1, r2
 8000d6a:	000c      	movs	r4, r1
 8000d6c:	433c      	orrs	r4, r7
 8000d6e:	e057      	b.n	8000e20 <__aeabi_dadd+0x274>
 8000d70:	003a      	movs	r2, r7
 8000d72:	430a      	orrs	r2, r1
 8000d74:	d100      	bne.n	8000d78 <__aeabi_dadd+0x1cc>
 8000d76:	e105      	b.n	8000f84 <__aeabi_dadd+0x3d8>
 8000d78:	0022      	movs	r2, r4
 8000d7a:	3a01      	subs	r2, #1
 8000d7c:	2c01      	cmp	r4, #1
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_dadd+0x1d6>
 8000d80:	e182      	b.n	8001088 <__aeabi_dadd+0x4dc>
 8000d82:	4c64      	ldr	r4, [pc, #400]	; (8000f14 <__aeabi_dadd+0x368>)
 8000d84:	45a4      	cmp	ip, r4
 8000d86:	d05b      	beq.n	8000e40 <__aeabi_dadd+0x294>
 8000d88:	4694      	mov	ip, r2
 8000d8a:	e741      	b.n	8000c10 <__aeabi_dadd+0x64>
 8000d8c:	4c63      	ldr	r4, [pc, #396]	; (8000f1c <__aeabi_dadd+0x370>)
 8000d8e:	1c77      	adds	r7, r6, #1
 8000d90:	4227      	tst	r7, r4
 8000d92:	d000      	beq.n	8000d96 <__aeabi_dadd+0x1ea>
 8000d94:	e0c4      	b.n	8000f20 <__aeabi_dadd+0x374>
 8000d96:	0004      	movs	r4, r0
 8000d98:	431c      	orrs	r4, r3
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_dadd+0x1f4>
 8000d9e:	e169      	b.n	8001074 <__aeabi_dadd+0x4c8>
 8000da0:	2c00      	cmp	r4, #0
 8000da2:	d100      	bne.n	8000da6 <__aeabi_dadd+0x1fa>
 8000da4:	e1bf      	b.n	8001126 <__aeabi_dadd+0x57a>
 8000da6:	4644      	mov	r4, r8
 8000da8:	430c      	orrs	r4, r1
 8000daa:	d000      	beq.n	8000dae <__aeabi_dadd+0x202>
 8000dac:	e1d0      	b.n	8001150 <__aeabi_dadd+0x5a4>
 8000dae:	0742      	lsls	r2, r0, #29
 8000db0:	08db      	lsrs	r3, r3, #3
 8000db2:	4313      	orrs	r3, r2
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	e029      	b.n	8000e0c <__aeabi_dadd+0x260>
 8000db8:	003a      	movs	r2, r7
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_dadd+0x214>
 8000dbe:	e170      	b.n	80010a2 <__aeabi_dadd+0x4f6>
 8000dc0:	4662      	mov	r2, ip
 8000dc2:	4664      	mov	r4, ip
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	2c01      	cmp	r4, #1
 8000dc8:	d100      	bne.n	8000dcc <__aeabi_dadd+0x220>
 8000dca:	e0e0      	b.n	8000f8e <__aeabi_dadd+0x3e2>
 8000dcc:	4c51      	ldr	r4, [pc, #324]	; (8000f14 <__aeabi_dadd+0x368>)
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d100      	bne.n	8000dd4 <__aeabi_dadd+0x228>
 8000dd2:	e161      	b.n	8001098 <__aeabi_dadd+0x4ec>
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	e7b4      	b.n	8000d42 <__aeabi_dadd+0x196>
 8000dd8:	003a      	movs	r2, r7
 8000dda:	391f      	subs	r1, #31
 8000ddc:	40ca      	lsrs	r2, r1
 8000dde:	0011      	movs	r1, r2
 8000de0:	2b20      	cmp	r3, #32
 8000de2:	d003      	beq.n	8000dec <__aeabi_dadd+0x240>
 8000de4:	2240      	movs	r2, #64	; 0x40
 8000de6:	1ad3      	subs	r3, r2, r3
 8000de8:	409f      	lsls	r7, r3
 8000dea:	433c      	orrs	r4, r7
 8000dec:	1e63      	subs	r3, r4, #1
 8000dee:	419c      	sbcs	r4, r3
 8000df0:	2700      	movs	r7, #0
 8000df2:	2600      	movs	r6, #0
 8000df4:	430c      	orrs	r4, r1
 8000df6:	0763      	lsls	r3, r4, #29
 8000df8:	d000      	beq.n	8000dfc <__aeabi_dadd+0x250>
 8000dfa:	e753      	b.n	8000ca4 <__aeabi_dadd+0xf8>
 8000dfc:	46b4      	mov	ip, r6
 8000dfe:	08e4      	lsrs	r4, r4, #3
 8000e00:	077b      	lsls	r3, r7, #29
 8000e02:	4323      	orrs	r3, r4
 8000e04:	08f8      	lsrs	r0, r7, #3
 8000e06:	4a43      	ldr	r2, [pc, #268]	; (8000f14 <__aeabi_dadd+0x368>)
 8000e08:	4594      	cmp	ip, r2
 8000e0a:	d01d      	beq.n	8000e48 <__aeabi_dadd+0x29c>
 8000e0c:	4662      	mov	r2, ip
 8000e0e:	0307      	lsls	r7, r0, #12
 8000e10:	0552      	lsls	r2, r2, #21
 8000e12:	0b3f      	lsrs	r7, r7, #12
 8000e14:	0d52      	lsrs	r2, r2, #21
 8000e16:	e760      	b.n	8000cda <__aeabi_dadd+0x12e>
 8000e18:	4644      	mov	r4, r8
 8000e1a:	430c      	orrs	r4, r1
 8000e1c:	1e62      	subs	r2, r4, #1
 8000e1e:	4194      	sbcs	r4, r2
 8000e20:	18e4      	adds	r4, r4, r3
 8000e22:	429c      	cmp	r4, r3
 8000e24:	419b      	sbcs	r3, r3
 8000e26:	425f      	negs	r7, r3
 8000e28:	183f      	adds	r7, r7, r0
 8000e2a:	023b      	lsls	r3, r7, #8
 8000e2c:	d5e3      	bpl.n	8000df6 <__aeabi_dadd+0x24a>
 8000e2e:	4b39      	ldr	r3, [pc, #228]	; (8000f14 <__aeabi_dadd+0x368>)
 8000e30:	3601      	adds	r6, #1
 8000e32:	429e      	cmp	r6, r3
 8000e34:	d000      	beq.n	8000e38 <__aeabi_dadd+0x28c>
 8000e36:	e0b5      	b.n	8000fa4 <__aeabi_dadd+0x3f8>
 8000e38:	0032      	movs	r2, r6
 8000e3a:	2700      	movs	r7, #0
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	e74c      	b.n	8000cda <__aeabi_dadd+0x12e>
 8000e40:	0742      	lsls	r2, r0, #29
 8000e42:	08db      	lsrs	r3, r3, #3
 8000e44:	4313      	orrs	r3, r2
 8000e46:	08c0      	lsrs	r0, r0, #3
 8000e48:	001a      	movs	r2, r3
 8000e4a:	4302      	orrs	r2, r0
 8000e4c:	d100      	bne.n	8000e50 <__aeabi_dadd+0x2a4>
 8000e4e:	e1e1      	b.n	8001214 <__aeabi_dadd+0x668>
 8000e50:	2780      	movs	r7, #128	; 0x80
 8000e52:	033f      	lsls	r7, r7, #12
 8000e54:	4307      	orrs	r7, r0
 8000e56:	033f      	lsls	r7, r7, #12
 8000e58:	4a2e      	ldr	r2, [pc, #184]	; (8000f14 <__aeabi_dadd+0x368>)
 8000e5a:	0b3f      	lsrs	r7, r7, #12
 8000e5c:	e73d      	b.n	8000cda <__aeabi_dadd+0x12e>
 8000e5e:	0020      	movs	r0, r4
 8000e60:	f001 fd5a 	bl	8002918 <__clzsi2>
 8000e64:	0001      	movs	r1, r0
 8000e66:	3118      	adds	r1, #24
 8000e68:	291f      	cmp	r1, #31
 8000e6a:	dc00      	bgt.n	8000e6e <__aeabi_dadd+0x2c2>
 8000e6c:	e6fc      	b.n	8000c68 <__aeabi_dadd+0xbc>
 8000e6e:	3808      	subs	r0, #8
 8000e70:	4084      	lsls	r4, r0
 8000e72:	0027      	movs	r7, r4
 8000e74:	2400      	movs	r4, #0
 8000e76:	42b1      	cmp	r1, r6
 8000e78:	db00      	blt.n	8000e7c <__aeabi_dadd+0x2d0>
 8000e7a:	e6ff      	b.n	8000c7c <__aeabi_dadd+0xd0>
 8000e7c:	4a26      	ldr	r2, [pc, #152]	; (8000f18 <__aeabi_dadd+0x36c>)
 8000e7e:	1a76      	subs	r6, r6, r1
 8000e80:	4017      	ands	r7, r2
 8000e82:	e70d      	b.n	8000ca0 <__aeabi_dadd+0xf4>
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	d02f      	beq.n	8000ee8 <__aeabi_dadd+0x33c>
 8000e88:	464a      	mov	r2, r9
 8000e8a:	1b92      	subs	r2, r2, r6
 8000e8c:	4694      	mov	ip, r2
 8000e8e:	2e00      	cmp	r6, #0
 8000e90:	d100      	bne.n	8000e94 <__aeabi_dadd+0x2e8>
 8000e92:	e0ad      	b.n	8000ff0 <__aeabi_dadd+0x444>
 8000e94:	4a1f      	ldr	r2, [pc, #124]	; (8000f14 <__aeabi_dadd+0x368>)
 8000e96:	4591      	cmp	r9, r2
 8000e98:	d100      	bne.n	8000e9c <__aeabi_dadd+0x2f0>
 8000e9a:	e10f      	b.n	80010bc <__aeabi_dadd+0x510>
 8000e9c:	2280      	movs	r2, #128	; 0x80
 8000e9e:	0412      	lsls	r2, r2, #16
 8000ea0:	4310      	orrs	r0, r2
 8000ea2:	4662      	mov	r2, ip
 8000ea4:	2a38      	cmp	r2, #56	; 0x38
 8000ea6:	dd00      	ble.n	8000eaa <__aeabi_dadd+0x2fe>
 8000ea8:	e10f      	b.n	80010ca <__aeabi_dadd+0x51e>
 8000eaa:	2a1f      	cmp	r2, #31
 8000eac:	dd00      	ble.n	8000eb0 <__aeabi_dadd+0x304>
 8000eae:	e180      	b.n	80011b2 <__aeabi_dadd+0x606>
 8000eb0:	4664      	mov	r4, ip
 8000eb2:	2220      	movs	r2, #32
 8000eb4:	001e      	movs	r6, r3
 8000eb6:	1b12      	subs	r2, r2, r4
 8000eb8:	4667      	mov	r7, ip
 8000eba:	0004      	movs	r4, r0
 8000ebc:	4093      	lsls	r3, r2
 8000ebe:	4094      	lsls	r4, r2
 8000ec0:	40fe      	lsrs	r6, r7
 8000ec2:	1e5a      	subs	r2, r3, #1
 8000ec4:	4193      	sbcs	r3, r2
 8000ec6:	40f8      	lsrs	r0, r7
 8000ec8:	4334      	orrs	r4, r6
 8000eca:	431c      	orrs	r4, r3
 8000ecc:	4480      	add	r8, r0
 8000ece:	1864      	adds	r4, r4, r1
 8000ed0:	428c      	cmp	r4, r1
 8000ed2:	41bf      	sbcs	r7, r7
 8000ed4:	427f      	negs	r7, r7
 8000ed6:	464e      	mov	r6, r9
 8000ed8:	4447      	add	r7, r8
 8000eda:	e7a6      	b.n	8000e2a <__aeabi_dadd+0x27e>
 8000edc:	4642      	mov	r2, r8
 8000ede:	430a      	orrs	r2, r1
 8000ee0:	0011      	movs	r1, r2
 8000ee2:	1e4a      	subs	r2, r1, #1
 8000ee4:	4191      	sbcs	r1, r2
 8000ee6:	e6ad      	b.n	8000c44 <__aeabi_dadd+0x98>
 8000ee8:	4c0c      	ldr	r4, [pc, #48]	; (8000f1c <__aeabi_dadd+0x370>)
 8000eea:	1c72      	adds	r2, r6, #1
 8000eec:	4222      	tst	r2, r4
 8000eee:	d000      	beq.n	8000ef2 <__aeabi_dadd+0x346>
 8000ef0:	e0a1      	b.n	8001036 <__aeabi_dadd+0x48a>
 8000ef2:	0002      	movs	r2, r0
 8000ef4:	431a      	orrs	r2, r3
 8000ef6:	2e00      	cmp	r6, #0
 8000ef8:	d000      	beq.n	8000efc <__aeabi_dadd+0x350>
 8000efa:	e0fa      	b.n	80010f2 <__aeabi_dadd+0x546>
 8000efc:	2a00      	cmp	r2, #0
 8000efe:	d100      	bne.n	8000f02 <__aeabi_dadd+0x356>
 8000f00:	e145      	b.n	800118e <__aeabi_dadd+0x5e2>
 8000f02:	003a      	movs	r2, r7
 8000f04:	430a      	orrs	r2, r1
 8000f06:	d000      	beq.n	8000f0a <__aeabi_dadd+0x35e>
 8000f08:	e146      	b.n	8001198 <__aeabi_dadd+0x5ec>
 8000f0a:	0742      	lsls	r2, r0, #29
 8000f0c:	08db      	lsrs	r3, r3, #3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	08c0      	lsrs	r0, r0, #3
 8000f12:	e77b      	b.n	8000e0c <__aeabi_dadd+0x260>
 8000f14:	000007ff 	.word	0x000007ff
 8000f18:	ff7fffff 	.word	0xff7fffff
 8000f1c:	000007fe 	.word	0x000007fe
 8000f20:	4647      	mov	r7, r8
 8000f22:	1a5c      	subs	r4, r3, r1
 8000f24:	1bc2      	subs	r2, r0, r7
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	41bf      	sbcs	r7, r7
 8000f2a:	427f      	negs	r7, r7
 8000f2c:	46b9      	mov	r9, r7
 8000f2e:	0017      	movs	r7, r2
 8000f30:	464a      	mov	r2, r9
 8000f32:	1abf      	subs	r7, r7, r2
 8000f34:	023a      	lsls	r2, r7, #8
 8000f36:	d500      	bpl.n	8000f3a <__aeabi_dadd+0x38e>
 8000f38:	e08d      	b.n	8001056 <__aeabi_dadd+0x4aa>
 8000f3a:	0023      	movs	r3, r4
 8000f3c:	433b      	orrs	r3, r7
 8000f3e:	d000      	beq.n	8000f42 <__aeabi_dadd+0x396>
 8000f40:	e68a      	b.n	8000c58 <__aeabi_dadd+0xac>
 8000f42:	2000      	movs	r0, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	e761      	b.n	8000e0c <__aeabi_dadd+0x260>
 8000f48:	4cb4      	ldr	r4, [pc, #720]	; (800121c <__aeabi_dadd+0x670>)
 8000f4a:	45a1      	cmp	r9, r4
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_dadd+0x3a4>
 8000f4e:	e0ad      	b.n	80010ac <__aeabi_dadd+0x500>
 8000f50:	2480      	movs	r4, #128	; 0x80
 8000f52:	0424      	lsls	r4, r4, #16
 8000f54:	4320      	orrs	r0, r4
 8000f56:	4664      	mov	r4, ip
 8000f58:	2c38      	cmp	r4, #56	; 0x38
 8000f5a:	dc3d      	bgt.n	8000fd8 <__aeabi_dadd+0x42c>
 8000f5c:	4662      	mov	r2, ip
 8000f5e:	2c1f      	cmp	r4, #31
 8000f60:	dd00      	ble.n	8000f64 <__aeabi_dadd+0x3b8>
 8000f62:	e0b7      	b.n	80010d4 <__aeabi_dadd+0x528>
 8000f64:	2520      	movs	r5, #32
 8000f66:	001e      	movs	r6, r3
 8000f68:	1b2d      	subs	r5, r5, r4
 8000f6a:	0004      	movs	r4, r0
 8000f6c:	40ab      	lsls	r3, r5
 8000f6e:	40ac      	lsls	r4, r5
 8000f70:	40d6      	lsrs	r6, r2
 8000f72:	40d0      	lsrs	r0, r2
 8000f74:	4642      	mov	r2, r8
 8000f76:	1e5d      	subs	r5, r3, #1
 8000f78:	41ab      	sbcs	r3, r5
 8000f7a:	4334      	orrs	r4, r6
 8000f7c:	1a12      	subs	r2, r2, r0
 8000f7e:	4690      	mov	r8, r2
 8000f80:	4323      	orrs	r3, r4
 8000f82:	e02c      	b.n	8000fde <__aeabi_dadd+0x432>
 8000f84:	0742      	lsls	r2, r0, #29
 8000f86:	08db      	lsrs	r3, r3, #3
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	08c0      	lsrs	r0, r0, #3
 8000f8c:	e73b      	b.n	8000e06 <__aeabi_dadd+0x25a>
 8000f8e:	185c      	adds	r4, r3, r1
 8000f90:	429c      	cmp	r4, r3
 8000f92:	419b      	sbcs	r3, r3
 8000f94:	4440      	add	r0, r8
 8000f96:	425b      	negs	r3, r3
 8000f98:	18c7      	adds	r7, r0, r3
 8000f9a:	2601      	movs	r6, #1
 8000f9c:	023b      	lsls	r3, r7, #8
 8000f9e:	d400      	bmi.n	8000fa2 <__aeabi_dadd+0x3f6>
 8000fa0:	e729      	b.n	8000df6 <__aeabi_dadd+0x24a>
 8000fa2:	2602      	movs	r6, #2
 8000fa4:	4a9e      	ldr	r2, [pc, #632]	; (8001220 <__aeabi_dadd+0x674>)
 8000fa6:	0863      	lsrs	r3, r4, #1
 8000fa8:	4017      	ands	r7, r2
 8000faa:	2201      	movs	r2, #1
 8000fac:	4014      	ands	r4, r2
 8000fae:	431c      	orrs	r4, r3
 8000fb0:	07fb      	lsls	r3, r7, #31
 8000fb2:	431c      	orrs	r4, r3
 8000fb4:	087f      	lsrs	r7, r7, #1
 8000fb6:	e673      	b.n	8000ca0 <__aeabi_dadd+0xf4>
 8000fb8:	4644      	mov	r4, r8
 8000fba:	3a20      	subs	r2, #32
 8000fbc:	40d4      	lsrs	r4, r2
 8000fbe:	4662      	mov	r2, ip
 8000fc0:	2a20      	cmp	r2, #32
 8000fc2:	d005      	beq.n	8000fd0 <__aeabi_dadd+0x424>
 8000fc4:	4667      	mov	r7, ip
 8000fc6:	2240      	movs	r2, #64	; 0x40
 8000fc8:	1bd2      	subs	r2, r2, r7
 8000fca:	4647      	mov	r7, r8
 8000fcc:	4097      	lsls	r7, r2
 8000fce:	4339      	orrs	r1, r7
 8000fd0:	1e4a      	subs	r2, r1, #1
 8000fd2:	4191      	sbcs	r1, r2
 8000fd4:	4321      	orrs	r1, r4
 8000fd6:	e635      	b.n	8000c44 <__aeabi_dadd+0x98>
 8000fd8:	4303      	orrs	r3, r0
 8000fda:	1e58      	subs	r0, r3, #1
 8000fdc:	4183      	sbcs	r3, r0
 8000fde:	1acc      	subs	r4, r1, r3
 8000fe0:	42a1      	cmp	r1, r4
 8000fe2:	41bf      	sbcs	r7, r7
 8000fe4:	4643      	mov	r3, r8
 8000fe6:	427f      	negs	r7, r7
 8000fe8:	4655      	mov	r5, sl
 8000fea:	464e      	mov	r6, r9
 8000fec:	1bdf      	subs	r7, r3, r7
 8000fee:	e62e      	b.n	8000c4e <__aeabi_dadd+0xa2>
 8000ff0:	0002      	movs	r2, r0
 8000ff2:	431a      	orrs	r2, r3
 8000ff4:	d100      	bne.n	8000ff8 <__aeabi_dadd+0x44c>
 8000ff6:	e0bd      	b.n	8001174 <__aeabi_dadd+0x5c8>
 8000ff8:	4662      	mov	r2, ip
 8000ffa:	4664      	mov	r4, ip
 8000ffc:	3a01      	subs	r2, #1
 8000ffe:	2c01      	cmp	r4, #1
 8001000:	d100      	bne.n	8001004 <__aeabi_dadd+0x458>
 8001002:	e0e5      	b.n	80011d0 <__aeabi_dadd+0x624>
 8001004:	4c85      	ldr	r4, [pc, #532]	; (800121c <__aeabi_dadd+0x670>)
 8001006:	45a4      	cmp	ip, r4
 8001008:	d058      	beq.n	80010bc <__aeabi_dadd+0x510>
 800100a:	4694      	mov	ip, r2
 800100c:	e749      	b.n	8000ea2 <__aeabi_dadd+0x2f6>
 800100e:	4664      	mov	r4, ip
 8001010:	2220      	movs	r2, #32
 8001012:	1b12      	subs	r2, r2, r4
 8001014:	4644      	mov	r4, r8
 8001016:	4094      	lsls	r4, r2
 8001018:	000f      	movs	r7, r1
 800101a:	46a1      	mov	r9, r4
 800101c:	4664      	mov	r4, ip
 800101e:	4091      	lsls	r1, r2
 8001020:	40e7      	lsrs	r7, r4
 8001022:	464c      	mov	r4, r9
 8001024:	1e4a      	subs	r2, r1, #1
 8001026:	4191      	sbcs	r1, r2
 8001028:	433c      	orrs	r4, r7
 800102a:	4642      	mov	r2, r8
 800102c:	430c      	orrs	r4, r1
 800102e:	4661      	mov	r1, ip
 8001030:	40ca      	lsrs	r2, r1
 8001032:	1880      	adds	r0, r0, r2
 8001034:	e6f4      	b.n	8000e20 <__aeabi_dadd+0x274>
 8001036:	4c79      	ldr	r4, [pc, #484]	; (800121c <__aeabi_dadd+0x670>)
 8001038:	42a2      	cmp	r2, r4
 800103a:	d100      	bne.n	800103e <__aeabi_dadd+0x492>
 800103c:	e6fd      	b.n	8000e3a <__aeabi_dadd+0x28e>
 800103e:	1859      	adds	r1, r3, r1
 8001040:	4299      	cmp	r1, r3
 8001042:	419b      	sbcs	r3, r3
 8001044:	4440      	add	r0, r8
 8001046:	425f      	negs	r7, r3
 8001048:	19c7      	adds	r7, r0, r7
 800104a:	07fc      	lsls	r4, r7, #31
 800104c:	0849      	lsrs	r1, r1, #1
 800104e:	0016      	movs	r6, r2
 8001050:	430c      	orrs	r4, r1
 8001052:	087f      	lsrs	r7, r7, #1
 8001054:	e6cf      	b.n	8000df6 <__aeabi_dadd+0x24a>
 8001056:	1acc      	subs	r4, r1, r3
 8001058:	42a1      	cmp	r1, r4
 800105a:	41bf      	sbcs	r7, r7
 800105c:	4643      	mov	r3, r8
 800105e:	427f      	negs	r7, r7
 8001060:	1a18      	subs	r0, r3, r0
 8001062:	4655      	mov	r5, sl
 8001064:	1bc7      	subs	r7, r0, r7
 8001066:	e5f7      	b.n	8000c58 <__aeabi_dadd+0xac>
 8001068:	08c9      	lsrs	r1, r1, #3
 800106a:	077b      	lsls	r3, r7, #29
 800106c:	4655      	mov	r5, sl
 800106e:	430b      	orrs	r3, r1
 8001070:	08f8      	lsrs	r0, r7, #3
 8001072:	e6c8      	b.n	8000e06 <__aeabi_dadd+0x25a>
 8001074:	2c00      	cmp	r4, #0
 8001076:	d000      	beq.n	800107a <__aeabi_dadd+0x4ce>
 8001078:	e081      	b.n	800117e <__aeabi_dadd+0x5d2>
 800107a:	4643      	mov	r3, r8
 800107c:	430b      	orrs	r3, r1
 800107e:	d115      	bne.n	80010ac <__aeabi_dadd+0x500>
 8001080:	2080      	movs	r0, #128	; 0x80
 8001082:	2500      	movs	r5, #0
 8001084:	0300      	lsls	r0, r0, #12
 8001086:	e6e3      	b.n	8000e50 <__aeabi_dadd+0x2a4>
 8001088:	1a5c      	subs	r4, r3, r1
 800108a:	42a3      	cmp	r3, r4
 800108c:	419b      	sbcs	r3, r3
 800108e:	1bc7      	subs	r7, r0, r7
 8001090:	425b      	negs	r3, r3
 8001092:	2601      	movs	r6, #1
 8001094:	1aff      	subs	r7, r7, r3
 8001096:	e5da      	b.n	8000c4e <__aeabi_dadd+0xa2>
 8001098:	0742      	lsls	r2, r0, #29
 800109a:	08db      	lsrs	r3, r3, #3
 800109c:	4313      	orrs	r3, r2
 800109e:	08c0      	lsrs	r0, r0, #3
 80010a0:	e6d2      	b.n	8000e48 <__aeabi_dadd+0x29c>
 80010a2:	0742      	lsls	r2, r0, #29
 80010a4:	08db      	lsrs	r3, r3, #3
 80010a6:	4313      	orrs	r3, r2
 80010a8:	08c0      	lsrs	r0, r0, #3
 80010aa:	e6ac      	b.n	8000e06 <__aeabi_dadd+0x25a>
 80010ac:	4643      	mov	r3, r8
 80010ae:	4642      	mov	r2, r8
 80010b0:	08c9      	lsrs	r1, r1, #3
 80010b2:	075b      	lsls	r3, r3, #29
 80010b4:	4655      	mov	r5, sl
 80010b6:	430b      	orrs	r3, r1
 80010b8:	08d0      	lsrs	r0, r2, #3
 80010ba:	e6c5      	b.n	8000e48 <__aeabi_dadd+0x29c>
 80010bc:	4643      	mov	r3, r8
 80010be:	4642      	mov	r2, r8
 80010c0:	075b      	lsls	r3, r3, #29
 80010c2:	08c9      	lsrs	r1, r1, #3
 80010c4:	430b      	orrs	r3, r1
 80010c6:	08d0      	lsrs	r0, r2, #3
 80010c8:	e6be      	b.n	8000e48 <__aeabi_dadd+0x29c>
 80010ca:	4303      	orrs	r3, r0
 80010cc:	001c      	movs	r4, r3
 80010ce:	1e63      	subs	r3, r4, #1
 80010d0:	419c      	sbcs	r4, r3
 80010d2:	e6fc      	b.n	8000ece <__aeabi_dadd+0x322>
 80010d4:	0002      	movs	r2, r0
 80010d6:	3c20      	subs	r4, #32
 80010d8:	40e2      	lsrs	r2, r4
 80010da:	0014      	movs	r4, r2
 80010dc:	4662      	mov	r2, ip
 80010de:	2a20      	cmp	r2, #32
 80010e0:	d003      	beq.n	80010ea <__aeabi_dadd+0x53e>
 80010e2:	2540      	movs	r5, #64	; 0x40
 80010e4:	1aad      	subs	r5, r5, r2
 80010e6:	40a8      	lsls	r0, r5
 80010e8:	4303      	orrs	r3, r0
 80010ea:	1e58      	subs	r0, r3, #1
 80010ec:	4183      	sbcs	r3, r0
 80010ee:	4323      	orrs	r3, r4
 80010f0:	e775      	b.n	8000fde <__aeabi_dadd+0x432>
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	d0e2      	beq.n	80010bc <__aeabi_dadd+0x510>
 80010f6:	003a      	movs	r2, r7
 80010f8:	430a      	orrs	r2, r1
 80010fa:	d0cd      	beq.n	8001098 <__aeabi_dadd+0x4ec>
 80010fc:	0742      	lsls	r2, r0, #29
 80010fe:	08db      	lsrs	r3, r3, #3
 8001100:	4313      	orrs	r3, r2
 8001102:	2280      	movs	r2, #128	; 0x80
 8001104:	08c0      	lsrs	r0, r0, #3
 8001106:	0312      	lsls	r2, r2, #12
 8001108:	4210      	tst	r0, r2
 800110a:	d006      	beq.n	800111a <__aeabi_dadd+0x56e>
 800110c:	08fc      	lsrs	r4, r7, #3
 800110e:	4214      	tst	r4, r2
 8001110:	d103      	bne.n	800111a <__aeabi_dadd+0x56e>
 8001112:	0020      	movs	r0, r4
 8001114:	08cb      	lsrs	r3, r1, #3
 8001116:	077a      	lsls	r2, r7, #29
 8001118:	4313      	orrs	r3, r2
 800111a:	0f5a      	lsrs	r2, r3, #29
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	0752      	lsls	r2, r2, #29
 8001120:	08db      	lsrs	r3, r3, #3
 8001122:	4313      	orrs	r3, r2
 8001124:	e690      	b.n	8000e48 <__aeabi_dadd+0x29c>
 8001126:	4643      	mov	r3, r8
 8001128:	430b      	orrs	r3, r1
 800112a:	d100      	bne.n	800112e <__aeabi_dadd+0x582>
 800112c:	e709      	b.n	8000f42 <__aeabi_dadd+0x396>
 800112e:	4643      	mov	r3, r8
 8001130:	4642      	mov	r2, r8
 8001132:	08c9      	lsrs	r1, r1, #3
 8001134:	075b      	lsls	r3, r3, #29
 8001136:	4655      	mov	r5, sl
 8001138:	430b      	orrs	r3, r1
 800113a:	08d0      	lsrs	r0, r2, #3
 800113c:	e666      	b.n	8000e0c <__aeabi_dadd+0x260>
 800113e:	1acc      	subs	r4, r1, r3
 8001140:	42a1      	cmp	r1, r4
 8001142:	4189      	sbcs	r1, r1
 8001144:	1a3f      	subs	r7, r7, r0
 8001146:	4249      	negs	r1, r1
 8001148:	4655      	mov	r5, sl
 800114a:	2601      	movs	r6, #1
 800114c:	1a7f      	subs	r7, r7, r1
 800114e:	e57e      	b.n	8000c4e <__aeabi_dadd+0xa2>
 8001150:	4642      	mov	r2, r8
 8001152:	1a5c      	subs	r4, r3, r1
 8001154:	1a87      	subs	r7, r0, r2
 8001156:	42a3      	cmp	r3, r4
 8001158:	4192      	sbcs	r2, r2
 800115a:	4252      	negs	r2, r2
 800115c:	1abf      	subs	r7, r7, r2
 800115e:	023a      	lsls	r2, r7, #8
 8001160:	d53d      	bpl.n	80011de <__aeabi_dadd+0x632>
 8001162:	1acc      	subs	r4, r1, r3
 8001164:	42a1      	cmp	r1, r4
 8001166:	4189      	sbcs	r1, r1
 8001168:	4643      	mov	r3, r8
 800116a:	4249      	negs	r1, r1
 800116c:	1a1f      	subs	r7, r3, r0
 800116e:	4655      	mov	r5, sl
 8001170:	1a7f      	subs	r7, r7, r1
 8001172:	e595      	b.n	8000ca0 <__aeabi_dadd+0xf4>
 8001174:	077b      	lsls	r3, r7, #29
 8001176:	08c9      	lsrs	r1, r1, #3
 8001178:	430b      	orrs	r3, r1
 800117a:	08f8      	lsrs	r0, r7, #3
 800117c:	e643      	b.n	8000e06 <__aeabi_dadd+0x25a>
 800117e:	4644      	mov	r4, r8
 8001180:	08db      	lsrs	r3, r3, #3
 8001182:	430c      	orrs	r4, r1
 8001184:	d130      	bne.n	80011e8 <__aeabi_dadd+0x63c>
 8001186:	0742      	lsls	r2, r0, #29
 8001188:	4313      	orrs	r3, r2
 800118a:	08c0      	lsrs	r0, r0, #3
 800118c:	e65c      	b.n	8000e48 <__aeabi_dadd+0x29c>
 800118e:	077b      	lsls	r3, r7, #29
 8001190:	08c9      	lsrs	r1, r1, #3
 8001192:	430b      	orrs	r3, r1
 8001194:	08f8      	lsrs	r0, r7, #3
 8001196:	e639      	b.n	8000e0c <__aeabi_dadd+0x260>
 8001198:	185c      	adds	r4, r3, r1
 800119a:	429c      	cmp	r4, r3
 800119c:	419b      	sbcs	r3, r3
 800119e:	4440      	add	r0, r8
 80011a0:	425b      	negs	r3, r3
 80011a2:	18c7      	adds	r7, r0, r3
 80011a4:	023b      	lsls	r3, r7, #8
 80011a6:	d400      	bmi.n	80011aa <__aeabi_dadd+0x5fe>
 80011a8:	e625      	b.n	8000df6 <__aeabi_dadd+0x24a>
 80011aa:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <__aeabi_dadd+0x674>)
 80011ac:	2601      	movs	r6, #1
 80011ae:	401f      	ands	r7, r3
 80011b0:	e621      	b.n	8000df6 <__aeabi_dadd+0x24a>
 80011b2:	0004      	movs	r4, r0
 80011b4:	3a20      	subs	r2, #32
 80011b6:	40d4      	lsrs	r4, r2
 80011b8:	4662      	mov	r2, ip
 80011ba:	2a20      	cmp	r2, #32
 80011bc:	d004      	beq.n	80011c8 <__aeabi_dadd+0x61c>
 80011be:	2240      	movs	r2, #64	; 0x40
 80011c0:	4666      	mov	r6, ip
 80011c2:	1b92      	subs	r2, r2, r6
 80011c4:	4090      	lsls	r0, r2
 80011c6:	4303      	orrs	r3, r0
 80011c8:	1e5a      	subs	r2, r3, #1
 80011ca:	4193      	sbcs	r3, r2
 80011cc:	431c      	orrs	r4, r3
 80011ce:	e67e      	b.n	8000ece <__aeabi_dadd+0x322>
 80011d0:	185c      	adds	r4, r3, r1
 80011d2:	428c      	cmp	r4, r1
 80011d4:	4189      	sbcs	r1, r1
 80011d6:	4440      	add	r0, r8
 80011d8:	4249      	negs	r1, r1
 80011da:	1847      	adds	r7, r0, r1
 80011dc:	e6dd      	b.n	8000f9a <__aeabi_dadd+0x3ee>
 80011de:	0023      	movs	r3, r4
 80011e0:	433b      	orrs	r3, r7
 80011e2:	d100      	bne.n	80011e6 <__aeabi_dadd+0x63a>
 80011e4:	e6ad      	b.n	8000f42 <__aeabi_dadd+0x396>
 80011e6:	e606      	b.n	8000df6 <__aeabi_dadd+0x24a>
 80011e8:	0744      	lsls	r4, r0, #29
 80011ea:	4323      	orrs	r3, r4
 80011ec:	2480      	movs	r4, #128	; 0x80
 80011ee:	08c0      	lsrs	r0, r0, #3
 80011f0:	0324      	lsls	r4, r4, #12
 80011f2:	4220      	tst	r0, r4
 80011f4:	d008      	beq.n	8001208 <__aeabi_dadd+0x65c>
 80011f6:	4642      	mov	r2, r8
 80011f8:	08d6      	lsrs	r6, r2, #3
 80011fa:	4226      	tst	r6, r4
 80011fc:	d104      	bne.n	8001208 <__aeabi_dadd+0x65c>
 80011fe:	4655      	mov	r5, sl
 8001200:	0030      	movs	r0, r6
 8001202:	08cb      	lsrs	r3, r1, #3
 8001204:	0751      	lsls	r1, r2, #29
 8001206:	430b      	orrs	r3, r1
 8001208:	0f5a      	lsrs	r2, r3, #29
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	08db      	lsrs	r3, r3, #3
 800120e:	0752      	lsls	r2, r2, #29
 8001210:	4313      	orrs	r3, r2
 8001212:	e619      	b.n	8000e48 <__aeabi_dadd+0x29c>
 8001214:	2300      	movs	r3, #0
 8001216:	4a01      	ldr	r2, [pc, #4]	; (800121c <__aeabi_dadd+0x670>)
 8001218:	001f      	movs	r7, r3
 800121a:	e55e      	b.n	8000cda <__aeabi_dadd+0x12e>
 800121c:	000007ff 	.word	0x000007ff
 8001220:	ff7fffff 	.word	0xff7fffff

08001224 <__aeabi_ddiv>:
 8001224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001226:	4657      	mov	r7, sl
 8001228:	464e      	mov	r6, r9
 800122a:	4645      	mov	r5, r8
 800122c:	46de      	mov	lr, fp
 800122e:	b5e0      	push	{r5, r6, r7, lr}
 8001230:	4681      	mov	r9, r0
 8001232:	0005      	movs	r5, r0
 8001234:	030c      	lsls	r4, r1, #12
 8001236:	0048      	lsls	r0, r1, #1
 8001238:	4692      	mov	sl, r2
 800123a:	001f      	movs	r7, r3
 800123c:	b085      	sub	sp, #20
 800123e:	0b24      	lsrs	r4, r4, #12
 8001240:	0d40      	lsrs	r0, r0, #21
 8001242:	0fce      	lsrs	r6, r1, #31
 8001244:	2800      	cmp	r0, #0
 8001246:	d100      	bne.n	800124a <__aeabi_ddiv+0x26>
 8001248:	e156      	b.n	80014f8 <__aeabi_ddiv+0x2d4>
 800124a:	4bd4      	ldr	r3, [pc, #848]	; (800159c <__aeabi_ddiv+0x378>)
 800124c:	4298      	cmp	r0, r3
 800124e:	d100      	bne.n	8001252 <__aeabi_ddiv+0x2e>
 8001250:	e172      	b.n	8001538 <__aeabi_ddiv+0x314>
 8001252:	0f6b      	lsrs	r3, r5, #29
 8001254:	00e4      	lsls	r4, r4, #3
 8001256:	431c      	orrs	r4, r3
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	041b      	lsls	r3, r3, #16
 800125c:	4323      	orrs	r3, r4
 800125e:	4698      	mov	r8, r3
 8001260:	4bcf      	ldr	r3, [pc, #828]	; (80015a0 <__aeabi_ddiv+0x37c>)
 8001262:	00ed      	lsls	r5, r5, #3
 8001264:	469b      	mov	fp, r3
 8001266:	2300      	movs	r3, #0
 8001268:	4699      	mov	r9, r3
 800126a:	4483      	add	fp, r0
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	033c      	lsls	r4, r7, #12
 8001270:	007b      	lsls	r3, r7, #1
 8001272:	4650      	mov	r0, sl
 8001274:	0b24      	lsrs	r4, r4, #12
 8001276:	0d5b      	lsrs	r3, r3, #21
 8001278:	0fff      	lsrs	r7, r7, #31
 800127a:	2b00      	cmp	r3, #0
 800127c:	d100      	bne.n	8001280 <__aeabi_ddiv+0x5c>
 800127e:	e11f      	b.n	80014c0 <__aeabi_ddiv+0x29c>
 8001280:	4ac6      	ldr	r2, [pc, #792]	; (800159c <__aeabi_ddiv+0x378>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d100      	bne.n	8001288 <__aeabi_ddiv+0x64>
 8001286:	e162      	b.n	800154e <__aeabi_ddiv+0x32a>
 8001288:	49c5      	ldr	r1, [pc, #788]	; (80015a0 <__aeabi_ddiv+0x37c>)
 800128a:	0f42      	lsrs	r2, r0, #29
 800128c:	468c      	mov	ip, r1
 800128e:	00e4      	lsls	r4, r4, #3
 8001290:	4659      	mov	r1, fp
 8001292:	4314      	orrs	r4, r2
 8001294:	2280      	movs	r2, #128	; 0x80
 8001296:	4463      	add	r3, ip
 8001298:	0412      	lsls	r2, r2, #16
 800129a:	1acb      	subs	r3, r1, r3
 800129c:	4314      	orrs	r4, r2
 800129e:	469b      	mov	fp, r3
 80012a0:	00c2      	lsls	r2, r0, #3
 80012a2:	2000      	movs	r0, #0
 80012a4:	0033      	movs	r3, r6
 80012a6:	407b      	eors	r3, r7
 80012a8:	469a      	mov	sl, r3
 80012aa:	464b      	mov	r3, r9
 80012ac:	2b0f      	cmp	r3, #15
 80012ae:	d827      	bhi.n	8001300 <__aeabi_ddiv+0xdc>
 80012b0:	49bc      	ldr	r1, [pc, #752]	; (80015a4 <__aeabi_ddiv+0x380>)
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	58cb      	ldr	r3, [r1, r3]
 80012b6:	469f      	mov	pc, r3
 80012b8:	46b2      	mov	sl, r6
 80012ba:	9b00      	ldr	r3, [sp, #0]
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d016      	beq.n	80012ee <__aeabi_ddiv+0xca>
 80012c0:	2b03      	cmp	r3, #3
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0xa2>
 80012c4:	e28e      	b.n	80017e4 <__aeabi_ddiv+0x5c0>
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d000      	beq.n	80012cc <__aeabi_ddiv+0xa8>
 80012ca:	e0d9      	b.n	8001480 <__aeabi_ddiv+0x25c>
 80012cc:	2300      	movs	r3, #0
 80012ce:	2400      	movs	r4, #0
 80012d0:	2500      	movs	r5, #0
 80012d2:	4652      	mov	r2, sl
 80012d4:	051b      	lsls	r3, r3, #20
 80012d6:	4323      	orrs	r3, r4
 80012d8:	07d2      	lsls	r2, r2, #31
 80012da:	4313      	orrs	r3, r2
 80012dc:	0028      	movs	r0, r5
 80012de:	0019      	movs	r1, r3
 80012e0:	b005      	add	sp, #20
 80012e2:	bcf0      	pop	{r4, r5, r6, r7}
 80012e4:	46bb      	mov	fp, r7
 80012e6:	46b2      	mov	sl, r6
 80012e8:	46a9      	mov	r9, r5
 80012ea:	46a0      	mov	r8, r4
 80012ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012ee:	2400      	movs	r4, #0
 80012f0:	2500      	movs	r5, #0
 80012f2:	4baa      	ldr	r3, [pc, #680]	; (800159c <__aeabi_ddiv+0x378>)
 80012f4:	e7ed      	b.n	80012d2 <__aeabi_ddiv+0xae>
 80012f6:	46ba      	mov	sl, r7
 80012f8:	46a0      	mov	r8, r4
 80012fa:	0015      	movs	r5, r2
 80012fc:	9000      	str	r0, [sp, #0]
 80012fe:	e7dc      	b.n	80012ba <__aeabi_ddiv+0x96>
 8001300:	4544      	cmp	r4, r8
 8001302:	d200      	bcs.n	8001306 <__aeabi_ddiv+0xe2>
 8001304:	e1c7      	b.n	8001696 <__aeabi_ddiv+0x472>
 8001306:	d100      	bne.n	800130a <__aeabi_ddiv+0xe6>
 8001308:	e1c2      	b.n	8001690 <__aeabi_ddiv+0x46c>
 800130a:	2301      	movs	r3, #1
 800130c:	425b      	negs	r3, r3
 800130e:	469c      	mov	ip, r3
 8001310:	002e      	movs	r6, r5
 8001312:	4640      	mov	r0, r8
 8001314:	2500      	movs	r5, #0
 8001316:	44e3      	add	fp, ip
 8001318:	0223      	lsls	r3, r4, #8
 800131a:	0e14      	lsrs	r4, r2, #24
 800131c:	431c      	orrs	r4, r3
 800131e:	0c1b      	lsrs	r3, r3, #16
 8001320:	4699      	mov	r9, r3
 8001322:	0423      	lsls	r3, r4, #16
 8001324:	0c1f      	lsrs	r7, r3, #16
 8001326:	0212      	lsls	r2, r2, #8
 8001328:	4649      	mov	r1, r9
 800132a:	9200      	str	r2, [sp, #0]
 800132c:	9701      	str	r7, [sp, #4]
 800132e:	f7fe ff93 	bl	8000258 <__aeabi_uidivmod>
 8001332:	0002      	movs	r2, r0
 8001334:	437a      	muls	r2, r7
 8001336:	040b      	lsls	r3, r1, #16
 8001338:	0c31      	lsrs	r1, r6, #16
 800133a:	4680      	mov	r8, r0
 800133c:	4319      	orrs	r1, r3
 800133e:	428a      	cmp	r2, r1
 8001340:	d907      	bls.n	8001352 <__aeabi_ddiv+0x12e>
 8001342:	2301      	movs	r3, #1
 8001344:	425b      	negs	r3, r3
 8001346:	469c      	mov	ip, r3
 8001348:	1909      	adds	r1, r1, r4
 800134a:	44e0      	add	r8, ip
 800134c:	428c      	cmp	r4, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x12e>
 8001350:	e207      	b.n	8001762 <__aeabi_ddiv+0x53e>
 8001352:	1a88      	subs	r0, r1, r2
 8001354:	4649      	mov	r1, r9
 8001356:	f7fe ff7f 	bl	8000258 <__aeabi_uidivmod>
 800135a:	0409      	lsls	r1, r1, #16
 800135c:	468c      	mov	ip, r1
 800135e:	0431      	lsls	r1, r6, #16
 8001360:	4666      	mov	r6, ip
 8001362:	9a01      	ldr	r2, [sp, #4]
 8001364:	0c09      	lsrs	r1, r1, #16
 8001366:	4342      	muls	r2, r0
 8001368:	0003      	movs	r3, r0
 800136a:	4331      	orrs	r1, r6
 800136c:	428a      	cmp	r2, r1
 800136e:	d904      	bls.n	800137a <__aeabi_ddiv+0x156>
 8001370:	1909      	adds	r1, r1, r4
 8001372:	3b01      	subs	r3, #1
 8001374:	428c      	cmp	r4, r1
 8001376:	d800      	bhi.n	800137a <__aeabi_ddiv+0x156>
 8001378:	e1ed      	b.n	8001756 <__aeabi_ddiv+0x532>
 800137a:	1a88      	subs	r0, r1, r2
 800137c:	4642      	mov	r2, r8
 800137e:	0412      	lsls	r2, r2, #16
 8001380:	431a      	orrs	r2, r3
 8001382:	4690      	mov	r8, r2
 8001384:	4641      	mov	r1, r8
 8001386:	9b00      	ldr	r3, [sp, #0]
 8001388:	040e      	lsls	r6, r1, #16
 800138a:	0c1b      	lsrs	r3, r3, #16
 800138c:	001f      	movs	r7, r3
 800138e:	9302      	str	r3, [sp, #8]
 8001390:	9b00      	ldr	r3, [sp, #0]
 8001392:	0c36      	lsrs	r6, r6, #16
 8001394:	041b      	lsls	r3, r3, #16
 8001396:	0c19      	lsrs	r1, r3, #16
 8001398:	000b      	movs	r3, r1
 800139a:	4373      	muls	r3, r6
 800139c:	0c12      	lsrs	r2, r2, #16
 800139e:	437e      	muls	r6, r7
 80013a0:	9103      	str	r1, [sp, #12]
 80013a2:	4351      	muls	r1, r2
 80013a4:	437a      	muls	r2, r7
 80013a6:	0c1f      	lsrs	r7, r3, #16
 80013a8:	46bc      	mov	ip, r7
 80013aa:	1876      	adds	r6, r6, r1
 80013ac:	4466      	add	r6, ip
 80013ae:	42b1      	cmp	r1, r6
 80013b0:	d903      	bls.n	80013ba <__aeabi_ddiv+0x196>
 80013b2:	2180      	movs	r1, #128	; 0x80
 80013b4:	0249      	lsls	r1, r1, #9
 80013b6:	468c      	mov	ip, r1
 80013b8:	4462      	add	r2, ip
 80013ba:	0c31      	lsrs	r1, r6, #16
 80013bc:	188a      	adds	r2, r1, r2
 80013be:	0431      	lsls	r1, r6, #16
 80013c0:	041e      	lsls	r6, r3, #16
 80013c2:	0c36      	lsrs	r6, r6, #16
 80013c4:	198e      	adds	r6, r1, r6
 80013c6:	4290      	cmp	r0, r2
 80013c8:	d302      	bcc.n	80013d0 <__aeabi_ddiv+0x1ac>
 80013ca:	d112      	bne.n	80013f2 <__aeabi_ddiv+0x1ce>
 80013cc:	42b5      	cmp	r5, r6
 80013ce:	d210      	bcs.n	80013f2 <__aeabi_ddiv+0x1ce>
 80013d0:	4643      	mov	r3, r8
 80013d2:	1e59      	subs	r1, r3, #1
 80013d4:	9b00      	ldr	r3, [sp, #0]
 80013d6:	469c      	mov	ip, r3
 80013d8:	4465      	add	r5, ip
 80013da:	001f      	movs	r7, r3
 80013dc:	429d      	cmp	r5, r3
 80013de:	419b      	sbcs	r3, r3
 80013e0:	425b      	negs	r3, r3
 80013e2:	191b      	adds	r3, r3, r4
 80013e4:	18c0      	adds	r0, r0, r3
 80013e6:	4284      	cmp	r4, r0
 80013e8:	d200      	bcs.n	80013ec <__aeabi_ddiv+0x1c8>
 80013ea:	e1a0      	b.n	800172e <__aeabi_ddiv+0x50a>
 80013ec:	d100      	bne.n	80013f0 <__aeabi_ddiv+0x1cc>
 80013ee:	e19b      	b.n	8001728 <__aeabi_ddiv+0x504>
 80013f0:	4688      	mov	r8, r1
 80013f2:	1bae      	subs	r6, r5, r6
 80013f4:	42b5      	cmp	r5, r6
 80013f6:	41ad      	sbcs	r5, r5
 80013f8:	1a80      	subs	r0, r0, r2
 80013fa:	426d      	negs	r5, r5
 80013fc:	1b40      	subs	r0, r0, r5
 80013fe:	4284      	cmp	r4, r0
 8001400:	d100      	bne.n	8001404 <__aeabi_ddiv+0x1e0>
 8001402:	e1d5      	b.n	80017b0 <__aeabi_ddiv+0x58c>
 8001404:	4649      	mov	r1, r9
 8001406:	f7fe ff27 	bl	8000258 <__aeabi_uidivmod>
 800140a:	9a01      	ldr	r2, [sp, #4]
 800140c:	040b      	lsls	r3, r1, #16
 800140e:	4342      	muls	r2, r0
 8001410:	0c31      	lsrs	r1, r6, #16
 8001412:	0005      	movs	r5, r0
 8001414:	4319      	orrs	r1, r3
 8001416:	428a      	cmp	r2, r1
 8001418:	d900      	bls.n	800141c <__aeabi_ddiv+0x1f8>
 800141a:	e16c      	b.n	80016f6 <__aeabi_ddiv+0x4d2>
 800141c:	1a88      	subs	r0, r1, r2
 800141e:	4649      	mov	r1, r9
 8001420:	f7fe ff1a 	bl	8000258 <__aeabi_uidivmod>
 8001424:	9a01      	ldr	r2, [sp, #4]
 8001426:	0436      	lsls	r6, r6, #16
 8001428:	4342      	muls	r2, r0
 800142a:	0409      	lsls	r1, r1, #16
 800142c:	0c36      	lsrs	r6, r6, #16
 800142e:	0003      	movs	r3, r0
 8001430:	430e      	orrs	r6, r1
 8001432:	42b2      	cmp	r2, r6
 8001434:	d900      	bls.n	8001438 <__aeabi_ddiv+0x214>
 8001436:	e153      	b.n	80016e0 <__aeabi_ddiv+0x4bc>
 8001438:	9803      	ldr	r0, [sp, #12]
 800143a:	1ab6      	subs	r6, r6, r2
 800143c:	0002      	movs	r2, r0
 800143e:	042d      	lsls	r5, r5, #16
 8001440:	431d      	orrs	r5, r3
 8001442:	9f02      	ldr	r7, [sp, #8]
 8001444:	042b      	lsls	r3, r5, #16
 8001446:	0c1b      	lsrs	r3, r3, #16
 8001448:	435a      	muls	r2, r3
 800144a:	437b      	muls	r3, r7
 800144c:	469c      	mov	ip, r3
 800144e:	0c29      	lsrs	r1, r5, #16
 8001450:	4348      	muls	r0, r1
 8001452:	0c13      	lsrs	r3, r2, #16
 8001454:	4484      	add	ip, r0
 8001456:	4463      	add	r3, ip
 8001458:	4379      	muls	r1, r7
 800145a:	4298      	cmp	r0, r3
 800145c:	d903      	bls.n	8001466 <__aeabi_ddiv+0x242>
 800145e:	2080      	movs	r0, #128	; 0x80
 8001460:	0240      	lsls	r0, r0, #9
 8001462:	4684      	mov	ip, r0
 8001464:	4461      	add	r1, ip
 8001466:	0c18      	lsrs	r0, r3, #16
 8001468:	0412      	lsls	r2, r2, #16
 800146a:	041b      	lsls	r3, r3, #16
 800146c:	0c12      	lsrs	r2, r2, #16
 800146e:	1841      	adds	r1, r0, r1
 8001470:	189b      	adds	r3, r3, r2
 8001472:	428e      	cmp	r6, r1
 8001474:	d200      	bcs.n	8001478 <__aeabi_ddiv+0x254>
 8001476:	e0ff      	b.n	8001678 <__aeabi_ddiv+0x454>
 8001478:	d100      	bne.n	800147c <__aeabi_ddiv+0x258>
 800147a:	e0fa      	b.n	8001672 <__aeabi_ddiv+0x44e>
 800147c:	2301      	movs	r3, #1
 800147e:	431d      	orrs	r5, r3
 8001480:	4a49      	ldr	r2, [pc, #292]	; (80015a8 <__aeabi_ddiv+0x384>)
 8001482:	445a      	add	r2, fp
 8001484:	2a00      	cmp	r2, #0
 8001486:	dc00      	bgt.n	800148a <__aeabi_ddiv+0x266>
 8001488:	e0aa      	b.n	80015e0 <__aeabi_ddiv+0x3bc>
 800148a:	076b      	lsls	r3, r5, #29
 800148c:	d000      	beq.n	8001490 <__aeabi_ddiv+0x26c>
 800148e:	e13d      	b.n	800170c <__aeabi_ddiv+0x4e8>
 8001490:	08ed      	lsrs	r5, r5, #3
 8001492:	4643      	mov	r3, r8
 8001494:	01db      	lsls	r3, r3, #7
 8001496:	d506      	bpl.n	80014a6 <__aeabi_ddiv+0x282>
 8001498:	4642      	mov	r2, r8
 800149a:	4b44      	ldr	r3, [pc, #272]	; (80015ac <__aeabi_ddiv+0x388>)
 800149c:	401a      	ands	r2, r3
 800149e:	4690      	mov	r8, r2
 80014a0:	2280      	movs	r2, #128	; 0x80
 80014a2:	00d2      	lsls	r2, r2, #3
 80014a4:	445a      	add	r2, fp
 80014a6:	4b42      	ldr	r3, [pc, #264]	; (80015b0 <__aeabi_ddiv+0x38c>)
 80014a8:	429a      	cmp	r2, r3
 80014aa:	dd00      	ble.n	80014ae <__aeabi_ddiv+0x28a>
 80014ac:	e71f      	b.n	80012ee <__aeabi_ddiv+0xca>
 80014ae:	4643      	mov	r3, r8
 80014b0:	075b      	lsls	r3, r3, #29
 80014b2:	431d      	orrs	r5, r3
 80014b4:	4643      	mov	r3, r8
 80014b6:	0552      	lsls	r2, r2, #21
 80014b8:	025c      	lsls	r4, r3, #9
 80014ba:	0b24      	lsrs	r4, r4, #12
 80014bc:	0d53      	lsrs	r3, r2, #21
 80014be:	e708      	b.n	80012d2 <__aeabi_ddiv+0xae>
 80014c0:	4652      	mov	r2, sl
 80014c2:	4322      	orrs	r2, r4
 80014c4:	d100      	bne.n	80014c8 <__aeabi_ddiv+0x2a4>
 80014c6:	e07b      	b.n	80015c0 <__aeabi_ddiv+0x39c>
 80014c8:	2c00      	cmp	r4, #0
 80014ca:	d100      	bne.n	80014ce <__aeabi_ddiv+0x2aa>
 80014cc:	e0fa      	b.n	80016c4 <__aeabi_ddiv+0x4a0>
 80014ce:	0020      	movs	r0, r4
 80014d0:	f001 fa22 	bl	8002918 <__clzsi2>
 80014d4:	0002      	movs	r2, r0
 80014d6:	3a0b      	subs	r2, #11
 80014d8:	231d      	movs	r3, #29
 80014da:	0001      	movs	r1, r0
 80014dc:	1a9b      	subs	r3, r3, r2
 80014de:	4652      	mov	r2, sl
 80014e0:	3908      	subs	r1, #8
 80014e2:	40da      	lsrs	r2, r3
 80014e4:	408c      	lsls	r4, r1
 80014e6:	4314      	orrs	r4, r2
 80014e8:	4652      	mov	r2, sl
 80014ea:	408a      	lsls	r2, r1
 80014ec:	4b31      	ldr	r3, [pc, #196]	; (80015b4 <__aeabi_ddiv+0x390>)
 80014ee:	4458      	add	r0, fp
 80014f0:	469b      	mov	fp, r3
 80014f2:	4483      	add	fp, r0
 80014f4:	2000      	movs	r0, #0
 80014f6:	e6d5      	b.n	80012a4 <__aeabi_ddiv+0x80>
 80014f8:	464b      	mov	r3, r9
 80014fa:	4323      	orrs	r3, r4
 80014fc:	4698      	mov	r8, r3
 80014fe:	d044      	beq.n	800158a <__aeabi_ddiv+0x366>
 8001500:	2c00      	cmp	r4, #0
 8001502:	d100      	bne.n	8001506 <__aeabi_ddiv+0x2e2>
 8001504:	e0ce      	b.n	80016a4 <__aeabi_ddiv+0x480>
 8001506:	0020      	movs	r0, r4
 8001508:	f001 fa06 	bl	8002918 <__clzsi2>
 800150c:	0001      	movs	r1, r0
 800150e:	0002      	movs	r2, r0
 8001510:	390b      	subs	r1, #11
 8001512:	231d      	movs	r3, #29
 8001514:	1a5b      	subs	r3, r3, r1
 8001516:	4649      	mov	r1, r9
 8001518:	0010      	movs	r0, r2
 800151a:	40d9      	lsrs	r1, r3
 800151c:	3808      	subs	r0, #8
 800151e:	4084      	lsls	r4, r0
 8001520:	000b      	movs	r3, r1
 8001522:	464d      	mov	r5, r9
 8001524:	4323      	orrs	r3, r4
 8001526:	4698      	mov	r8, r3
 8001528:	4085      	lsls	r5, r0
 800152a:	4823      	ldr	r0, [pc, #140]	; (80015b8 <__aeabi_ddiv+0x394>)
 800152c:	1a83      	subs	r3, r0, r2
 800152e:	469b      	mov	fp, r3
 8001530:	2300      	movs	r3, #0
 8001532:	4699      	mov	r9, r3
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	e69a      	b.n	800126e <__aeabi_ddiv+0x4a>
 8001538:	464b      	mov	r3, r9
 800153a:	4323      	orrs	r3, r4
 800153c:	4698      	mov	r8, r3
 800153e:	d11d      	bne.n	800157c <__aeabi_ddiv+0x358>
 8001540:	2308      	movs	r3, #8
 8001542:	4699      	mov	r9, r3
 8001544:	3b06      	subs	r3, #6
 8001546:	2500      	movs	r5, #0
 8001548:	4683      	mov	fp, r0
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	e68f      	b.n	800126e <__aeabi_ddiv+0x4a>
 800154e:	4652      	mov	r2, sl
 8001550:	4322      	orrs	r2, r4
 8001552:	d109      	bne.n	8001568 <__aeabi_ddiv+0x344>
 8001554:	2302      	movs	r3, #2
 8001556:	4649      	mov	r1, r9
 8001558:	4319      	orrs	r1, r3
 800155a:	4b18      	ldr	r3, [pc, #96]	; (80015bc <__aeabi_ddiv+0x398>)
 800155c:	4689      	mov	r9, r1
 800155e:	469c      	mov	ip, r3
 8001560:	2400      	movs	r4, #0
 8001562:	2002      	movs	r0, #2
 8001564:	44e3      	add	fp, ip
 8001566:	e69d      	b.n	80012a4 <__aeabi_ddiv+0x80>
 8001568:	2303      	movs	r3, #3
 800156a:	464a      	mov	r2, r9
 800156c:	431a      	orrs	r2, r3
 800156e:	4b13      	ldr	r3, [pc, #76]	; (80015bc <__aeabi_ddiv+0x398>)
 8001570:	4691      	mov	r9, r2
 8001572:	469c      	mov	ip, r3
 8001574:	4652      	mov	r2, sl
 8001576:	2003      	movs	r0, #3
 8001578:	44e3      	add	fp, ip
 800157a:	e693      	b.n	80012a4 <__aeabi_ddiv+0x80>
 800157c:	230c      	movs	r3, #12
 800157e:	4699      	mov	r9, r3
 8001580:	3b09      	subs	r3, #9
 8001582:	46a0      	mov	r8, r4
 8001584:	4683      	mov	fp, r0
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	e671      	b.n	800126e <__aeabi_ddiv+0x4a>
 800158a:	2304      	movs	r3, #4
 800158c:	4699      	mov	r9, r3
 800158e:	2300      	movs	r3, #0
 8001590:	469b      	mov	fp, r3
 8001592:	3301      	adds	r3, #1
 8001594:	2500      	movs	r5, #0
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	e669      	b.n	800126e <__aeabi_ddiv+0x4a>
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	000007ff 	.word	0x000007ff
 80015a0:	fffffc01 	.word	0xfffffc01
 80015a4:	08012a34 	.word	0x08012a34
 80015a8:	000003ff 	.word	0x000003ff
 80015ac:	feffffff 	.word	0xfeffffff
 80015b0:	000007fe 	.word	0x000007fe
 80015b4:	000003f3 	.word	0x000003f3
 80015b8:	fffffc0d 	.word	0xfffffc0d
 80015bc:	fffff801 	.word	0xfffff801
 80015c0:	4649      	mov	r1, r9
 80015c2:	2301      	movs	r3, #1
 80015c4:	4319      	orrs	r1, r3
 80015c6:	4689      	mov	r9, r1
 80015c8:	2400      	movs	r4, #0
 80015ca:	2001      	movs	r0, #1
 80015cc:	e66a      	b.n	80012a4 <__aeabi_ddiv+0x80>
 80015ce:	2300      	movs	r3, #0
 80015d0:	2480      	movs	r4, #128	; 0x80
 80015d2:	469a      	mov	sl, r3
 80015d4:	2500      	movs	r5, #0
 80015d6:	4b8a      	ldr	r3, [pc, #552]	; (8001800 <__aeabi_ddiv+0x5dc>)
 80015d8:	0324      	lsls	r4, r4, #12
 80015da:	e67a      	b.n	80012d2 <__aeabi_ddiv+0xae>
 80015dc:	2501      	movs	r5, #1
 80015de:	426d      	negs	r5, r5
 80015e0:	2301      	movs	r3, #1
 80015e2:	1a9b      	subs	r3, r3, r2
 80015e4:	2b38      	cmp	r3, #56	; 0x38
 80015e6:	dd00      	ble.n	80015ea <__aeabi_ddiv+0x3c6>
 80015e8:	e670      	b.n	80012cc <__aeabi_ddiv+0xa8>
 80015ea:	2b1f      	cmp	r3, #31
 80015ec:	dc00      	bgt.n	80015f0 <__aeabi_ddiv+0x3cc>
 80015ee:	e0bf      	b.n	8001770 <__aeabi_ddiv+0x54c>
 80015f0:	211f      	movs	r1, #31
 80015f2:	4249      	negs	r1, r1
 80015f4:	1a8a      	subs	r2, r1, r2
 80015f6:	4641      	mov	r1, r8
 80015f8:	40d1      	lsrs	r1, r2
 80015fa:	000a      	movs	r2, r1
 80015fc:	2b20      	cmp	r3, #32
 80015fe:	d004      	beq.n	800160a <__aeabi_ddiv+0x3e6>
 8001600:	4641      	mov	r1, r8
 8001602:	4b80      	ldr	r3, [pc, #512]	; (8001804 <__aeabi_ddiv+0x5e0>)
 8001604:	445b      	add	r3, fp
 8001606:	4099      	lsls	r1, r3
 8001608:	430d      	orrs	r5, r1
 800160a:	1e6b      	subs	r3, r5, #1
 800160c:	419d      	sbcs	r5, r3
 800160e:	2307      	movs	r3, #7
 8001610:	432a      	orrs	r2, r5
 8001612:	001d      	movs	r5, r3
 8001614:	2400      	movs	r4, #0
 8001616:	4015      	ands	r5, r2
 8001618:	4213      	tst	r3, r2
 800161a:	d100      	bne.n	800161e <__aeabi_ddiv+0x3fa>
 800161c:	e0d4      	b.n	80017c8 <__aeabi_ddiv+0x5a4>
 800161e:	210f      	movs	r1, #15
 8001620:	2300      	movs	r3, #0
 8001622:	4011      	ands	r1, r2
 8001624:	2904      	cmp	r1, #4
 8001626:	d100      	bne.n	800162a <__aeabi_ddiv+0x406>
 8001628:	e0cb      	b.n	80017c2 <__aeabi_ddiv+0x59e>
 800162a:	1d11      	adds	r1, r2, #4
 800162c:	4291      	cmp	r1, r2
 800162e:	4192      	sbcs	r2, r2
 8001630:	4252      	negs	r2, r2
 8001632:	189b      	adds	r3, r3, r2
 8001634:	000a      	movs	r2, r1
 8001636:	0219      	lsls	r1, r3, #8
 8001638:	d400      	bmi.n	800163c <__aeabi_ddiv+0x418>
 800163a:	e0c2      	b.n	80017c2 <__aeabi_ddiv+0x59e>
 800163c:	2301      	movs	r3, #1
 800163e:	2400      	movs	r4, #0
 8001640:	2500      	movs	r5, #0
 8001642:	e646      	b.n	80012d2 <__aeabi_ddiv+0xae>
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	4641      	mov	r1, r8
 8001648:	031b      	lsls	r3, r3, #12
 800164a:	4219      	tst	r1, r3
 800164c:	d008      	beq.n	8001660 <__aeabi_ddiv+0x43c>
 800164e:	421c      	tst	r4, r3
 8001650:	d106      	bne.n	8001660 <__aeabi_ddiv+0x43c>
 8001652:	431c      	orrs	r4, r3
 8001654:	0324      	lsls	r4, r4, #12
 8001656:	46ba      	mov	sl, r7
 8001658:	0015      	movs	r5, r2
 800165a:	4b69      	ldr	r3, [pc, #420]	; (8001800 <__aeabi_ddiv+0x5dc>)
 800165c:	0b24      	lsrs	r4, r4, #12
 800165e:	e638      	b.n	80012d2 <__aeabi_ddiv+0xae>
 8001660:	2480      	movs	r4, #128	; 0x80
 8001662:	4643      	mov	r3, r8
 8001664:	0324      	lsls	r4, r4, #12
 8001666:	431c      	orrs	r4, r3
 8001668:	0324      	lsls	r4, r4, #12
 800166a:	46b2      	mov	sl, r6
 800166c:	4b64      	ldr	r3, [pc, #400]	; (8001800 <__aeabi_ddiv+0x5dc>)
 800166e:	0b24      	lsrs	r4, r4, #12
 8001670:	e62f      	b.n	80012d2 <__aeabi_ddiv+0xae>
 8001672:	2b00      	cmp	r3, #0
 8001674:	d100      	bne.n	8001678 <__aeabi_ddiv+0x454>
 8001676:	e703      	b.n	8001480 <__aeabi_ddiv+0x25c>
 8001678:	19a6      	adds	r6, r4, r6
 800167a:	1e68      	subs	r0, r5, #1
 800167c:	42a6      	cmp	r6, r4
 800167e:	d200      	bcs.n	8001682 <__aeabi_ddiv+0x45e>
 8001680:	e08d      	b.n	800179e <__aeabi_ddiv+0x57a>
 8001682:	428e      	cmp	r6, r1
 8001684:	d200      	bcs.n	8001688 <__aeabi_ddiv+0x464>
 8001686:	e0a3      	b.n	80017d0 <__aeabi_ddiv+0x5ac>
 8001688:	d100      	bne.n	800168c <__aeabi_ddiv+0x468>
 800168a:	e0b3      	b.n	80017f4 <__aeabi_ddiv+0x5d0>
 800168c:	0005      	movs	r5, r0
 800168e:	e6f5      	b.n	800147c <__aeabi_ddiv+0x258>
 8001690:	42aa      	cmp	r2, r5
 8001692:	d900      	bls.n	8001696 <__aeabi_ddiv+0x472>
 8001694:	e639      	b.n	800130a <__aeabi_ddiv+0xe6>
 8001696:	4643      	mov	r3, r8
 8001698:	07de      	lsls	r6, r3, #31
 800169a:	0858      	lsrs	r0, r3, #1
 800169c:	086b      	lsrs	r3, r5, #1
 800169e:	431e      	orrs	r6, r3
 80016a0:	07ed      	lsls	r5, r5, #31
 80016a2:	e639      	b.n	8001318 <__aeabi_ddiv+0xf4>
 80016a4:	4648      	mov	r0, r9
 80016a6:	f001 f937 	bl	8002918 <__clzsi2>
 80016aa:	0001      	movs	r1, r0
 80016ac:	0002      	movs	r2, r0
 80016ae:	3115      	adds	r1, #21
 80016b0:	3220      	adds	r2, #32
 80016b2:	291c      	cmp	r1, #28
 80016b4:	dc00      	bgt.n	80016b8 <__aeabi_ddiv+0x494>
 80016b6:	e72c      	b.n	8001512 <__aeabi_ddiv+0x2ee>
 80016b8:	464b      	mov	r3, r9
 80016ba:	3808      	subs	r0, #8
 80016bc:	4083      	lsls	r3, r0
 80016be:	2500      	movs	r5, #0
 80016c0:	4698      	mov	r8, r3
 80016c2:	e732      	b.n	800152a <__aeabi_ddiv+0x306>
 80016c4:	f001 f928 	bl	8002918 <__clzsi2>
 80016c8:	0003      	movs	r3, r0
 80016ca:	001a      	movs	r2, r3
 80016cc:	3215      	adds	r2, #21
 80016ce:	3020      	adds	r0, #32
 80016d0:	2a1c      	cmp	r2, #28
 80016d2:	dc00      	bgt.n	80016d6 <__aeabi_ddiv+0x4b2>
 80016d4:	e700      	b.n	80014d8 <__aeabi_ddiv+0x2b4>
 80016d6:	4654      	mov	r4, sl
 80016d8:	3b08      	subs	r3, #8
 80016da:	2200      	movs	r2, #0
 80016dc:	409c      	lsls	r4, r3
 80016de:	e705      	b.n	80014ec <__aeabi_ddiv+0x2c8>
 80016e0:	1936      	adds	r6, r6, r4
 80016e2:	3b01      	subs	r3, #1
 80016e4:	42b4      	cmp	r4, r6
 80016e6:	d900      	bls.n	80016ea <__aeabi_ddiv+0x4c6>
 80016e8:	e6a6      	b.n	8001438 <__aeabi_ddiv+0x214>
 80016ea:	42b2      	cmp	r2, r6
 80016ec:	d800      	bhi.n	80016f0 <__aeabi_ddiv+0x4cc>
 80016ee:	e6a3      	b.n	8001438 <__aeabi_ddiv+0x214>
 80016f0:	1e83      	subs	r3, r0, #2
 80016f2:	1936      	adds	r6, r6, r4
 80016f4:	e6a0      	b.n	8001438 <__aeabi_ddiv+0x214>
 80016f6:	1909      	adds	r1, r1, r4
 80016f8:	3d01      	subs	r5, #1
 80016fa:	428c      	cmp	r4, r1
 80016fc:	d900      	bls.n	8001700 <__aeabi_ddiv+0x4dc>
 80016fe:	e68d      	b.n	800141c <__aeabi_ddiv+0x1f8>
 8001700:	428a      	cmp	r2, r1
 8001702:	d800      	bhi.n	8001706 <__aeabi_ddiv+0x4e2>
 8001704:	e68a      	b.n	800141c <__aeabi_ddiv+0x1f8>
 8001706:	1e85      	subs	r5, r0, #2
 8001708:	1909      	adds	r1, r1, r4
 800170a:	e687      	b.n	800141c <__aeabi_ddiv+0x1f8>
 800170c:	230f      	movs	r3, #15
 800170e:	402b      	ands	r3, r5
 8001710:	2b04      	cmp	r3, #4
 8001712:	d100      	bne.n	8001716 <__aeabi_ddiv+0x4f2>
 8001714:	e6bc      	b.n	8001490 <__aeabi_ddiv+0x26c>
 8001716:	2305      	movs	r3, #5
 8001718:	425b      	negs	r3, r3
 800171a:	42ab      	cmp	r3, r5
 800171c:	419b      	sbcs	r3, r3
 800171e:	3504      	adds	r5, #4
 8001720:	425b      	negs	r3, r3
 8001722:	08ed      	lsrs	r5, r5, #3
 8001724:	4498      	add	r8, r3
 8001726:	e6b4      	b.n	8001492 <__aeabi_ddiv+0x26e>
 8001728:	42af      	cmp	r7, r5
 800172a:	d900      	bls.n	800172e <__aeabi_ddiv+0x50a>
 800172c:	e660      	b.n	80013f0 <__aeabi_ddiv+0x1cc>
 800172e:	4282      	cmp	r2, r0
 8001730:	d804      	bhi.n	800173c <__aeabi_ddiv+0x518>
 8001732:	d000      	beq.n	8001736 <__aeabi_ddiv+0x512>
 8001734:	e65c      	b.n	80013f0 <__aeabi_ddiv+0x1cc>
 8001736:	42ae      	cmp	r6, r5
 8001738:	d800      	bhi.n	800173c <__aeabi_ddiv+0x518>
 800173a:	e659      	b.n	80013f0 <__aeabi_ddiv+0x1cc>
 800173c:	2302      	movs	r3, #2
 800173e:	425b      	negs	r3, r3
 8001740:	469c      	mov	ip, r3
 8001742:	9b00      	ldr	r3, [sp, #0]
 8001744:	44e0      	add	r8, ip
 8001746:	469c      	mov	ip, r3
 8001748:	4465      	add	r5, ip
 800174a:	429d      	cmp	r5, r3
 800174c:	419b      	sbcs	r3, r3
 800174e:	425b      	negs	r3, r3
 8001750:	191b      	adds	r3, r3, r4
 8001752:	18c0      	adds	r0, r0, r3
 8001754:	e64d      	b.n	80013f2 <__aeabi_ddiv+0x1ce>
 8001756:	428a      	cmp	r2, r1
 8001758:	d800      	bhi.n	800175c <__aeabi_ddiv+0x538>
 800175a:	e60e      	b.n	800137a <__aeabi_ddiv+0x156>
 800175c:	1e83      	subs	r3, r0, #2
 800175e:	1909      	adds	r1, r1, r4
 8001760:	e60b      	b.n	800137a <__aeabi_ddiv+0x156>
 8001762:	428a      	cmp	r2, r1
 8001764:	d800      	bhi.n	8001768 <__aeabi_ddiv+0x544>
 8001766:	e5f4      	b.n	8001352 <__aeabi_ddiv+0x12e>
 8001768:	1e83      	subs	r3, r0, #2
 800176a:	4698      	mov	r8, r3
 800176c:	1909      	adds	r1, r1, r4
 800176e:	e5f0      	b.n	8001352 <__aeabi_ddiv+0x12e>
 8001770:	4925      	ldr	r1, [pc, #148]	; (8001808 <__aeabi_ddiv+0x5e4>)
 8001772:	0028      	movs	r0, r5
 8001774:	4459      	add	r1, fp
 8001776:	408d      	lsls	r5, r1
 8001778:	4642      	mov	r2, r8
 800177a:	408a      	lsls	r2, r1
 800177c:	1e69      	subs	r1, r5, #1
 800177e:	418d      	sbcs	r5, r1
 8001780:	4641      	mov	r1, r8
 8001782:	40d8      	lsrs	r0, r3
 8001784:	40d9      	lsrs	r1, r3
 8001786:	4302      	orrs	r2, r0
 8001788:	432a      	orrs	r2, r5
 800178a:	000b      	movs	r3, r1
 800178c:	0751      	lsls	r1, r2, #29
 800178e:	d100      	bne.n	8001792 <__aeabi_ddiv+0x56e>
 8001790:	e751      	b.n	8001636 <__aeabi_ddiv+0x412>
 8001792:	210f      	movs	r1, #15
 8001794:	4011      	ands	r1, r2
 8001796:	2904      	cmp	r1, #4
 8001798:	d000      	beq.n	800179c <__aeabi_ddiv+0x578>
 800179a:	e746      	b.n	800162a <__aeabi_ddiv+0x406>
 800179c:	e74b      	b.n	8001636 <__aeabi_ddiv+0x412>
 800179e:	0005      	movs	r5, r0
 80017a0:	428e      	cmp	r6, r1
 80017a2:	d000      	beq.n	80017a6 <__aeabi_ddiv+0x582>
 80017a4:	e66a      	b.n	800147c <__aeabi_ddiv+0x258>
 80017a6:	9a00      	ldr	r2, [sp, #0]
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d000      	beq.n	80017ae <__aeabi_ddiv+0x58a>
 80017ac:	e666      	b.n	800147c <__aeabi_ddiv+0x258>
 80017ae:	e667      	b.n	8001480 <__aeabi_ddiv+0x25c>
 80017b0:	4a16      	ldr	r2, [pc, #88]	; (800180c <__aeabi_ddiv+0x5e8>)
 80017b2:	445a      	add	r2, fp
 80017b4:	2a00      	cmp	r2, #0
 80017b6:	dc00      	bgt.n	80017ba <__aeabi_ddiv+0x596>
 80017b8:	e710      	b.n	80015dc <__aeabi_ddiv+0x3b8>
 80017ba:	2301      	movs	r3, #1
 80017bc:	2500      	movs	r5, #0
 80017be:	4498      	add	r8, r3
 80017c0:	e667      	b.n	8001492 <__aeabi_ddiv+0x26e>
 80017c2:	075d      	lsls	r5, r3, #29
 80017c4:	025b      	lsls	r3, r3, #9
 80017c6:	0b1c      	lsrs	r4, r3, #12
 80017c8:	08d2      	lsrs	r2, r2, #3
 80017ca:	2300      	movs	r3, #0
 80017cc:	4315      	orrs	r5, r2
 80017ce:	e580      	b.n	80012d2 <__aeabi_ddiv+0xae>
 80017d0:	9800      	ldr	r0, [sp, #0]
 80017d2:	3d02      	subs	r5, #2
 80017d4:	0042      	lsls	r2, r0, #1
 80017d6:	4282      	cmp	r2, r0
 80017d8:	41bf      	sbcs	r7, r7
 80017da:	427f      	negs	r7, r7
 80017dc:	193c      	adds	r4, r7, r4
 80017de:	1936      	adds	r6, r6, r4
 80017e0:	9200      	str	r2, [sp, #0]
 80017e2:	e7dd      	b.n	80017a0 <__aeabi_ddiv+0x57c>
 80017e4:	2480      	movs	r4, #128	; 0x80
 80017e6:	4643      	mov	r3, r8
 80017e8:	0324      	lsls	r4, r4, #12
 80017ea:	431c      	orrs	r4, r3
 80017ec:	0324      	lsls	r4, r4, #12
 80017ee:	4b04      	ldr	r3, [pc, #16]	; (8001800 <__aeabi_ddiv+0x5dc>)
 80017f0:	0b24      	lsrs	r4, r4, #12
 80017f2:	e56e      	b.n	80012d2 <__aeabi_ddiv+0xae>
 80017f4:	9a00      	ldr	r2, [sp, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d3ea      	bcc.n	80017d0 <__aeabi_ddiv+0x5ac>
 80017fa:	0005      	movs	r5, r0
 80017fc:	e7d3      	b.n	80017a6 <__aeabi_ddiv+0x582>
 80017fe:	46c0      	nop			; (mov r8, r8)
 8001800:	000007ff 	.word	0x000007ff
 8001804:	0000043e 	.word	0x0000043e
 8001808:	0000041e 	.word	0x0000041e
 800180c:	000003ff 	.word	0x000003ff

08001810 <__eqdf2>:
 8001810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001812:	464e      	mov	r6, r9
 8001814:	4645      	mov	r5, r8
 8001816:	46de      	mov	lr, fp
 8001818:	4657      	mov	r7, sl
 800181a:	4690      	mov	r8, r2
 800181c:	b5e0      	push	{r5, r6, r7, lr}
 800181e:	0017      	movs	r7, r2
 8001820:	031a      	lsls	r2, r3, #12
 8001822:	0b12      	lsrs	r2, r2, #12
 8001824:	0005      	movs	r5, r0
 8001826:	4684      	mov	ip, r0
 8001828:	4819      	ldr	r0, [pc, #100]	; (8001890 <__eqdf2+0x80>)
 800182a:	030e      	lsls	r6, r1, #12
 800182c:	004c      	lsls	r4, r1, #1
 800182e:	4691      	mov	r9, r2
 8001830:	005a      	lsls	r2, r3, #1
 8001832:	0fdb      	lsrs	r3, r3, #31
 8001834:	469b      	mov	fp, r3
 8001836:	0b36      	lsrs	r6, r6, #12
 8001838:	0d64      	lsrs	r4, r4, #21
 800183a:	0fc9      	lsrs	r1, r1, #31
 800183c:	0d52      	lsrs	r2, r2, #21
 800183e:	4284      	cmp	r4, r0
 8001840:	d019      	beq.n	8001876 <__eqdf2+0x66>
 8001842:	4282      	cmp	r2, r0
 8001844:	d010      	beq.n	8001868 <__eqdf2+0x58>
 8001846:	2001      	movs	r0, #1
 8001848:	4294      	cmp	r4, r2
 800184a:	d10e      	bne.n	800186a <__eqdf2+0x5a>
 800184c:	454e      	cmp	r6, r9
 800184e:	d10c      	bne.n	800186a <__eqdf2+0x5a>
 8001850:	2001      	movs	r0, #1
 8001852:	45c4      	cmp	ip, r8
 8001854:	d109      	bne.n	800186a <__eqdf2+0x5a>
 8001856:	4559      	cmp	r1, fp
 8001858:	d017      	beq.n	800188a <__eqdf2+0x7a>
 800185a:	2c00      	cmp	r4, #0
 800185c:	d105      	bne.n	800186a <__eqdf2+0x5a>
 800185e:	0030      	movs	r0, r6
 8001860:	4328      	orrs	r0, r5
 8001862:	1e43      	subs	r3, r0, #1
 8001864:	4198      	sbcs	r0, r3
 8001866:	e000      	b.n	800186a <__eqdf2+0x5a>
 8001868:	2001      	movs	r0, #1
 800186a:	bcf0      	pop	{r4, r5, r6, r7}
 800186c:	46bb      	mov	fp, r7
 800186e:	46b2      	mov	sl, r6
 8001870:	46a9      	mov	r9, r5
 8001872:	46a0      	mov	r8, r4
 8001874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001876:	0033      	movs	r3, r6
 8001878:	2001      	movs	r0, #1
 800187a:	432b      	orrs	r3, r5
 800187c:	d1f5      	bne.n	800186a <__eqdf2+0x5a>
 800187e:	42a2      	cmp	r2, r4
 8001880:	d1f3      	bne.n	800186a <__eqdf2+0x5a>
 8001882:	464b      	mov	r3, r9
 8001884:	433b      	orrs	r3, r7
 8001886:	d1f0      	bne.n	800186a <__eqdf2+0x5a>
 8001888:	e7e2      	b.n	8001850 <__eqdf2+0x40>
 800188a:	2000      	movs	r0, #0
 800188c:	e7ed      	b.n	800186a <__eqdf2+0x5a>
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	000007ff 	.word	0x000007ff

08001894 <__gedf2>:
 8001894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001896:	4647      	mov	r7, r8
 8001898:	46ce      	mov	lr, r9
 800189a:	0004      	movs	r4, r0
 800189c:	0018      	movs	r0, r3
 800189e:	0016      	movs	r6, r2
 80018a0:	031b      	lsls	r3, r3, #12
 80018a2:	0b1b      	lsrs	r3, r3, #12
 80018a4:	4d2d      	ldr	r5, [pc, #180]	; (800195c <__gedf2+0xc8>)
 80018a6:	004a      	lsls	r2, r1, #1
 80018a8:	4699      	mov	r9, r3
 80018aa:	b580      	push	{r7, lr}
 80018ac:	0043      	lsls	r3, r0, #1
 80018ae:	030f      	lsls	r7, r1, #12
 80018b0:	46a4      	mov	ip, r4
 80018b2:	46b0      	mov	r8, r6
 80018b4:	0b3f      	lsrs	r7, r7, #12
 80018b6:	0d52      	lsrs	r2, r2, #21
 80018b8:	0fc9      	lsrs	r1, r1, #31
 80018ba:	0d5b      	lsrs	r3, r3, #21
 80018bc:	0fc0      	lsrs	r0, r0, #31
 80018be:	42aa      	cmp	r2, r5
 80018c0:	d021      	beq.n	8001906 <__gedf2+0x72>
 80018c2:	42ab      	cmp	r3, r5
 80018c4:	d013      	beq.n	80018ee <__gedf2+0x5a>
 80018c6:	2a00      	cmp	r2, #0
 80018c8:	d122      	bne.n	8001910 <__gedf2+0x7c>
 80018ca:	433c      	orrs	r4, r7
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d102      	bne.n	80018d6 <__gedf2+0x42>
 80018d0:	464d      	mov	r5, r9
 80018d2:	432e      	orrs	r6, r5
 80018d4:	d022      	beq.n	800191c <__gedf2+0x88>
 80018d6:	2c00      	cmp	r4, #0
 80018d8:	d010      	beq.n	80018fc <__gedf2+0x68>
 80018da:	4281      	cmp	r1, r0
 80018dc:	d022      	beq.n	8001924 <__gedf2+0x90>
 80018de:	2002      	movs	r0, #2
 80018e0:	3901      	subs	r1, #1
 80018e2:	4008      	ands	r0, r1
 80018e4:	3801      	subs	r0, #1
 80018e6:	bcc0      	pop	{r6, r7}
 80018e8:	46b9      	mov	r9, r7
 80018ea:	46b0      	mov	r8, r6
 80018ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ee:	464d      	mov	r5, r9
 80018f0:	432e      	orrs	r6, r5
 80018f2:	d129      	bne.n	8001948 <__gedf2+0xb4>
 80018f4:	2a00      	cmp	r2, #0
 80018f6:	d1f0      	bne.n	80018da <__gedf2+0x46>
 80018f8:	433c      	orrs	r4, r7
 80018fa:	d1ee      	bne.n	80018da <__gedf2+0x46>
 80018fc:	2800      	cmp	r0, #0
 80018fe:	d1f2      	bne.n	80018e6 <__gedf2+0x52>
 8001900:	2001      	movs	r0, #1
 8001902:	4240      	negs	r0, r0
 8001904:	e7ef      	b.n	80018e6 <__gedf2+0x52>
 8001906:	003d      	movs	r5, r7
 8001908:	4325      	orrs	r5, r4
 800190a:	d11d      	bne.n	8001948 <__gedf2+0xb4>
 800190c:	4293      	cmp	r3, r2
 800190e:	d0ee      	beq.n	80018ee <__gedf2+0x5a>
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1e2      	bne.n	80018da <__gedf2+0x46>
 8001914:	464c      	mov	r4, r9
 8001916:	4326      	orrs	r6, r4
 8001918:	d1df      	bne.n	80018da <__gedf2+0x46>
 800191a:	e7e0      	b.n	80018de <__gedf2+0x4a>
 800191c:	2000      	movs	r0, #0
 800191e:	2c00      	cmp	r4, #0
 8001920:	d0e1      	beq.n	80018e6 <__gedf2+0x52>
 8001922:	e7dc      	b.n	80018de <__gedf2+0x4a>
 8001924:	429a      	cmp	r2, r3
 8001926:	dc0a      	bgt.n	800193e <__gedf2+0xaa>
 8001928:	dbe8      	blt.n	80018fc <__gedf2+0x68>
 800192a:	454f      	cmp	r7, r9
 800192c:	d8d7      	bhi.n	80018de <__gedf2+0x4a>
 800192e:	d00e      	beq.n	800194e <__gedf2+0xba>
 8001930:	2000      	movs	r0, #0
 8001932:	454f      	cmp	r7, r9
 8001934:	d2d7      	bcs.n	80018e6 <__gedf2+0x52>
 8001936:	2900      	cmp	r1, #0
 8001938:	d0e2      	beq.n	8001900 <__gedf2+0x6c>
 800193a:	0008      	movs	r0, r1
 800193c:	e7d3      	b.n	80018e6 <__gedf2+0x52>
 800193e:	4243      	negs	r3, r0
 8001940:	4158      	adcs	r0, r3
 8001942:	0040      	lsls	r0, r0, #1
 8001944:	3801      	subs	r0, #1
 8001946:	e7ce      	b.n	80018e6 <__gedf2+0x52>
 8001948:	2002      	movs	r0, #2
 800194a:	4240      	negs	r0, r0
 800194c:	e7cb      	b.n	80018e6 <__gedf2+0x52>
 800194e:	45c4      	cmp	ip, r8
 8001950:	d8c5      	bhi.n	80018de <__gedf2+0x4a>
 8001952:	2000      	movs	r0, #0
 8001954:	45c4      	cmp	ip, r8
 8001956:	d2c6      	bcs.n	80018e6 <__gedf2+0x52>
 8001958:	e7ed      	b.n	8001936 <__gedf2+0xa2>
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	000007ff 	.word	0x000007ff

08001960 <__ledf2>:
 8001960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001962:	4647      	mov	r7, r8
 8001964:	46ce      	mov	lr, r9
 8001966:	0004      	movs	r4, r0
 8001968:	0018      	movs	r0, r3
 800196a:	0016      	movs	r6, r2
 800196c:	031b      	lsls	r3, r3, #12
 800196e:	0b1b      	lsrs	r3, r3, #12
 8001970:	4d2c      	ldr	r5, [pc, #176]	; (8001a24 <__ledf2+0xc4>)
 8001972:	004a      	lsls	r2, r1, #1
 8001974:	4699      	mov	r9, r3
 8001976:	b580      	push	{r7, lr}
 8001978:	0043      	lsls	r3, r0, #1
 800197a:	030f      	lsls	r7, r1, #12
 800197c:	46a4      	mov	ip, r4
 800197e:	46b0      	mov	r8, r6
 8001980:	0b3f      	lsrs	r7, r7, #12
 8001982:	0d52      	lsrs	r2, r2, #21
 8001984:	0fc9      	lsrs	r1, r1, #31
 8001986:	0d5b      	lsrs	r3, r3, #21
 8001988:	0fc0      	lsrs	r0, r0, #31
 800198a:	42aa      	cmp	r2, r5
 800198c:	d00d      	beq.n	80019aa <__ledf2+0x4a>
 800198e:	42ab      	cmp	r3, r5
 8001990:	d010      	beq.n	80019b4 <__ledf2+0x54>
 8001992:	2a00      	cmp	r2, #0
 8001994:	d127      	bne.n	80019e6 <__ledf2+0x86>
 8001996:	433c      	orrs	r4, r7
 8001998:	2b00      	cmp	r3, #0
 800199a:	d111      	bne.n	80019c0 <__ledf2+0x60>
 800199c:	464d      	mov	r5, r9
 800199e:	432e      	orrs	r6, r5
 80019a0:	d10e      	bne.n	80019c0 <__ledf2+0x60>
 80019a2:	2000      	movs	r0, #0
 80019a4:	2c00      	cmp	r4, #0
 80019a6:	d015      	beq.n	80019d4 <__ledf2+0x74>
 80019a8:	e00e      	b.n	80019c8 <__ledf2+0x68>
 80019aa:	003d      	movs	r5, r7
 80019ac:	4325      	orrs	r5, r4
 80019ae:	d110      	bne.n	80019d2 <__ledf2+0x72>
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d118      	bne.n	80019e6 <__ledf2+0x86>
 80019b4:	464d      	mov	r5, r9
 80019b6:	432e      	orrs	r6, r5
 80019b8:	d10b      	bne.n	80019d2 <__ledf2+0x72>
 80019ba:	2a00      	cmp	r2, #0
 80019bc:	d102      	bne.n	80019c4 <__ledf2+0x64>
 80019be:	433c      	orrs	r4, r7
 80019c0:	2c00      	cmp	r4, #0
 80019c2:	d00b      	beq.n	80019dc <__ledf2+0x7c>
 80019c4:	4281      	cmp	r1, r0
 80019c6:	d014      	beq.n	80019f2 <__ledf2+0x92>
 80019c8:	2002      	movs	r0, #2
 80019ca:	3901      	subs	r1, #1
 80019cc:	4008      	ands	r0, r1
 80019ce:	3801      	subs	r0, #1
 80019d0:	e000      	b.n	80019d4 <__ledf2+0x74>
 80019d2:	2002      	movs	r0, #2
 80019d4:	bcc0      	pop	{r6, r7}
 80019d6:	46b9      	mov	r9, r7
 80019d8:	46b0      	mov	r8, r6
 80019da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019dc:	2800      	cmp	r0, #0
 80019de:	d1f9      	bne.n	80019d4 <__ledf2+0x74>
 80019e0:	2001      	movs	r0, #1
 80019e2:	4240      	negs	r0, r0
 80019e4:	e7f6      	b.n	80019d4 <__ledf2+0x74>
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1ec      	bne.n	80019c4 <__ledf2+0x64>
 80019ea:	464c      	mov	r4, r9
 80019ec:	4326      	orrs	r6, r4
 80019ee:	d1e9      	bne.n	80019c4 <__ledf2+0x64>
 80019f0:	e7ea      	b.n	80019c8 <__ledf2+0x68>
 80019f2:	429a      	cmp	r2, r3
 80019f4:	dd04      	ble.n	8001a00 <__ledf2+0xa0>
 80019f6:	4243      	negs	r3, r0
 80019f8:	4158      	adcs	r0, r3
 80019fa:	0040      	lsls	r0, r0, #1
 80019fc:	3801      	subs	r0, #1
 80019fe:	e7e9      	b.n	80019d4 <__ledf2+0x74>
 8001a00:	429a      	cmp	r2, r3
 8001a02:	dbeb      	blt.n	80019dc <__ledf2+0x7c>
 8001a04:	454f      	cmp	r7, r9
 8001a06:	d8df      	bhi.n	80019c8 <__ledf2+0x68>
 8001a08:	d006      	beq.n	8001a18 <__ledf2+0xb8>
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	454f      	cmp	r7, r9
 8001a0e:	d2e1      	bcs.n	80019d4 <__ledf2+0x74>
 8001a10:	2900      	cmp	r1, #0
 8001a12:	d0e5      	beq.n	80019e0 <__ledf2+0x80>
 8001a14:	0008      	movs	r0, r1
 8001a16:	e7dd      	b.n	80019d4 <__ledf2+0x74>
 8001a18:	45c4      	cmp	ip, r8
 8001a1a:	d8d5      	bhi.n	80019c8 <__ledf2+0x68>
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	45c4      	cmp	ip, r8
 8001a20:	d2d8      	bcs.n	80019d4 <__ledf2+0x74>
 8001a22:	e7f5      	b.n	8001a10 <__ledf2+0xb0>
 8001a24:	000007ff 	.word	0x000007ff

08001a28 <__aeabi_dmul>:
 8001a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2a:	4657      	mov	r7, sl
 8001a2c:	464e      	mov	r6, r9
 8001a2e:	4645      	mov	r5, r8
 8001a30:	46de      	mov	lr, fp
 8001a32:	b5e0      	push	{r5, r6, r7, lr}
 8001a34:	4698      	mov	r8, r3
 8001a36:	030c      	lsls	r4, r1, #12
 8001a38:	004b      	lsls	r3, r1, #1
 8001a3a:	0006      	movs	r6, r0
 8001a3c:	4692      	mov	sl, r2
 8001a3e:	b087      	sub	sp, #28
 8001a40:	0b24      	lsrs	r4, r4, #12
 8001a42:	0d5b      	lsrs	r3, r3, #21
 8001a44:	0fcf      	lsrs	r7, r1, #31
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d100      	bne.n	8001a4c <__aeabi_dmul+0x24>
 8001a4a:	e15c      	b.n	8001d06 <__aeabi_dmul+0x2de>
 8001a4c:	4ad9      	ldr	r2, [pc, #868]	; (8001db4 <__aeabi_dmul+0x38c>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d100      	bne.n	8001a54 <__aeabi_dmul+0x2c>
 8001a52:	e175      	b.n	8001d40 <__aeabi_dmul+0x318>
 8001a54:	0f42      	lsrs	r2, r0, #29
 8001a56:	00e4      	lsls	r4, r4, #3
 8001a58:	4314      	orrs	r4, r2
 8001a5a:	2280      	movs	r2, #128	; 0x80
 8001a5c:	0412      	lsls	r2, r2, #16
 8001a5e:	4314      	orrs	r4, r2
 8001a60:	4ad5      	ldr	r2, [pc, #852]	; (8001db8 <__aeabi_dmul+0x390>)
 8001a62:	00c5      	lsls	r5, r0, #3
 8001a64:	4694      	mov	ip, r2
 8001a66:	4463      	add	r3, ip
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	4699      	mov	r9, r3
 8001a6e:	469b      	mov	fp, r3
 8001a70:	4643      	mov	r3, r8
 8001a72:	4642      	mov	r2, r8
 8001a74:	031e      	lsls	r6, r3, #12
 8001a76:	0fd2      	lsrs	r2, r2, #31
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	4650      	mov	r0, sl
 8001a7c:	4690      	mov	r8, r2
 8001a7e:	0b36      	lsrs	r6, r6, #12
 8001a80:	0d5b      	lsrs	r3, r3, #21
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dmul+0x5e>
 8001a84:	e120      	b.n	8001cc8 <__aeabi_dmul+0x2a0>
 8001a86:	4acb      	ldr	r2, [pc, #812]	; (8001db4 <__aeabi_dmul+0x38c>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dmul+0x66>
 8001a8c:	e162      	b.n	8001d54 <__aeabi_dmul+0x32c>
 8001a8e:	49ca      	ldr	r1, [pc, #808]	; (8001db8 <__aeabi_dmul+0x390>)
 8001a90:	0f42      	lsrs	r2, r0, #29
 8001a92:	468c      	mov	ip, r1
 8001a94:	9900      	ldr	r1, [sp, #0]
 8001a96:	4463      	add	r3, ip
 8001a98:	00f6      	lsls	r6, r6, #3
 8001a9a:	468c      	mov	ip, r1
 8001a9c:	4316      	orrs	r6, r2
 8001a9e:	2280      	movs	r2, #128	; 0x80
 8001aa0:	449c      	add	ip, r3
 8001aa2:	0412      	lsls	r2, r2, #16
 8001aa4:	4663      	mov	r3, ip
 8001aa6:	4316      	orrs	r6, r2
 8001aa8:	00c2      	lsls	r2, r0, #3
 8001aaa:	2000      	movs	r0, #0
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	9900      	ldr	r1, [sp, #0]
 8001ab0:	4643      	mov	r3, r8
 8001ab2:	3101      	adds	r1, #1
 8001ab4:	468c      	mov	ip, r1
 8001ab6:	4649      	mov	r1, r9
 8001ab8:	407b      	eors	r3, r7
 8001aba:	9301      	str	r3, [sp, #4]
 8001abc:	290f      	cmp	r1, #15
 8001abe:	d826      	bhi.n	8001b0e <__aeabi_dmul+0xe6>
 8001ac0:	4bbe      	ldr	r3, [pc, #760]	; (8001dbc <__aeabi_dmul+0x394>)
 8001ac2:	0089      	lsls	r1, r1, #2
 8001ac4:	5859      	ldr	r1, [r3, r1]
 8001ac6:	468f      	mov	pc, r1
 8001ac8:	4643      	mov	r3, r8
 8001aca:	9301      	str	r3, [sp, #4]
 8001acc:	0034      	movs	r4, r6
 8001ace:	0015      	movs	r5, r2
 8001ad0:	4683      	mov	fp, r0
 8001ad2:	465b      	mov	r3, fp
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d016      	beq.n	8001b06 <__aeabi_dmul+0xde>
 8001ad8:	2b03      	cmp	r3, #3
 8001ada:	d100      	bne.n	8001ade <__aeabi_dmul+0xb6>
 8001adc:	e203      	b.n	8001ee6 <__aeabi_dmul+0x4be>
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d000      	beq.n	8001ae4 <__aeabi_dmul+0xbc>
 8001ae2:	e0cd      	b.n	8001c80 <__aeabi_dmul+0x258>
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2400      	movs	r4, #0
 8001ae8:	2500      	movs	r5, #0
 8001aea:	9b01      	ldr	r3, [sp, #4]
 8001aec:	0512      	lsls	r2, r2, #20
 8001aee:	4322      	orrs	r2, r4
 8001af0:	07db      	lsls	r3, r3, #31
 8001af2:	431a      	orrs	r2, r3
 8001af4:	0028      	movs	r0, r5
 8001af6:	0011      	movs	r1, r2
 8001af8:	b007      	add	sp, #28
 8001afa:	bcf0      	pop	{r4, r5, r6, r7}
 8001afc:	46bb      	mov	fp, r7
 8001afe:	46b2      	mov	sl, r6
 8001b00:	46a9      	mov	r9, r5
 8001b02:	46a0      	mov	r8, r4
 8001b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b06:	2400      	movs	r4, #0
 8001b08:	2500      	movs	r5, #0
 8001b0a:	4aaa      	ldr	r2, [pc, #680]	; (8001db4 <__aeabi_dmul+0x38c>)
 8001b0c:	e7ed      	b.n	8001aea <__aeabi_dmul+0xc2>
 8001b0e:	0c28      	lsrs	r0, r5, #16
 8001b10:	042d      	lsls	r5, r5, #16
 8001b12:	0c2d      	lsrs	r5, r5, #16
 8001b14:	002b      	movs	r3, r5
 8001b16:	0c11      	lsrs	r1, r2, #16
 8001b18:	0412      	lsls	r2, r2, #16
 8001b1a:	0c12      	lsrs	r2, r2, #16
 8001b1c:	4353      	muls	r3, r2
 8001b1e:	4698      	mov	r8, r3
 8001b20:	0013      	movs	r3, r2
 8001b22:	002f      	movs	r7, r5
 8001b24:	4343      	muls	r3, r0
 8001b26:	4699      	mov	r9, r3
 8001b28:	434f      	muls	r7, r1
 8001b2a:	444f      	add	r7, r9
 8001b2c:	46bb      	mov	fp, r7
 8001b2e:	4647      	mov	r7, r8
 8001b30:	000b      	movs	r3, r1
 8001b32:	0c3f      	lsrs	r7, r7, #16
 8001b34:	46ba      	mov	sl, r7
 8001b36:	4343      	muls	r3, r0
 8001b38:	44da      	add	sl, fp
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	45d1      	cmp	r9, sl
 8001b3e:	d904      	bls.n	8001b4a <__aeabi_dmul+0x122>
 8001b40:	2780      	movs	r7, #128	; 0x80
 8001b42:	027f      	lsls	r7, r7, #9
 8001b44:	46b9      	mov	r9, r7
 8001b46:	444b      	add	r3, r9
 8001b48:	9302      	str	r3, [sp, #8]
 8001b4a:	4653      	mov	r3, sl
 8001b4c:	0c1b      	lsrs	r3, r3, #16
 8001b4e:	469b      	mov	fp, r3
 8001b50:	4653      	mov	r3, sl
 8001b52:	041f      	lsls	r7, r3, #16
 8001b54:	4643      	mov	r3, r8
 8001b56:	041b      	lsls	r3, r3, #16
 8001b58:	0c1b      	lsrs	r3, r3, #16
 8001b5a:	4698      	mov	r8, r3
 8001b5c:	003b      	movs	r3, r7
 8001b5e:	4443      	add	r3, r8
 8001b60:	9304      	str	r3, [sp, #16]
 8001b62:	0c33      	lsrs	r3, r6, #16
 8001b64:	0436      	lsls	r6, r6, #16
 8001b66:	0c36      	lsrs	r6, r6, #16
 8001b68:	4698      	mov	r8, r3
 8001b6a:	0033      	movs	r3, r6
 8001b6c:	4343      	muls	r3, r0
 8001b6e:	4699      	mov	r9, r3
 8001b70:	4643      	mov	r3, r8
 8001b72:	4343      	muls	r3, r0
 8001b74:	002f      	movs	r7, r5
 8001b76:	469a      	mov	sl, r3
 8001b78:	4643      	mov	r3, r8
 8001b7a:	4377      	muls	r7, r6
 8001b7c:	435d      	muls	r5, r3
 8001b7e:	0c38      	lsrs	r0, r7, #16
 8001b80:	444d      	add	r5, r9
 8001b82:	1945      	adds	r5, r0, r5
 8001b84:	45a9      	cmp	r9, r5
 8001b86:	d903      	bls.n	8001b90 <__aeabi_dmul+0x168>
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	025b      	lsls	r3, r3, #9
 8001b8c:	4699      	mov	r9, r3
 8001b8e:	44ca      	add	sl, r9
 8001b90:	043f      	lsls	r7, r7, #16
 8001b92:	0c28      	lsrs	r0, r5, #16
 8001b94:	0c3f      	lsrs	r7, r7, #16
 8001b96:	042d      	lsls	r5, r5, #16
 8001b98:	19ed      	adds	r5, r5, r7
 8001b9a:	0c27      	lsrs	r7, r4, #16
 8001b9c:	0424      	lsls	r4, r4, #16
 8001b9e:	0c24      	lsrs	r4, r4, #16
 8001ba0:	0003      	movs	r3, r0
 8001ba2:	0020      	movs	r0, r4
 8001ba4:	4350      	muls	r0, r2
 8001ba6:	437a      	muls	r2, r7
 8001ba8:	4691      	mov	r9, r2
 8001baa:	003a      	movs	r2, r7
 8001bac:	4453      	add	r3, sl
 8001bae:	9305      	str	r3, [sp, #20]
 8001bb0:	0c03      	lsrs	r3, r0, #16
 8001bb2:	469a      	mov	sl, r3
 8001bb4:	434a      	muls	r2, r1
 8001bb6:	4361      	muls	r1, r4
 8001bb8:	4449      	add	r1, r9
 8001bba:	4451      	add	r1, sl
 8001bbc:	44ab      	add	fp, r5
 8001bbe:	4589      	cmp	r9, r1
 8001bc0:	d903      	bls.n	8001bca <__aeabi_dmul+0x1a2>
 8001bc2:	2380      	movs	r3, #128	; 0x80
 8001bc4:	025b      	lsls	r3, r3, #9
 8001bc6:	4699      	mov	r9, r3
 8001bc8:	444a      	add	r2, r9
 8001bca:	0400      	lsls	r0, r0, #16
 8001bcc:	0c0b      	lsrs	r3, r1, #16
 8001bce:	0c00      	lsrs	r0, r0, #16
 8001bd0:	0409      	lsls	r1, r1, #16
 8001bd2:	1809      	adds	r1, r1, r0
 8001bd4:	0020      	movs	r0, r4
 8001bd6:	4699      	mov	r9, r3
 8001bd8:	4643      	mov	r3, r8
 8001bda:	4370      	muls	r0, r6
 8001bdc:	435c      	muls	r4, r3
 8001bde:	437e      	muls	r6, r7
 8001be0:	435f      	muls	r7, r3
 8001be2:	0c03      	lsrs	r3, r0, #16
 8001be4:	4698      	mov	r8, r3
 8001be6:	19a4      	adds	r4, r4, r6
 8001be8:	4444      	add	r4, r8
 8001bea:	444a      	add	r2, r9
 8001bec:	9703      	str	r7, [sp, #12]
 8001bee:	42a6      	cmp	r6, r4
 8001bf0:	d904      	bls.n	8001bfc <__aeabi_dmul+0x1d4>
 8001bf2:	2380      	movs	r3, #128	; 0x80
 8001bf4:	025b      	lsls	r3, r3, #9
 8001bf6:	4698      	mov	r8, r3
 8001bf8:	4447      	add	r7, r8
 8001bfa:	9703      	str	r7, [sp, #12]
 8001bfc:	0423      	lsls	r3, r4, #16
 8001bfe:	9e02      	ldr	r6, [sp, #8]
 8001c00:	469a      	mov	sl, r3
 8001c02:	9b05      	ldr	r3, [sp, #20]
 8001c04:	445e      	add	r6, fp
 8001c06:	4698      	mov	r8, r3
 8001c08:	42ae      	cmp	r6, r5
 8001c0a:	41ad      	sbcs	r5, r5
 8001c0c:	1876      	adds	r6, r6, r1
 8001c0e:	428e      	cmp	r6, r1
 8001c10:	4189      	sbcs	r1, r1
 8001c12:	0400      	lsls	r0, r0, #16
 8001c14:	0c00      	lsrs	r0, r0, #16
 8001c16:	4450      	add	r0, sl
 8001c18:	4440      	add	r0, r8
 8001c1a:	426d      	negs	r5, r5
 8001c1c:	1947      	adds	r7, r0, r5
 8001c1e:	46b8      	mov	r8, r7
 8001c20:	4693      	mov	fp, r2
 8001c22:	4249      	negs	r1, r1
 8001c24:	4689      	mov	r9, r1
 8001c26:	44c3      	add	fp, r8
 8001c28:	44d9      	add	r9, fp
 8001c2a:	4298      	cmp	r0, r3
 8001c2c:	4180      	sbcs	r0, r0
 8001c2e:	45a8      	cmp	r8, r5
 8001c30:	41ad      	sbcs	r5, r5
 8001c32:	4593      	cmp	fp, r2
 8001c34:	4192      	sbcs	r2, r2
 8001c36:	4589      	cmp	r9, r1
 8001c38:	4189      	sbcs	r1, r1
 8001c3a:	426d      	negs	r5, r5
 8001c3c:	4240      	negs	r0, r0
 8001c3e:	4328      	orrs	r0, r5
 8001c40:	0c24      	lsrs	r4, r4, #16
 8001c42:	4252      	negs	r2, r2
 8001c44:	4249      	negs	r1, r1
 8001c46:	430a      	orrs	r2, r1
 8001c48:	9b03      	ldr	r3, [sp, #12]
 8001c4a:	1900      	adds	r0, r0, r4
 8001c4c:	1880      	adds	r0, r0, r2
 8001c4e:	18c7      	adds	r7, r0, r3
 8001c50:	464b      	mov	r3, r9
 8001c52:	0ddc      	lsrs	r4, r3, #23
 8001c54:	9b04      	ldr	r3, [sp, #16]
 8001c56:	0275      	lsls	r5, r6, #9
 8001c58:	431d      	orrs	r5, r3
 8001c5a:	1e6a      	subs	r2, r5, #1
 8001c5c:	4195      	sbcs	r5, r2
 8001c5e:	464b      	mov	r3, r9
 8001c60:	0df6      	lsrs	r6, r6, #23
 8001c62:	027f      	lsls	r7, r7, #9
 8001c64:	4335      	orrs	r5, r6
 8001c66:	025a      	lsls	r2, r3, #9
 8001c68:	433c      	orrs	r4, r7
 8001c6a:	4315      	orrs	r5, r2
 8001c6c:	01fb      	lsls	r3, r7, #7
 8001c6e:	d400      	bmi.n	8001c72 <__aeabi_dmul+0x24a>
 8001c70:	e11c      	b.n	8001eac <__aeabi_dmul+0x484>
 8001c72:	2101      	movs	r1, #1
 8001c74:	086a      	lsrs	r2, r5, #1
 8001c76:	400d      	ands	r5, r1
 8001c78:	4315      	orrs	r5, r2
 8001c7a:	07e2      	lsls	r2, r4, #31
 8001c7c:	4315      	orrs	r5, r2
 8001c7e:	0864      	lsrs	r4, r4, #1
 8001c80:	494f      	ldr	r1, [pc, #316]	; (8001dc0 <__aeabi_dmul+0x398>)
 8001c82:	4461      	add	r1, ip
 8001c84:	2900      	cmp	r1, #0
 8001c86:	dc00      	bgt.n	8001c8a <__aeabi_dmul+0x262>
 8001c88:	e0b0      	b.n	8001dec <__aeabi_dmul+0x3c4>
 8001c8a:	076b      	lsls	r3, r5, #29
 8001c8c:	d009      	beq.n	8001ca2 <__aeabi_dmul+0x27a>
 8001c8e:	220f      	movs	r2, #15
 8001c90:	402a      	ands	r2, r5
 8001c92:	2a04      	cmp	r2, #4
 8001c94:	d005      	beq.n	8001ca2 <__aeabi_dmul+0x27a>
 8001c96:	1d2a      	adds	r2, r5, #4
 8001c98:	42aa      	cmp	r2, r5
 8001c9a:	41ad      	sbcs	r5, r5
 8001c9c:	426d      	negs	r5, r5
 8001c9e:	1964      	adds	r4, r4, r5
 8001ca0:	0015      	movs	r5, r2
 8001ca2:	01e3      	lsls	r3, r4, #7
 8001ca4:	d504      	bpl.n	8001cb0 <__aeabi_dmul+0x288>
 8001ca6:	2180      	movs	r1, #128	; 0x80
 8001ca8:	4a46      	ldr	r2, [pc, #280]	; (8001dc4 <__aeabi_dmul+0x39c>)
 8001caa:	00c9      	lsls	r1, r1, #3
 8001cac:	4014      	ands	r4, r2
 8001cae:	4461      	add	r1, ip
 8001cb0:	4a45      	ldr	r2, [pc, #276]	; (8001dc8 <__aeabi_dmul+0x3a0>)
 8001cb2:	4291      	cmp	r1, r2
 8001cb4:	dd00      	ble.n	8001cb8 <__aeabi_dmul+0x290>
 8001cb6:	e726      	b.n	8001b06 <__aeabi_dmul+0xde>
 8001cb8:	0762      	lsls	r2, r4, #29
 8001cba:	08ed      	lsrs	r5, r5, #3
 8001cbc:	0264      	lsls	r4, r4, #9
 8001cbe:	0549      	lsls	r1, r1, #21
 8001cc0:	4315      	orrs	r5, r2
 8001cc2:	0b24      	lsrs	r4, r4, #12
 8001cc4:	0d4a      	lsrs	r2, r1, #21
 8001cc6:	e710      	b.n	8001aea <__aeabi_dmul+0xc2>
 8001cc8:	4652      	mov	r2, sl
 8001cca:	4332      	orrs	r2, r6
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_dmul+0x2a8>
 8001cce:	e07f      	b.n	8001dd0 <__aeabi_dmul+0x3a8>
 8001cd0:	2e00      	cmp	r6, #0
 8001cd2:	d100      	bne.n	8001cd6 <__aeabi_dmul+0x2ae>
 8001cd4:	e0dc      	b.n	8001e90 <__aeabi_dmul+0x468>
 8001cd6:	0030      	movs	r0, r6
 8001cd8:	f000 fe1e 	bl	8002918 <__clzsi2>
 8001cdc:	0002      	movs	r2, r0
 8001cde:	3a0b      	subs	r2, #11
 8001ce0:	231d      	movs	r3, #29
 8001ce2:	0001      	movs	r1, r0
 8001ce4:	1a9b      	subs	r3, r3, r2
 8001ce6:	4652      	mov	r2, sl
 8001ce8:	3908      	subs	r1, #8
 8001cea:	40da      	lsrs	r2, r3
 8001cec:	408e      	lsls	r6, r1
 8001cee:	4316      	orrs	r6, r2
 8001cf0:	4652      	mov	r2, sl
 8001cf2:	408a      	lsls	r2, r1
 8001cf4:	9b00      	ldr	r3, [sp, #0]
 8001cf6:	4935      	ldr	r1, [pc, #212]	; (8001dcc <__aeabi_dmul+0x3a4>)
 8001cf8:	1a18      	subs	r0, r3, r0
 8001cfa:	0003      	movs	r3, r0
 8001cfc:	468c      	mov	ip, r1
 8001cfe:	4463      	add	r3, ip
 8001d00:	2000      	movs	r0, #0
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	e6d3      	b.n	8001aae <__aeabi_dmul+0x86>
 8001d06:	0025      	movs	r5, r4
 8001d08:	4305      	orrs	r5, r0
 8001d0a:	d04a      	beq.n	8001da2 <__aeabi_dmul+0x37a>
 8001d0c:	2c00      	cmp	r4, #0
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dmul+0x2ea>
 8001d10:	e0b0      	b.n	8001e74 <__aeabi_dmul+0x44c>
 8001d12:	0020      	movs	r0, r4
 8001d14:	f000 fe00 	bl	8002918 <__clzsi2>
 8001d18:	0001      	movs	r1, r0
 8001d1a:	0002      	movs	r2, r0
 8001d1c:	390b      	subs	r1, #11
 8001d1e:	231d      	movs	r3, #29
 8001d20:	0010      	movs	r0, r2
 8001d22:	1a5b      	subs	r3, r3, r1
 8001d24:	0031      	movs	r1, r6
 8001d26:	0035      	movs	r5, r6
 8001d28:	3808      	subs	r0, #8
 8001d2a:	4084      	lsls	r4, r0
 8001d2c:	40d9      	lsrs	r1, r3
 8001d2e:	4085      	lsls	r5, r0
 8001d30:	430c      	orrs	r4, r1
 8001d32:	4826      	ldr	r0, [pc, #152]	; (8001dcc <__aeabi_dmul+0x3a4>)
 8001d34:	1a83      	subs	r3, r0, r2
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	2300      	movs	r3, #0
 8001d3a:	4699      	mov	r9, r3
 8001d3c:	469b      	mov	fp, r3
 8001d3e:	e697      	b.n	8001a70 <__aeabi_dmul+0x48>
 8001d40:	0005      	movs	r5, r0
 8001d42:	4325      	orrs	r5, r4
 8001d44:	d126      	bne.n	8001d94 <__aeabi_dmul+0x36c>
 8001d46:	2208      	movs	r2, #8
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	2400      	movs	r4, #0
 8001d4e:	4691      	mov	r9, r2
 8001d50:	469b      	mov	fp, r3
 8001d52:	e68d      	b.n	8001a70 <__aeabi_dmul+0x48>
 8001d54:	4652      	mov	r2, sl
 8001d56:	9b00      	ldr	r3, [sp, #0]
 8001d58:	4332      	orrs	r2, r6
 8001d5a:	d110      	bne.n	8001d7e <__aeabi_dmul+0x356>
 8001d5c:	4915      	ldr	r1, [pc, #84]	; (8001db4 <__aeabi_dmul+0x38c>)
 8001d5e:	2600      	movs	r6, #0
 8001d60:	468c      	mov	ip, r1
 8001d62:	4463      	add	r3, ip
 8001d64:	4649      	mov	r1, r9
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	2302      	movs	r3, #2
 8001d6a:	4319      	orrs	r1, r3
 8001d6c:	4689      	mov	r9, r1
 8001d6e:	2002      	movs	r0, #2
 8001d70:	e69d      	b.n	8001aae <__aeabi_dmul+0x86>
 8001d72:	465b      	mov	r3, fp
 8001d74:	9701      	str	r7, [sp, #4]
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d000      	beq.n	8001d7c <__aeabi_dmul+0x354>
 8001d7a:	e6ad      	b.n	8001ad8 <__aeabi_dmul+0xb0>
 8001d7c:	e6c3      	b.n	8001b06 <__aeabi_dmul+0xde>
 8001d7e:	4a0d      	ldr	r2, [pc, #52]	; (8001db4 <__aeabi_dmul+0x38c>)
 8001d80:	2003      	movs	r0, #3
 8001d82:	4694      	mov	ip, r2
 8001d84:	4463      	add	r3, ip
 8001d86:	464a      	mov	r2, r9
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	4691      	mov	r9, r2
 8001d90:	4652      	mov	r2, sl
 8001d92:	e68c      	b.n	8001aae <__aeabi_dmul+0x86>
 8001d94:	220c      	movs	r2, #12
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	2303      	movs	r3, #3
 8001d9a:	0005      	movs	r5, r0
 8001d9c:	4691      	mov	r9, r2
 8001d9e:	469b      	mov	fp, r3
 8001da0:	e666      	b.n	8001a70 <__aeabi_dmul+0x48>
 8001da2:	2304      	movs	r3, #4
 8001da4:	4699      	mov	r9, r3
 8001da6:	2300      	movs	r3, #0
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	3301      	adds	r3, #1
 8001dac:	2400      	movs	r4, #0
 8001dae:	469b      	mov	fp, r3
 8001db0:	e65e      	b.n	8001a70 <__aeabi_dmul+0x48>
 8001db2:	46c0      	nop			; (mov r8, r8)
 8001db4:	000007ff 	.word	0x000007ff
 8001db8:	fffffc01 	.word	0xfffffc01
 8001dbc:	08012a74 	.word	0x08012a74
 8001dc0:	000003ff 	.word	0x000003ff
 8001dc4:	feffffff 	.word	0xfeffffff
 8001dc8:	000007fe 	.word	0x000007fe
 8001dcc:	fffffc0d 	.word	0xfffffc0d
 8001dd0:	4649      	mov	r1, r9
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	4319      	orrs	r1, r3
 8001dd6:	4689      	mov	r9, r1
 8001dd8:	2600      	movs	r6, #0
 8001dda:	2001      	movs	r0, #1
 8001ddc:	e667      	b.n	8001aae <__aeabi_dmul+0x86>
 8001dde:	2300      	movs	r3, #0
 8001de0:	2480      	movs	r4, #128	; 0x80
 8001de2:	2500      	movs	r5, #0
 8001de4:	4a43      	ldr	r2, [pc, #268]	; (8001ef4 <__aeabi_dmul+0x4cc>)
 8001de6:	9301      	str	r3, [sp, #4]
 8001de8:	0324      	lsls	r4, r4, #12
 8001dea:	e67e      	b.n	8001aea <__aeabi_dmul+0xc2>
 8001dec:	2001      	movs	r0, #1
 8001dee:	1a40      	subs	r0, r0, r1
 8001df0:	2838      	cmp	r0, #56	; 0x38
 8001df2:	dd00      	ble.n	8001df6 <__aeabi_dmul+0x3ce>
 8001df4:	e676      	b.n	8001ae4 <__aeabi_dmul+0xbc>
 8001df6:	281f      	cmp	r0, #31
 8001df8:	dd5b      	ble.n	8001eb2 <__aeabi_dmul+0x48a>
 8001dfa:	221f      	movs	r2, #31
 8001dfc:	0023      	movs	r3, r4
 8001dfe:	4252      	negs	r2, r2
 8001e00:	1a51      	subs	r1, r2, r1
 8001e02:	40cb      	lsrs	r3, r1
 8001e04:	0019      	movs	r1, r3
 8001e06:	2820      	cmp	r0, #32
 8001e08:	d003      	beq.n	8001e12 <__aeabi_dmul+0x3ea>
 8001e0a:	4a3b      	ldr	r2, [pc, #236]	; (8001ef8 <__aeabi_dmul+0x4d0>)
 8001e0c:	4462      	add	r2, ip
 8001e0e:	4094      	lsls	r4, r2
 8001e10:	4325      	orrs	r5, r4
 8001e12:	1e6a      	subs	r2, r5, #1
 8001e14:	4195      	sbcs	r5, r2
 8001e16:	002a      	movs	r2, r5
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	2107      	movs	r1, #7
 8001e1c:	000d      	movs	r5, r1
 8001e1e:	2400      	movs	r4, #0
 8001e20:	4015      	ands	r5, r2
 8001e22:	4211      	tst	r1, r2
 8001e24:	d05b      	beq.n	8001ede <__aeabi_dmul+0x4b6>
 8001e26:	210f      	movs	r1, #15
 8001e28:	2400      	movs	r4, #0
 8001e2a:	4011      	ands	r1, r2
 8001e2c:	2904      	cmp	r1, #4
 8001e2e:	d053      	beq.n	8001ed8 <__aeabi_dmul+0x4b0>
 8001e30:	1d11      	adds	r1, r2, #4
 8001e32:	4291      	cmp	r1, r2
 8001e34:	4192      	sbcs	r2, r2
 8001e36:	4252      	negs	r2, r2
 8001e38:	18a4      	adds	r4, r4, r2
 8001e3a:	000a      	movs	r2, r1
 8001e3c:	0223      	lsls	r3, r4, #8
 8001e3e:	d54b      	bpl.n	8001ed8 <__aeabi_dmul+0x4b0>
 8001e40:	2201      	movs	r2, #1
 8001e42:	2400      	movs	r4, #0
 8001e44:	2500      	movs	r5, #0
 8001e46:	e650      	b.n	8001aea <__aeabi_dmul+0xc2>
 8001e48:	2380      	movs	r3, #128	; 0x80
 8001e4a:	031b      	lsls	r3, r3, #12
 8001e4c:	421c      	tst	r4, r3
 8001e4e:	d009      	beq.n	8001e64 <__aeabi_dmul+0x43c>
 8001e50:	421e      	tst	r6, r3
 8001e52:	d107      	bne.n	8001e64 <__aeabi_dmul+0x43c>
 8001e54:	4333      	orrs	r3, r6
 8001e56:	031c      	lsls	r4, r3, #12
 8001e58:	4643      	mov	r3, r8
 8001e5a:	0015      	movs	r5, r2
 8001e5c:	0b24      	lsrs	r4, r4, #12
 8001e5e:	4a25      	ldr	r2, [pc, #148]	; (8001ef4 <__aeabi_dmul+0x4cc>)
 8001e60:	9301      	str	r3, [sp, #4]
 8001e62:	e642      	b.n	8001aea <__aeabi_dmul+0xc2>
 8001e64:	2280      	movs	r2, #128	; 0x80
 8001e66:	0312      	lsls	r2, r2, #12
 8001e68:	4314      	orrs	r4, r2
 8001e6a:	0324      	lsls	r4, r4, #12
 8001e6c:	4a21      	ldr	r2, [pc, #132]	; (8001ef4 <__aeabi_dmul+0x4cc>)
 8001e6e:	0b24      	lsrs	r4, r4, #12
 8001e70:	9701      	str	r7, [sp, #4]
 8001e72:	e63a      	b.n	8001aea <__aeabi_dmul+0xc2>
 8001e74:	f000 fd50 	bl	8002918 <__clzsi2>
 8001e78:	0001      	movs	r1, r0
 8001e7a:	0002      	movs	r2, r0
 8001e7c:	3115      	adds	r1, #21
 8001e7e:	3220      	adds	r2, #32
 8001e80:	291c      	cmp	r1, #28
 8001e82:	dc00      	bgt.n	8001e86 <__aeabi_dmul+0x45e>
 8001e84:	e74b      	b.n	8001d1e <__aeabi_dmul+0x2f6>
 8001e86:	0034      	movs	r4, r6
 8001e88:	3808      	subs	r0, #8
 8001e8a:	2500      	movs	r5, #0
 8001e8c:	4084      	lsls	r4, r0
 8001e8e:	e750      	b.n	8001d32 <__aeabi_dmul+0x30a>
 8001e90:	f000 fd42 	bl	8002918 <__clzsi2>
 8001e94:	0003      	movs	r3, r0
 8001e96:	001a      	movs	r2, r3
 8001e98:	3215      	adds	r2, #21
 8001e9a:	3020      	adds	r0, #32
 8001e9c:	2a1c      	cmp	r2, #28
 8001e9e:	dc00      	bgt.n	8001ea2 <__aeabi_dmul+0x47a>
 8001ea0:	e71e      	b.n	8001ce0 <__aeabi_dmul+0x2b8>
 8001ea2:	4656      	mov	r6, sl
 8001ea4:	3b08      	subs	r3, #8
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	409e      	lsls	r6, r3
 8001eaa:	e723      	b.n	8001cf4 <__aeabi_dmul+0x2cc>
 8001eac:	9b00      	ldr	r3, [sp, #0]
 8001eae:	469c      	mov	ip, r3
 8001eb0:	e6e6      	b.n	8001c80 <__aeabi_dmul+0x258>
 8001eb2:	4912      	ldr	r1, [pc, #72]	; (8001efc <__aeabi_dmul+0x4d4>)
 8001eb4:	0022      	movs	r2, r4
 8001eb6:	4461      	add	r1, ip
 8001eb8:	002e      	movs	r6, r5
 8001eba:	408d      	lsls	r5, r1
 8001ebc:	408a      	lsls	r2, r1
 8001ebe:	40c6      	lsrs	r6, r0
 8001ec0:	1e69      	subs	r1, r5, #1
 8001ec2:	418d      	sbcs	r5, r1
 8001ec4:	4332      	orrs	r2, r6
 8001ec6:	432a      	orrs	r2, r5
 8001ec8:	40c4      	lsrs	r4, r0
 8001eca:	0753      	lsls	r3, r2, #29
 8001ecc:	d0b6      	beq.n	8001e3c <__aeabi_dmul+0x414>
 8001ece:	210f      	movs	r1, #15
 8001ed0:	4011      	ands	r1, r2
 8001ed2:	2904      	cmp	r1, #4
 8001ed4:	d1ac      	bne.n	8001e30 <__aeabi_dmul+0x408>
 8001ed6:	e7b1      	b.n	8001e3c <__aeabi_dmul+0x414>
 8001ed8:	0765      	lsls	r5, r4, #29
 8001eda:	0264      	lsls	r4, r4, #9
 8001edc:	0b24      	lsrs	r4, r4, #12
 8001ede:	08d2      	lsrs	r2, r2, #3
 8001ee0:	4315      	orrs	r5, r2
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	e601      	b.n	8001aea <__aeabi_dmul+0xc2>
 8001ee6:	2280      	movs	r2, #128	; 0x80
 8001ee8:	0312      	lsls	r2, r2, #12
 8001eea:	4314      	orrs	r4, r2
 8001eec:	0324      	lsls	r4, r4, #12
 8001eee:	4a01      	ldr	r2, [pc, #4]	; (8001ef4 <__aeabi_dmul+0x4cc>)
 8001ef0:	0b24      	lsrs	r4, r4, #12
 8001ef2:	e5fa      	b.n	8001aea <__aeabi_dmul+0xc2>
 8001ef4:	000007ff 	.word	0x000007ff
 8001ef8:	0000043e 	.word	0x0000043e
 8001efc:	0000041e 	.word	0x0000041e

08001f00 <__aeabi_dsub>:
 8001f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f02:	4657      	mov	r7, sl
 8001f04:	464e      	mov	r6, r9
 8001f06:	4645      	mov	r5, r8
 8001f08:	46de      	mov	lr, fp
 8001f0a:	b5e0      	push	{r5, r6, r7, lr}
 8001f0c:	001e      	movs	r6, r3
 8001f0e:	0017      	movs	r7, r2
 8001f10:	004a      	lsls	r2, r1, #1
 8001f12:	030b      	lsls	r3, r1, #12
 8001f14:	0d52      	lsrs	r2, r2, #21
 8001f16:	0a5b      	lsrs	r3, r3, #9
 8001f18:	4690      	mov	r8, r2
 8001f1a:	0f42      	lsrs	r2, r0, #29
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	0fcd      	lsrs	r5, r1, #31
 8001f20:	4ccd      	ldr	r4, [pc, #820]	; (8002258 <__aeabi_dsub+0x358>)
 8001f22:	0331      	lsls	r1, r6, #12
 8001f24:	00c3      	lsls	r3, r0, #3
 8001f26:	4694      	mov	ip, r2
 8001f28:	0070      	lsls	r0, r6, #1
 8001f2a:	0f7a      	lsrs	r2, r7, #29
 8001f2c:	0a49      	lsrs	r1, r1, #9
 8001f2e:	00ff      	lsls	r7, r7, #3
 8001f30:	469a      	mov	sl, r3
 8001f32:	46b9      	mov	r9, r7
 8001f34:	0d40      	lsrs	r0, r0, #21
 8001f36:	0ff6      	lsrs	r6, r6, #31
 8001f38:	4311      	orrs	r1, r2
 8001f3a:	42a0      	cmp	r0, r4
 8001f3c:	d100      	bne.n	8001f40 <__aeabi_dsub+0x40>
 8001f3e:	e0b1      	b.n	80020a4 <__aeabi_dsub+0x1a4>
 8001f40:	2201      	movs	r2, #1
 8001f42:	4056      	eors	r6, r2
 8001f44:	46b3      	mov	fp, r6
 8001f46:	42b5      	cmp	r5, r6
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dsub+0x4c>
 8001f4a:	e088      	b.n	800205e <__aeabi_dsub+0x15e>
 8001f4c:	4642      	mov	r2, r8
 8001f4e:	1a12      	subs	r2, r2, r0
 8001f50:	2a00      	cmp	r2, #0
 8001f52:	dc00      	bgt.n	8001f56 <__aeabi_dsub+0x56>
 8001f54:	e0ae      	b.n	80020b4 <__aeabi_dsub+0x1b4>
 8001f56:	2800      	cmp	r0, #0
 8001f58:	d100      	bne.n	8001f5c <__aeabi_dsub+0x5c>
 8001f5a:	e0c1      	b.n	80020e0 <__aeabi_dsub+0x1e0>
 8001f5c:	48be      	ldr	r0, [pc, #760]	; (8002258 <__aeabi_dsub+0x358>)
 8001f5e:	4580      	cmp	r8, r0
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x64>
 8001f62:	e151      	b.n	8002208 <__aeabi_dsub+0x308>
 8001f64:	2080      	movs	r0, #128	; 0x80
 8001f66:	0400      	lsls	r0, r0, #16
 8001f68:	4301      	orrs	r1, r0
 8001f6a:	2a38      	cmp	r2, #56	; 0x38
 8001f6c:	dd00      	ble.n	8001f70 <__aeabi_dsub+0x70>
 8001f6e:	e17b      	b.n	8002268 <__aeabi_dsub+0x368>
 8001f70:	2a1f      	cmp	r2, #31
 8001f72:	dd00      	ble.n	8001f76 <__aeabi_dsub+0x76>
 8001f74:	e1ee      	b.n	8002354 <__aeabi_dsub+0x454>
 8001f76:	2020      	movs	r0, #32
 8001f78:	003e      	movs	r6, r7
 8001f7a:	1a80      	subs	r0, r0, r2
 8001f7c:	000c      	movs	r4, r1
 8001f7e:	40d6      	lsrs	r6, r2
 8001f80:	40d1      	lsrs	r1, r2
 8001f82:	4087      	lsls	r7, r0
 8001f84:	4662      	mov	r2, ip
 8001f86:	4084      	lsls	r4, r0
 8001f88:	1a52      	subs	r2, r2, r1
 8001f8a:	1e78      	subs	r0, r7, #1
 8001f8c:	4187      	sbcs	r7, r0
 8001f8e:	4694      	mov	ip, r2
 8001f90:	4334      	orrs	r4, r6
 8001f92:	4327      	orrs	r7, r4
 8001f94:	1bdc      	subs	r4, r3, r7
 8001f96:	42a3      	cmp	r3, r4
 8001f98:	419b      	sbcs	r3, r3
 8001f9a:	4662      	mov	r2, ip
 8001f9c:	425b      	negs	r3, r3
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	4699      	mov	r9, r3
 8001fa2:	464b      	mov	r3, r9
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	d400      	bmi.n	8001faa <__aeabi_dsub+0xaa>
 8001fa8:	e118      	b.n	80021dc <__aeabi_dsub+0x2dc>
 8001faa:	464b      	mov	r3, r9
 8001fac:	0258      	lsls	r0, r3, #9
 8001fae:	0a43      	lsrs	r3, r0, #9
 8001fb0:	4699      	mov	r9, r3
 8001fb2:	464b      	mov	r3, r9
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0xba>
 8001fb8:	e137      	b.n	800222a <__aeabi_dsub+0x32a>
 8001fba:	4648      	mov	r0, r9
 8001fbc:	f000 fcac 	bl	8002918 <__clzsi2>
 8001fc0:	0001      	movs	r1, r0
 8001fc2:	3908      	subs	r1, #8
 8001fc4:	2320      	movs	r3, #32
 8001fc6:	0022      	movs	r2, r4
 8001fc8:	4648      	mov	r0, r9
 8001fca:	1a5b      	subs	r3, r3, r1
 8001fcc:	40da      	lsrs	r2, r3
 8001fce:	4088      	lsls	r0, r1
 8001fd0:	408c      	lsls	r4, r1
 8001fd2:	4643      	mov	r3, r8
 8001fd4:	4310      	orrs	r0, r2
 8001fd6:	4588      	cmp	r8, r1
 8001fd8:	dd00      	ble.n	8001fdc <__aeabi_dsub+0xdc>
 8001fda:	e136      	b.n	800224a <__aeabi_dsub+0x34a>
 8001fdc:	1ac9      	subs	r1, r1, r3
 8001fde:	1c4b      	adds	r3, r1, #1
 8001fe0:	2b1f      	cmp	r3, #31
 8001fe2:	dd00      	ble.n	8001fe6 <__aeabi_dsub+0xe6>
 8001fe4:	e0ea      	b.n	80021bc <__aeabi_dsub+0x2bc>
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	0026      	movs	r6, r4
 8001fea:	1ad2      	subs	r2, r2, r3
 8001fec:	0001      	movs	r1, r0
 8001fee:	4094      	lsls	r4, r2
 8001ff0:	40de      	lsrs	r6, r3
 8001ff2:	40d8      	lsrs	r0, r3
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	4091      	lsls	r1, r2
 8001ff8:	1e62      	subs	r2, r4, #1
 8001ffa:	4194      	sbcs	r4, r2
 8001ffc:	4681      	mov	r9, r0
 8001ffe:	4698      	mov	r8, r3
 8002000:	4331      	orrs	r1, r6
 8002002:	430c      	orrs	r4, r1
 8002004:	0763      	lsls	r3, r4, #29
 8002006:	d009      	beq.n	800201c <__aeabi_dsub+0x11c>
 8002008:	230f      	movs	r3, #15
 800200a:	4023      	ands	r3, r4
 800200c:	2b04      	cmp	r3, #4
 800200e:	d005      	beq.n	800201c <__aeabi_dsub+0x11c>
 8002010:	1d23      	adds	r3, r4, #4
 8002012:	42a3      	cmp	r3, r4
 8002014:	41a4      	sbcs	r4, r4
 8002016:	4264      	negs	r4, r4
 8002018:	44a1      	add	r9, r4
 800201a:	001c      	movs	r4, r3
 800201c:	464b      	mov	r3, r9
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	d400      	bmi.n	8002024 <__aeabi_dsub+0x124>
 8002022:	e0de      	b.n	80021e2 <__aeabi_dsub+0x2e2>
 8002024:	4641      	mov	r1, r8
 8002026:	4b8c      	ldr	r3, [pc, #560]	; (8002258 <__aeabi_dsub+0x358>)
 8002028:	3101      	adds	r1, #1
 800202a:	4299      	cmp	r1, r3
 800202c:	d100      	bne.n	8002030 <__aeabi_dsub+0x130>
 800202e:	e0e7      	b.n	8002200 <__aeabi_dsub+0x300>
 8002030:	464b      	mov	r3, r9
 8002032:	488a      	ldr	r0, [pc, #552]	; (800225c <__aeabi_dsub+0x35c>)
 8002034:	08e4      	lsrs	r4, r4, #3
 8002036:	4003      	ands	r3, r0
 8002038:	0018      	movs	r0, r3
 800203a:	0549      	lsls	r1, r1, #21
 800203c:	075b      	lsls	r3, r3, #29
 800203e:	0240      	lsls	r0, r0, #9
 8002040:	4323      	orrs	r3, r4
 8002042:	0d4a      	lsrs	r2, r1, #21
 8002044:	0b04      	lsrs	r4, r0, #12
 8002046:	0512      	lsls	r2, r2, #20
 8002048:	07ed      	lsls	r5, r5, #31
 800204a:	4322      	orrs	r2, r4
 800204c:	432a      	orrs	r2, r5
 800204e:	0018      	movs	r0, r3
 8002050:	0011      	movs	r1, r2
 8002052:	bcf0      	pop	{r4, r5, r6, r7}
 8002054:	46bb      	mov	fp, r7
 8002056:	46b2      	mov	sl, r6
 8002058:	46a9      	mov	r9, r5
 800205a:	46a0      	mov	r8, r4
 800205c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800205e:	4642      	mov	r2, r8
 8002060:	1a12      	subs	r2, r2, r0
 8002062:	2a00      	cmp	r2, #0
 8002064:	dd52      	ble.n	800210c <__aeabi_dsub+0x20c>
 8002066:	2800      	cmp	r0, #0
 8002068:	d100      	bne.n	800206c <__aeabi_dsub+0x16c>
 800206a:	e09c      	b.n	80021a6 <__aeabi_dsub+0x2a6>
 800206c:	45a0      	cmp	r8, r4
 800206e:	d100      	bne.n	8002072 <__aeabi_dsub+0x172>
 8002070:	e0ca      	b.n	8002208 <__aeabi_dsub+0x308>
 8002072:	2080      	movs	r0, #128	; 0x80
 8002074:	0400      	lsls	r0, r0, #16
 8002076:	4301      	orrs	r1, r0
 8002078:	2a38      	cmp	r2, #56	; 0x38
 800207a:	dd00      	ble.n	800207e <__aeabi_dsub+0x17e>
 800207c:	e149      	b.n	8002312 <__aeabi_dsub+0x412>
 800207e:	2a1f      	cmp	r2, #31
 8002080:	dc00      	bgt.n	8002084 <__aeabi_dsub+0x184>
 8002082:	e197      	b.n	80023b4 <__aeabi_dsub+0x4b4>
 8002084:	0010      	movs	r0, r2
 8002086:	000e      	movs	r6, r1
 8002088:	3820      	subs	r0, #32
 800208a:	40c6      	lsrs	r6, r0
 800208c:	2a20      	cmp	r2, #32
 800208e:	d004      	beq.n	800209a <__aeabi_dsub+0x19a>
 8002090:	2040      	movs	r0, #64	; 0x40
 8002092:	1a82      	subs	r2, r0, r2
 8002094:	4091      	lsls	r1, r2
 8002096:	430f      	orrs	r7, r1
 8002098:	46b9      	mov	r9, r7
 800209a:	464c      	mov	r4, r9
 800209c:	1e62      	subs	r2, r4, #1
 800209e:	4194      	sbcs	r4, r2
 80020a0:	4334      	orrs	r4, r6
 80020a2:	e13a      	b.n	800231a <__aeabi_dsub+0x41a>
 80020a4:	000a      	movs	r2, r1
 80020a6:	433a      	orrs	r2, r7
 80020a8:	d028      	beq.n	80020fc <__aeabi_dsub+0x1fc>
 80020aa:	46b3      	mov	fp, r6
 80020ac:	42b5      	cmp	r5, r6
 80020ae:	d02b      	beq.n	8002108 <__aeabi_dsub+0x208>
 80020b0:	4a6b      	ldr	r2, [pc, #428]	; (8002260 <__aeabi_dsub+0x360>)
 80020b2:	4442      	add	r2, r8
 80020b4:	2a00      	cmp	r2, #0
 80020b6:	d05d      	beq.n	8002174 <__aeabi_dsub+0x274>
 80020b8:	4642      	mov	r2, r8
 80020ba:	4644      	mov	r4, r8
 80020bc:	1a82      	subs	r2, r0, r2
 80020be:	2c00      	cmp	r4, #0
 80020c0:	d000      	beq.n	80020c4 <__aeabi_dsub+0x1c4>
 80020c2:	e0f5      	b.n	80022b0 <__aeabi_dsub+0x3b0>
 80020c4:	4665      	mov	r5, ip
 80020c6:	431d      	orrs	r5, r3
 80020c8:	d100      	bne.n	80020cc <__aeabi_dsub+0x1cc>
 80020ca:	e19c      	b.n	8002406 <__aeabi_dsub+0x506>
 80020cc:	1e55      	subs	r5, r2, #1
 80020ce:	2a01      	cmp	r2, #1
 80020d0:	d100      	bne.n	80020d4 <__aeabi_dsub+0x1d4>
 80020d2:	e1fb      	b.n	80024cc <__aeabi_dsub+0x5cc>
 80020d4:	4c60      	ldr	r4, [pc, #384]	; (8002258 <__aeabi_dsub+0x358>)
 80020d6:	42a2      	cmp	r2, r4
 80020d8:	d100      	bne.n	80020dc <__aeabi_dsub+0x1dc>
 80020da:	e1bd      	b.n	8002458 <__aeabi_dsub+0x558>
 80020dc:	002a      	movs	r2, r5
 80020de:	e0f0      	b.n	80022c2 <__aeabi_dsub+0x3c2>
 80020e0:	0008      	movs	r0, r1
 80020e2:	4338      	orrs	r0, r7
 80020e4:	d100      	bne.n	80020e8 <__aeabi_dsub+0x1e8>
 80020e6:	e0c3      	b.n	8002270 <__aeabi_dsub+0x370>
 80020e8:	1e50      	subs	r0, r2, #1
 80020ea:	2a01      	cmp	r2, #1
 80020ec:	d100      	bne.n	80020f0 <__aeabi_dsub+0x1f0>
 80020ee:	e1a8      	b.n	8002442 <__aeabi_dsub+0x542>
 80020f0:	4c59      	ldr	r4, [pc, #356]	; (8002258 <__aeabi_dsub+0x358>)
 80020f2:	42a2      	cmp	r2, r4
 80020f4:	d100      	bne.n	80020f8 <__aeabi_dsub+0x1f8>
 80020f6:	e087      	b.n	8002208 <__aeabi_dsub+0x308>
 80020f8:	0002      	movs	r2, r0
 80020fa:	e736      	b.n	8001f6a <__aeabi_dsub+0x6a>
 80020fc:	2201      	movs	r2, #1
 80020fe:	4056      	eors	r6, r2
 8002100:	46b3      	mov	fp, r6
 8002102:	42b5      	cmp	r5, r6
 8002104:	d000      	beq.n	8002108 <__aeabi_dsub+0x208>
 8002106:	e721      	b.n	8001f4c <__aeabi_dsub+0x4c>
 8002108:	4a55      	ldr	r2, [pc, #340]	; (8002260 <__aeabi_dsub+0x360>)
 800210a:	4442      	add	r2, r8
 800210c:	2a00      	cmp	r2, #0
 800210e:	d100      	bne.n	8002112 <__aeabi_dsub+0x212>
 8002110:	e0b5      	b.n	800227e <__aeabi_dsub+0x37e>
 8002112:	4642      	mov	r2, r8
 8002114:	4644      	mov	r4, r8
 8002116:	1a82      	subs	r2, r0, r2
 8002118:	2c00      	cmp	r4, #0
 800211a:	d100      	bne.n	800211e <__aeabi_dsub+0x21e>
 800211c:	e138      	b.n	8002390 <__aeabi_dsub+0x490>
 800211e:	4e4e      	ldr	r6, [pc, #312]	; (8002258 <__aeabi_dsub+0x358>)
 8002120:	42b0      	cmp	r0, r6
 8002122:	d100      	bne.n	8002126 <__aeabi_dsub+0x226>
 8002124:	e1de      	b.n	80024e4 <__aeabi_dsub+0x5e4>
 8002126:	2680      	movs	r6, #128	; 0x80
 8002128:	4664      	mov	r4, ip
 800212a:	0436      	lsls	r6, r6, #16
 800212c:	4334      	orrs	r4, r6
 800212e:	46a4      	mov	ip, r4
 8002130:	2a38      	cmp	r2, #56	; 0x38
 8002132:	dd00      	ble.n	8002136 <__aeabi_dsub+0x236>
 8002134:	e196      	b.n	8002464 <__aeabi_dsub+0x564>
 8002136:	2a1f      	cmp	r2, #31
 8002138:	dd00      	ble.n	800213c <__aeabi_dsub+0x23c>
 800213a:	e224      	b.n	8002586 <__aeabi_dsub+0x686>
 800213c:	2620      	movs	r6, #32
 800213e:	1ab4      	subs	r4, r6, r2
 8002140:	46a2      	mov	sl, r4
 8002142:	4664      	mov	r4, ip
 8002144:	4656      	mov	r6, sl
 8002146:	40b4      	lsls	r4, r6
 8002148:	46a1      	mov	r9, r4
 800214a:	001c      	movs	r4, r3
 800214c:	464e      	mov	r6, r9
 800214e:	40d4      	lsrs	r4, r2
 8002150:	4326      	orrs	r6, r4
 8002152:	0034      	movs	r4, r6
 8002154:	4656      	mov	r6, sl
 8002156:	40b3      	lsls	r3, r6
 8002158:	1e5e      	subs	r6, r3, #1
 800215a:	41b3      	sbcs	r3, r6
 800215c:	431c      	orrs	r4, r3
 800215e:	4663      	mov	r3, ip
 8002160:	40d3      	lsrs	r3, r2
 8002162:	18c9      	adds	r1, r1, r3
 8002164:	19e4      	adds	r4, r4, r7
 8002166:	42bc      	cmp	r4, r7
 8002168:	41bf      	sbcs	r7, r7
 800216a:	427f      	negs	r7, r7
 800216c:	46b9      	mov	r9, r7
 800216e:	4680      	mov	r8, r0
 8002170:	4489      	add	r9, r1
 8002172:	e0d8      	b.n	8002326 <__aeabi_dsub+0x426>
 8002174:	4640      	mov	r0, r8
 8002176:	4c3b      	ldr	r4, [pc, #236]	; (8002264 <__aeabi_dsub+0x364>)
 8002178:	3001      	adds	r0, #1
 800217a:	4220      	tst	r0, r4
 800217c:	d000      	beq.n	8002180 <__aeabi_dsub+0x280>
 800217e:	e0b4      	b.n	80022ea <__aeabi_dsub+0x3ea>
 8002180:	4640      	mov	r0, r8
 8002182:	2800      	cmp	r0, #0
 8002184:	d000      	beq.n	8002188 <__aeabi_dsub+0x288>
 8002186:	e144      	b.n	8002412 <__aeabi_dsub+0x512>
 8002188:	4660      	mov	r0, ip
 800218a:	4318      	orrs	r0, r3
 800218c:	d100      	bne.n	8002190 <__aeabi_dsub+0x290>
 800218e:	e190      	b.n	80024b2 <__aeabi_dsub+0x5b2>
 8002190:	0008      	movs	r0, r1
 8002192:	4338      	orrs	r0, r7
 8002194:	d000      	beq.n	8002198 <__aeabi_dsub+0x298>
 8002196:	e1aa      	b.n	80024ee <__aeabi_dsub+0x5ee>
 8002198:	4661      	mov	r1, ip
 800219a:	08db      	lsrs	r3, r3, #3
 800219c:	0749      	lsls	r1, r1, #29
 800219e:	430b      	orrs	r3, r1
 80021a0:	4661      	mov	r1, ip
 80021a2:	08cc      	lsrs	r4, r1, #3
 80021a4:	e027      	b.n	80021f6 <__aeabi_dsub+0x2f6>
 80021a6:	0008      	movs	r0, r1
 80021a8:	4338      	orrs	r0, r7
 80021aa:	d061      	beq.n	8002270 <__aeabi_dsub+0x370>
 80021ac:	1e50      	subs	r0, r2, #1
 80021ae:	2a01      	cmp	r2, #1
 80021b0:	d100      	bne.n	80021b4 <__aeabi_dsub+0x2b4>
 80021b2:	e139      	b.n	8002428 <__aeabi_dsub+0x528>
 80021b4:	42a2      	cmp	r2, r4
 80021b6:	d027      	beq.n	8002208 <__aeabi_dsub+0x308>
 80021b8:	0002      	movs	r2, r0
 80021ba:	e75d      	b.n	8002078 <__aeabi_dsub+0x178>
 80021bc:	0002      	movs	r2, r0
 80021be:	391f      	subs	r1, #31
 80021c0:	40ca      	lsrs	r2, r1
 80021c2:	0011      	movs	r1, r2
 80021c4:	2b20      	cmp	r3, #32
 80021c6:	d003      	beq.n	80021d0 <__aeabi_dsub+0x2d0>
 80021c8:	2240      	movs	r2, #64	; 0x40
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	4098      	lsls	r0, r3
 80021ce:	4304      	orrs	r4, r0
 80021d0:	1e63      	subs	r3, r4, #1
 80021d2:	419c      	sbcs	r4, r3
 80021d4:	2300      	movs	r3, #0
 80021d6:	4699      	mov	r9, r3
 80021d8:	4698      	mov	r8, r3
 80021da:	430c      	orrs	r4, r1
 80021dc:	0763      	lsls	r3, r4, #29
 80021de:	d000      	beq.n	80021e2 <__aeabi_dsub+0x2e2>
 80021e0:	e712      	b.n	8002008 <__aeabi_dsub+0x108>
 80021e2:	464b      	mov	r3, r9
 80021e4:	464a      	mov	r2, r9
 80021e6:	08e4      	lsrs	r4, r4, #3
 80021e8:	075b      	lsls	r3, r3, #29
 80021ea:	4323      	orrs	r3, r4
 80021ec:	08d4      	lsrs	r4, r2, #3
 80021ee:	4642      	mov	r2, r8
 80021f0:	4919      	ldr	r1, [pc, #100]	; (8002258 <__aeabi_dsub+0x358>)
 80021f2:	428a      	cmp	r2, r1
 80021f4:	d00e      	beq.n	8002214 <__aeabi_dsub+0x314>
 80021f6:	0324      	lsls	r4, r4, #12
 80021f8:	0552      	lsls	r2, r2, #21
 80021fa:	0b24      	lsrs	r4, r4, #12
 80021fc:	0d52      	lsrs	r2, r2, #21
 80021fe:	e722      	b.n	8002046 <__aeabi_dsub+0x146>
 8002200:	000a      	movs	r2, r1
 8002202:	2400      	movs	r4, #0
 8002204:	2300      	movs	r3, #0
 8002206:	e71e      	b.n	8002046 <__aeabi_dsub+0x146>
 8002208:	08db      	lsrs	r3, r3, #3
 800220a:	4662      	mov	r2, ip
 800220c:	0752      	lsls	r2, r2, #29
 800220e:	4313      	orrs	r3, r2
 8002210:	4662      	mov	r2, ip
 8002212:	08d4      	lsrs	r4, r2, #3
 8002214:	001a      	movs	r2, r3
 8002216:	4322      	orrs	r2, r4
 8002218:	d100      	bne.n	800221c <__aeabi_dsub+0x31c>
 800221a:	e1fc      	b.n	8002616 <__aeabi_dsub+0x716>
 800221c:	2280      	movs	r2, #128	; 0x80
 800221e:	0312      	lsls	r2, r2, #12
 8002220:	4314      	orrs	r4, r2
 8002222:	0324      	lsls	r4, r4, #12
 8002224:	4a0c      	ldr	r2, [pc, #48]	; (8002258 <__aeabi_dsub+0x358>)
 8002226:	0b24      	lsrs	r4, r4, #12
 8002228:	e70d      	b.n	8002046 <__aeabi_dsub+0x146>
 800222a:	0020      	movs	r0, r4
 800222c:	f000 fb74 	bl	8002918 <__clzsi2>
 8002230:	0001      	movs	r1, r0
 8002232:	3118      	adds	r1, #24
 8002234:	291f      	cmp	r1, #31
 8002236:	dc00      	bgt.n	800223a <__aeabi_dsub+0x33a>
 8002238:	e6c4      	b.n	8001fc4 <__aeabi_dsub+0xc4>
 800223a:	3808      	subs	r0, #8
 800223c:	4084      	lsls	r4, r0
 800223e:	4643      	mov	r3, r8
 8002240:	0020      	movs	r0, r4
 8002242:	2400      	movs	r4, #0
 8002244:	4588      	cmp	r8, r1
 8002246:	dc00      	bgt.n	800224a <__aeabi_dsub+0x34a>
 8002248:	e6c8      	b.n	8001fdc <__aeabi_dsub+0xdc>
 800224a:	4a04      	ldr	r2, [pc, #16]	; (800225c <__aeabi_dsub+0x35c>)
 800224c:	1a5b      	subs	r3, r3, r1
 800224e:	4010      	ands	r0, r2
 8002250:	4698      	mov	r8, r3
 8002252:	4681      	mov	r9, r0
 8002254:	e6d6      	b.n	8002004 <__aeabi_dsub+0x104>
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	000007ff 	.word	0x000007ff
 800225c:	ff7fffff 	.word	0xff7fffff
 8002260:	fffff801 	.word	0xfffff801
 8002264:	000007fe 	.word	0x000007fe
 8002268:	430f      	orrs	r7, r1
 800226a:	1e7a      	subs	r2, r7, #1
 800226c:	4197      	sbcs	r7, r2
 800226e:	e691      	b.n	8001f94 <__aeabi_dsub+0x94>
 8002270:	4661      	mov	r1, ip
 8002272:	08db      	lsrs	r3, r3, #3
 8002274:	0749      	lsls	r1, r1, #29
 8002276:	430b      	orrs	r3, r1
 8002278:	4661      	mov	r1, ip
 800227a:	08cc      	lsrs	r4, r1, #3
 800227c:	e7b8      	b.n	80021f0 <__aeabi_dsub+0x2f0>
 800227e:	4640      	mov	r0, r8
 8002280:	4cd3      	ldr	r4, [pc, #844]	; (80025d0 <__aeabi_dsub+0x6d0>)
 8002282:	3001      	adds	r0, #1
 8002284:	4220      	tst	r0, r4
 8002286:	d000      	beq.n	800228a <__aeabi_dsub+0x38a>
 8002288:	e0a2      	b.n	80023d0 <__aeabi_dsub+0x4d0>
 800228a:	4640      	mov	r0, r8
 800228c:	2800      	cmp	r0, #0
 800228e:	d000      	beq.n	8002292 <__aeabi_dsub+0x392>
 8002290:	e101      	b.n	8002496 <__aeabi_dsub+0x596>
 8002292:	4660      	mov	r0, ip
 8002294:	4318      	orrs	r0, r3
 8002296:	d100      	bne.n	800229a <__aeabi_dsub+0x39a>
 8002298:	e15e      	b.n	8002558 <__aeabi_dsub+0x658>
 800229a:	0008      	movs	r0, r1
 800229c:	4338      	orrs	r0, r7
 800229e:	d000      	beq.n	80022a2 <__aeabi_dsub+0x3a2>
 80022a0:	e15f      	b.n	8002562 <__aeabi_dsub+0x662>
 80022a2:	4661      	mov	r1, ip
 80022a4:	08db      	lsrs	r3, r3, #3
 80022a6:	0749      	lsls	r1, r1, #29
 80022a8:	430b      	orrs	r3, r1
 80022aa:	4661      	mov	r1, ip
 80022ac:	08cc      	lsrs	r4, r1, #3
 80022ae:	e7a2      	b.n	80021f6 <__aeabi_dsub+0x2f6>
 80022b0:	4dc8      	ldr	r5, [pc, #800]	; (80025d4 <__aeabi_dsub+0x6d4>)
 80022b2:	42a8      	cmp	r0, r5
 80022b4:	d100      	bne.n	80022b8 <__aeabi_dsub+0x3b8>
 80022b6:	e0cf      	b.n	8002458 <__aeabi_dsub+0x558>
 80022b8:	2580      	movs	r5, #128	; 0x80
 80022ba:	4664      	mov	r4, ip
 80022bc:	042d      	lsls	r5, r5, #16
 80022be:	432c      	orrs	r4, r5
 80022c0:	46a4      	mov	ip, r4
 80022c2:	2a38      	cmp	r2, #56	; 0x38
 80022c4:	dc56      	bgt.n	8002374 <__aeabi_dsub+0x474>
 80022c6:	2a1f      	cmp	r2, #31
 80022c8:	dd00      	ble.n	80022cc <__aeabi_dsub+0x3cc>
 80022ca:	e0d1      	b.n	8002470 <__aeabi_dsub+0x570>
 80022cc:	2520      	movs	r5, #32
 80022ce:	001e      	movs	r6, r3
 80022d0:	1aad      	subs	r5, r5, r2
 80022d2:	4664      	mov	r4, ip
 80022d4:	40ab      	lsls	r3, r5
 80022d6:	40ac      	lsls	r4, r5
 80022d8:	40d6      	lsrs	r6, r2
 80022da:	1e5d      	subs	r5, r3, #1
 80022dc:	41ab      	sbcs	r3, r5
 80022de:	4334      	orrs	r4, r6
 80022e0:	4323      	orrs	r3, r4
 80022e2:	4664      	mov	r4, ip
 80022e4:	40d4      	lsrs	r4, r2
 80022e6:	1b09      	subs	r1, r1, r4
 80022e8:	e049      	b.n	800237e <__aeabi_dsub+0x47e>
 80022ea:	4660      	mov	r0, ip
 80022ec:	1bdc      	subs	r4, r3, r7
 80022ee:	1a46      	subs	r6, r0, r1
 80022f0:	42a3      	cmp	r3, r4
 80022f2:	4180      	sbcs	r0, r0
 80022f4:	4240      	negs	r0, r0
 80022f6:	4681      	mov	r9, r0
 80022f8:	0030      	movs	r0, r6
 80022fa:	464e      	mov	r6, r9
 80022fc:	1b80      	subs	r0, r0, r6
 80022fe:	4681      	mov	r9, r0
 8002300:	0200      	lsls	r0, r0, #8
 8002302:	d476      	bmi.n	80023f2 <__aeabi_dsub+0x4f2>
 8002304:	464b      	mov	r3, r9
 8002306:	4323      	orrs	r3, r4
 8002308:	d000      	beq.n	800230c <__aeabi_dsub+0x40c>
 800230a:	e652      	b.n	8001fb2 <__aeabi_dsub+0xb2>
 800230c:	2400      	movs	r4, #0
 800230e:	2500      	movs	r5, #0
 8002310:	e771      	b.n	80021f6 <__aeabi_dsub+0x2f6>
 8002312:	4339      	orrs	r1, r7
 8002314:	000c      	movs	r4, r1
 8002316:	1e62      	subs	r2, r4, #1
 8002318:	4194      	sbcs	r4, r2
 800231a:	18e4      	adds	r4, r4, r3
 800231c:	429c      	cmp	r4, r3
 800231e:	419b      	sbcs	r3, r3
 8002320:	425b      	negs	r3, r3
 8002322:	4463      	add	r3, ip
 8002324:	4699      	mov	r9, r3
 8002326:	464b      	mov	r3, r9
 8002328:	021b      	lsls	r3, r3, #8
 800232a:	d400      	bmi.n	800232e <__aeabi_dsub+0x42e>
 800232c:	e756      	b.n	80021dc <__aeabi_dsub+0x2dc>
 800232e:	2301      	movs	r3, #1
 8002330:	469c      	mov	ip, r3
 8002332:	4ba8      	ldr	r3, [pc, #672]	; (80025d4 <__aeabi_dsub+0x6d4>)
 8002334:	44e0      	add	r8, ip
 8002336:	4598      	cmp	r8, r3
 8002338:	d038      	beq.n	80023ac <__aeabi_dsub+0x4ac>
 800233a:	464b      	mov	r3, r9
 800233c:	48a6      	ldr	r0, [pc, #664]	; (80025d8 <__aeabi_dsub+0x6d8>)
 800233e:	2201      	movs	r2, #1
 8002340:	4003      	ands	r3, r0
 8002342:	0018      	movs	r0, r3
 8002344:	0863      	lsrs	r3, r4, #1
 8002346:	4014      	ands	r4, r2
 8002348:	431c      	orrs	r4, r3
 800234a:	07c3      	lsls	r3, r0, #31
 800234c:	431c      	orrs	r4, r3
 800234e:	0843      	lsrs	r3, r0, #1
 8002350:	4699      	mov	r9, r3
 8002352:	e657      	b.n	8002004 <__aeabi_dsub+0x104>
 8002354:	0010      	movs	r0, r2
 8002356:	000e      	movs	r6, r1
 8002358:	3820      	subs	r0, #32
 800235a:	40c6      	lsrs	r6, r0
 800235c:	2a20      	cmp	r2, #32
 800235e:	d004      	beq.n	800236a <__aeabi_dsub+0x46a>
 8002360:	2040      	movs	r0, #64	; 0x40
 8002362:	1a82      	subs	r2, r0, r2
 8002364:	4091      	lsls	r1, r2
 8002366:	430f      	orrs	r7, r1
 8002368:	46b9      	mov	r9, r7
 800236a:	464f      	mov	r7, r9
 800236c:	1e7a      	subs	r2, r7, #1
 800236e:	4197      	sbcs	r7, r2
 8002370:	4337      	orrs	r7, r6
 8002372:	e60f      	b.n	8001f94 <__aeabi_dsub+0x94>
 8002374:	4662      	mov	r2, ip
 8002376:	431a      	orrs	r2, r3
 8002378:	0013      	movs	r3, r2
 800237a:	1e5a      	subs	r2, r3, #1
 800237c:	4193      	sbcs	r3, r2
 800237e:	1afc      	subs	r4, r7, r3
 8002380:	42a7      	cmp	r7, r4
 8002382:	41bf      	sbcs	r7, r7
 8002384:	427f      	negs	r7, r7
 8002386:	1bcb      	subs	r3, r1, r7
 8002388:	4699      	mov	r9, r3
 800238a:	465d      	mov	r5, fp
 800238c:	4680      	mov	r8, r0
 800238e:	e608      	b.n	8001fa2 <__aeabi_dsub+0xa2>
 8002390:	4666      	mov	r6, ip
 8002392:	431e      	orrs	r6, r3
 8002394:	d100      	bne.n	8002398 <__aeabi_dsub+0x498>
 8002396:	e0be      	b.n	8002516 <__aeabi_dsub+0x616>
 8002398:	1e56      	subs	r6, r2, #1
 800239a:	2a01      	cmp	r2, #1
 800239c:	d100      	bne.n	80023a0 <__aeabi_dsub+0x4a0>
 800239e:	e109      	b.n	80025b4 <__aeabi_dsub+0x6b4>
 80023a0:	4c8c      	ldr	r4, [pc, #560]	; (80025d4 <__aeabi_dsub+0x6d4>)
 80023a2:	42a2      	cmp	r2, r4
 80023a4:	d100      	bne.n	80023a8 <__aeabi_dsub+0x4a8>
 80023a6:	e119      	b.n	80025dc <__aeabi_dsub+0x6dc>
 80023a8:	0032      	movs	r2, r6
 80023aa:	e6c1      	b.n	8002130 <__aeabi_dsub+0x230>
 80023ac:	4642      	mov	r2, r8
 80023ae:	2400      	movs	r4, #0
 80023b0:	2300      	movs	r3, #0
 80023b2:	e648      	b.n	8002046 <__aeabi_dsub+0x146>
 80023b4:	2020      	movs	r0, #32
 80023b6:	000c      	movs	r4, r1
 80023b8:	1a80      	subs	r0, r0, r2
 80023ba:	003e      	movs	r6, r7
 80023bc:	4087      	lsls	r7, r0
 80023be:	4084      	lsls	r4, r0
 80023c0:	40d6      	lsrs	r6, r2
 80023c2:	1e78      	subs	r0, r7, #1
 80023c4:	4187      	sbcs	r7, r0
 80023c6:	40d1      	lsrs	r1, r2
 80023c8:	4334      	orrs	r4, r6
 80023ca:	433c      	orrs	r4, r7
 80023cc:	448c      	add	ip, r1
 80023ce:	e7a4      	b.n	800231a <__aeabi_dsub+0x41a>
 80023d0:	4a80      	ldr	r2, [pc, #512]	; (80025d4 <__aeabi_dsub+0x6d4>)
 80023d2:	4290      	cmp	r0, r2
 80023d4:	d100      	bne.n	80023d8 <__aeabi_dsub+0x4d8>
 80023d6:	e0e9      	b.n	80025ac <__aeabi_dsub+0x6ac>
 80023d8:	19df      	adds	r7, r3, r7
 80023da:	429f      	cmp	r7, r3
 80023dc:	419b      	sbcs	r3, r3
 80023de:	4461      	add	r1, ip
 80023e0:	425b      	negs	r3, r3
 80023e2:	18c9      	adds	r1, r1, r3
 80023e4:	07cc      	lsls	r4, r1, #31
 80023e6:	087f      	lsrs	r7, r7, #1
 80023e8:	084b      	lsrs	r3, r1, #1
 80023ea:	4699      	mov	r9, r3
 80023ec:	4680      	mov	r8, r0
 80023ee:	433c      	orrs	r4, r7
 80023f0:	e6f4      	b.n	80021dc <__aeabi_dsub+0x2dc>
 80023f2:	1afc      	subs	r4, r7, r3
 80023f4:	42a7      	cmp	r7, r4
 80023f6:	41bf      	sbcs	r7, r7
 80023f8:	4663      	mov	r3, ip
 80023fa:	427f      	negs	r7, r7
 80023fc:	1ac9      	subs	r1, r1, r3
 80023fe:	1bcb      	subs	r3, r1, r7
 8002400:	4699      	mov	r9, r3
 8002402:	465d      	mov	r5, fp
 8002404:	e5d5      	b.n	8001fb2 <__aeabi_dsub+0xb2>
 8002406:	08ff      	lsrs	r7, r7, #3
 8002408:	074b      	lsls	r3, r1, #29
 800240a:	465d      	mov	r5, fp
 800240c:	433b      	orrs	r3, r7
 800240e:	08cc      	lsrs	r4, r1, #3
 8002410:	e6ee      	b.n	80021f0 <__aeabi_dsub+0x2f0>
 8002412:	4662      	mov	r2, ip
 8002414:	431a      	orrs	r2, r3
 8002416:	d000      	beq.n	800241a <__aeabi_dsub+0x51a>
 8002418:	e082      	b.n	8002520 <__aeabi_dsub+0x620>
 800241a:	000b      	movs	r3, r1
 800241c:	433b      	orrs	r3, r7
 800241e:	d11b      	bne.n	8002458 <__aeabi_dsub+0x558>
 8002420:	2480      	movs	r4, #128	; 0x80
 8002422:	2500      	movs	r5, #0
 8002424:	0324      	lsls	r4, r4, #12
 8002426:	e6f9      	b.n	800221c <__aeabi_dsub+0x31c>
 8002428:	19dc      	adds	r4, r3, r7
 800242a:	429c      	cmp	r4, r3
 800242c:	419b      	sbcs	r3, r3
 800242e:	4461      	add	r1, ip
 8002430:	4689      	mov	r9, r1
 8002432:	425b      	negs	r3, r3
 8002434:	4499      	add	r9, r3
 8002436:	464b      	mov	r3, r9
 8002438:	021b      	lsls	r3, r3, #8
 800243a:	d444      	bmi.n	80024c6 <__aeabi_dsub+0x5c6>
 800243c:	2301      	movs	r3, #1
 800243e:	4698      	mov	r8, r3
 8002440:	e6cc      	b.n	80021dc <__aeabi_dsub+0x2dc>
 8002442:	1bdc      	subs	r4, r3, r7
 8002444:	4662      	mov	r2, ip
 8002446:	42a3      	cmp	r3, r4
 8002448:	419b      	sbcs	r3, r3
 800244a:	1a51      	subs	r1, r2, r1
 800244c:	425b      	negs	r3, r3
 800244e:	1acb      	subs	r3, r1, r3
 8002450:	4699      	mov	r9, r3
 8002452:	2301      	movs	r3, #1
 8002454:	4698      	mov	r8, r3
 8002456:	e5a4      	b.n	8001fa2 <__aeabi_dsub+0xa2>
 8002458:	08ff      	lsrs	r7, r7, #3
 800245a:	074b      	lsls	r3, r1, #29
 800245c:	465d      	mov	r5, fp
 800245e:	433b      	orrs	r3, r7
 8002460:	08cc      	lsrs	r4, r1, #3
 8002462:	e6d7      	b.n	8002214 <__aeabi_dsub+0x314>
 8002464:	4662      	mov	r2, ip
 8002466:	431a      	orrs	r2, r3
 8002468:	0014      	movs	r4, r2
 800246a:	1e63      	subs	r3, r4, #1
 800246c:	419c      	sbcs	r4, r3
 800246e:	e679      	b.n	8002164 <__aeabi_dsub+0x264>
 8002470:	0015      	movs	r5, r2
 8002472:	4664      	mov	r4, ip
 8002474:	3d20      	subs	r5, #32
 8002476:	40ec      	lsrs	r4, r5
 8002478:	46a0      	mov	r8, r4
 800247a:	2a20      	cmp	r2, #32
 800247c:	d005      	beq.n	800248a <__aeabi_dsub+0x58a>
 800247e:	2540      	movs	r5, #64	; 0x40
 8002480:	4664      	mov	r4, ip
 8002482:	1aaa      	subs	r2, r5, r2
 8002484:	4094      	lsls	r4, r2
 8002486:	4323      	orrs	r3, r4
 8002488:	469a      	mov	sl, r3
 800248a:	4654      	mov	r4, sl
 800248c:	1e63      	subs	r3, r4, #1
 800248e:	419c      	sbcs	r4, r3
 8002490:	4643      	mov	r3, r8
 8002492:	4323      	orrs	r3, r4
 8002494:	e773      	b.n	800237e <__aeabi_dsub+0x47e>
 8002496:	4662      	mov	r2, ip
 8002498:	431a      	orrs	r2, r3
 800249a:	d023      	beq.n	80024e4 <__aeabi_dsub+0x5e4>
 800249c:	000a      	movs	r2, r1
 800249e:	433a      	orrs	r2, r7
 80024a0:	d000      	beq.n	80024a4 <__aeabi_dsub+0x5a4>
 80024a2:	e0a0      	b.n	80025e6 <__aeabi_dsub+0x6e6>
 80024a4:	4662      	mov	r2, ip
 80024a6:	08db      	lsrs	r3, r3, #3
 80024a8:	0752      	lsls	r2, r2, #29
 80024aa:	4313      	orrs	r3, r2
 80024ac:	4662      	mov	r2, ip
 80024ae:	08d4      	lsrs	r4, r2, #3
 80024b0:	e6b0      	b.n	8002214 <__aeabi_dsub+0x314>
 80024b2:	000b      	movs	r3, r1
 80024b4:	433b      	orrs	r3, r7
 80024b6:	d100      	bne.n	80024ba <__aeabi_dsub+0x5ba>
 80024b8:	e728      	b.n	800230c <__aeabi_dsub+0x40c>
 80024ba:	08ff      	lsrs	r7, r7, #3
 80024bc:	074b      	lsls	r3, r1, #29
 80024be:	465d      	mov	r5, fp
 80024c0:	433b      	orrs	r3, r7
 80024c2:	08cc      	lsrs	r4, r1, #3
 80024c4:	e697      	b.n	80021f6 <__aeabi_dsub+0x2f6>
 80024c6:	2302      	movs	r3, #2
 80024c8:	4698      	mov	r8, r3
 80024ca:	e736      	b.n	800233a <__aeabi_dsub+0x43a>
 80024cc:	1afc      	subs	r4, r7, r3
 80024ce:	42a7      	cmp	r7, r4
 80024d0:	41bf      	sbcs	r7, r7
 80024d2:	4663      	mov	r3, ip
 80024d4:	427f      	negs	r7, r7
 80024d6:	1ac9      	subs	r1, r1, r3
 80024d8:	1bcb      	subs	r3, r1, r7
 80024da:	4699      	mov	r9, r3
 80024dc:	2301      	movs	r3, #1
 80024de:	465d      	mov	r5, fp
 80024e0:	4698      	mov	r8, r3
 80024e2:	e55e      	b.n	8001fa2 <__aeabi_dsub+0xa2>
 80024e4:	074b      	lsls	r3, r1, #29
 80024e6:	08ff      	lsrs	r7, r7, #3
 80024e8:	433b      	orrs	r3, r7
 80024ea:	08cc      	lsrs	r4, r1, #3
 80024ec:	e692      	b.n	8002214 <__aeabi_dsub+0x314>
 80024ee:	1bdc      	subs	r4, r3, r7
 80024f0:	4660      	mov	r0, ip
 80024f2:	42a3      	cmp	r3, r4
 80024f4:	41b6      	sbcs	r6, r6
 80024f6:	1a40      	subs	r0, r0, r1
 80024f8:	4276      	negs	r6, r6
 80024fa:	1b80      	subs	r0, r0, r6
 80024fc:	4681      	mov	r9, r0
 80024fe:	0200      	lsls	r0, r0, #8
 8002500:	d560      	bpl.n	80025c4 <__aeabi_dsub+0x6c4>
 8002502:	1afc      	subs	r4, r7, r3
 8002504:	42a7      	cmp	r7, r4
 8002506:	41bf      	sbcs	r7, r7
 8002508:	4663      	mov	r3, ip
 800250a:	427f      	negs	r7, r7
 800250c:	1ac9      	subs	r1, r1, r3
 800250e:	1bcb      	subs	r3, r1, r7
 8002510:	4699      	mov	r9, r3
 8002512:	465d      	mov	r5, fp
 8002514:	e576      	b.n	8002004 <__aeabi_dsub+0x104>
 8002516:	08ff      	lsrs	r7, r7, #3
 8002518:	074b      	lsls	r3, r1, #29
 800251a:	433b      	orrs	r3, r7
 800251c:	08cc      	lsrs	r4, r1, #3
 800251e:	e667      	b.n	80021f0 <__aeabi_dsub+0x2f0>
 8002520:	000a      	movs	r2, r1
 8002522:	08db      	lsrs	r3, r3, #3
 8002524:	433a      	orrs	r2, r7
 8002526:	d100      	bne.n	800252a <__aeabi_dsub+0x62a>
 8002528:	e66f      	b.n	800220a <__aeabi_dsub+0x30a>
 800252a:	4662      	mov	r2, ip
 800252c:	0752      	lsls	r2, r2, #29
 800252e:	4313      	orrs	r3, r2
 8002530:	4662      	mov	r2, ip
 8002532:	08d4      	lsrs	r4, r2, #3
 8002534:	2280      	movs	r2, #128	; 0x80
 8002536:	0312      	lsls	r2, r2, #12
 8002538:	4214      	tst	r4, r2
 800253a:	d007      	beq.n	800254c <__aeabi_dsub+0x64c>
 800253c:	08c8      	lsrs	r0, r1, #3
 800253e:	4210      	tst	r0, r2
 8002540:	d104      	bne.n	800254c <__aeabi_dsub+0x64c>
 8002542:	465d      	mov	r5, fp
 8002544:	0004      	movs	r4, r0
 8002546:	08fb      	lsrs	r3, r7, #3
 8002548:	0749      	lsls	r1, r1, #29
 800254a:	430b      	orrs	r3, r1
 800254c:	0f5a      	lsrs	r2, r3, #29
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	08db      	lsrs	r3, r3, #3
 8002552:	0752      	lsls	r2, r2, #29
 8002554:	4313      	orrs	r3, r2
 8002556:	e65d      	b.n	8002214 <__aeabi_dsub+0x314>
 8002558:	074b      	lsls	r3, r1, #29
 800255a:	08ff      	lsrs	r7, r7, #3
 800255c:	433b      	orrs	r3, r7
 800255e:	08cc      	lsrs	r4, r1, #3
 8002560:	e649      	b.n	80021f6 <__aeabi_dsub+0x2f6>
 8002562:	19dc      	adds	r4, r3, r7
 8002564:	429c      	cmp	r4, r3
 8002566:	419b      	sbcs	r3, r3
 8002568:	4461      	add	r1, ip
 800256a:	4689      	mov	r9, r1
 800256c:	425b      	negs	r3, r3
 800256e:	4499      	add	r9, r3
 8002570:	464b      	mov	r3, r9
 8002572:	021b      	lsls	r3, r3, #8
 8002574:	d400      	bmi.n	8002578 <__aeabi_dsub+0x678>
 8002576:	e631      	b.n	80021dc <__aeabi_dsub+0x2dc>
 8002578:	464a      	mov	r2, r9
 800257a:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <__aeabi_dsub+0x6d8>)
 800257c:	401a      	ands	r2, r3
 800257e:	2301      	movs	r3, #1
 8002580:	4691      	mov	r9, r2
 8002582:	4698      	mov	r8, r3
 8002584:	e62a      	b.n	80021dc <__aeabi_dsub+0x2dc>
 8002586:	0016      	movs	r6, r2
 8002588:	4664      	mov	r4, ip
 800258a:	3e20      	subs	r6, #32
 800258c:	40f4      	lsrs	r4, r6
 800258e:	46a0      	mov	r8, r4
 8002590:	2a20      	cmp	r2, #32
 8002592:	d005      	beq.n	80025a0 <__aeabi_dsub+0x6a0>
 8002594:	2640      	movs	r6, #64	; 0x40
 8002596:	4664      	mov	r4, ip
 8002598:	1ab2      	subs	r2, r6, r2
 800259a:	4094      	lsls	r4, r2
 800259c:	4323      	orrs	r3, r4
 800259e:	469a      	mov	sl, r3
 80025a0:	4654      	mov	r4, sl
 80025a2:	1e63      	subs	r3, r4, #1
 80025a4:	419c      	sbcs	r4, r3
 80025a6:	4643      	mov	r3, r8
 80025a8:	431c      	orrs	r4, r3
 80025aa:	e5db      	b.n	8002164 <__aeabi_dsub+0x264>
 80025ac:	0002      	movs	r2, r0
 80025ae:	2400      	movs	r4, #0
 80025b0:	2300      	movs	r3, #0
 80025b2:	e548      	b.n	8002046 <__aeabi_dsub+0x146>
 80025b4:	19dc      	adds	r4, r3, r7
 80025b6:	42bc      	cmp	r4, r7
 80025b8:	41bf      	sbcs	r7, r7
 80025ba:	4461      	add	r1, ip
 80025bc:	4689      	mov	r9, r1
 80025be:	427f      	negs	r7, r7
 80025c0:	44b9      	add	r9, r7
 80025c2:	e738      	b.n	8002436 <__aeabi_dsub+0x536>
 80025c4:	464b      	mov	r3, r9
 80025c6:	4323      	orrs	r3, r4
 80025c8:	d100      	bne.n	80025cc <__aeabi_dsub+0x6cc>
 80025ca:	e69f      	b.n	800230c <__aeabi_dsub+0x40c>
 80025cc:	e606      	b.n	80021dc <__aeabi_dsub+0x2dc>
 80025ce:	46c0      	nop			; (mov r8, r8)
 80025d0:	000007fe 	.word	0x000007fe
 80025d4:	000007ff 	.word	0x000007ff
 80025d8:	ff7fffff 	.word	0xff7fffff
 80025dc:	08ff      	lsrs	r7, r7, #3
 80025de:	074b      	lsls	r3, r1, #29
 80025e0:	433b      	orrs	r3, r7
 80025e2:	08cc      	lsrs	r4, r1, #3
 80025e4:	e616      	b.n	8002214 <__aeabi_dsub+0x314>
 80025e6:	4662      	mov	r2, ip
 80025e8:	08db      	lsrs	r3, r3, #3
 80025ea:	0752      	lsls	r2, r2, #29
 80025ec:	4313      	orrs	r3, r2
 80025ee:	4662      	mov	r2, ip
 80025f0:	08d4      	lsrs	r4, r2, #3
 80025f2:	2280      	movs	r2, #128	; 0x80
 80025f4:	0312      	lsls	r2, r2, #12
 80025f6:	4214      	tst	r4, r2
 80025f8:	d007      	beq.n	800260a <__aeabi_dsub+0x70a>
 80025fa:	08c8      	lsrs	r0, r1, #3
 80025fc:	4210      	tst	r0, r2
 80025fe:	d104      	bne.n	800260a <__aeabi_dsub+0x70a>
 8002600:	465d      	mov	r5, fp
 8002602:	0004      	movs	r4, r0
 8002604:	08fb      	lsrs	r3, r7, #3
 8002606:	0749      	lsls	r1, r1, #29
 8002608:	430b      	orrs	r3, r1
 800260a:	0f5a      	lsrs	r2, r3, #29
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	0752      	lsls	r2, r2, #29
 8002610:	08db      	lsrs	r3, r3, #3
 8002612:	4313      	orrs	r3, r2
 8002614:	e5fe      	b.n	8002214 <__aeabi_dsub+0x314>
 8002616:	2300      	movs	r3, #0
 8002618:	4a01      	ldr	r2, [pc, #4]	; (8002620 <__aeabi_dsub+0x720>)
 800261a:	001c      	movs	r4, r3
 800261c:	e513      	b.n	8002046 <__aeabi_dsub+0x146>
 800261e:	46c0      	nop			; (mov r8, r8)
 8002620:	000007ff 	.word	0x000007ff

08002624 <__aeabi_dcmpun>:
 8002624:	b570      	push	{r4, r5, r6, lr}
 8002626:	0005      	movs	r5, r0
 8002628:	480c      	ldr	r0, [pc, #48]	; (800265c <__aeabi_dcmpun+0x38>)
 800262a:	031c      	lsls	r4, r3, #12
 800262c:	0016      	movs	r6, r2
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	030a      	lsls	r2, r1, #12
 8002632:	0049      	lsls	r1, r1, #1
 8002634:	0b12      	lsrs	r2, r2, #12
 8002636:	0d49      	lsrs	r1, r1, #21
 8002638:	0b24      	lsrs	r4, r4, #12
 800263a:	0d5b      	lsrs	r3, r3, #21
 800263c:	4281      	cmp	r1, r0
 800263e:	d008      	beq.n	8002652 <__aeabi_dcmpun+0x2e>
 8002640:	4a06      	ldr	r2, [pc, #24]	; (800265c <__aeabi_dcmpun+0x38>)
 8002642:	2000      	movs	r0, #0
 8002644:	4293      	cmp	r3, r2
 8002646:	d103      	bne.n	8002650 <__aeabi_dcmpun+0x2c>
 8002648:	0020      	movs	r0, r4
 800264a:	4330      	orrs	r0, r6
 800264c:	1e43      	subs	r3, r0, #1
 800264e:	4198      	sbcs	r0, r3
 8002650:	bd70      	pop	{r4, r5, r6, pc}
 8002652:	2001      	movs	r0, #1
 8002654:	432a      	orrs	r2, r5
 8002656:	d1fb      	bne.n	8002650 <__aeabi_dcmpun+0x2c>
 8002658:	e7f2      	b.n	8002640 <__aeabi_dcmpun+0x1c>
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	000007ff 	.word	0x000007ff

08002660 <__aeabi_d2iz>:
 8002660:	000a      	movs	r2, r1
 8002662:	b530      	push	{r4, r5, lr}
 8002664:	4c13      	ldr	r4, [pc, #76]	; (80026b4 <__aeabi_d2iz+0x54>)
 8002666:	0053      	lsls	r3, r2, #1
 8002668:	0309      	lsls	r1, r1, #12
 800266a:	0005      	movs	r5, r0
 800266c:	0b09      	lsrs	r1, r1, #12
 800266e:	2000      	movs	r0, #0
 8002670:	0d5b      	lsrs	r3, r3, #21
 8002672:	0fd2      	lsrs	r2, r2, #31
 8002674:	42a3      	cmp	r3, r4
 8002676:	dd04      	ble.n	8002682 <__aeabi_d2iz+0x22>
 8002678:	480f      	ldr	r0, [pc, #60]	; (80026b8 <__aeabi_d2iz+0x58>)
 800267a:	4283      	cmp	r3, r0
 800267c:	dd02      	ble.n	8002684 <__aeabi_d2iz+0x24>
 800267e:	4b0f      	ldr	r3, [pc, #60]	; (80026bc <__aeabi_d2iz+0x5c>)
 8002680:	18d0      	adds	r0, r2, r3
 8002682:	bd30      	pop	{r4, r5, pc}
 8002684:	2080      	movs	r0, #128	; 0x80
 8002686:	0340      	lsls	r0, r0, #13
 8002688:	4301      	orrs	r1, r0
 800268a:	480d      	ldr	r0, [pc, #52]	; (80026c0 <__aeabi_d2iz+0x60>)
 800268c:	1ac0      	subs	r0, r0, r3
 800268e:	281f      	cmp	r0, #31
 8002690:	dd08      	ble.n	80026a4 <__aeabi_d2iz+0x44>
 8002692:	480c      	ldr	r0, [pc, #48]	; (80026c4 <__aeabi_d2iz+0x64>)
 8002694:	1ac3      	subs	r3, r0, r3
 8002696:	40d9      	lsrs	r1, r3
 8002698:	000b      	movs	r3, r1
 800269a:	4258      	negs	r0, r3
 800269c:	2a00      	cmp	r2, #0
 800269e:	d1f0      	bne.n	8002682 <__aeabi_d2iz+0x22>
 80026a0:	0018      	movs	r0, r3
 80026a2:	e7ee      	b.n	8002682 <__aeabi_d2iz+0x22>
 80026a4:	4c08      	ldr	r4, [pc, #32]	; (80026c8 <__aeabi_d2iz+0x68>)
 80026a6:	40c5      	lsrs	r5, r0
 80026a8:	46a4      	mov	ip, r4
 80026aa:	4463      	add	r3, ip
 80026ac:	4099      	lsls	r1, r3
 80026ae:	000b      	movs	r3, r1
 80026b0:	432b      	orrs	r3, r5
 80026b2:	e7f2      	b.n	800269a <__aeabi_d2iz+0x3a>
 80026b4:	000003fe 	.word	0x000003fe
 80026b8:	0000041d 	.word	0x0000041d
 80026bc:	7fffffff 	.word	0x7fffffff
 80026c0:	00000433 	.word	0x00000433
 80026c4:	00000413 	.word	0x00000413
 80026c8:	fffffbed 	.word	0xfffffbed

080026cc <__aeabi_i2d>:
 80026cc:	b570      	push	{r4, r5, r6, lr}
 80026ce:	2800      	cmp	r0, #0
 80026d0:	d016      	beq.n	8002700 <__aeabi_i2d+0x34>
 80026d2:	17c3      	asrs	r3, r0, #31
 80026d4:	18c5      	adds	r5, r0, r3
 80026d6:	405d      	eors	r5, r3
 80026d8:	0fc4      	lsrs	r4, r0, #31
 80026da:	0028      	movs	r0, r5
 80026dc:	f000 f91c 	bl	8002918 <__clzsi2>
 80026e0:	4a11      	ldr	r2, [pc, #68]	; (8002728 <__aeabi_i2d+0x5c>)
 80026e2:	1a12      	subs	r2, r2, r0
 80026e4:	280a      	cmp	r0, #10
 80026e6:	dc16      	bgt.n	8002716 <__aeabi_i2d+0x4a>
 80026e8:	0003      	movs	r3, r0
 80026ea:	002e      	movs	r6, r5
 80026ec:	3315      	adds	r3, #21
 80026ee:	409e      	lsls	r6, r3
 80026f0:	230b      	movs	r3, #11
 80026f2:	1a18      	subs	r0, r3, r0
 80026f4:	40c5      	lsrs	r5, r0
 80026f6:	0552      	lsls	r2, r2, #21
 80026f8:	032d      	lsls	r5, r5, #12
 80026fa:	0b2d      	lsrs	r5, r5, #12
 80026fc:	0d53      	lsrs	r3, r2, #21
 80026fe:	e003      	b.n	8002708 <__aeabi_i2d+0x3c>
 8002700:	2400      	movs	r4, #0
 8002702:	2300      	movs	r3, #0
 8002704:	2500      	movs	r5, #0
 8002706:	2600      	movs	r6, #0
 8002708:	051b      	lsls	r3, r3, #20
 800270a:	432b      	orrs	r3, r5
 800270c:	07e4      	lsls	r4, r4, #31
 800270e:	4323      	orrs	r3, r4
 8002710:	0030      	movs	r0, r6
 8002712:	0019      	movs	r1, r3
 8002714:	bd70      	pop	{r4, r5, r6, pc}
 8002716:	380b      	subs	r0, #11
 8002718:	4085      	lsls	r5, r0
 800271a:	0552      	lsls	r2, r2, #21
 800271c:	032d      	lsls	r5, r5, #12
 800271e:	2600      	movs	r6, #0
 8002720:	0b2d      	lsrs	r5, r5, #12
 8002722:	0d53      	lsrs	r3, r2, #21
 8002724:	e7f0      	b.n	8002708 <__aeabi_i2d+0x3c>
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	0000041e 	.word	0x0000041e

0800272c <__aeabi_ui2d>:
 800272c:	b510      	push	{r4, lr}
 800272e:	1e04      	subs	r4, r0, #0
 8002730:	d010      	beq.n	8002754 <__aeabi_ui2d+0x28>
 8002732:	f000 f8f1 	bl	8002918 <__clzsi2>
 8002736:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <__aeabi_ui2d+0x48>)
 8002738:	1a1b      	subs	r3, r3, r0
 800273a:	280a      	cmp	r0, #10
 800273c:	dc11      	bgt.n	8002762 <__aeabi_ui2d+0x36>
 800273e:	220b      	movs	r2, #11
 8002740:	0021      	movs	r1, r4
 8002742:	1a12      	subs	r2, r2, r0
 8002744:	40d1      	lsrs	r1, r2
 8002746:	3015      	adds	r0, #21
 8002748:	030a      	lsls	r2, r1, #12
 800274a:	055b      	lsls	r3, r3, #21
 800274c:	4084      	lsls	r4, r0
 800274e:	0b12      	lsrs	r2, r2, #12
 8002750:	0d5b      	lsrs	r3, r3, #21
 8002752:	e001      	b.n	8002758 <__aeabi_ui2d+0x2c>
 8002754:	2300      	movs	r3, #0
 8002756:	2200      	movs	r2, #0
 8002758:	051b      	lsls	r3, r3, #20
 800275a:	4313      	orrs	r3, r2
 800275c:	0020      	movs	r0, r4
 800275e:	0019      	movs	r1, r3
 8002760:	bd10      	pop	{r4, pc}
 8002762:	0022      	movs	r2, r4
 8002764:	380b      	subs	r0, #11
 8002766:	4082      	lsls	r2, r0
 8002768:	055b      	lsls	r3, r3, #21
 800276a:	0312      	lsls	r2, r2, #12
 800276c:	2400      	movs	r4, #0
 800276e:	0b12      	lsrs	r2, r2, #12
 8002770:	0d5b      	lsrs	r3, r3, #21
 8002772:	e7f1      	b.n	8002758 <__aeabi_ui2d+0x2c>
 8002774:	0000041e 	.word	0x0000041e

08002778 <__aeabi_f2d>:
 8002778:	b570      	push	{r4, r5, r6, lr}
 800277a:	0043      	lsls	r3, r0, #1
 800277c:	0246      	lsls	r6, r0, #9
 800277e:	0fc4      	lsrs	r4, r0, #31
 8002780:	20fe      	movs	r0, #254	; 0xfe
 8002782:	0e1b      	lsrs	r3, r3, #24
 8002784:	1c59      	adds	r1, r3, #1
 8002786:	0a75      	lsrs	r5, r6, #9
 8002788:	4208      	tst	r0, r1
 800278a:	d00c      	beq.n	80027a6 <__aeabi_f2d+0x2e>
 800278c:	22e0      	movs	r2, #224	; 0xe0
 800278e:	0092      	lsls	r2, r2, #2
 8002790:	4694      	mov	ip, r2
 8002792:	076d      	lsls	r5, r5, #29
 8002794:	0b36      	lsrs	r6, r6, #12
 8002796:	4463      	add	r3, ip
 8002798:	051b      	lsls	r3, r3, #20
 800279a:	4333      	orrs	r3, r6
 800279c:	07e4      	lsls	r4, r4, #31
 800279e:	4323      	orrs	r3, r4
 80027a0:	0028      	movs	r0, r5
 80027a2:	0019      	movs	r1, r3
 80027a4:	bd70      	pop	{r4, r5, r6, pc}
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d114      	bne.n	80027d4 <__aeabi_f2d+0x5c>
 80027aa:	2d00      	cmp	r5, #0
 80027ac:	d01b      	beq.n	80027e6 <__aeabi_f2d+0x6e>
 80027ae:	0028      	movs	r0, r5
 80027b0:	f000 f8b2 	bl	8002918 <__clzsi2>
 80027b4:	280a      	cmp	r0, #10
 80027b6:	dc1c      	bgt.n	80027f2 <__aeabi_f2d+0x7a>
 80027b8:	230b      	movs	r3, #11
 80027ba:	002e      	movs	r6, r5
 80027bc:	1a1b      	subs	r3, r3, r0
 80027be:	40de      	lsrs	r6, r3
 80027c0:	0003      	movs	r3, r0
 80027c2:	3315      	adds	r3, #21
 80027c4:	409d      	lsls	r5, r3
 80027c6:	4a0e      	ldr	r2, [pc, #56]	; (8002800 <__aeabi_f2d+0x88>)
 80027c8:	0336      	lsls	r6, r6, #12
 80027ca:	1a12      	subs	r2, r2, r0
 80027cc:	0552      	lsls	r2, r2, #21
 80027ce:	0b36      	lsrs	r6, r6, #12
 80027d0:	0d53      	lsrs	r3, r2, #21
 80027d2:	e7e1      	b.n	8002798 <__aeabi_f2d+0x20>
 80027d4:	2d00      	cmp	r5, #0
 80027d6:	d009      	beq.n	80027ec <__aeabi_f2d+0x74>
 80027d8:	2280      	movs	r2, #128	; 0x80
 80027da:	0b36      	lsrs	r6, r6, #12
 80027dc:	0312      	lsls	r2, r2, #12
 80027de:	4b09      	ldr	r3, [pc, #36]	; (8002804 <__aeabi_f2d+0x8c>)
 80027e0:	076d      	lsls	r5, r5, #29
 80027e2:	4316      	orrs	r6, r2
 80027e4:	e7d8      	b.n	8002798 <__aeabi_f2d+0x20>
 80027e6:	2300      	movs	r3, #0
 80027e8:	2600      	movs	r6, #0
 80027ea:	e7d5      	b.n	8002798 <__aeabi_f2d+0x20>
 80027ec:	2600      	movs	r6, #0
 80027ee:	4b05      	ldr	r3, [pc, #20]	; (8002804 <__aeabi_f2d+0x8c>)
 80027f0:	e7d2      	b.n	8002798 <__aeabi_f2d+0x20>
 80027f2:	0003      	movs	r3, r0
 80027f4:	3b0b      	subs	r3, #11
 80027f6:	409d      	lsls	r5, r3
 80027f8:	002e      	movs	r6, r5
 80027fa:	2500      	movs	r5, #0
 80027fc:	e7e3      	b.n	80027c6 <__aeabi_f2d+0x4e>
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	00000389 	.word	0x00000389
 8002804:	000007ff 	.word	0x000007ff

08002808 <__aeabi_d2f>:
 8002808:	0002      	movs	r2, r0
 800280a:	004b      	lsls	r3, r1, #1
 800280c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800280e:	0d5b      	lsrs	r3, r3, #21
 8002810:	030c      	lsls	r4, r1, #12
 8002812:	4e3d      	ldr	r6, [pc, #244]	; (8002908 <__aeabi_d2f+0x100>)
 8002814:	0a64      	lsrs	r4, r4, #9
 8002816:	0f40      	lsrs	r0, r0, #29
 8002818:	1c5f      	adds	r7, r3, #1
 800281a:	0fc9      	lsrs	r1, r1, #31
 800281c:	4304      	orrs	r4, r0
 800281e:	00d5      	lsls	r5, r2, #3
 8002820:	4237      	tst	r7, r6
 8002822:	d00a      	beq.n	800283a <__aeabi_d2f+0x32>
 8002824:	4839      	ldr	r0, [pc, #228]	; (800290c <__aeabi_d2f+0x104>)
 8002826:	181e      	adds	r6, r3, r0
 8002828:	2efe      	cmp	r6, #254	; 0xfe
 800282a:	dd16      	ble.n	800285a <__aeabi_d2f+0x52>
 800282c:	20ff      	movs	r0, #255	; 0xff
 800282e:	2400      	movs	r4, #0
 8002830:	05c0      	lsls	r0, r0, #23
 8002832:	4320      	orrs	r0, r4
 8002834:	07c9      	lsls	r1, r1, #31
 8002836:	4308      	orrs	r0, r1
 8002838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800283a:	2b00      	cmp	r3, #0
 800283c:	d106      	bne.n	800284c <__aeabi_d2f+0x44>
 800283e:	432c      	orrs	r4, r5
 8002840:	d026      	beq.n	8002890 <__aeabi_d2f+0x88>
 8002842:	2205      	movs	r2, #5
 8002844:	0192      	lsls	r2, r2, #6
 8002846:	0a54      	lsrs	r4, r2, #9
 8002848:	b2d8      	uxtb	r0, r3
 800284a:	e7f1      	b.n	8002830 <__aeabi_d2f+0x28>
 800284c:	4325      	orrs	r5, r4
 800284e:	d0ed      	beq.n	800282c <__aeabi_d2f+0x24>
 8002850:	2080      	movs	r0, #128	; 0x80
 8002852:	03c0      	lsls	r0, r0, #15
 8002854:	4304      	orrs	r4, r0
 8002856:	20ff      	movs	r0, #255	; 0xff
 8002858:	e7ea      	b.n	8002830 <__aeabi_d2f+0x28>
 800285a:	2e00      	cmp	r6, #0
 800285c:	dd1b      	ble.n	8002896 <__aeabi_d2f+0x8e>
 800285e:	0192      	lsls	r2, r2, #6
 8002860:	1e53      	subs	r3, r2, #1
 8002862:	419a      	sbcs	r2, r3
 8002864:	00e4      	lsls	r4, r4, #3
 8002866:	0f6d      	lsrs	r5, r5, #29
 8002868:	4322      	orrs	r2, r4
 800286a:	432a      	orrs	r2, r5
 800286c:	0753      	lsls	r3, r2, #29
 800286e:	d048      	beq.n	8002902 <__aeabi_d2f+0xfa>
 8002870:	230f      	movs	r3, #15
 8002872:	4013      	ands	r3, r2
 8002874:	2b04      	cmp	r3, #4
 8002876:	d000      	beq.n	800287a <__aeabi_d2f+0x72>
 8002878:	3204      	adds	r2, #4
 800287a:	2380      	movs	r3, #128	; 0x80
 800287c:	04db      	lsls	r3, r3, #19
 800287e:	4013      	ands	r3, r2
 8002880:	d03f      	beq.n	8002902 <__aeabi_d2f+0xfa>
 8002882:	1c70      	adds	r0, r6, #1
 8002884:	2efe      	cmp	r6, #254	; 0xfe
 8002886:	d0d1      	beq.n	800282c <__aeabi_d2f+0x24>
 8002888:	0192      	lsls	r2, r2, #6
 800288a:	0a54      	lsrs	r4, r2, #9
 800288c:	b2c0      	uxtb	r0, r0
 800288e:	e7cf      	b.n	8002830 <__aeabi_d2f+0x28>
 8002890:	2000      	movs	r0, #0
 8002892:	2400      	movs	r4, #0
 8002894:	e7cc      	b.n	8002830 <__aeabi_d2f+0x28>
 8002896:	0032      	movs	r2, r6
 8002898:	3217      	adds	r2, #23
 800289a:	db22      	blt.n	80028e2 <__aeabi_d2f+0xda>
 800289c:	2080      	movs	r0, #128	; 0x80
 800289e:	0400      	lsls	r0, r0, #16
 80028a0:	4320      	orrs	r0, r4
 80028a2:	241e      	movs	r4, #30
 80028a4:	1ba4      	subs	r4, r4, r6
 80028a6:	2c1f      	cmp	r4, #31
 80028a8:	dd1d      	ble.n	80028e6 <__aeabi_d2f+0xde>
 80028aa:	2202      	movs	r2, #2
 80028ac:	4252      	negs	r2, r2
 80028ae:	1b96      	subs	r6, r2, r6
 80028b0:	0002      	movs	r2, r0
 80028b2:	40f2      	lsrs	r2, r6
 80028b4:	0016      	movs	r6, r2
 80028b6:	2c20      	cmp	r4, #32
 80028b8:	d004      	beq.n	80028c4 <__aeabi_d2f+0xbc>
 80028ba:	4a15      	ldr	r2, [pc, #84]	; (8002910 <__aeabi_d2f+0x108>)
 80028bc:	4694      	mov	ip, r2
 80028be:	4463      	add	r3, ip
 80028c0:	4098      	lsls	r0, r3
 80028c2:	4305      	orrs	r5, r0
 80028c4:	002a      	movs	r2, r5
 80028c6:	1e53      	subs	r3, r2, #1
 80028c8:	419a      	sbcs	r2, r3
 80028ca:	4332      	orrs	r2, r6
 80028cc:	2600      	movs	r6, #0
 80028ce:	0753      	lsls	r3, r2, #29
 80028d0:	d1ce      	bne.n	8002870 <__aeabi_d2f+0x68>
 80028d2:	2480      	movs	r4, #128	; 0x80
 80028d4:	0013      	movs	r3, r2
 80028d6:	04e4      	lsls	r4, r4, #19
 80028d8:	2001      	movs	r0, #1
 80028da:	4023      	ands	r3, r4
 80028dc:	4222      	tst	r2, r4
 80028de:	d1d3      	bne.n	8002888 <__aeabi_d2f+0x80>
 80028e0:	e7b0      	b.n	8002844 <__aeabi_d2f+0x3c>
 80028e2:	2300      	movs	r3, #0
 80028e4:	e7ad      	b.n	8002842 <__aeabi_d2f+0x3a>
 80028e6:	4a0b      	ldr	r2, [pc, #44]	; (8002914 <__aeabi_d2f+0x10c>)
 80028e8:	4694      	mov	ip, r2
 80028ea:	002a      	movs	r2, r5
 80028ec:	40e2      	lsrs	r2, r4
 80028ee:	0014      	movs	r4, r2
 80028f0:	002a      	movs	r2, r5
 80028f2:	4463      	add	r3, ip
 80028f4:	409a      	lsls	r2, r3
 80028f6:	4098      	lsls	r0, r3
 80028f8:	1e55      	subs	r5, r2, #1
 80028fa:	41aa      	sbcs	r2, r5
 80028fc:	4302      	orrs	r2, r0
 80028fe:	4322      	orrs	r2, r4
 8002900:	e7e4      	b.n	80028cc <__aeabi_d2f+0xc4>
 8002902:	0033      	movs	r3, r6
 8002904:	e79e      	b.n	8002844 <__aeabi_d2f+0x3c>
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	000007fe 	.word	0x000007fe
 800290c:	fffffc80 	.word	0xfffffc80
 8002910:	fffffca2 	.word	0xfffffca2
 8002914:	fffffc82 	.word	0xfffffc82

08002918 <__clzsi2>:
 8002918:	211c      	movs	r1, #28
 800291a:	2301      	movs	r3, #1
 800291c:	041b      	lsls	r3, r3, #16
 800291e:	4298      	cmp	r0, r3
 8002920:	d301      	bcc.n	8002926 <__clzsi2+0xe>
 8002922:	0c00      	lsrs	r0, r0, #16
 8002924:	3910      	subs	r1, #16
 8002926:	0a1b      	lsrs	r3, r3, #8
 8002928:	4298      	cmp	r0, r3
 800292a:	d301      	bcc.n	8002930 <__clzsi2+0x18>
 800292c:	0a00      	lsrs	r0, r0, #8
 800292e:	3908      	subs	r1, #8
 8002930:	091b      	lsrs	r3, r3, #4
 8002932:	4298      	cmp	r0, r3
 8002934:	d301      	bcc.n	800293a <__clzsi2+0x22>
 8002936:	0900      	lsrs	r0, r0, #4
 8002938:	3904      	subs	r1, #4
 800293a:	a202      	add	r2, pc, #8	; (adr r2, 8002944 <__clzsi2+0x2c>)
 800293c:	5c10      	ldrb	r0, [r2, r0]
 800293e:	1840      	adds	r0, r0, r1
 8002940:	4770      	bx	lr
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	02020304 	.word	0x02020304
 8002948:	01010101 	.word	0x01010101
	...

08002954 <hex2int>:
//}



uint8_t hex2int(char ch)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	0002      	movs	r2, r0
 800295c:	1dfb      	adds	r3, r7, #7
 800295e:	701a      	strb	r2, [r3, #0]
	if (ch >= '0' && ch <= '9')
 8002960:	1dfb      	adds	r3, r7, #7
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b2f      	cmp	r3, #47	; 0x2f
 8002966:	d908      	bls.n	800297a <hex2int+0x26>
 8002968:	1dfb      	adds	r3, r7, #7
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b39      	cmp	r3, #57	; 0x39
 800296e:	d804      	bhi.n	800297a <hex2int+0x26>
		return ch - '0';
 8002970:	1dfb      	adds	r3, r7, #7
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	3b30      	subs	r3, #48	; 0x30
 8002976:	b2db      	uxtb	r3, r3
 8002978:	e01a      	b.n	80029b0 <hex2int+0x5c>
	if (ch >= 'A' && ch <= 'F')
 800297a:	1dfb      	adds	r3, r7, #7
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b40      	cmp	r3, #64	; 0x40
 8002980:	d908      	bls.n	8002994 <hex2int+0x40>
 8002982:	1dfb      	adds	r3, r7, #7
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b46      	cmp	r3, #70	; 0x46
 8002988:	d804      	bhi.n	8002994 <hex2int+0x40>
		return ch - 'A' + 10;
 800298a:	1dfb      	adds	r3, r7, #7
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	3b37      	subs	r3, #55	; 0x37
 8002990:	b2db      	uxtb	r3, r3
 8002992:	e00d      	b.n	80029b0 <hex2int+0x5c>
	if (ch >= 'a' && ch <= 'f')
 8002994:	1dfb      	adds	r3, r7, #7
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	2b60      	cmp	r3, #96	; 0x60
 800299a:	d908      	bls.n	80029ae <hex2int+0x5a>
 800299c:	1dfb      	adds	r3, r7, #7
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b66      	cmp	r3, #102	; 0x66
 80029a2:	d804      	bhi.n	80029ae <hex2int+0x5a>
		return ch - 'a' + 10;
 80029a4:	1dfb      	adds	r3, r7, #7
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	3b57      	subs	r3, #87	; 0x57
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	e000      	b.n	80029b0 <hex2int+0x5c>
	return -1;
 80029ae:	23ff      	movs	r3, #255	; 0xff
}
 80029b0:	0018      	movs	r0, r3
 80029b2:	46bd      	mov	sp, r7
 80029b4:	b002      	add	sp, #8
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <nmea_parser>:
		crc ^= nmea_data[i];
	}
	return crc;
}
uint8_t* nmea_parser(char *NR,uint8_t responseLenght,uint8_t *checkSum ,uint8_t *rCheckSum)
{
 80029b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ba:	b0c1      	sub	sp, #260	; 0x104
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6178      	str	r0, [r7, #20]
 80029c0:	60fa      	str	r2, [r7, #12]
 80029c2:	60bb      	str	r3, [r7, #8]
 80029c4:	200b      	movs	r0, #11
 80029c6:	2608      	movs	r6, #8
 80029c8:	1983      	adds	r3, r0, r6
 80029ca:	19db      	adds	r3, r3, r7
 80029cc:	1c0a      	adds	r2, r1, #0
 80029ce:	701a      	strb	r2, [r3, #0]
	char (*nmeaResponse)[responseLenght];
 80029d0:	0031      	movs	r1, r6
 80029d2:	1843      	adds	r3, r0, r1
 80029d4:	19db      	adds	r3, r3, r7
 80029d6:	781e      	ldrb	r6, [r3, #0]
 80029d8:	0033      	movs	r3, r6
 80029da:	3b01      	subs	r3, #1
 80029dc:	22d0      	movs	r2, #208	; 0xd0
 80029de:	1852      	adds	r2, r2, r1
 80029e0:	19d2      	adds	r2, r2, r7
 80029e2:	6013      	str	r3, [r2, #0]
 80029e4:	603e      	str	r6, [r7, #0]
 80029e6:	2300      	movs	r3, #0
 80029e8:	607b      	str	r3, [r7, #4]
 80029ea:	6839      	ldr	r1, [r7, #0]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	000b      	movs	r3, r1
 80029f0:	0f5b      	lsrs	r3, r3, #29
 80029f2:	0010      	movs	r0, r2
 80029f4:	00c5      	lsls	r5, r0, #3
 80029f6:	431d      	orrs	r5, r3
 80029f8:	000b      	movs	r3, r1
 80029fa:	00dc      	lsls	r4, r3, #3
	uint8_t gnssCRC = 0;
 80029fc:	23f5      	movs	r3, #245	; 0xf5
 80029fe:	2008      	movs	r0, #8
 8002a00:	181b      	adds	r3, r3, r0
 8002a02:	19db      	adds	r3, r3, r7
 8002a04:	2200      	movs	r2, #0
 8002a06:	701a      	strb	r2, [r3, #0]
	nmeaResponse=NR;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	21cc      	movs	r1, #204	; 0xcc
 8002a0c:	180a      	adds	r2, r1, r0
 8002a0e:	19d2      	adds	r2, r2, r7
 8002a10:	6013      	str	r3, [r2, #0]
	uint8_t QOG = 0xC0;
 8002a12:	23cb      	movs	r3, #203	; 0xcb
 8002a14:	181b      	adds	r3, r3, r0
 8002a16:	19db      	adds	r3, r3, r7
 8002a18:	22c0      	movs	r2, #192	; 0xc0
 8002a1a:	701a      	strb	r2, [r3, #0]
	uint16_t courseStatus = 0x0;
 8002a1c:	23f6      	movs	r3, #246	; 0xf6
 8002a1e:	181b      	adds	r3, r3, r0
 8002a20:	19db      	adds	r3, r3, r7
 8002a22:	2200      	movs	r2, #0
 8002a24:	801a      	strh	r2, [r3, #0]
	static uint8_t GPSInformation[18] = {0};


	char *p1;
	char *p2;
	p1 = strstr(nmeaResponse[GNGGA],"$GNGGA");
 8002a26:	0032      	movs	r2, r6
 8002a28:	000c      	movs	r4, r1
 8002a2a:	180b      	adds	r3, r1, r0
 8002a2c:	19db      	adds	r3, r3, r7
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	189b      	adds	r3, r3, r2
 8002a32:	4ad2      	ldr	r2, [pc, #840]	; (8002d7c <nmea_parser+0x3c4>)
 8002a34:	0011      	movs	r1, r2
 8002a36:	0018      	movs	r0, r3
 8002a38:	f00b fd0d 	bl	800e456 <strstr>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	25c4      	movs	r5, #196	; 0xc4
 8002a40:	2008      	movs	r0, #8
 8002a42:	182a      	adds	r2, r5, r0
 8002a44:	19d2      	adds	r2, r2, r7
 8002a46:	6013      	str	r3, [r2, #0]
	p2 = strstr(nmeaResponse[GNRMC],"$GNRMC");
 8002a48:	4acd      	ldr	r2, [pc, #820]	; (8002d80 <nmea_parser+0x3c8>)
 8002a4a:	1823      	adds	r3, r4, r0
 8002a4c:	19db      	adds	r3, r3, r7
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	0011      	movs	r1, r2
 8002a52:	0018      	movs	r0, r3
 8002a54:	f00b fcff 	bl	800e456 <strstr>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	22c0      	movs	r2, #192	; 0xc0
 8002a5c:	2008      	movs	r0, #8
 8002a5e:	1811      	adds	r1, r2, r0
 8002a60:	19c9      	adds	r1, r1, r7
 8002a62:	600b      	str	r3, [r1, #0]

	if(p1 != NULL && p2 != NULL){
 8002a64:	0001      	movs	r1, r0
 8002a66:	186b      	adds	r3, r5, r1
 8002a68:	19db      	adds	r3, r3, r7
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d101      	bne.n	8002a74 <nmea_parser+0xbc>
 8002a70:	f000 fe98 	bl	80037a4 <nmea_parser+0xdec>
 8002a74:	1853      	adds	r3, r2, r1
 8002a76:	19db      	adds	r3, r3, r7
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <nmea_parser+0xca>
 8002a7e:	f000 fe91 	bl	80037a4 <nmea_parser+0xdec>


		for(uint8_t sen=0;sen<2;sen++){
 8002a82:	23f4      	movs	r3, #244	; 0xf4
 8002a84:	185b      	adds	r3, r3, r1
 8002a86:	19db      	adds	r3, r3, r7
 8002a88:	2200      	movs	r2, #0
 8002a8a:	701a      	strb	r2, [r3, #0]
 8002a8c:	e0d9      	b.n	8002c42 <nmea_parser+0x28a>
			uint8_t recvCrc=0;
 8002a8e:	23bf      	movs	r3, #191	; 0xbf
 8002a90:	2108      	movs	r1, #8
 8002a92:	185b      	adds	r3, r3, r1
 8002a94:	19db      	adds	r3, r3, r7
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]
			char rawData[100];
			memset(rawData,0,sizeof(rawData));
 8002a9a:	2210      	movs	r2, #16
 8002a9c:	000c      	movs	r4, r1
 8002a9e:	1853      	adds	r3, r2, r1
 8002aa0:	19db      	adds	r3, r3, r7
 8002aa2:	2264      	movs	r2, #100	; 0x64
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	f00b fc7d 	bl	800e3a6 <memset>

			char *ind1;
			char *ind2;
			ind1=strchr(nmeaResponse[sen],'$');
 8002aac:	25f4      	movs	r5, #244	; 0xf4
 8002aae:	0021      	movs	r1, r4
 8002ab0:	186b      	adds	r3, r5, r1
 8002ab2:	19db      	adds	r3, r3, r7
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	0032      	movs	r2, r6
 8002ab8:	4353      	muls	r3, r2
 8002aba:	22cc      	movs	r2, #204	; 0xcc
 8002abc:	1850      	adds	r0, r2, r1
 8002abe:	19c1      	adds	r1, r0, r7
 8002ac0:	680a      	ldr	r2, [r1, #0]
 8002ac2:	18d3      	adds	r3, r2, r3
 8002ac4:	2124      	movs	r1, #36	; 0x24
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f00b fca3 	bl	800e412 <strchr>
 8002acc:	0003      	movs	r3, r0
 8002ace:	24b8      	movs	r4, #184	; 0xb8
 8002ad0:	2208      	movs	r2, #8
 8002ad2:	18a1      	adds	r1, r4, r2
 8002ad4:	19c9      	adds	r1, r1, r7
 8002ad6:	600b      	str	r3, [r1, #0]
			ind2=strchr(nmeaResponse[sen],'*');
 8002ad8:	0011      	movs	r1, r2
 8002ada:	186b      	adds	r3, r5, r1
 8002adc:	19db      	adds	r3, r3, r7
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	0032      	movs	r2, r6
 8002ae2:	4353      	muls	r3, r2
 8002ae4:	22cc      	movs	r2, #204	; 0xcc
 8002ae6:	000d      	movs	r5, r1
 8002ae8:	1852      	adds	r2, r2, r1
 8002aea:	19d2      	adds	r2, r2, r7
 8002aec:	6812      	ldr	r2, [r2, #0]
 8002aee:	18d3      	adds	r3, r2, r3
 8002af0:	212a      	movs	r1, #42	; 0x2a
 8002af2:	0018      	movs	r0, r3
 8002af4:	f00b fc8d 	bl	800e412 <strchr>
 8002af8:	0003      	movs	r3, r0
 8002afa:	21b4      	movs	r1, #180	; 0xb4
 8002afc:	194a      	adds	r2, r1, r5
 8002afe:	19d2      	adds	r2, r2, r7
 8002b00:	6013      	str	r3, [r2, #0]

			if(ind1!=NULL && ind2!=NULL){
 8002b02:	1963      	adds	r3, r4, r5
 8002b04:	19da      	adds	r2, r3, r7
 8002b06:	6813      	ldr	r3, [r2, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d100      	bne.n	8002b0e <nmea_parser+0x156>
 8002b0c:	e08a      	b.n	8002c24 <nmea_parser+0x26c>
 8002b0e:	194b      	adds	r3, r1, r5
 8002b10:	19da      	adds	r2, r3, r7
 8002b12:	6813      	ldr	r3, [r2, #0]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d100      	bne.n	8002b1a <nmea_parser+0x162>
 8002b18:	e084      	b.n	8002c24 <nmea_parser+0x26c>
				uint8_t len = ind2-ind1;
 8002b1a:	194b      	adds	r3, r1, r5
 8002b1c:	19da      	adds	r2, r3, r7
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	1963      	adds	r3, r4, r5
 8002b22:	19d8      	adds	r0, r3, r7
 8002b24:	6803      	ldr	r3, [r0, #0]
 8002b26:	1ad2      	subs	r2, r2, r3
 8002b28:	20b3      	movs	r0, #179	; 0xb3
 8002b2a:	002c      	movs	r4, r5
 8002b2c:	1903      	adds	r3, r0, r4
 8002b2e:	19db      	adds	r3, r3, r7
 8002b30:	701a      	strb	r2, [r3, #0]
				gnssCRC = 0;
 8002b32:	22f5      	movs	r2, #245	; 0xf5
 8002b34:	0020      	movs	r0, r4
 8002b36:	1813      	adds	r3, r2, r0
 8002b38:	19db      	adds	r3, r3, r7
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	701a      	strb	r2, [r3, #0]
				recvCrc = hex2int(*(ind2+2)) | hex2int(*(ind2+1)) <<4;
 8002b3e:	000d      	movs	r5, r1
 8002b40:	180b      	adds	r3, r1, r0
 8002b42:	19da      	adds	r2, r3, r7
 8002b44:	6813      	ldr	r3, [r2, #0]
 8002b46:	3302      	adds	r3, #2
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f7ff ff02 	bl	8002954 <hex2int>
 8002b50:	0003      	movs	r3, r0
 8002b52:	b25c      	sxtb	r4, r3
 8002b54:	2108      	movs	r1, #8
 8002b56:	186b      	adds	r3, r5, r1
 8002b58:	19da      	adds	r2, r3, r7
 8002b5a:	6813      	ldr	r3, [r2, #0]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	0018      	movs	r0, r3
 8002b62:	f7ff fef7 	bl	8002954 <hex2int>
 8002b66:	0003      	movs	r3, r0
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	b25b      	sxtb	r3, r3
 8002b6c:	4323      	orrs	r3, r4
 8002b6e:	b25a      	sxtb	r2, r3
 8002b70:	23bf      	movs	r3, #191	; 0xbf
 8002b72:	2108      	movs	r1, #8
 8002b74:	185b      	adds	r3, r3, r1
 8002b76:	19db      	adds	r3, r3, r7
 8002b78:	701a      	strb	r2, [r3, #0]
				for(uint8_t i=0;i<len-1;i++){
 8002b7a:	23f3      	movs	r3, #243	; 0xf3
 8002b7c:	185b      	adds	r3, r3, r1
 8002b7e:	19db      	adds	r3, r3, r7
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
 8002b84:	e02b      	b.n	8002bde <nmea_parser+0x226>
					rawData[i]=*(ind1+1+i);
 8002b86:	20f3      	movs	r0, #243	; 0xf3
 8002b88:	2108      	movs	r1, #8
 8002b8a:	1843      	adds	r3, r0, r1
 8002b8c:	19db      	adds	r3, r3, r7
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	3301      	adds	r3, #1
 8002b92:	22b8      	movs	r2, #184	; 0xb8
 8002b94:	1852      	adds	r2, r2, r1
 8002b96:	19d2      	adds	r2, r2, r7
 8002b98:	6812      	ldr	r2, [r2, #0]
 8002b9a:	18d2      	adds	r2, r2, r3
 8002b9c:	000d      	movs	r5, r1
 8002b9e:	1943      	adds	r3, r0, r5
 8002ba0:	19db      	adds	r3, r3, r7
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	7811      	ldrb	r1, [r2, #0]
 8002ba6:	2410      	movs	r4, #16
 8002ba8:	1962      	adds	r2, r4, r5
 8002baa:	19d2      	adds	r2, r2, r7
 8002bac:	54d1      	strb	r1, [r2, r3]
					gnssCRC ^= rawData[i];
 8002bae:	0029      	movs	r1, r5
 8002bb0:	1843      	adds	r3, r0, r1
 8002bb2:	19db      	adds	r3, r3, r7
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	000d      	movs	r5, r1
 8002bb8:	1862      	adds	r2, r4, r1
 8002bba:	19d2      	adds	r2, r2, r7
 8002bbc:	5cd1      	ldrb	r1, [r2, r3]
 8002bbe:	22f5      	movs	r2, #245	; 0xf5
 8002bc0:	002c      	movs	r4, r5
 8002bc2:	1913      	adds	r3, r2, r4
 8002bc4:	19db      	adds	r3, r3, r7
 8002bc6:	1912      	adds	r2, r2, r4
 8002bc8:	19d2      	adds	r2, r2, r7
 8002bca:	7812      	ldrb	r2, [r2, #0]
 8002bcc:	404a      	eors	r2, r1
 8002bce:	701a      	strb	r2, [r3, #0]
				for(uint8_t i=0;i<len-1;i++){
 8002bd0:	1903      	adds	r3, r0, r4
 8002bd2:	19db      	adds	r3, r3, r7
 8002bd4:	781a      	ldrb	r2, [r3, #0]
 8002bd6:	1903      	adds	r3, r0, r4
 8002bd8:	19db      	adds	r3, r3, r7
 8002bda:	3201      	adds	r2, #1
 8002bdc:	701a      	strb	r2, [r3, #0]
 8002bde:	23f3      	movs	r3, #243	; 0xf3
 8002be0:	2008      	movs	r0, #8
 8002be2:	181b      	adds	r3, r3, r0
 8002be4:	19db      	adds	r3, r3, r7
 8002be6:	781a      	ldrb	r2, [r3, #0]
 8002be8:	23b3      	movs	r3, #179	; 0xb3
 8002bea:	181b      	adds	r3, r3, r0
 8002bec:	19db      	adds	r3, r3, r7
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	dbc7      	blt.n	8002b86 <nmea_parser+0x1ce>

				}
				*checkSum = gnssCRC;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	21f5      	movs	r1, #245	; 0xf5
 8002bfa:	0004      	movs	r4, r0
 8002bfc:	190a      	adds	r2, r1, r4
 8002bfe:	19d2      	adds	r2, r2, r7
 8002c00:	7812      	ldrb	r2, [r2, #0]
 8002c02:	701a      	strb	r2, [r3, #0]
				*rCheckSum = recvCrc;
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	20bf      	movs	r0, #191	; 0xbf
 8002c08:	1902      	adds	r2, r0, r4
 8002c0a:	19d2      	adds	r2, r2, r7
 8002c0c:	7812      	ldrb	r2, [r2, #0]
 8002c0e:	701a      	strb	r2, [r3, #0]
			if(ind1!=NULL && ind2!=NULL){
 8002c10:	46c0      	nop			; (mov r8, r8)
			}
			else{
				return NULL;
			}
			if(recvCrc != gnssCRC){
 8002c12:	1903      	adds	r3, r0, r4
 8002c14:	19da      	adds	r2, r3, r7
 8002c16:	190b      	adds	r3, r1, r4
 8002c18:	19db      	adds	r3, r3, r7
 8002c1a:	7812      	ldrb	r2, [r2, #0]
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d006      	beq.n	8002c30 <nmea_parser+0x278>
 8002c22:	e002      	b.n	8002c2a <nmea_parser+0x272>
				return NULL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	f000 fdc1 	bl	80037ac <nmea_parser+0xdf4>
				return NULL;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	f000 fdbe 	bl	80037ac <nmea_parser+0xdf4>
		for(uint8_t sen=0;sen<2;sen++){
 8002c30:	21f4      	movs	r1, #244	; 0xf4
 8002c32:	2008      	movs	r0, #8
 8002c34:	180b      	adds	r3, r1, r0
 8002c36:	19db      	adds	r3, r3, r7
 8002c38:	781a      	ldrb	r2, [r3, #0]
 8002c3a:	180b      	adds	r3, r1, r0
 8002c3c:	19db      	adds	r3, r3, r7
 8002c3e:	3201      	adds	r2, #1
 8002c40:	701a      	strb	r2, [r3, #0]
 8002c42:	23f4      	movs	r3, #244	; 0xf4
 8002c44:	2108      	movs	r1, #8
 8002c46:	185b      	adds	r3, r3, r1
 8002c48:	19db      	adds	r3, r3, r7
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d800      	bhi.n	8002c52 <nmea_parser+0x29a>
 8002c50:	e71d      	b.n	8002a8e <nmea_parser+0xd6>
		// }

		//data is valid. go on
		uint8_t GNGGAComma[15];
		uint8_t GNRMCComma[15];
		memset(GNGGAComma, 0, sizeof(GNGGAComma)); // for automatically-allocated arrays
 8002c52:	23a4      	movs	r3, #164	; 0xa4
 8002c54:	000c      	movs	r4, r1
 8002c56:	191b      	adds	r3, r3, r4
 8002c58:	19db      	adds	r3, r3, r7
 8002c5a:	220f      	movs	r2, #15
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	0018      	movs	r0, r3
 8002c60:	f00b fba1 	bl	800e3a6 <memset>
		memset(GNRMCComma, 0, sizeof(GNRMCComma)); // for automatically-allocated arrays
 8002c64:	2394      	movs	r3, #148	; 0x94
 8002c66:	191b      	adds	r3, r3, r4
 8002c68:	19db      	adds	r3, r3, r7
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f00b fb99 	bl	800e3a6 <memset>


		uint8_t GNGGACInd=0;
 8002c74:	23f2      	movs	r3, #242	; 0xf2
 8002c76:	0021      	movs	r1, r4
 8002c78:	185b      	adds	r3, r3, r1
 8002c7a:	19db      	adds	r3, r3, r7
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
		uint8_t GNRMCCInd=0;
 8002c80:	23f1      	movs	r3, #241	; 0xf1
 8002c82:	185b      	adds	r3, r3, r1
 8002c84:	19db      	adds	r3, r3, r7
 8002c86:	2200      	movs	r2, #0
 8002c88:	701a      	strb	r2, [r3, #0]
		uint32_t latitude;
		uint32_t longitude;
		uint8_t tempDataIndex = 0;
 8002c8a:	23e7      	movs	r3, #231	; 0xe7
 8002c8c:	185b      	adds	r3, r3, r1
 8002c8e:	19db      	adds	r3, r3, r7
 8002c90:	2200      	movs	r2, #0
 8002c92:	701a      	strb	r2, [r3, #0]




		//-------store all parameter's comma
		for(uint8_t i=0;i<responseLenght;i++ ){
 8002c94:	23e6      	movs	r3, #230	; 0xe6
 8002c96:	185b      	adds	r3, r3, r1
 8002c98:	19db      	adds	r3, r3, r7
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	e048      	b.n	8002d32 <nmea_parser+0x37a>
			if(nmeaResponse[GNGGA][i]==44){
 8002ca0:	0032      	movs	r2, r6
 8002ca2:	23cc      	movs	r3, #204	; 0xcc
 8002ca4:	2408      	movs	r4, #8
 8002ca6:	191b      	adds	r3, r3, r4
 8002ca8:	19db      	adds	r3, r3, r7
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	189a      	adds	r2, r3, r2
 8002cae:	21e6      	movs	r1, #230	; 0xe6
 8002cb0:	190b      	adds	r3, r1, r4
 8002cb2:	19db      	adds	r3, r3, r7
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	5cd3      	ldrb	r3, [r2, r3]
 8002cb8:	2b2c      	cmp	r3, #44	; 0x2c
 8002cba:	d112      	bne.n	8002ce2 <nmea_parser+0x32a>
				GNGGAComma[GNGGACInd]=i;
 8002cbc:	20f2      	movs	r0, #242	; 0xf2
 8002cbe:	1903      	adds	r3, r0, r4
 8002cc0:	19db      	adds	r3, r3, r7
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	22a4      	movs	r2, #164	; 0xa4
 8002cc6:	1912      	adds	r2, r2, r4
 8002cc8:	19d2      	adds	r2, r2, r7
 8002cca:	1909      	adds	r1, r1, r4
 8002ccc:	19c9      	adds	r1, r1, r7
 8002cce:	7809      	ldrb	r1, [r1, #0]
 8002cd0:	54d1      	strb	r1, [r2, r3]
				GNGGACInd++;
 8002cd2:	0021      	movs	r1, r4
 8002cd4:	1843      	adds	r3, r0, r1
 8002cd6:	19db      	adds	r3, r3, r7
 8002cd8:	781a      	ldrb	r2, [r3, #0]
 8002cda:	1843      	adds	r3, r0, r1
 8002cdc:	19db      	adds	r3, r3, r7
 8002cde:	3201      	adds	r2, #1
 8002ce0:	701a      	strb	r2, [r3, #0]
			}
			if(nmeaResponse[GNRMC][i]==44){
 8002ce2:	21e6      	movs	r1, #230	; 0xe6
 8002ce4:	2408      	movs	r4, #8
 8002ce6:	190b      	adds	r3, r1, r4
 8002ce8:	19db      	adds	r3, r3, r7
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	22cc      	movs	r2, #204	; 0xcc
 8002cee:	1912      	adds	r2, r2, r4
 8002cf0:	19d2      	adds	r2, r2, r7
 8002cf2:	6812      	ldr	r2, [r2, #0]
 8002cf4:	5cd3      	ldrb	r3, [r2, r3]
 8002cf6:	2b2c      	cmp	r3, #44	; 0x2c
 8002cf8:	d112      	bne.n	8002d20 <nmea_parser+0x368>
				GNRMCComma[GNRMCCInd]=i;
 8002cfa:	20f1      	movs	r0, #241	; 0xf1
 8002cfc:	1903      	adds	r3, r0, r4
 8002cfe:	19db      	adds	r3, r3, r7
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	2294      	movs	r2, #148	; 0x94
 8002d04:	1912      	adds	r2, r2, r4
 8002d06:	19d2      	adds	r2, r2, r7
 8002d08:	1909      	adds	r1, r1, r4
 8002d0a:	19c9      	adds	r1, r1, r7
 8002d0c:	7809      	ldrb	r1, [r1, #0]
 8002d0e:	54d1      	strb	r1, [r2, r3]
				GNRMCCInd++;
 8002d10:	0021      	movs	r1, r4
 8002d12:	1843      	adds	r3, r0, r1
 8002d14:	19db      	adds	r3, r3, r7
 8002d16:	781a      	ldrb	r2, [r3, #0]
 8002d18:	1843      	adds	r3, r0, r1
 8002d1a:	19db      	adds	r3, r3, r7
 8002d1c:	3201      	adds	r2, #1
 8002d1e:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0;i<responseLenght;i++ ){
 8002d20:	21e6      	movs	r1, #230	; 0xe6
 8002d22:	2008      	movs	r0, #8
 8002d24:	180b      	adds	r3, r1, r0
 8002d26:	19db      	adds	r3, r3, r7
 8002d28:	781a      	ldrb	r2, [r3, #0]
 8002d2a:	180b      	adds	r3, r1, r0
 8002d2c:	19db      	adds	r3, r3, r7
 8002d2e:	3201      	adds	r2, #1
 8002d30:	701a      	strb	r2, [r3, #0]
 8002d32:	23e6      	movs	r3, #230	; 0xe6
 8002d34:	2108      	movs	r1, #8
 8002d36:	185b      	adds	r3, r3, r1
 8002d38:	19da      	adds	r2, r3, r7
 8002d3a:	230b      	movs	r3, #11
 8002d3c:	185b      	adds	r3, r3, r1
 8002d3e:	19db      	adds	r3, r3, r7
 8002d40:	7812      	ldrb	r2, [r2, #0]
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d3ab      	bcc.n	8002ca0 <nmea_parser+0x2e8>
			}
		}

		//------------------------Time and date Stamp------------------------------------
		memset(tempData,0,sizeof(tempData));
 8002d48:	2384      	movs	r3, #132	; 0x84
 8002d4a:	000c      	movs	r4, r1
 8002d4c:	185b      	adds	r3, r3, r1
 8002d4e:	19db      	adds	r3, r3, r7
 8002d50:	220f      	movs	r2, #15
 8002d52:	2100      	movs	r1, #0
 8002d54:	0018      	movs	r0, r3
 8002d56:	f00b fb26 	bl	800e3a6 <memset>
		tempDataIndex = 0;
 8002d5a:	23e7      	movs	r3, #231	; 0xe7
 8002d5c:	0021      	movs	r1, r4
 8002d5e:	185b      	adds	r3, r3, r1
 8002d60:	19db      	adds	r3, r3, r7
 8002d62:	2200      	movs	r2, #0
 8002d64:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[8]+1;x<GNRMCComma[9];x++){
 8002d66:	2394      	movs	r3, #148	; 0x94
 8002d68:	185b      	adds	r3, r3, r1
 8002d6a:	19db      	adds	r3, r3, r7
 8002d6c:	7a1a      	ldrb	r2, [r3, #8]
 8002d6e:	23e5      	movs	r3, #229	; 0xe5
 8002d70:	185b      	adds	r3, r3, r1
 8002d72:	19db      	adds	r3, r3, r7
 8002d74:	3201      	adds	r2, #1
 8002d76:	701a      	strb	r2, [r3, #0]
 8002d78:	e025      	b.n	8002dc6 <nmea_parser+0x40e>
 8002d7a:	46c0      	nop			; (mov r8, r8)
 8002d7c:	08012840 	.word	0x08012840
 8002d80:	08012848 	.word	0x08012848
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 8002d84:	20e5      	movs	r0, #229	; 0xe5
 8002d86:	2508      	movs	r5, #8
 8002d88:	1943      	adds	r3, r0, r5
 8002d8a:	19db      	adds	r3, r3, r7
 8002d8c:	781a      	ldrb	r2, [r3, #0]
 8002d8e:	24e7      	movs	r4, #231	; 0xe7
 8002d90:	1963      	adds	r3, r4, r5
 8002d92:	19db      	adds	r3, r3, r7
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	21cc      	movs	r1, #204	; 0xcc
 8002d98:	1949      	adds	r1, r1, r5
 8002d9a:	19c9      	adds	r1, r1, r7
 8002d9c:	6809      	ldr	r1, [r1, #0]
 8002d9e:	5c89      	ldrb	r1, [r1, r2]
 8002da0:	2284      	movs	r2, #132	; 0x84
 8002da2:	1952      	adds	r2, r2, r5
 8002da4:	19d2      	adds	r2, r2, r7
 8002da6:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 8002da8:	0029      	movs	r1, r5
 8002daa:	1863      	adds	r3, r4, r1
 8002dac:	19db      	adds	r3, r3, r7
 8002dae:	781a      	ldrb	r2, [r3, #0]
 8002db0:	1863      	adds	r3, r4, r1
 8002db2:	19db      	adds	r3, r3, r7
 8002db4:	3201      	adds	r2, #1
 8002db6:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[8]+1;x<GNRMCComma[9];x++){
 8002db8:	1843      	adds	r3, r0, r1
 8002dba:	19db      	adds	r3, r3, r7
 8002dbc:	781a      	ldrb	r2, [r3, #0]
 8002dbe:	1843      	adds	r3, r0, r1
 8002dc0:	19db      	adds	r3, r3, r7
 8002dc2:	3201      	adds	r2, #1
 8002dc4:	701a      	strb	r2, [r3, #0]
 8002dc6:	2394      	movs	r3, #148	; 0x94
 8002dc8:	2008      	movs	r0, #8
 8002dca:	181b      	adds	r3, r3, r0
 8002dcc:	19db      	adds	r3, r3, r7
 8002dce:	7a5b      	ldrb	r3, [r3, #9]
 8002dd0:	22e5      	movs	r2, #229	; 0xe5
 8002dd2:	1812      	adds	r2, r2, r0
 8002dd4:	19d2      	adds	r2, r2, r7
 8002dd6:	7812      	ldrb	r2, [r2, #0]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d3d3      	bcc.n	8002d84 <nmea_parser+0x3cc>
		}
		char tempData2[4];

		//Year (1 byte)
		memset(tempData2,0,sizeof(tempData2));
 8002ddc:	2480      	movs	r4, #128	; 0x80
 8002dde:	1823      	adds	r3, r4, r0
 8002de0:	19db      	adds	r3, r3, r7
 8002de2:	2204      	movs	r2, #4
 8002de4:	2100      	movs	r1, #0
 8002de6:	0018      	movs	r0, r3
 8002de8:	f00b fadd 	bl	800e3a6 <memset>
		tempData2[0]=tempData[4];
 8002dec:	2584      	movs	r5, #132	; 0x84
 8002dee:	2008      	movs	r0, #8
 8002df0:	182b      	adds	r3, r5, r0
 8002df2:	19db      	adds	r3, r3, r7
 8002df4:	791a      	ldrb	r2, [r3, #4]
 8002df6:	0021      	movs	r1, r4
 8002df8:	180b      	adds	r3, r1, r0
 8002dfa:	19db      	adds	r3, r3, r7
 8002dfc:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[5];
 8002dfe:	182b      	adds	r3, r5, r0
 8002e00:	19db      	adds	r3, r3, r7
 8002e02:	795a      	ldrb	r2, [r3, #5]
 8002e04:	000c      	movs	r4, r1
 8002e06:	1823      	adds	r3, r4, r0
 8002e08:	19db      	adds	r3, r3, r7
 8002e0a:	705a      	strb	r2, [r3, #1]
		GPSInformation[0] = (uint8_t)atoi(tempData2);
 8002e0c:	1823      	adds	r3, r4, r0
 8002e0e:	19db      	adds	r3, r3, r7
 8002e10:	0018      	movs	r0, r3
 8002e12:	f00b fa69 	bl	800e2e8 <atoi>
 8002e16:	0003      	movs	r3, r0
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	4bd8      	ldr	r3, [pc, #864]	; (800317c <nmea_parser+0x7c4>)
 8002e1c:	701a      	strb	r2, [r3, #0]

		//month (1 byte)
		memset(tempData2,0,sizeof(tempData2));
 8002e1e:	2008      	movs	r0, #8
 8002e20:	1823      	adds	r3, r4, r0
 8002e22:	19db      	adds	r3, r3, r7
 8002e24:	2204      	movs	r2, #4
 8002e26:	2100      	movs	r1, #0
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f00b fabc 	bl	800e3a6 <memset>
		tempData2[0]=tempData[2];
 8002e2e:	2008      	movs	r0, #8
 8002e30:	182b      	adds	r3, r5, r0
 8002e32:	19db      	adds	r3, r3, r7
 8002e34:	789a      	ldrb	r2, [r3, #2]
 8002e36:	0021      	movs	r1, r4
 8002e38:	180b      	adds	r3, r1, r0
 8002e3a:	19db      	adds	r3, r3, r7
 8002e3c:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[3];
 8002e3e:	182b      	adds	r3, r5, r0
 8002e40:	19db      	adds	r3, r3, r7
 8002e42:	78da      	ldrb	r2, [r3, #3]
 8002e44:	000c      	movs	r4, r1
 8002e46:	1823      	adds	r3, r4, r0
 8002e48:	19db      	adds	r3, r3, r7
 8002e4a:	705a      	strb	r2, [r3, #1]
		GPSInformation[1] = atoi(tempData2);
 8002e4c:	1823      	adds	r3, r4, r0
 8002e4e:	19db      	adds	r3, r3, r7
 8002e50:	0018      	movs	r0, r3
 8002e52:	f00b fa49 	bl	800e2e8 <atoi>
 8002e56:	0003      	movs	r3, r0
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	4bc8      	ldr	r3, [pc, #800]	; (800317c <nmea_parser+0x7c4>)
 8002e5c:	705a      	strb	r2, [r3, #1]
		//day (1 byte)
		memset(tempData2,0,sizeof(tempData2));
 8002e5e:	2008      	movs	r0, #8
 8002e60:	1823      	adds	r3, r4, r0
 8002e62:	19db      	adds	r3, r3, r7
 8002e64:	2204      	movs	r2, #4
 8002e66:	2100      	movs	r1, #0
 8002e68:	0018      	movs	r0, r3
 8002e6a:	f00b fa9c 	bl	800e3a6 <memset>
		tempData2[0]=tempData[0];
 8002e6e:	2008      	movs	r0, #8
 8002e70:	182b      	adds	r3, r5, r0
 8002e72:	19db      	adds	r3, r3, r7
 8002e74:	781a      	ldrb	r2, [r3, #0]
 8002e76:	0021      	movs	r1, r4
 8002e78:	0004      	movs	r4, r0
 8002e7a:	190b      	adds	r3, r1, r4
 8002e7c:	19db      	adds	r3, r3, r7
 8002e7e:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[1];
 8002e80:	192b      	adds	r3, r5, r4
 8002e82:	19db      	adds	r3, r3, r7
 8002e84:	785a      	ldrb	r2, [r3, #1]
 8002e86:	190b      	adds	r3, r1, r4
 8002e88:	19db      	adds	r3, r3, r7
 8002e8a:	705a      	strb	r2, [r3, #1]
		GPSInformation[2] = atoi(tempData2);
 8002e8c:	190b      	adds	r3, r1, r4
 8002e8e:	19db      	adds	r3, r3, r7
 8002e90:	0018      	movs	r0, r3
 8002e92:	f00b fa29 	bl	800e2e8 <atoi>
 8002e96:	0003      	movs	r3, r0
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	4bb8      	ldr	r3, [pc, #736]	; (800317c <nmea_parser+0x7c4>)
 8002e9c:	709a      	strb	r2, [r3, #2]

		memset(tempData,0,sizeof(tempData));
 8002e9e:	192b      	adds	r3, r5, r4
 8002ea0:	19db      	adds	r3, r3, r7
 8002ea2:	220f      	movs	r2, #15
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f00b fa7d 	bl	800e3a6 <memset>
		tempDataIndex = 0;
 8002eac:	22e7      	movs	r2, #231	; 0xe7
 8002eae:	1913      	adds	r3, r2, r4
 8002eb0:	19db      	adds	r3, r3, r7
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[0]+1;x<GNRMCComma[1]-4;x++){
 8002eb6:	2394      	movs	r3, #148	; 0x94
 8002eb8:	191b      	adds	r3, r3, r4
 8002eba:	19db      	adds	r3, r3, r7
 8002ebc:	781a      	ldrb	r2, [r3, #0]
 8002ebe:	23e4      	movs	r3, #228	; 0xe4
 8002ec0:	191b      	adds	r3, r3, r4
 8002ec2:	19db      	adds	r3, r3, r7
 8002ec4:	3201      	adds	r2, #1
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	e020      	b.n	8002f0c <nmea_parser+0x554>
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 8002eca:	20e4      	movs	r0, #228	; 0xe4
 8002ecc:	2508      	movs	r5, #8
 8002ece:	1943      	adds	r3, r0, r5
 8002ed0:	19db      	adds	r3, r3, r7
 8002ed2:	781a      	ldrb	r2, [r3, #0]
 8002ed4:	24e7      	movs	r4, #231	; 0xe7
 8002ed6:	1963      	adds	r3, r4, r5
 8002ed8:	19db      	adds	r3, r3, r7
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	21cc      	movs	r1, #204	; 0xcc
 8002ede:	1949      	adds	r1, r1, r5
 8002ee0:	19c9      	adds	r1, r1, r7
 8002ee2:	6809      	ldr	r1, [r1, #0]
 8002ee4:	5c89      	ldrb	r1, [r1, r2]
 8002ee6:	2284      	movs	r2, #132	; 0x84
 8002ee8:	1952      	adds	r2, r2, r5
 8002eea:	19d2      	adds	r2, r2, r7
 8002eec:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 8002eee:	0029      	movs	r1, r5
 8002ef0:	1863      	adds	r3, r4, r1
 8002ef2:	19db      	adds	r3, r3, r7
 8002ef4:	781a      	ldrb	r2, [r3, #0]
 8002ef6:	1863      	adds	r3, r4, r1
 8002ef8:	19db      	adds	r3, r3, r7
 8002efa:	3201      	adds	r2, #1
 8002efc:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[0]+1;x<GNRMCComma[1]-4;x++){
 8002efe:	1843      	adds	r3, r0, r1
 8002f00:	19db      	adds	r3, r3, r7
 8002f02:	781a      	ldrb	r2, [r3, #0]
 8002f04:	1843      	adds	r3, r0, r1
 8002f06:	19db      	adds	r3, r3, r7
 8002f08:	3201      	adds	r2, #1
 8002f0a:	701a      	strb	r2, [r3, #0]
 8002f0c:	23e4      	movs	r3, #228	; 0xe4
 8002f0e:	2108      	movs	r1, #8
 8002f10:	185b      	adds	r3, r3, r1
 8002f12:	19db      	adds	r3, r3, r7
 8002f14:	781a      	ldrb	r2, [r3, #0]
 8002f16:	2394      	movs	r3, #148	; 0x94
 8002f18:	185b      	adds	r3, r3, r1
 8002f1a:	19db      	adds	r3, r3, r7
 8002f1c:	785b      	ldrb	r3, [r3, #1]
 8002f1e:	3b04      	subs	r3, #4
 8002f20:	429a      	cmp	r2, r3
 8002f22:	dbd2      	blt.n	8002eca <nmea_parser+0x512>
		}
		//hour(1 byte)
		memset(tempData2,0,sizeof(tempData2));
 8002f24:	2480      	movs	r4, #128	; 0x80
 8002f26:	1863      	adds	r3, r4, r1
 8002f28:	19db      	adds	r3, r3, r7
 8002f2a:	2204      	movs	r2, #4
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f00b fa39 	bl	800e3a6 <memset>
		tempData2[0]=tempData[0];
 8002f34:	2584      	movs	r5, #132	; 0x84
 8002f36:	2008      	movs	r0, #8
 8002f38:	182b      	adds	r3, r5, r0
 8002f3a:	19db      	adds	r3, r3, r7
 8002f3c:	781a      	ldrb	r2, [r3, #0]
 8002f3e:	0021      	movs	r1, r4
 8002f40:	180b      	adds	r3, r1, r0
 8002f42:	19db      	adds	r3, r3, r7
 8002f44:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[1];
 8002f46:	182b      	adds	r3, r5, r0
 8002f48:	19db      	adds	r3, r3, r7
 8002f4a:	785a      	ldrb	r2, [r3, #1]
 8002f4c:	000c      	movs	r4, r1
 8002f4e:	1823      	adds	r3, r4, r0
 8002f50:	19db      	adds	r3, r3, r7
 8002f52:	705a      	strb	r2, [r3, #1]
		GPSInformation[3] = (uint8_t)atoi(tempData2);
 8002f54:	1823      	adds	r3, r4, r0
 8002f56:	19db      	adds	r3, r3, r7
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f00b f9c5 	bl	800e2e8 <atoi>
 8002f5e:	0003      	movs	r3, r0
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	4b86      	ldr	r3, [pc, #536]	; (800317c <nmea_parser+0x7c4>)
 8002f64:	70da      	strb	r2, [r3, #3]
		//minutes(1 byte)
		memset(tempData2,0,sizeof(tempData2));
 8002f66:	2008      	movs	r0, #8
 8002f68:	1823      	adds	r3, r4, r0
 8002f6a:	19db      	adds	r3, r3, r7
 8002f6c:	2204      	movs	r2, #4
 8002f6e:	2100      	movs	r1, #0
 8002f70:	0018      	movs	r0, r3
 8002f72:	f00b fa18 	bl	800e3a6 <memset>
		tempData2[0]=tempData[2];
 8002f76:	2008      	movs	r0, #8
 8002f78:	182b      	adds	r3, r5, r0
 8002f7a:	19db      	adds	r3, r3, r7
 8002f7c:	789a      	ldrb	r2, [r3, #2]
 8002f7e:	0021      	movs	r1, r4
 8002f80:	180b      	adds	r3, r1, r0
 8002f82:	19db      	adds	r3, r3, r7
 8002f84:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[3];
 8002f86:	182b      	adds	r3, r5, r0
 8002f88:	19db      	adds	r3, r3, r7
 8002f8a:	78da      	ldrb	r2, [r3, #3]
 8002f8c:	000c      	movs	r4, r1
 8002f8e:	1823      	adds	r3, r4, r0
 8002f90:	19db      	adds	r3, r3, r7
 8002f92:	705a      	strb	r2, [r3, #1]
		GPSInformation[4] = (uint8_t)atoi(tempData2);
 8002f94:	1823      	adds	r3, r4, r0
 8002f96:	19db      	adds	r3, r3, r7
 8002f98:	0018      	movs	r0, r3
 8002f9a:	f00b f9a5 	bl	800e2e8 <atoi>
 8002f9e:	0003      	movs	r3, r0
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	4b76      	ldr	r3, [pc, #472]	; (800317c <nmea_parser+0x7c4>)
 8002fa4:	711a      	strb	r2, [r3, #4]
		//seconds(1 byte)
		memset(tempData2,0,sizeof(tempData2));
 8002fa6:	2008      	movs	r0, #8
 8002fa8:	1823      	adds	r3, r4, r0
 8002faa:	19db      	adds	r3, r3, r7
 8002fac:	2204      	movs	r2, #4
 8002fae:	2100      	movs	r1, #0
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f00b f9f8 	bl	800e3a6 <memset>
		tempData2[0]=tempData[4];
 8002fb6:	2008      	movs	r0, #8
 8002fb8:	182b      	adds	r3, r5, r0
 8002fba:	19db      	adds	r3, r3, r7
 8002fbc:	791a      	ldrb	r2, [r3, #4]
 8002fbe:	0021      	movs	r1, r4
 8002fc0:	0004      	movs	r4, r0
 8002fc2:	190b      	adds	r3, r1, r4
 8002fc4:	19db      	adds	r3, r3, r7
 8002fc6:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[5];
 8002fc8:	192b      	adds	r3, r5, r4
 8002fca:	19db      	adds	r3, r3, r7
 8002fcc:	795a      	ldrb	r2, [r3, #5]
 8002fce:	190b      	adds	r3, r1, r4
 8002fd0:	19db      	adds	r3, r3, r7
 8002fd2:	705a      	strb	r2, [r3, #1]
		GPSInformation[5] = (uint8_t)atoi(tempData2);
 8002fd4:	190b      	adds	r3, r1, r4
 8002fd6:	19db      	adds	r3, r3, r7
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f00b f985 	bl	800e2e8 <atoi>
 8002fde:	0003      	movs	r3, r0
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	4b66      	ldr	r3, [pc, #408]	; (800317c <nmea_parser+0x7c4>)
 8002fe4:	715a      	strb	r2, [r3, #5]
		//--------------------------------time/date stamp end-------------------------------------------------

		//-----Quantity of GPS information satellites(1 byte, left 4 bit for gps info len, right 4 bit for qty of sats)
		memset(tempData,0,sizeof(tempData));
 8002fe6:	192b      	adds	r3, r5, r4
 8002fe8:	19db      	adds	r3, r3, r7
 8002fea:	220f      	movs	r2, #15
 8002fec:	2100      	movs	r1, #0
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f00b f9d9 	bl	800e3a6 <memset>
		tempDataIndex = 0;
 8002ff4:	23e7      	movs	r3, #231	; 0xe7
 8002ff6:	191b      	adds	r3, r3, r4
 8002ff8:	19db      	adds	r3, r3, r7
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNGGAComma[6]+1;x<GNGGAComma[7];x++){
 8002ffe:	23a4      	movs	r3, #164	; 0xa4
 8003000:	191b      	adds	r3, r3, r4
 8003002:	19db      	adds	r3, r3, r7
 8003004:	799a      	ldrb	r2, [r3, #6]
 8003006:	23e3      	movs	r3, #227	; 0xe3
 8003008:	191b      	adds	r3, r3, r4
 800300a:	19db      	adds	r3, r3, r7
 800300c:	3201      	adds	r2, #1
 800300e:	701a      	strb	r2, [r3, #0]
 8003010:	e022      	b.n	8003058 <nmea_parser+0x6a0>
			tempData[tempDataIndex] = nmeaResponse[GNGGA][x];
 8003012:	0032      	movs	r2, r6
 8003014:	23cc      	movs	r3, #204	; 0xcc
 8003016:	2508      	movs	r5, #8
 8003018:	195b      	adds	r3, r3, r5
 800301a:	19db      	adds	r3, r3, r7
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	1899      	adds	r1, r3, r2
 8003020:	20e3      	movs	r0, #227	; 0xe3
 8003022:	1943      	adds	r3, r0, r5
 8003024:	19db      	adds	r3, r3, r7
 8003026:	781a      	ldrb	r2, [r3, #0]
 8003028:	24e7      	movs	r4, #231	; 0xe7
 800302a:	1963      	adds	r3, r4, r5
 800302c:	19db      	adds	r3, r3, r7
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	5c89      	ldrb	r1, [r1, r2]
 8003032:	2284      	movs	r2, #132	; 0x84
 8003034:	1952      	adds	r2, r2, r5
 8003036:	19d2      	adds	r2, r2, r7
 8003038:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 800303a:	0029      	movs	r1, r5
 800303c:	1863      	adds	r3, r4, r1
 800303e:	19db      	adds	r3, r3, r7
 8003040:	781a      	ldrb	r2, [r3, #0]
 8003042:	1863      	adds	r3, r4, r1
 8003044:	19db      	adds	r3, r3, r7
 8003046:	3201      	adds	r2, #1
 8003048:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNGGAComma[6]+1;x<GNGGAComma[7];x++){
 800304a:	1843      	adds	r3, r0, r1
 800304c:	19db      	adds	r3, r3, r7
 800304e:	781a      	ldrb	r2, [r3, #0]
 8003050:	1843      	adds	r3, r0, r1
 8003052:	19db      	adds	r3, r3, r7
 8003054:	3201      	adds	r2, #1
 8003056:	701a      	strb	r2, [r3, #0]
 8003058:	23a4      	movs	r3, #164	; 0xa4
 800305a:	2508      	movs	r5, #8
 800305c:	195b      	adds	r3, r3, r5
 800305e:	19db      	adds	r3, r3, r7
 8003060:	79db      	ldrb	r3, [r3, #7]
 8003062:	22e3      	movs	r2, #227	; 0xe3
 8003064:	1952      	adds	r2, r2, r5
 8003066:	19d2      	adds	r2, r2, r7
 8003068:	7812      	ldrb	r2, [r2, #0]
 800306a:	429a      	cmp	r2, r3
 800306c:	d3d1      	bcc.n	8003012 <nmea_parser+0x65a>
		}
		QOG |= (atoi(tempData));
 800306e:	2484      	movs	r4, #132	; 0x84
 8003070:	1963      	adds	r3, r4, r5
 8003072:	19db      	adds	r3, r3, r7
 8003074:	0018      	movs	r0, r3
 8003076:	f00b f937 	bl	800e2e8 <atoi>
 800307a:	0003      	movs	r3, r0
 800307c:	b25a      	sxtb	r2, r3
 800307e:	21cb      	movs	r1, #203	; 0xcb
 8003080:	0028      	movs	r0, r5
 8003082:	180b      	adds	r3, r1, r0
 8003084:	19db      	adds	r3, r3, r7
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	b25b      	sxtb	r3, r3
 800308a:	4313      	orrs	r3, r2
 800308c:	b25a      	sxtb	r2, r3
 800308e:	180b      	adds	r3, r1, r0
 8003090:	19db      	adds	r3, r3, r7
 8003092:	701a      	strb	r2, [r3, #0]
		GPSInformation[6] = QOG;
 8003094:	4b39      	ldr	r3, [pc, #228]	; (800317c <nmea_parser+0x7c4>)
 8003096:	180a      	adds	r2, r1, r0
 8003098:	19d2      	adds	r2, r2, r7
 800309a:	7812      	ldrb	r2, [r2, #0]
 800309c:	719a      	strb	r2, [r3, #6]
		//-------------------------------------QOG END------------------------------------------------------


		//------------------------------------latitude (4 bytes)--------------------------------------
		// char *ptr1;
		memset(tempData,0,sizeof(tempData));
 800309e:	0005      	movs	r5, r0
 80030a0:	1823      	adds	r3, r4, r0
 80030a2:	19db      	adds	r3, r3, r7
 80030a4:	220f      	movs	r2, #15
 80030a6:	2100      	movs	r1, #0
 80030a8:	0018      	movs	r0, r3
 80030aa:	f00b f97c 	bl	800e3a6 <memset>
		memset(tempData2,0,sizeof(tempData2));
 80030ae:	2380      	movs	r3, #128	; 0x80
 80030b0:	002c      	movs	r4, r5
 80030b2:	191b      	adds	r3, r3, r4
 80030b4:	19db      	adds	r3, r3, r7
 80030b6:	2204      	movs	r2, #4
 80030b8:	2100      	movs	r1, #0
 80030ba:	0018      	movs	r0, r3
 80030bc:	f00b f973 	bl	800e3a6 <memset>
		tempDataIndex = 0;
 80030c0:	23e7      	movs	r3, #231	; 0xe7
 80030c2:	0021      	movs	r1, r4
 80030c4:	185b      	adds	r3, r3, r1
 80030c6:	19db      	adds	r3, r3, r7
 80030c8:	2200      	movs	r2, #0
 80030ca:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[2]+1;x<GNRMCComma[3];x++){
 80030cc:	2394      	movs	r3, #148	; 0x94
 80030ce:	185b      	adds	r3, r3, r1
 80030d0:	19db      	adds	r3, r3, r7
 80030d2:	789a      	ldrb	r2, [r3, #2]
 80030d4:	23e2      	movs	r3, #226	; 0xe2
 80030d6:	185b      	adds	r3, r3, r1
 80030d8:	19db      	adds	r3, r3, r7
 80030da:	3201      	adds	r2, #1
 80030dc:	701a      	strb	r2, [r3, #0]
 80030de:	e020      	b.n	8003122 <nmea_parser+0x76a>
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 80030e0:	20e2      	movs	r0, #226	; 0xe2
 80030e2:	2508      	movs	r5, #8
 80030e4:	1943      	adds	r3, r0, r5
 80030e6:	19db      	adds	r3, r3, r7
 80030e8:	781a      	ldrb	r2, [r3, #0]
 80030ea:	24e7      	movs	r4, #231	; 0xe7
 80030ec:	1963      	adds	r3, r4, r5
 80030ee:	19db      	adds	r3, r3, r7
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	21cc      	movs	r1, #204	; 0xcc
 80030f4:	1949      	adds	r1, r1, r5
 80030f6:	19c9      	adds	r1, r1, r7
 80030f8:	6809      	ldr	r1, [r1, #0]
 80030fa:	5c89      	ldrb	r1, [r1, r2]
 80030fc:	2284      	movs	r2, #132	; 0x84
 80030fe:	1952      	adds	r2, r2, r5
 8003100:	19d2      	adds	r2, r2, r7
 8003102:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 8003104:	0029      	movs	r1, r5
 8003106:	1863      	adds	r3, r4, r1
 8003108:	19db      	adds	r3, r3, r7
 800310a:	781a      	ldrb	r2, [r3, #0]
 800310c:	1863      	adds	r3, r4, r1
 800310e:	19db      	adds	r3, r3, r7
 8003110:	3201      	adds	r2, #1
 8003112:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[2]+1;x<GNRMCComma[3];x++){
 8003114:	1843      	adds	r3, r0, r1
 8003116:	19db      	adds	r3, r3, r7
 8003118:	781a      	ldrb	r2, [r3, #0]
 800311a:	1843      	adds	r3, r0, r1
 800311c:	19db      	adds	r3, r3, r7
 800311e:	3201      	adds	r2, #1
 8003120:	701a      	strb	r2, [r3, #0]
 8003122:	2394      	movs	r3, #148	; 0x94
 8003124:	2408      	movs	r4, #8
 8003126:	191b      	adds	r3, r3, r4
 8003128:	19db      	adds	r3, r3, r7
 800312a:	78db      	ldrb	r3, [r3, #3]
 800312c:	22e2      	movs	r2, #226	; 0xe2
 800312e:	1912      	adds	r2, r2, r4
 8003130:	19d2      	adds	r2, r2, r7
 8003132:	7812      	ldrb	r2, [r2, #0]
 8003134:	429a      	cmp	r2, r3
 8003136:	d3d3      	bcc.n	80030e0 <nmea_parser+0x728>
		}
		tempData2[0]=tempData[0];
 8003138:	2184      	movs	r1, #132	; 0x84
 800313a:	190b      	adds	r3, r1, r4
 800313c:	19db      	adds	r3, r3, r7
 800313e:	781a      	ldrb	r2, [r3, #0]
 8003140:	2080      	movs	r0, #128	; 0x80
 8003142:	1903      	adds	r3, r0, r4
 8003144:	19db      	adds	r3, r3, r7
 8003146:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[1];
 8003148:	190b      	adds	r3, r1, r4
 800314a:	19db      	adds	r3, r3, r7
 800314c:	785a      	ldrb	r2, [r3, #1]
 800314e:	0021      	movs	r1, r4
 8003150:	1843      	adds	r3, r0, r1
 8003152:	19db      	adds	r3, r3, r7
 8003154:	705a      	strb	r2, [r3, #1]
		uint8_t t1=2;
 8003156:	23e1      	movs	r3, #225	; 0xe1
 8003158:	185b      	adds	r3, r3, r1
 800315a:	19db      	adds	r3, r3, r7
 800315c:	2202      	movs	r2, #2
 800315e:	701a      	strb	r2, [r3, #0]
		uint8_t t2=0;
 8003160:	23e0      	movs	r3, #224	; 0xe0
 8003162:	185b      	adds	r3, r3, r1
 8003164:	19db      	adds	r3, r3, r7
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]
		char tB[9];
		memset(tB,0,sizeof(tB));
 800316a:	2374      	movs	r3, #116	; 0x74
 800316c:	185b      	adds	r3, r3, r1
 800316e:	19db      	adds	r3, r3, r7
 8003170:	2209      	movs	r2, #9
 8003172:	2100      	movs	r1, #0
 8003174:	0018      	movs	r0, r3
 8003176:	f00b f916 	bl	800e3a6 <memset>
		while(tempData[t1]!=NULL){
 800317a:	e02f      	b.n	80031dc <nmea_parser+0x824>
 800317c:	200002cc 	.word	0x200002cc
			if(tempData[t1]!='.'){
 8003180:	21e1      	movs	r1, #225	; 0xe1
 8003182:	2008      	movs	r0, #8
 8003184:	180b      	adds	r3, r1, r0
 8003186:	19db      	adds	r3, r3, r7
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2484      	movs	r4, #132	; 0x84
 800318c:	1822      	adds	r2, r4, r0
 800318e:	19d2      	adds	r2, r2, r7
 8003190:	5cd3      	ldrb	r3, [r2, r3]
 8003192:	2b2e      	cmp	r3, #46	; 0x2e
 8003194:	d019      	beq.n	80031ca <nmea_parser+0x812>
				tB[t2]=tempData[t1];
 8003196:	0005      	movs	r5, r0
 8003198:	180b      	adds	r3, r1, r0
 800319a:	19db      	adds	r3, r3, r7
 800319c:	781a      	ldrb	r2, [r3, #0]
 800319e:	20e0      	movs	r0, #224	; 0xe0
 80031a0:	0029      	movs	r1, r5
 80031a2:	1843      	adds	r3, r0, r1
 80031a4:	19db      	adds	r3, r3, r7
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	000d      	movs	r5, r1
 80031aa:	1861      	adds	r1, r4, r1
 80031ac:	19c9      	adds	r1, r1, r7
 80031ae:	5c89      	ldrb	r1, [r1, r2]
 80031b0:	2274      	movs	r2, #116	; 0x74
 80031b2:	002c      	movs	r4, r5
 80031b4:	1912      	adds	r2, r2, r4
 80031b6:	19d2      	adds	r2, r2, r7
 80031b8:	54d1      	strb	r1, [r2, r3]
				t2++;
 80031ba:	0021      	movs	r1, r4
 80031bc:	1843      	adds	r3, r0, r1
 80031be:	19db      	adds	r3, r3, r7
 80031c0:	781a      	ldrb	r2, [r3, #0]
 80031c2:	1843      	adds	r3, r0, r1
 80031c4:	19db      	adds	r3, r3, r7
 80031c6:	3201      	adds	r2, #1
 80031c8:	701a      	strb	r2, [r3, #0]
			}
			t1++;
 80031ca:	21e1      	movs	r1, #225	; 0xe1
 80031cc:	2008      	movs	r0, #8
 80031ce:	180b      	adds	r3, r1, r0
 80031d0:	19db      	adds	r3, r3, r7
 80031d2:	781a      	ldrb	r2, [r3, #0]
 80031d4:	180b      	adds	r3, r1, r0
 80031d6:	19db      	adds	r3, r3, r7
 80031d8:	3201      	adds	r2, #1
 80031da:	701a      	strb	r2, [r3, #0]
		while(tempData[t1]!=NULL){
 80031dc:	23e1      	movs	r3, #225	; 0xe1
 80031de:	2008      	movs	r0, #8
 80031e0:	181b      	adds	r3, r3, r0
 80031e2:	19db      	adds	r3, r3, r7
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2284      	movs	r2, #132	; 0x84
 80031e8:	1812      	adds	r2, r2, r0
 80031ea:	19d2      	adds	r2, r2, r7
 80031ec:	5cd3      	ldrb	r3, [r2, r3]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1c6      	bne.n	8003180 <nmea_parser+0x7c8>
		}
		latitude=atoi(tB);
 80031f2:	2374      	movs	r3, #116	; 0x74
 80031f4:	0004      	movs	r4, r0
 80031f6:	181b      	adds	r3, r3, r0
 80031f8:	19db      	adds	r3, r3, r7
 80031fa:	0018      	movs	r0, r3
 80031fc:	f00b f874 	bl	800e2e8 <atoi>
 8003200:	0003      	movs	r3, r0
 8003202:	22ec      	movs	r2, #236	; 0xec
 8003204:	0020      	movs	r0, r4
 8003206:	1811      	adds	r1, r2, r0
 8003208:	19c9      	adds	r1, r1, r7
 800320a:	600b      	str	r3, [r1, #0]
		if(t2==4){
 800320c:	23e0      	movs	r3, #224	; 0xe0
 800320e:	181b      	adds	r3, r3, r0
 8003210:	19db      	adds	r3, r3, r7
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	2b04      	cmp	r3, #4
 8003216:	d109      	bne.n	800322c <nmea_parser+0x874>
			latitude*=100;
 8003218:	0011      	movs	r1, r2
 800321a:	1813      	adds	r3, r2, r0
 800321c:	19db      	adds	r3, r3, r7
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2264      	movs	r2, #100	; 0x64
 8003222:	4353      	muls	r3, r2
 8003224:	180a      	adds	r2, r1, r0
 8003226:	19d2      	adds	r2, r2, r7
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	e011      	b.n	8003250 <nmea_parser+0x898>
		}
		else if(t2==5){
 800322c:	23e0      	movs	r3, #224	; 0xe0
 800322e:	2008      	movs	r0, #8
 8003230:	181b      	adds	r3, r3, r0
 8003232:	19db      	adds	r3, r3, r7
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	2b05      	cmp	r3, #5
 8003238:	d10a      	bne.n	8003250 <nmea_parser+0x898>
			latitude*=10;
 800323a:	21ec      	movs	r1, #236	; 0xec
 800323c:	180b      	adds	r3, r1, r0
 800323e:	19db      	adds	r3, r3, r7
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	0013      	movs	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	189b      	adds	r3, r3, r2
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	180a      	adds	r2, r1, r0
 800324c:	19d2      	adds	r2, r2, r7
 800324e:	6013      	str	r3, [r2, #0]
		}

		latitude=latitude*3;
 8003250:	24ec      	movs	r4, #236	; 0xec
 8003252:	2008      	movs	r0, #8
 8003254:	1823      	adds	r3, r4, r0
 8003256:	19db      	adds	r3, r3, r7
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	0013      	movs	r3, r2
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	189b      	adds	r3, r3, r2
 8003260:	1822      	adds	r2, r4, r0
 8003262:	19d2      	adds	r2, r2, r7
 8003264:	6013      	str	r3, [r2, #0]

		latitude+= (atoi(tempData2)*60*30000);
 8003266:	2580      	movs	r5, #128	; 0x80
 8003268:	182b      	adds	r3, r5, r0
 800326a:	19db      	adds	r3, r3, r7
 800326c:	0018      	movs	r0, r3
 800326e:	f00b f83b 	bl	800e2e8 <atoi>
 8003272:	0003      	movs	r3, r0
 8003274:	4aae      	ldr	r2, [pc, #696]	; (8003530 <nmea_parser+0xb78>)
 8003276:	4353      	muls	r3, r2
 8003278:	001a      	movs	r2, r3
 800327a:	2008      	movs	r0, #8
 800327c:	1823      	adds	r3, r4, r0
 800327e:	19db      	adds	r3, r3, r7
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	189b      	adds	r3, r3, r2
 8003284:	0021      	movs	r1, r4
 8003286:	180a      	adds	r2, r1, r0
 8003288:	19d2      	adds	r2, r2, r7
 800328a:	6013      	str	r3, [r2, #0]

		GPSInformation[7] = latitude>>24;
 800328c:	180b      	adds	r3, r1, r0
 800328e:	19db      	adds	r3, r3, r7
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	0e1b      	lsrs	r3, r3, #24
 8003294:	b2da      	uxtb	r2, r3
 8003296:	4ba7      	ldr	r3, [pc, #668]	; (8003534 <nmea_parser+0xb7c>)
 8003298:	71da      	strb	r2, [r3, #7]
		GPSInformation[8] = latitude>>16;
 800329a:	180b      	adds	r3, r1, r0
 800329c:	19db      	adds	r3, r3, r7
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	0c1b      	lsrs	r3, r3, #16
 80032a2:	b2da      	uxtb	r2, r3
 80032a4:	4ba3      	ldr	r3, [pc, #652]	; (8003534 <nmea_parser+0xb7c>)
 80032a6:	721a      	strb	r2, [r3, #8]
		GPSInformation[9] = latitude>>8;
 80032a8:	180b      	adds	r3, r1, r0
 80032aa:	19db      	adds	r3, r3, r7
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	0a1b      	lsrs	r3, r3, #8
 80032b0:	b2da      	uxtb	r2, r3
 80032b2:	4ba0      	ldr	r3, [pc, #640]	; (8003534 <nmea_parser+0xb7c>)
 80032b4:	725a      	strb	r2, [r3, #9]
		GPSInformation[10] = latitude;
 80032b6:	180b      	adds	r3, r1, r0
 80032b8:	19db      	adds	r3, r3, r7
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	b2da      	uxtb	r2, r3
 80032be:	4b9d      	ldr	r3, [pc, #628]	; (8003534 <nmea_parser+0xb7c>)
 80032c0:	729a      	strb	r2, [r3, #10]



		//------------------------------------longitude (4 bytes)--------------------------------------
		// char *ptr2;
		memset(tempData,0,sizeof(tempData));
 80032c2:	2384      	movs	r3, #132	; 0x84
 80032c4:	0004      	movs	r4, r0
 80032c6:	191b      	adds	r3, r3, r4
 80032c8:	19db      	adds	r3, r3, r7
 80032ca:	220f      	movs	r2, #15
 80032cc:	2100      	movs	r1, #0
 80032ce:	0018      	movs	r0, r3
 80032d0:	f00b f869 	bl	800e3a6 <memset>
		memset(tempData2,0,sizeof(tempData2));
 80032d4:	192b      	adds	r3, r5, r4
 80032d6:	19db      	adds	r3, r3, r7
 80032d8:	2204      	movs	r2, #4
 80032da:	2100      	movs	r1, #0
 80032dc:	0018      	movs	r0, r3
 80032de:	f00b f862 	bl	800e3a6 <memset>
		tempDataIndex = 0;
 80032e2:	23e7      	movs	r3, #231	; 0xe7
 80032e4:	0020      	movs	r0, r4
 80032e6:	181b      	adds	r3, r3, r0
 80032e8:	19db      	adds	r3, r3, r7
 80032ea:	2200      	movs	r2, #0
 80032ec:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[4]+1;x<GNRMCComma[5];x++){
 80032ee:	2394      	movs	r3, #148	; 0x94
 80032f0:	181b      	adds	r3, r3, r0
 80032f2:	19db      	adds	r3, r3, r7
 80032f4:	791a      	ldrb	r2, [r3, #4]
 80032f6:	23df      	movs	r3, #223	; 0xdf
 80032f8:	181b      	adds	r3, r3, r0
 80032fa:	19db      	adds	r3, r3, r7
 80032fc:	3201      	adds	r2, #1
 80032fe:	701a      	strb	r2, [r3, #0]
 8003300:	e020      	b.n	8003344 <nmea_parser+0x98c>
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 8003302:	20df      	movs	r0, #223	; 0xdf
 8003304:	2508      	movs	r5, #8
 8003306:	1943      	adds	r3, r0, r5
 8003308:	19db      	adds	r3, r3, r7
 800330a:	781a      	ldrb	r2, [r3, #0]
 800330c:	24e7      	movs	r4, #231	; 0xe7
 800330e:	1963      	adds	r3, r4, r5
 8003310:	19db      	adds	r3, r3, r7
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	21cc      	movs	r1, #204	; 0xcc
 8003316:	1949      	adds	r1, r1, r5
 8003318:	19c9      	adds	r1, r1, r7
 800331a:	6809      	ldr	r1, [r1, #0]
 800331c:	5c89      	ldrb	r1, [r1, r2]
 800331e:	2284      	movs	r2, #132	; 0x84
 8003320:	1952      	adds	r2, r2, r5
 8003322:	19d2      	adds	r2, r2, r7
 8003324:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 8003326:	0029      	movs	r1, r5
 8003328:	1863      	adds	r3, r4, r1
 800332a:	19db      	adds	r3, r3, r7
 800332c:	781a      	ldrb	r2, [r3, #0]
 800332e:	1863      	adds	r3, r4, r1
 8003330:	19db      	adds	r3, r3, r7
 8003332:	3201      	adds	r2, #1
 8003334:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[4]+1;x<GNRMCComma[5];x++){
 8003336:	1843      	adds	r3, r0, r1
 8003338:	19db      	adds	r3, r3, r7
 800333a:	781a      	ldrb	r2, [r3, #0]
 800333c:	1843      	adds	r3, r0, r1
 800333e:	19db      	adds	r3, r3, r7
 8003340:	3201      	adds	r2, #1
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	2394      	movs	r3, #148	; 0x94
 8003346:	2408      	movs	r4, #8
 8003348:	191b      	adds	r3, r3, r4
 800334a:	19db      	adds	r3, r3, r7
 800334c:	795b      	ldrb	r3, [r3, #5]
 800334e:	22df      	movs	r2, #223	; 0xdf
 8003350:	1912      	adds	r2, r2, r4
 8003352:	19d2      	adds	r2, r2, r7
 8003354:	7812      	ldrb	r2, [r2, #0]
 8003356:	429a      	cmp	r2, r3
 8003358:	d3d3      	bcc.n	8003302 <nmea_parser+0x94a>
		}

		tempData2[0]=tempData[0];
 800335a:	2184      	movs	r1, #132	; 0x84
 800335c:	190b      	adds	r3, r1, r4
 800335e:	19db      	adds	r3, r3, r7
 8003360:	781a      	ldrb	r2, [r3, #0]
 8003362:	2080      	movs	r0, #128	; 0x80
 8003364:	1903      	adds	r3, r0, r4
 8003366:	19db      	adds	r3, r3, r7
 8003368:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[1];
 800336a:	190b      	adds	r3, r1, r4
 800336c:	19db      	adds	r3, r3, r7
 800336e:	785a      	ldrb	r2, [r3, #1]
 8003370:	1903      	adds	r3, r0, r4
 8003372:	19db      	adds	r3, r3, r7
 8003374:	705a      	strb	r2, [r3, #1]
		tempData2[2]=tempData[2];
 8003376:	190b      	adds	r3, r1, r4
 8003378:	19db      	adds	r3, r3, r7
 800337a:	789a      	ldrb	r2, [r3, #2]
 800337c:	0021      	movs	r1, r4
 800337e:	1843      	adds	r3, r0, r1
 8003380:	19db      	adds	r3, r3, r7
 8003382:	709a      	strb	r2, [r3, #2]
		memset(tB,0,sizeof(tB));
 8003384:	2374      	movs	r3, #116	; 0x74
 8003386:	000c      	movs	r4, r1
 8003388:	185b      	adds	r3, r3, r1
 800338a:	19db      	adds	r3, r3, r7
 800338c:	2209      	movs	r2, #9
 800338e:	2100      	movs	r1, #0
 8003390:	0018      	movs	r0, r3
 8003392:	f00b f808 	bl	800e3a6 <memset>
		t1=3;
 8003396:	23e1      	movs	r3, #225	; 0xe1
 8003398:	0021      	movs	r1, r4
 800339a:	185b      	adds	r3, r3, r1
 800339c:	19db      	adds	r3, r3, r7
 800339e:	2203      	movs	r2, #3
 80033a0:	701a      	strb	r2, [r3, #0]
		t2=0;
 80033a2:	23e0      	movs	r3, #224	; 0xe0
 80033a4:	185b      	adds	r3, r3, r1
 80033a6:	19db      	adds	r3, r3, r7
 80033a8:	2200      	movs	r2, #0
 80033aa:	701a      	strb	r2, [r3, #0]
		while(tempData[t1]!=NULL){
 80033ac:	e02d      	b.n	800340a <nmea_parser+0xa52>
			if(tempData[t1]!='.'){
 80033ae:	21e1      	movs	r1, #225	; 0xe1
 80033b0:	2008      	movs	r0, #8
 80033b2:	180b      	adds	r3, r1, r0
 80033b4:	19db      	adds	r3, r3, r7
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	2484      	movs	r4, #132	; 0x84
 80033ba:	1822      	adds	r2, r4, r0
 80033bc:	19d2      	adds	r2, r2, r7
 80033be:	5cd3      	ldrb	r3, [r2, r3]
 80033c0:	2b2e      	cmp	r3, #46	; 0x2e
 80033c2:	d019      	beq.n	80033f8 <nmea_parser+0xa40>
				tB[t2]=tempData[t1];
 80033c4:	0005      	movs	r5, r0
 80033c6:	180b      	adds	r3, r1, r0
 80033c8:	19db      	adds	r3, r3, r7
 80033ca:	781a      	ldrb	r2, [r3, #0]
 80033cc:	20e0      	movs	r0, #224	; 0xe0
 80033ce:	0029      	movs	r1, r5
 80033d0:	1843      	adds	r3, r0, r1
 80033d2:	19db      	adds	r3, r3, r7
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	000d      	movs	r5, r1
 80033d8:	1861      	adds	r1, r4, r1
 80033da:	19c9      	adds	r1, r1, r7
 80033dc:	5c89      	ldrb	r1, [r1, r2]
 80033de:	2274      	movs	r2, #116	; 0x74
 80033e0:	002c      	movs	r4, r5
 80033e2:	1912      	adds	r2, r2, r4
 80033e4:	19d2      	adds	r2, r2, r7
 80033e6:	54d1      	strb	r1, [r2, r3]
				t2++;
 80033e8:	0021      	movs	r1, r4
 80033ea:	1843      	adds	r3, r0, r1
 80033ec:	19db      	adds	r3, r3, r7
 80033ee:	781a      	ldrb	r2, [r3, #0]
 80033f0:	1843      	adds	r3, r0, r1
 80033f2:	19db      	adds	r3, r3, r7
 80033f4:	3201      	adds	r2, #1
 80033f6:	701a      	strb	r2, [r3, #0]
			}
			t1++;
 80033f8:	21e1      	movs	r1, #225	; 0xe1
 80033fa:	2008      	movs	r0, #8
 80033fc:	180b      	adds	r3, r1, r0
 80033fe:	19db      	adds	r3, r3, r7
 8003400:	781a      	ldrb	r2, [r3, #0]
 8003402:	180b      	adds	r3, r1, r0
 8003404:	19db      	adds	r3, r3, r7
 8003406:	3201      	adds	r2, #1
 8003408:	701a      	strb	r2, [r3, #0]
		while(tempData[t1]!=NULL){
 800340a:	23e1      	movs	r3, #225	; 0xe1
 800340c:	2008      	movs	r0, #8
 800340e:	181b      	adds	r3, r3, r0
 8003410:	19db      	adds	r3, r3, r7
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	2284      	movs	r2, #132	; 0x84
 8003416:	1812      	adds	r2, r2, r0
 8003418:	19d2      	adds	r2, r2, r7
 800341a:	5cd3      	ldrb	r3, [r2, r3]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1c6      	bne.n	80033ae <nmea_parser+0x9f6>
		}
		longitude=atoi(tB);
 8003420:	2374      	movs	r3, #116	; 0x74
 8003422:	0004      	movs	r4, r0
 8003424:	181b      	adds	r3, r3, r0
 8003426:	19db      	adds	r3, r3, r7
 8003428:	0018      	movs	r0, r3
 800342a:	f00a ff5d 	bl	800e2e8 <atoi>
 800342e:	0003      	movs	r3, r0
 8003430:	22e8      	movs	r2, #232	; 0xe8
 8003432:	0020      	movs	r0, r4
 8003434:	1811      	adds	r1, r2, r0
 8003436:	19c9      	adds	r1, r1, r7
 8003438:	600b      	str	r3, [r1, #0]
		if(t2==4){
 800343a:	23e0      	movs	r3, #224	; 0xe0
 800343c:	181b      	adds	r3, r3, r0
 800343e:	19db      	adds	r3, r3, r7
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	2b04      	cmp	r3, #4
 8003444:	d109      	bne.n	800345a <nmea_parser+0xaa2>
			longitude*=100;
 8003446:	0011      	movs	r1, r2
 8003448:	1813      	adds	r3, r2, r0
 800344a:	19db      	adds	r3, r3, r7
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2264      	movs	r2, #100	; 0x64
 8003450:	4353      	muls	r3, r2
 8003452:	180a      	adds	r2, r1, r0
 8003454:	19d2      	adds	r2, r2, r7
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	e011      	b.n	800347e <nmea_parser+0xac6>
		}
		else if(t2==5){
 800345a:	23e0      	movs	r3, #224	; 0xe0
 800345c:	2008      	movs	r0, #8
 800345e:	181b      	adds	r3, r3, r0
 8003460:	19db      	adds	r3, r3, r7
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	2b05      	cmp	r3, #5
 8003466:	d10a      	bne.n	800347e <nmea_parser+0xac6>
			longitude*=10;
 8003468:	21e8      	movs	r1, #232	; 0xe8
 800346a:	180b      	adds	r3, r1, r0
 800346c:	19db      	adds	r3, r3, r7
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	0013      	movs	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	189b      	adds	r3, r3, r2
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	180a      	adds	r2, r1, r0
 800347a:	19d2      	adds	r2, r2, r7
 800347c:	6013      	str	r3, [r2, #0]
		}
		longitude=longitude*3;
 800347e:	24e8      	movs	r4, #232	; 0xe8
 8003480:	2008      	movs	r0, #8
 8003482:	1823      	adds	r3, r4, r0
 8003484:	19db      	adds	r3, r3, r7
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	0013      	movs	r3, r2
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	189b      	adds	r3, r3, r2
 800348e:	1822      	adds	r2, r4, r0
 8003490:	19d2      	adds	r2, r2, r7
 8003492:	6013      	str	r3, [r2, #0]
		longitude+= (atoi(tempData2)*60*30000);
 8003494:	2580      	movs	r5, #128	; 0x80
 8003496:	182b      	adds	r3, r5, r0
 8003498:	19db      	adds	r3, r3, r7
 800349a:	0018      	movs	r0, r3
 800349c:	f00a ff24 	bl	800e2e8 <atoi>
 80034a0:	0003      	movs	r3, r0
 80034a2:	4a23      	ldr	r2, [pc, #140]	; (8003530 <nmea_parser+0xb78>)
 80034a4:	4353      	muls	r3, r2
 80034a6:	001a      	movs	r2, r3
 80034a8:	2008      	movs	r0, #8
 80034aa:	1823      	adds	r3, r4, r0
 80034ac:	19db      	adds	r3, r3, r7
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	189b      	adds	r3, r3, r2
 80034b2:	0021      	movs	r1, r4
 80034b4:	180a      	adds	r2, r1, r0
 80034b6:	19d2      	adds	r2, r2, r7
 80034b8:	6013      	str	r3, [r2, #0]
		GPSInformation[11] = longitude>>24;
 80034ba:	180b      	adds	r3, r1, r0
 80034bc:	19db      	adds	r3, r3, r7
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	0e1b      	lsrs	r3, r3, #24
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	4b1b      	ldr	r3, [pc, #108]	; (8003534 <nmea_parser+0xb7c>)
 80034c6:	72da      	strb	r2, [r3, #11]
		GPSInformation[12] = longitude>>16;
 80034c8:	180b      	adds	r3, r1, r0
 80034ca:	19db      	adds	r3, r3, r7
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	0c1b      	lsrs	r3, r3, #16
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	4b18      	ldr	r3, [pc, #96]	; (8003534 <nmea_parser+0xb7c>)
 80034d4:	731a      	strb	r2, [r3, #12]
		GPSInformation[13] = longitude>>8;
 80034d6:	180b      	adds	r3, r1, r0
 80034d8:	19db      	adds	r3, r3, r7
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	0a1b      	lsrs	r3, r3, #8
 80034de:	b2da      	uxtb	r2, r3
 80034e0:	4b14      	ldr	r3, [pc, #80]	; (8003534 <nmea_parser+0xb7c>)
 80034e2:	735a      	strb	r2, [r3, #13]
		GPSInformation[14] = longitude;
 80034e4:	180b      	adds	r3, r1, r0
 80034e6:	19db      	adds	r3, r3, r7
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	4b11      	ldr	r3, [pc, #68]	; (8003534 <nmea_parser+0xb7c>)
 80034ee:	739a      	strb	r2, [r3, #14]
		//------------------------------------longitude end--------------------------------------



		//----------------------------------speed----------------------------------------------------
		memset(tempData,0,sizeof(tempData));
 80034f0:	2384      	movs	r3, #132	; 0x84
 80034f2:	0004      	movs	r4, r0
 80034f4:	191b      	adds	r3, r3, r4
 80034f6:	19db      	adds	r3, r3, r7
 80034f8:	220f      	movs	r2, #15
 80034fa:	2100      	movs	r1, #0
 80034fc:	0018      	movs	r0, r3
 80034fe:	f00a ff52 	bl	800e3a6 <memset>
		memset(tempData2,0,sizeof(tempData2));
 8003502:	192b      	adds	r3, r5, r4
 8003504:	19db      	adds	r3, r3, r7
 8003506:	2204      	movs	r2, #4
 8003508:	2100      	movs	r1, #0
 800350a:	0018      	movs	r0, r3
 800350c:	f00a ff4b 	bl	800e3a6 <memset>
		tempDataIndex = 0;
 8003510:	23e7      	movs	r3, #231	; 0xe7
 8003512:	0020      	movs	r0, r4
 8003514:	181b      	adds	r3, r3, r0
 8003516:	19db      	adds	r3, r3, r7
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]
		float speedinf;
		for(uint8_t x =GNRMCComma[6]+1;x<GNRMCComma[7];x++){
 800351c:	2394      	movs	r3, #148	; 0x94
 800351e:	181b      	adds	r3, r3, r0
 8003520:	19db      	adds	r3, r3, r7
 8003522:	799a      	ldrb	r2, [r3, #6]
 8003524:	23d7      	movs	r3, #215	; 0xd7
 8003526:	181b      	adds	r3, r3, r0
 8003528:	19db      	adds	r3, r3, r7
 800352a:	3201      	adds	r2, #1
 800352c:	701a      	strb	r2, [r3, #0]
 800352e:	e024      	b.n	800357a <nmea_parser+0xbc2>
 8003530:	001b7740 	.word	0x001b7740
 8003534:	200002cc 	.word	0x200002cc
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 8003538:	20d7      	movs	r0, #215	; 0xd7
 800353a:	2508      	movs	r5, #8
 800353c:	1943      	adds	r3, r0, r5
 800353e:	19db      	adds	r3, r3, r7
 8003540:	781a      	ldrb	r2, [r3, #0]
 8003542:	24e7      	movs	r4, #231	; 0xe7
 8003544:	1963      	adds	r3, r4, r5
 8003546:	19db      	adds	r3, r3, r7
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	21cc      	movs	r1, #204	; 0xcc
 800354c:	1949      	adds	r1, r1, r5
 800354e:	19c9      	adds	r1, r1, r7
 8003550:	6809      	ldr	r1, [r1, #0]
 8003552:	5c89      	ldrb	r1, [r1, r2]
 8003554:	2284      	movs	r2, #132	; 0x84
 8003556:	1952      	adds	r2, r2, r5
 8003558:	19d2      	adds	r2, r2, r7
 800355a:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 800355c:	0029      	movs	r1, r5
 800355e:	1863      	adds	r3, r4, r1
 8003560:	19db      	adds	r3, r3, r7
 8003562:	781a      	ldrb	r2, [r3, #0]
 8003564:	1863      	adds	r3, r4, r1
 8003566:	19db      	adds	r3, r3, r7
 8003568:	3201      	adds	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[6]+1;x<GNRMCComma[7];x++){
 800356c:	1843      	adds	r3, r0, r1
 800356e:	19db      	adds	r3, r3, r7
 8003570:	781a      	ldrb	r2, [r3, #0]
 8003572:	1843      	adds	r3, r0, r1
 8003574:	19db      	adds	r3, r3, r7
 8003576:	3201      	adds	r2, #1
 8003578:	701a      	strb	r2, [r3, #0]
 800357a:	2394      	movs	r3, #148	; 0x94
 800357c:	2508      	movs	r5, #8
 800357e:	195b      	adds	r3, r3, r5
 8003580:	19db      	adds	r3, r3, r7
 8003582:	79db      	ldrb	r3, [r3, #7]
 8003584:	22d7      	movs	r2, #215	; 0xd7
 8003586:	1952      	adds	r2, r2, r5
 8003588:	19d2      	adds	r2, r2, r7
 800358a:	7812      	ldrb	r2, [r2, #0]
 800358c:	429a      	cmp	r2, r3
 800358e:	d3d3      	bcc.n	8003538 <nmea_parser+0xb80>
		}

		speedinf = strtof(tempData,NULL);
 8003590:	2384      	movs	r3, #132	; 0x84
 8003592:	195b      	adds	r3, r3, r5
 8003594:	19db      	adds	r3, r3, r7
 8003596:	2100      	movs	r1, #0
 8003598:	0018      	movs	r0, r3
 800359a:	f00b fd9f 	bl	800f0dc <strtof>
 800359e:	1c03      	adds	r3, r0, #0
 80035a0:	24d8      	movs	r4, #216	; 0xd8
 80035a2:	1962      	adds	r2, r4, r5
 80035a4:	19d2      	adds	r2, r2, r7
 80035a6:	6013      	str	r3, [r2, #0]
		speedinf= speedinf * 1.85;
 80035a8:	1963      	adds	r3, r4, r5
 80035aa:	19db      	adds	r3, r3, r7
 80035ac:	6818      	ldr	r0, [r3, #0]
 80035ae:	f7ff f8e3 	bl	8002778 <__aeabi_f2d>
 80035b2:	4a80      	ldr	r2, [pc, #512]	; (80037b4 <nmea_parser+0xdfc>)
 80035b4:	4b80      	ldr	r3, [pc, #512]	; (80037b8 <nmea_parser+0xe00>)
 80035b6:	f7fe fa37 	bl	8001a28 <__aeabi_dmul>
 80035ba:	0002      	movs	r2, r0
 80035bc:	000b      	movs	r3, r1
 80035be:	0010      	movs	r0, r2
 80035c0:	0019      	movs	r1, r3
 80035c2:	f7ff f921 	bl	8002808 <__aeabi_d2f>
 80035c6:	1c03      	adds	r3, r0, #0
 80035c8:	1962      	adds	r2, r4, r5
 80035ca:	19d2      	adds	r2, r2, r7
 80035cc:	6013      	str	r3, [r2, #0]
		if(speedinf>255){
 80035ce:	497b      	ldr	r1, [pc, #492]	; (80037bc <nmea_parser+0xe04>)
 80035d0:	1963      	adds	r3, r4, r5
 80035d2:	19db      	adds	r3, r3, r7
 80035d4:	6818      	ldr	r0, [r3, #0]
 80035d6:	f7fc ff93 	bl	8000500 <__aeabi_fcmpgt>
 80035da:	1e03      	subs	r3, r0, #0
 80035dc:	d003      	beq.n	80035e6 <nmea_parser+0xc2e>
			speedinf=255;
 80035de:	4b77      	ldr	r3, [pc, #476]	; (80037bc <nmea_parser+0xe04>)
 80035e0:	1962      	adds	r2, r4, r5
 80035e2:	19d2      	adds	r2, r2, r7
 80035e4:	6013      	str	r3, [r2, #0]
		}
		if(speedinf<1){
 80035e6:	21fe      	movs	r1, #254	; 0xfe
 80035e8:	0589      	lsls	r1, r1, #22
 80035ea:	24d8      	movs	r4, #216	; 0xd8
 80035ec:	2508      	movs	r5, #8
 80035ee:	1963      	adds	r3, r4, r5
 80035f0:	19db      	adds	r3, r3, r7
 80035f2:	6818      	ldr	r0, [r3, #0]
 80035f4:	f7fc ff70 	bl	80004d8 <__aeabi_fcmplt>
 80035f8:	1e03      	subs	r3, r0, #0
 80035fa:	d003      	beq.n	8003604 <nmea_parser+0xc4c>
			speedinf=0;
 80035fc:	2300      	movs	r3, #0
 80035fe:	1962      	adds	r2, r4, r5
 8003600:	19d2      	adds	r2, r2, r7
 8003602:	6013      	str	r3, [r2, #0]

		}

		GPSInformation[15] = (int)speedinf;
 8003604:	23d8      	movs	r3, #216	; 0xd8
 8003606:	2408      	movs	r4, #8
 8003608:	191b      	adds	r3, r3, r4
 800360a:	19db      	adds	r3, r3, r7
 800360c:	6818      	ldr	r0, [r3, #0]
 800360e:	f7fd fa5f 	bl	8000ad0 <__aeabi_f2iz>
 8003612:	0003      	movs	r3, r0
 8003614:	b2da      	uxtb	r2, r3
 8003616:	4b6a      	ldr	r3, [pc, #424]	; (80037c0 <nmea_parser+0xe08>)
 8003618:	73da      	strb	r2, [r3, #15]



		//------------------------------Coursestatus block(2 byte)--------------------------------
		//Byte1, bit 4(gps position bit)
		if (nmeaResponse[GNRMC][GNRMCComma[1]+1] == 'A'){
 800361a:	2394      	movs	r3, #148	; 0x94
 800361c:	191b      	adds	r3, r3, r4
 800361e:	19db      	adds	r3, r3, r7
 8003620:	785b      	ldrb	r3, [r3, #1]
 8003622:	3301      	adds	r3, #1
 8003624:	22cc      	movs	r2, #204	; 0xcc
 8003626:	1912      	adds	r2, r2, r4
 8003628:	19d2      	adds	r2, r2, r7
 800362a:	6812      	ldr	r2, [r2, #0]
 800362c:	5cd3      	ldrb	r3, [r2, r3]
 800362e:	2b41      	cmp	r3, #65	; 0x41
 8003630:	d109      	bne.n	8003646 <nmea_parser+0xc8e>
			courseStatus |= 0x1000;
 8003632:	22f6      	movs	r2, #246	; 0xf6
 8003634:	1913      	adds	r3, r2, r4
 8003636:	19db      	adds	r3, r3, r7
 8003638:	1912      	adds	r2, r2, r4
 800363a:	19d2      	adds	r2, r2, r7
 800363c:	8812      	ldrh	r2, [r2, #0]
 800363e:	2180      	movs	r1, #128	; 0x80
 8003640:	0149      	lsls	r1, r1, #5
 8003642:	430a      	orrs	r2, r1
 8003644:	801a      	strh	r2, [r3, #0]
		}
		//Byte1, bit 5(realtime differential)
		if (nmeaResponse[GNGGA][GNGGAComma[5]+1] != '1'){
 8003646:	0032      	movs	r2, r6
 8003648:	23cc      	movs	r3, #204	; 0xcc
 800364a:	2108      	movs	r1, #8
 800364c:	185b      	adds	r3, r3, r1
 800364e:	19db      	adds	r3, r3, r7
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	189a      	adds	r2, r3, r2
 8003654:	23a4      	movs	r3, #164	; 0xa4
 8003656:	185b      	adds	r3, r3, r1
 8003658:	19db      	adds	r3, r3, r7
 800365a:	795b      	ldrb	r3, [r3, #5]
 800365c:	3301      	adds	r3, #1
 800365e:	5cd3      	ldrb	r3, [r2, r3]
 8003660:	2b31      	cmp	r3, #49	; 0x31
 8003662:	d009      	beq.n	8003678 <nmea_parser+0xcc0>
			courseStatus |= 0x2000;
 8003664:	22f6      	movs	r2, #246	; 0xf6
 8003666:	1853      	adds	r3, r2, r1
 8003668:	19db      	adds	r3, r3, r7
 800366a:	1852      	adds	r2, r2, r1
 800366c:	19d2      	adds	r2, r2, r7
 800366e:	8812      	ldrh	r2, [r2, #0]
 8003670:	2180      	movs	r1, #128	; 0x80
 8003672:	0189      	lsls	r1, r1, #6
 8003674:	430a      	orrs	r2, r1
 8003676:	801a      	strh	r2, [r3, #0]
		}
		//Byte1, bit 3(East/West bit)
		if(nmeaResponse[GNRMC][GNRMCComma[5]+1] == 'W' ){
 8003678:	2394      	movs	r3, #148	; 0x94
 800367a:	2108      	movs	r1, #8
 800367c:	185b      	adds	r3, r3, r1
 800367e:	19db      	adds	r3, r3, r7
 8003680:	795b      	ldrb	r3, [r3, #5]
 8003682:	3301      	adds	r3, #1
 8003684:	22cc      	movs	r2, #204	; 0xcc
 8003686:	1852      	adds	r2, r2, r1
 8003688:	19d2      	adds	r2, r2, r7
 800368a:	6812      	ldr	r2, [r2, #0]
 800368c:	5cd3      	ldrb	r3, [r2, r3]
 800368e:	2b57      	cmp	r3, #87	; 0x57
 8003690:	d109      	bne.n	80036a6 <nmea_parser+0xcee>
			courseStatus |= 0x800;
 8003692:	22f6      	movs	r2, #246	; 0xf6
 8003694:	1853      	adds	r3, r2, r1
 8003696:	19db      	adds	r3, r3, r7
 8003698:	1852      	adds	r2, r2, r1
 800369a:	19d2      	adds	r2, r2, r7
 800369c:	8812      	ldrh	r2, [r2, #0]
 800369e:	2180      	movs	r1, #128	; 0x80
 80036a0:	0109      	lsls	r1, r1, #4
 80036a2:	430a      	orrs	r2, r1
 80036a4:	801a      	strh	r2, [r3, #0]
		}
		//Byte1, bit 2(North/South bit)
		if(nmeaResponse[GNRMC][GNRMCComma[3]+1] == 'N' ){
 80036a6:	2394      	movs	r3, #148	; 0x94
 80036a8:	2108      	movs	r1, #8
 80036aa:	185b      	adds	r3, r3, r1
 80036ac:	19db      	adds	r3, r3, r7
 80036ae:	78db      	ldrb	r3, [r3, #3]
 80036b0:	3301      	adds	r3, #1
 80036b2:	22cc      	movs	r2, #204	; 0xcc
 80036b4:	1852      	adds	r2, r2, r1
 80036b6:	19d2      	adds	r2, r2, r7
 80036b8:	6812      	ldr	r2, [r2, #0]
 80036ba:	5cd3      	ldrb	r3, [r2, r3]
 80036bc:	2b4e      	cmp	r3, #78	; 0x4e
 80036be:	d109      	bne.n	80036d4 <nmea_parser+0xd1c>
			courseStatus |= 0x400;
 80036c0:	22f6      	movs	r2, #246	; 0xf6
 80036c2:	1853      	adds	r3, r2, r1
 80036c4:	19db      	adds	r3, r3, r7
 80036c6:	1852      	adds	r2, r2, r1
 80036c8:	19d2      	adds	r2, r2, r7
 80036ca:	8812      	ldrh	r2, [r2, #0]
 80036cc:	2180      	movs	r1, #128	; 0x80
 80036ce:	00c9      	lsls	r1, r1, #3
 80036d0:	430a      	orrs	r2, r1
 80036d2:	801a      	strh	r2, [r3, #0]
		}

		//Course
		memset(tempData,0,sizeof(tempData));
 80036d4:	2384      	movs	r3, #132	; 0x84
 80036d6:	2408      	movs	r4, #8
 80036d8:	191b      	adds	r3, r3, r4
 80036da:	19db      	adds	r3, r3, r7
 80036dc:	220f      	movs	r2, #15
 80036de:	2100      	movs	r1, #0
 80036e0:	0018      	movs	r0, r3
 80036e2:	f00a fe60 	bl	800e3a6 <memset>
		tempDataIndex = 0;
 80036e6:	23e7      	movs	r3, #231	; 0xe7
 80036e8:	0021      	movs	r1, r4
 80036ea:	185b      	adds	r3, r3, r1
 80036ec:	19db      	adds	r3, r3, r7
 80036ee:	2200      	movs	r2, #0
 80036f0:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[7]+1;x<GNRMCComma[8];x++){
 80036f2:	2394      	movs	r3, #148	; 0x94
 80036f4:	185b      	adds	r3, r3, r1
 80036f6:	19db      	adds	r3, r3, r7
 80036f8:	79da      	ldrb	r2, [r3, #7]
 80036fa:	23d6      	movs	r3, #214	; 0xd6
 80036fc:	185b      	adds	r3, r3, r1
 80036fe:	19db      	adds	r3, r3, r7
 8003700:	3201      	adds	r2, #1
 8003702:	701a      	strb	r2, [r3, #0]
 8003704:	e020      	b.n	8003748 <nmea_parser+0xd90>
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 8003706:	20d6      	movs	r0, #214	; 0xd6
 8003708:	2508      	movs	r5, #8
 800370a:	1943      	adds	r3, r0, r5
 800370c:	19db      	adds	r3, r3, r7
 800370e:	781a      	ldrb	r2, [r3, #0]
 8003710:	24e7      	movs	r4, #231	; 0xe7
 8003712:	1963      	adds	r3, r4, r5
 8003714:	19db      	adds	r3, r3, r7
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	21cc      	movs	r1, #204	; 0xcc
 800371a:	1949      	adds	r1, r1, r5
 800371c:	19c9      	adds	r1, r1, r7
 800371e:	6809      	ldr	r1, [r1, #0]
 8003720:	5c89      	ldrb	r1, [r1, r2]
 8003722:	2284      	movs	r2, #132	; 0x84
 8003724:	1952      	adds	r2, r2, r5
 8003726:	19d2      	adds	r2, r2, r7
 8003728:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 800372a:	0029      	movs	r1, r5
 800372c:	1863      	adds	r3, r4, r1
 800372e:	19db      	adds	r3, r3, r7
 8003730:	781a      	ldrb	r2, [r3, #0]
 8003732:	1863      	adds	r3, r4, r1
 8003734:	19db      	adds	r3, r3, r7
 8003736:	3201      	adds	r2, #1
 8003738:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[7]+1;x<GNRMCComma[8];x++){
 800373a:	1843      	adds	r3, r0, r1
 800373c:	19db      	adds	r3, r3, r7
 800373e:	781a      	ldrb	r2, [r3, #0]
 8003740:	1843      	adds	r3, r0, r1
 8003742:	19db      	adds	r3, r3, r7
 8003744:	3201      	adds	r2, #1
 8003746:	701a      	strb	r2, [r3, #0]
 8003748:	2394      	movs	r3, #148	; 0x94
 800374a:	2408      	movs	r4, #8
 800374c:	191b      	adds	r3, r3, r4
 800374e:	19db      	adds	r3, r3, r7
 8003750:	7a1b      	ldrb	r3, [r3, #8]
 8003752:	22d6      	movs	r2, #214	; 0xd6
 8003754:	1912      	adds	r2, r2, r4
 8003756:	19d2      	adds	r2, r2, r7
 8003758:	7812      	ldrb	r2, [r2, #0]
 800375a:	429a      	cmp	r2, r3
 800375c:	d3d3      	bcc.n	8003706 <nmea_parser+0xd4e>
		}
		courseStatus |= atoi(tempData);
 800375e:	2384      	movs	r3, #132	; 0x84
 8003760:	191b      	adds	r3, r3, r4
 8003762:	19db      	adds	r3, r3, r7
 8003764:	0018      	movs	r0, r3
 8003766:	f00a fdbf 	bl	800e2e8 <atoi>
 800376a:	0003      	movs	r3, r0
 800376c:	b21a      	sxth	r2, r3
 800376e:	21f6      	movs	r1, #246	; 0xf6
 8003770:	190b      	adds	r3, r1, r4
 8003772:	19db      	adds	r3, r3, r7
 8003774:	2000      	movs	r0, #0
 8003776:	5e1b      	ldrsh	r3, [r3, r0]
 8003778:	4313      	orrs	r3, r2
 800377a:	b21a      	sxth	r2, r3
 800377c:	0020      	movs	r0, r4
 800377e:	180b      	adds	r3, r1, r0
 8003780:	19db      	adds	r3, r3, r7
 8003782:	801a      	strh	r2, [r3, #0]
		GPSInformation[16]= courseStatus>>8;
 8003784:	180b      	adds	r3, r1, r0
 8003786:	19db      	adds	r3, r3, r7
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	0a1b      	lsrs	r3, r3, #8
 800378c:	b29b      	uxth	r3, r3
 800378e:	b2da      	uxtb	r2, r3
 8003790:	4b0b      	ldr	r3, [pc, #44]	; (80037c0 <nmea_parser+0xe08>)
 8003792:	741a      	strb	r2, [r3, #16]
		GPSInformation[17]= courseStatus;
 8003794:	180b      	adds	r3, r1, r0
 8003796:	19db      	adds	r3, r3, r7
 8003798:	881b      	ldrh	r3, [r3, #0]
 800379a:	b2da      	uxtb	r2, r3
 800379c:	4b08      	ldr	r3, [pc, #32]	; (80037c0 <nmea_parser+0xe08>)
 800379e:	745a      	strb	r2, [r3, #17]
		//------------------------------Course Status Block END------------------------------------

		return GPSInformation;
 80037a0:	4b07      	ldr	r3, [pc, #28]	; (80037c0 <nmea_parser+0xe08>)
 80037a2:	e003      	b.n	80037ac <nmea_parser+0xdf4>
	}
	else{
		*checkSum = 55;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2237      	movs	r2, #55	; 0x37
 80037a8:	701a      	strb	r2, [r3, #0]
		return NULL;
 80037aa:	2300      	movs	r3, #0
	}

}
 80037ac:	0018      	movs	r0, r3
 80037ae:	46bd      	mov	sp, r7
 80037b0:	b041      	add	sp, #260	; 0x104
 80037b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037b4:	9999999a 	.word	0x9999999a
 80037b8:	3ffd9999 	.word	0x3ffd9999
 80037bc:	437f0000 	.word	0x437f0000
 80037c0:	200002cc 	.word	0x200002cc

080037c4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80037c8:	f3bf 8f4f 	dsb	sy
}
 80037cc:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037ce:	4b04      	ldr	r3, [pc, #16]	; (80037e0 <__NVIC_SystemReset+0x1c>)
 80037d0:	4a04      	ldr	r2, [pc, #16]	; (80037e4 <__NVIC_SystemReset+0x20>)
 80037d2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80037d4:	f3bf 8f4f 	dsb	sy
}
 80037d8:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	e7fd      	b.n	80037da <__NVIC_SystemReset+0x16>
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	e000ed00 	.word	0xe000ed00
 80037e4:	05fa0004 	.word	0x05fa0004

080037e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80037e8:	b590      	push	{r4, r7, lr}
 80037ea:	b09f      	sub	sp, #124	; 0x7c
 80037ec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80037ee:	f005 fbbb 	bl	8008f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037f2:	f000 fc39 	bl	8004068 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037f6:	f000 fedb 	bl	80045b0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80037fa:	f000 fc8f 	bl	800411c <MX_SPI1_Init>
  MX_TIM3_Init();
 80037fe:	f000 fccb 	bl	8004198 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8003802:	f000 fdd1 	bl	80043a8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003806:	f000 fe1d 	bl	8004444 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800380a:	f000 fe69 	bl	80044e0 <MX_USART3_UART_Init>
  MX_USART4_UART_Init();
 800380e:	f000 fe9b 	bl	8004548 <MX_USART4_UART_Init>
  MX_TIM17_Init();
 8003812:	f000 fd9f 	bl	8004354 <MX_TIM17_Init>
  MX_TIM14_Init();
 8003816:	f000 fd77 	bl	8004308 <MX_TIM14_Init>
  MX_TIM6_Init();
 800381a:	f000 fd39 	bl	8004290 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim14);//watchDog Timer
 800381e:	4bd3      	ldr	r3, [pc, #844]	; (8003b6c <main+0x384>)
 8003820:	0018      	movs	r0, r3
 8003822:	f007 fe5f 	bl	800b4e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);//AT PORT
 8003826:	4bd2      	ldr	r3, [pc, #840]	; (8003b70 <main+0x388>)
 8003828:	0018      	movs	r0, r3
 800382a:	f007 fe5b 	bl	800b4e4 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, GNSS_BUFFER, 1);
 800382e:	49d1      	ldr	r1, [pc, #836]	; (8003b74 <main+0x38c>)
 8003830:	4bd1      	ldr	r3, [pc, #836]	; (8003b78 <main+0x390>)
 8003832:	2201      	movs	r2, #1
 8003834:	0018      	movs	r0, r3
 8003836:	f008 fef7 	bl	800c628 <HAL_UART_Receive_IT>
  W25qxx_Init();
 800383a:	f004 ff67 	bl	800870c <W25qxx_Init>
	//INPUT CAPTURE------
  HAL_TIM_Base_Start_IT(&htim3);//input capture timer starts
 800383e:	4bcf      	ldr	r3, [pc, #828]	; (8003b7c <main+0x394>)
 8003840:	0018      	movs	r0, r3
 8003842:	f007 fe4f 	bl	800b4e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim17);///GNS PORT
 8003846:	4bce      	ldr	r3, [pc, #824]	; (8003b80 <main+0x398>)
 8003848:	0018      	movs	r0, r3
 800384a:	f007 fe4b 	bl	800b4e4 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&AT_PORT, AT_BUFFER, 1);
 800384e:	49cd      	ldr	r1, [pc, #820]	; (8003b84 <main+0x39c>)
 8003850:	4bcd      	ldr	r3, [pc, #820]	; (8003b88 <main+0x3a0>)
 8003852:	2201      	movs	r2, #1
 8003854:	0018      	movs	r0, r3
 8003856:	f008 fee7 	bl	800c628 <HAL_UART_Receive_IT>


	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 1);
 800385a:	4bcc      	ldr	r3, [pc, #816]	; (8003b8c <main+0x3a4>)
 800385c:	2201      	movs	r2, #1
 800385e:	2104      	movs	r1, #4
 8003860:	0018      	movs	r0, r3
 8003862:	f005 ff56 	bl	8009712 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8003866:	23fa      	movs	r3, #250	; 0xfa
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	0018      	movs	r0, r3
 800386c:	f005 fc02 	bl	8009074 <HAL_Delay>
	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 0);
 8003870:	4bc6      	ldr	r3, [pc, #792]	; (8003b8c <main+0x3a4>)
 8003872:	2200      	movs	r2, #0
 8003874:	2104      	movs	r1, #4
 8003876:	0018      	movs	r0, r3
 8003878:	f005 ff4b 	bl	8009712 <HAL_GPIO_WritePin>

	W25qxx_EraseSector(0);
 800387c:	2000      	movs	r0, #0
 800387e:	f004 ffff 	bl	8008880 <W25qxx_EraseSector>
	W25qxx_EraseSector(1);
 8003882:	2001      	movs	r0, #1
 8003884:	f004 fffc 	bl	8008880 <W25qxx_EraseSector>
//	HAL_Delay(5000);

	W25qxx_ReadByte(&isFlash, 0);
 8003888:	4bc1      	ldr	r3, [pc, #772]	; (8003b90 <main+0x3a8>)
 800388a:	2100      	movs	r1, #0
 800388c:	0018      	movs	r0, r3
 800388e:	f005 f9ab 	bl	8008be8 <W25qxx_ReadByte>
	if (isFlash != 1) {
 8003892:	4bbf      	ldr	r3, [pc, #764]	; (8003b90 <main+0x3a8>)
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d100      	bne.n	800389c <main+0xb4>
 800389a:	e0c9      	b.n	8003a30 <main+0x248>
		//First time
		W25qxx_EraseSector(0);
 800389c:	2000      	movs	r0, #0
 800389e:	f004 ffef 	bl	8008880 <W25qxx_EraseSector>
		W25qxx_EraseSector(1);
 80038a2:	2001      	movs	r0, #1
 80038a4:	f004 ffec 	bl	8008880 <W25qxx_EraseSector>

		StartN = 0;
 80038a8:	4bba      	ldr	r3, [pc, #744]	; (8003b94 <main+0x3ac>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	801a      	strh	r2, [r3, #0]
		EndN = 0;
 80038ae:	4bba      	ldr	r3, [pc, #744]	; (8003b98 <main+0x3b0>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	801a      	strh	r2, [r3, #0]
		StartSec = 1;
 80038b4:	4bb9      	ldr	r3, [pc, #740]	; (8003b9c <main+0x3b4>)
 80038b6:	2201      	movs	r2, #1
 80038b8:	801a      	strh	r2, [r3, #0]
		EndSec = 1;
 80038ba:	4bb9      	ldr	r3, [pc, #740]	; (8003ba0 <main+0x3b8>)
 80038bc:	2201      	movs	r2, #1
 80038be:	801a      	strh	r2, [r3, #0]
		cPin[0] = '1';
 80038c0:	4bb8      	ldr	r3, [pc, #736]	; (8003ba4 <main+0x3bc>)
 80038c2:	2231      	movs	r2, #49	; 0x31
 80038c4:	701a      	strb	r2, [r3, #0]
		cPin[1] = '2';
 80038c6:	4bb7      	ldr	r3, [pc, #732]	; (8003ba4 <main+0x3bc>)
 80038c8:	2232      	movs	r2, #50	; 0x32
 80038ca:	705a      	strb	r2, [r3, #1]
		cPin[2] = '3';
 80038cc:	4bb5      	ldr	r3, [pc, #724]	; (8003ba4 <main+0x3bc>)
 80038ce:	2233      	movs	r2, #51	; 0x33
 80038d0:	709a      	strb	r2, [r3, #2]
		cPin[3] = '4';
 80038d2:	4bb4      	ldr	r3, [pc, #720]	; (8003ba4 <main+0x3bc>)
 80038d4:	2234      	movs	r2, #52	; 0x34
 80038d6:	70da      	strb	r2, [r3, #3]
		W25qxx_WriteByte(cPin[0], 9);
 80038d8:	4bb2      	ldr	r3, [pc, #712]	; (8003ba4 <main+0x3bc>)
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2109      	movs	r1, #9
 80038de:	0018      	movs	r0, r3
 80038e0:	f005 f83e 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(cPin[1], 10);
 80038e4:	4baf      	ldr	r3, [pc, #700]	; (8003ba4 <main+0x3bc>)
 80038e6:	785b      	ldrb	r3, [r3, #1]
 80038e8:	210a      	movs	r1, #10
 80038ea:	0018      	movs	r0, r3
 80038ec:	f005 f838 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(cPin[2], 11);
 80038f0:	4bac      	ldr	r3, [pc, #688]	; (8003ba4 <main+0x3bc>)
 80038f2:	789b      	ldrb	r3, [r3, #2]
 80038f4:	210b      	movs	r1, #11
 80038f6:	0018      	movs	r0, r3
 80038f8:	f005 f832 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(cPin[3], 12);
 80038fc:	4ba9      	ldr	r3, [pc, #676]	; (8003ba4 <main+0x3bc>)
 80038fe:	78db      	ldrb	r3, [r3, #3]
 8003900:	210c      	movs	r1, #12
 8003902:	0018      	movs	r0, r3
 8003904:	f005 f82c 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 1);
 8003908:	2101      	movs	r1, #1
 800390a:	2000      	movs	r0, #0
 800390c:	f005 f828 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(1, 2);
 8003910:	2102      	movs	r1, #2
 8003912:	2001      	movs	r0, #1
 8003914:	f005 f824 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 3);
 8003918:	2103      	movs	r1, #3
 800391a:	2000      	movs	r0, #0
 800391c:	f005 f820 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 4);
 8003920:	2104      	movs	r1, #4
 8003922:	2000      	movs	r0, #0
 8003924:	f005 f81c 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 5);
 8003928:	2105      	movs	r1, #5
 800392a:	2000      	movs	r0, #0
 800392c:	f005 f818 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(1, 6);
 8003930:	2106      	movs	r1, #6
 8003932:	2001      	movs	r0, #1
 8003934:	f005 f814 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 7);
 8003938:	2107      	movs	r1, #7
 800393a:	2000      	movs	r0, #0
 800393c:	f005 f810 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 8);
 8003940:	2108      	movs	r1, #8
 8003942:	2000      	movs	r0, #0
 8003944:	f005 f80c 	bl	8008960 <W25qxx_WriteByte>

		for (uint8_t te = 13; te < 23; te++) {
 8003948:	236f      	movs	r3, #111	; 0x6f
 800394a:	18fb      	adds	r3, r7, r3
 800394c:	220d      	movs	r2, #13
 800394e:	701a      	strb	r2, [r3, #0]
 8003950:	e012      	b.n	8003978 <main+0x190>
			W25qxx_WriteByte(0, te);
 8003952:	246f      	movs	r4, #111	; 0x6f
 8003954:	193b      	adds	r3, r7, r4
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	0019      	movs	r1, r3
 800395a:	2000      	movs	r0, #0
 800395c:	f005 f800 	bl	8008960 <W25qxx_WriteByte>
			validSender[te - 13] = 0;
 8003960:	0020      	movs	r0, r4
 8003962:	183b      	adds	r3, r7, r0
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	3b0d      	subs	r3, #13
 8003968:	4a8f      	ldr	r2, [pc, #572]	; (8003ba8 <main+0x3c0>)
 800396a:	2100      	movs	r1, #0
 800396c:	54d1      	strb	r1, [r2, r3]
		for (uint8_t te = 13; te < 23; te++) {
 800396e:	183b      	adds	r3, r7, r0
 8003970:	781a      	ldrb	r2, [r3, #0]
 8003972:	183b      	adds	r3, r7, r0
 8003974:	3201      	adds	r2, #1
 8003976:	701a      	strb	r2, [r3, #0]
 8003978:	236f      	movs	r3, #111	; 0x6f
 800397a:	18fb      	adds	r3, r7, r3
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	2b16      	cmp	r3, #22
 8003980:	d9e7      	bls.n	8003952 <main+0x16a>
		}
		for (uint8_t te = 23; te < 73; te++) {
 8003982:	236e      	movs	r3, #110	; 0x6e
 8003984:	18fb      	adds	r3, r7, r3
 8003986:	2217      	movs	r2, #23
 8003988:	701a      	strb	r2, [r3, #0]
 800398a:	e012      	b.n	80039b2 <main+0x1ca>
			W25qxx_WriteByte(domainAdd[te - 23], te);
 800398c:	216e      	movs	r1, #110	; 0x6e
 800398e:	187b      	adds	r3, r7, r1
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	3b17      	subs	r3, #23
 8003994:	4a85      	ldr	r2, [pc, #532]	; (8003bac <main+0x3c4>)
 8003996:	5cd2      	ldrb	r2, [r2, r3]
 8003998:	000c      	movs	r4, r1
 800399a:	187b      	adds	r3, r7, r1
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	0019      	movs	r1, r3
 80039a0:	0010      	movs	r0, r2
 80039a2:	f004 ffdd 	bl	8008960 <W25qxx_WriteByte>
		for (uint8_t te = 23; te < 73; te++) {
 80039a6:	0021      	movs	r1, r4
 80039a8:	187b      	adds	r3, r7, r1
 80039aa:	781a      	ldrb	r2, [r3, #0]
 80039ac:	187b      	adds	r3, r7, r1
 80039ae:	3201      	adds	r2, #1
 80039b0:	701a      	strb	r2, [r3, #0]
 80039b2:	236e      	movs	r3, #110	; 0x6e
 80039b4:	18fb      	adds	r3, r7, r3
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	2b48      	cmp	r3, #72	; 0x48
 80039ba:	d9e7      	bls.n	800398c <main+0x1a4>
		}
		for (uint8_t te = 73; te < 79; te++) {
 80039bc:	236d      	movs	r3, #109	; 0x6d
 80039be:	18fb      	adds	r3, r7, r3
 80039c0:	2249      	movs	r2, #73	; 0x49
 80039c2:	701a      	strb	r2, [r3, #0]
 80039c4:	e012      	b.n	80039ec <main+0x204>
			W25qxx_WriteByte(portAdd[te - 73], te);
 80039c6:	216d      	movs	r1, #109	; 0x6d
 80039c8:	187b      	adds	r3, r7, r1
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	3b49      	subs	r3, #73	; 0x49
 80039ce:	4a78      	ldr	r2, [pc, #480]	; (8003bb0 <main+0x3c8>)
 80039d0:	5cd2      	ldrb	r2, [r2, r3]
 80039d2:	000c      	movs	r4, r1
 80039d4:	187b      	adds	r3, r7, r1
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	0019      	movs	r1, r3
 80039da:	0010      	movs	r0, r2
 80039dc:	f004 ffc0 	bl	8008960 <W25qxx_WriteByte>
		for (uint8_t te = 73; te < 79; te++) {
 80039e0:	0021      	movs	r1, r4
 80039e2:	187b      	adds	r3, r7, r1
 80039e4:	781a      	ldrb	r2, [r3, #0]
 80039e6:	187b      	adds	r3, r7, r1
 80039e8:	3201      	adds	r2, #1
 80039ea:	701a      	strb	r2, [r3, #0]
 80039ec:	236d      	movs	r3, #109	; 0x6d
 80039ee:	18fb      	adds	r3, r7, r3
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	2b4e      	cmp	r3, #78	; 0x4e
 80039f4:	d9e7      	bls.n	80039c6 <main+0x1de>
		}
		W25qxx_WriteByte(locationDataIntervalA, 79);  //locationDataIntervalA = 5
 80039f6:	4b6f      	ldr	r3, [pc, #444]	; (8003bb4 <main+0x3cc>)
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	214f      	movs	r1, #79	; 0x4f
 80039fc:	0018      	movs	r0, r3
 80039fe:	f004 ffaf 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(locationDataIntervalB, 80);  //locationDataIntervalB = 5
 8003a02:	4b6d      	ldr	r3, [pc, #436]	; (8003bb8 <main+0x3d0>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2150      	movs	r1, #80	; 0x50
 8003a08:	0018      	movs	r0, r3
 8003a0a:	f004 ffa9 	bl	8008960 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 81);  //isAutoRst
 8003a0e:	2151      	movs	r1, #81	; 0x51
 8003a10:	2000      	movs	r0, #0
 8003a12:	f004 ffa5 	bl	8008960 <W25qxx_WriteByte>
		isFlash =1;
 8003a16:	4b5e      	ldr	r3, [pc, #376]	; (8003b90 <main+0x3a8>)
 8003a18:	2201      	movs	r2, #1
 8003a1a:	701a      	strb	r2, [r3, #0]
		W25qxx_WriteByte(isFlash, 0);//flashed now
 8003a1c:	4b5c      	ldr	r3, [pc, #368]	; (8003b90 <main+0x3a8>)
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	2100      	movs	r1, #0
 8003a22:	0018      	movs	r0, r3
 8003a24:	f004 ff9c 	bl	8008960 <W25qxx_WriteByte>

		flashready = 1;
 8003a28:	4b64      	ldr	r3, [pc, #400]	; (8003bbc <main+0x3d4>)
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	701a      	strb	r2, [r3, #0]
 8003a2e:	e1b5      	b.n	8003d9c <main+0x5b4>

	} else {
		//reading from rom

		uint8_t myread[100];
		memset(myread, 0, sizeof(myread));
 8003a30:	003b      	movs	r3, r7
 8003a32:	2264      	movs	r2, #100	; 0x64
 8003a34:	2100      	movs	r1, #0
 8003a36:	0018      	movs	r0, r3
 8003a38:	f00a fcb5 	bl	800e3a6 <memset>
		//printf("already flashed once/n");
		W25qxx_ReadBytes(myread, 1, 100);
 8003a3c:	003b      	movs	r3, r7
 8003a3e:	2264      	movs	r2, #100	; 0x64
 8003a40:	2101      	movs	r1, #1
 8003a42:	0018      	movs	r0, r3
 8003a44:	f005 f926 	bl	8008c94 <W25qxx_ReadBytes>
		StartSec = myread[0];
 8003a48:	003b      	movs	r3, r7
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	b29a      	uxth	r2, r3
 8003a4e:	4b53      	ldr	r3, [pc, #332]	; (8003b9c <main+0x3b4>)
 8003a50:	801a      	strh	r2, [r3, #0]
		StartSec = StartSec << 8 | myread[1];
 8003a52:	4b52      	ldr	r3, [pc, #328]	; (8003b9c <main+0x3b4>)
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	021b      	lsls	r3, r3, #8
 8003a5a:	b21a      	sxth	r2, r3
 8003a5c:	003b      	movs	r3, r7
 8003a5e:	785b      	ldrb	r3, [r3, #1]
 8003a60:	b21b      	sxth	r3, r3
 8003a62:	4313      	orrs	r3, r2
 8003a64:	b21b      	sxth	r3, r3
 8003a66:	b29a      	uxth	r2, r3
 8003a68:	4b4c      	ldr	r3, [pc, #304]	; (8003b9c <main+0x3b4>)
 8003a6a:	801a      	strh	r2, [r3, #0]

		StartN = myread[2];
 8003a6c:	003b      	movs	r3, r7
 8003a6e:	789b      	ldrb	r3, [r3, #2]
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	4b48      	ldr	r3, [pc, #288]	; (8003b94 <main+0x3ac>)
 8003a74:	801a      	strh	r2, [r3, #0]
		StartN = StartN << 8 | myread[3];
 8003a76:	4b47      	ldr	r3, [pc, #284]	; (8003b94 <main+0x3ac>)
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	021b      	lsls	r3, r3, #8
 8003a7e:	b21a      	sxth	r2, r3
 8003a80:	003b      	movs	r3, r7
 8003a82:	78db      	ldrb	r3, [r3, #3]
 8003a84:	b21b      	sxth	r3, r3
 8003a86:	4313      	orrs	r3, r2
 8003a88:	b21b      	sxth	r3, r3
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	4b41      	ldr	r3, [pc, #260]	; (8003b94 <main+0x3ac>)
 8003a8e:	801a      	strh	r2, [r3, #0]

		EndSec = myread[4];
 8003a90:	003b      	movs	r3, r7
 8003a92:	791b      	ldrb	r3, [r3, #4]
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	4b42      	ldr	r3, [pc, #264]	; (8003ba0 <main+0x3b8>)
 8003a98:	801a      	strh	r2, [r3, #0]
		EndSec = EndSec << 8 | myread[5];
 8003a9a:	4b41      	ldr	r3, [pc, #260]	; (8003ba0 <main+0x3b8>)
 8003a9c:	881b      	ldrh	r3, [r3, #0]
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	021b      	lsls	r3, r3, #8
 8003aa2:	b21a      	sxth	r2, r3
 8003aa4:	003b      	movs	r3, r7
 8003aa6:	795b      	ldrb	r3, [r3, #5]
 8003aa8:	b21b      	sxth	r3, r3
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	b21b      	sxth	r3, r3
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	4b3b      	ldr	r3, [pc, #236]	; (8003ba0 <main+0x3b8>)
 8003ab2:	801a      	strh	r2, [r3, #0]

		EndN = myread[6];
 8003ab4:	003b      	movs	r3, r7
 8003ab6:	799b      	ldrb	r3, [r3, #6]
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	4b37      	ldr	r3, [pc, #220]	; (8003b98 <main+0x3b0>)
 8003abc:	801a      	strh	r2, [r3, #0]
		EndN = EndN << 8 | myread[7];
 8003abe:	4b36      	ldr	r3, [pc, #216]	; (8003b98 <main+0x3b0>)
 8003ac0:	881b      	ldrh	r3, [r3, #0]
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	021b      	lsls	r3, r3, #8
 8003ac6:	b21a      	sxth	r2, r3
 8003ac8:	003b      	movs	r3, r7
 8003aca:	79db      	ldrb	r3, [r3, #7]
 8003acc:	b21b      	sxth	r3, r3
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	b21b      	sxth	r3, r3
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	4b30      	ldr	r3, [pc, #192]	; (8003b98 <main+0x3b0>)
 8003ad6:	801a      	strh	r2, [r3, #0]

		cPin[0] = myread[8];
 8003ad8:	003b      	movs	r3, r7
 8003ada:	7a1a      	ldrb	r2, [r3, #8]
 8003adc:	4b31      	ldr	r3, [pc, #196]	; (8003ba4 <main+0x3bc>)
 8003ade:	701a      	strb	r2, [r3, #0]
		cPin[1] = myread[9];
 8003ae0:	003b      	movs	r3, r7
 8003ae2:	7a5a      	ldrb	r2, [r3, #9]
 8003ae4:	4b2f      	ldr	r3, [pc, #188]	; (8003ba4 <main+0x3bc>)
 8003ae6:	705a      	strb	r2, [r3, #1]
		cPin[2] = myread[10];
 8003ae8:	003b      	movs	r3, r7
 8003aea:	7a9a      	ldrb	r2, [r3, #10]
 8003aec:	4b2d      	ldr	r3, [pc, #180]	; (8003ba4 <main+0x3bc>)
 8003aee:	709a      	strb	r2, [r3, #2]
		cPin[3] = myread[11];
 8003af0:	003b      	movs	r3, r7
 8003af2:	7ada      	ldrb	r2, [r3, #11]
 8003af4:	4b2b      	ldr	r3, [pc, #172]	; (8003ba4 <main+0x3bc>)
 8003af6:	70da      	strb	r2, [r3, #3]
		for (uint8_t te = 0; te < 10; te++) {
 8003af8:	236c      	movs	r3, #108	; 0x6c
 8003afa:	18fb      	adds	r3, r7, r3
 8003afc:	2200      	movs	r2, #0
 8003afe:	701a      	strb	r2, [r3, #0]
 8003b00:	e00f      	b.n	8003b22 <main+0x33a>
			validSender[te] = myread[te + 12];
 8003b02:	206c      	movs	r0, #108	; 0x6c
 8003b04:	183b      	adds	r3, r7, r0
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	330c      	adds	r3, #12
 8003b0a:	001a      	movs	r2, r3
 8003b0c:	183b      	adds	r3, r7, r0
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	0039      	movs	r1, r7
 8003b12:	5c89      	ldrb	r1, [r1, r2]
 8003b14:	4a24      	ldr	r2, [pc, #144]	; (8003ba8 <main+0x3c0>)
 8003b16:	54d1      	strb	r1, [r2, r3]
		for (uint8_t te = 0; te < 10; te++) {
 8003b18:	183b      	adds	r3, r7, r0
 8003b1a:	781a      	ldrb	r2, [r3, #0]
 8003b1c:	183b      	adds	r3, r7, r0
 8003b1e:	3201      	adds	r2, #1
 8003b20:	701a      	strb	r2, [r3, #0]
 8003b22:	236c      	movs	r3, #108	; 0x6c
 8003b24:	18fb      	adds	r3, r7, r3
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2b09      	cmp	r3, #9
 8003b2a:	d9ea      	bls.n	8003b02 <main+0x31a>
		}
		for (uint8_t te = 0; te < 50; te++) {
 8003b2c:	236b      	movs	r3, #107	; 0x6b
 8003b2e:	18fb      	adds	r3, r7, r3
 8003b30:	2200      	movs	r2, #0
 8003b32:	701a      	strb	r2, [r3, #0]
 8003b34:	e00f      	b.n	8003b56 <main+0x36e>
			domainAdd[te] = myread[te + 22];
 8003b36:	206b      	movs	r0, #107	; 0x6b
 8003b38:	183b      	adds	r3, r7, r0
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	3316      	adds	r3, #22
 8003b3e:	001a      	movs	r2, r3
 8003b40:	183b      	adds	r3, r7, r0
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	0039      	movs	r1, r7
 8003b46:	5c89      	ldrb	r1, [r1, r2]
 8003b48:	4a18      	ldr	r2, [pc, #96]	; (8003bac <main+0x3c4>)
 8003b4a:	54d1      	strb	r1, [r2, r3]
		for (uint8_t te = 0; te < 50; te++) {
 8003b4c:	183b      	adds	r3, r7, r0
 8003b4e:	781a      	ldrb	r2, [r3, #0]
 8003b50:	183b      	adds	r3, r7, r0
 8003b52:	3201      	adds	r2, #1
 8003b54:	701a      	strb	r2, [r3, #0]
 8003b56:	236b      	movs	r3, #107	; 0x6b
 8003b58:	18fb      	adds	r3, r7, r3
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	2b31      	cmp	r3, #49	; 0x31
 8003b5e:	d9ea      	bls.n	8003b36 <main+0x34e>
		}
		for (uint8_t te = 0; te < 6; te++) {
 8003b60:	236a      	movs	r3, #106	; 0x6a
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	2200      	movs	r2, #0
 8003b66:	701a      	strb	r2, [r3, #0]
 8003b68:	e03a      	b.n	8003be0 <main+0x3f8>
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	200003dc 	.word	0x200003dc
 8003b70:	20000390 	.word	0x20000390
 8003b74:	200006f8 	.word	0x200006f8
 8003b78:	20000508 	.word	0x20000508
 8003b7c:	20000344 	.word	0x20000344
 8003b80:	20000428 	.word	0x20000428
 8003b84:	200006f4 	.word	0x200006f4
 8003b88:	20000474 	.word	0x20000474
 8003b8c:	50000400 	.word	0x50000400
 8003b90:	200006e4 	.word	0x200006e4
 8003b94:	20000cb4 	.word	0x20000cb4
 8003b98:	20000cb6 	.word	0x20000cb6
 8003b9c:	20000cb8 	.word	0x20000cb8
 8003ba0:	20000cba 	.word	0x20000cba
 8003ba4:	200006e8 	.word	0x200006e8
 8003ba8:	20000004 	.word	0x20000004
 8003bac:	20000030 	.word	0x20000030
 8003bb0:	20000028 	.word	0x20000028
 8003bb4:	20000000 	.word	0x20000000
 8003bb8:	20000001 	.word	0x20000001
 8003bbc:	20000cbc 	.word	0x20000cbc
			portAdd[te] = myread[te + 72];
 8003bc0:	206a      	movs	r0, #106	; 0x6a
 8003bc2:	183b      	adds	r3, r7, r0
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	3348      	adds	r3, #72	; 0x48
 8003bc8:	001a      	movs	r2, r3
 8003bca:	183b      	adds	r3, r7, r0
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	0039      	movs	r1, r7
 8003bd0:	5c89      	ldrb	r1, [r1, r2]
 8003bd2:	4ad8      	ldr	r2, [pc, #864]	; (8003f34 <main+0x74c>)
 8003bd4:	54d1      	strb	r1, [r2, r3]
		for (uint8_t te = 0; te < 6; te++) {
 8003bd6:	183b      	adds	r3, r7, r0
 8003bd8:	781a      	ldrb	r2, [r3, #0]
 8003bda:	183b      	adds	r3, r7, r0
 8003bdc:	3201      	adds	r2, #1
 8003bde:	701a      	strb	r2, [r3, #0]
 8003be0:	236a      	movs	r3, #106	; 0x6a
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	2b05      	cmp	r3, #5
 8003be8:	d9ea      	bls.n	8003bc0 <main+0x3d8>
		}
		locationDataIntervalA = myread[78];
 8003bea:	003b      	movs	r3, r7
 8003bec:	224e      	movs	r2, #78	; 0x4e
 8003bee:	5c9a      	ldrb	r2, [r3, r2]
 8003bf0:	4bd1      	ldr	r3, [pc, #836]	; (8003f38 <main+0x750>)
 8003bf2:	701a      	strb	r2, [r3, #0]
		locationDataIntervalB = myread[79];
 8003bf4:	003b      	movs	r3, r7
 8003bf6:	224f      	movs	r2, #79	; 0x4f
 8003bf8:	5c9a      	ldrb	r2, [r3, r2]
 8003bfa:	4bd0      	ldr	r3, [pc, #832]	; (8003f3c <main+0x754>)
 8003bfc:	701a      	strb	r2, [r3, #0]
		isAutoRst = myread[80];
 8003bfe:	003b      	movs	r3, r7
 8003c00:	2250      	movs	r2, #80	; 0x50
 8003c02:	5c9a      	ldrb	r2, [r3, r2]
 8003c04:	4bce      	ldr	r3, [pc, #824]	; (8003f40 <main+0x758>)
 8003c06:	701a      	strb	r2, [r3, #0]
		if(isAutoRst==0){
 8003c08:	4bcd      	ldr	r3, [pc, #820]	; (8003f40 <main+0x758>)
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d000      	beq.n	8003c12 <main+0x42a>
 8003c10:	e0ac      	b.n	8003d6c <main+0x584>
			W25qxx_EraseSector(0);
 8003c12:	2000      	movs	r0, #0
 8003c14:	f004 fe34 	bl	8008880 <W25qxx_EraseSector>
			W25qxx_EraseSector(1);
 8003c18:	2001      	movs	r0, #1
 8003c1a:	f004 fe31 	bl	8008880 <W25qxx_EraseSector>
			StartN = 0;
 8003c1e:	4bc9      	ldr	r3, [pc, #804]	; (8003f44 <main+0x75c>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	801a      	strh	r2, [r3, #0]
			EndN = 0;
 8003c24:	4bc8      	ldr	r3, [pc, #800]	; (8003f48 <main+0x760>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	801a      	strh	r2, [r3, #0]
			StartSec = 1;
 8003c2a:	4bc8      	ldr	r3, [pc, #800]	; (8003f4c <main+0x764>)
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	801a      	strh	r2, [r3, #0]
			EndSec = 1;
 8003c30:	4bc7      	ldr	r3, [pc, #796]	; (8003f50 <main+0x768>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	801a      	strh	r2, [r3, #0]
			W25qxx_WriteByte(cPin[0], 9);
 8003c36:	4bc7      	ldr	r3, [pc, #796]	; (8003f54 <main+0x76c>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	2109      	movs	r1, #9
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f004 fe8f 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(cPin[1], 10);
 8003c42:	4bc4      	ldr	r3, [pc, #784]	; (8003f54 <main+0x76c>)
 8003c44:	785b      	ldrb	r3, [r3, #1]
 8003c46:	210a      	movs	r1, #10
 8003c48:	0018      	movs	r0, r3
 8003c4a:	f004 fe89 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(cPin[2], 11);
 8003c4e:	4bc1      	ldr	r3, [pc, #772]	; (8003f54 <main+0x76c>)
 8003c50:	789b      	ldrb	r3, [r3, #2]
 8003c52:	210b      	movs	r1, #11
 8003c54:	0018      	movs	r0, r3
 8003c56:	f004 fe83 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(cPin[3], 12);
 8003c5a:	4bbe      	ldr	r3, [pc, #760]	; (8003f54 <main+0x76c>)
 8003c5c:	78db      	ldrb	r3, [r3, #3]
 8003c5e:	210c      	movs	r1, #12
 8003c60:	0018      	movs	r0, r3
 8003c62:	f004 fe7d 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(0, 1);
 8003c66:	2101      	movs	r1, #1
 8003c68:	2000      	movs	r0, #0
 8003c6a:	f004 fe79 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(1, 2);
 8003c6e:	2102      	movs	r1, #2
 8003c70:	2001      	movs	r0, #1
 8003c72:	f004 fe75 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(0, 3);
 8003c76:	2103      	movs	r1, #3
 8003c78:	2000      	movs	r0, #0
 8003c7a:	f004 fe71 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(0, 4);
 8003c7e:	2104      	movs	r1, #4
 8003c80:	2000      	movs	r0, #0
 8003c82:	f004 fe6d 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(0, 5);
 8003c86:	2105      	movs	r1, #5
 8003c88:	2000      	movs	r0, #0
 8003c8a:	f004 fe69 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(1, 6);
 8003c8e:	2106      	movs	r1, #6
 8003c90:	2001      	movs	r0, #1
 8003c92:	f004 fe65 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(0, 7);
 8003c96:	2107      	movs	r1, #7
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f004 fe61 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(0, 8);
 8003c9e:	2108      	movs	r1, #8
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	f004 fe5d 	bl	8008960 <W25qxx_WriteByte>

			for (uint8_t te = 13; te < 23; te++) {
 8003ca6:	2369      	movs	r3, #105	; 0x69
 8003ca8:	18fb      	adds	r3, r7, r3
 8003caa:	220d      	movs	r2, #13
 8003cac:	701a      	strb	r2, [r3, #0]
 8003cae:	e012      	b.n	8003cd6 <main+0x4ee>
				W25qxx_WriteByte(validSender[te - 13], te);
 8003cb0:	2169      	movs	r1, #105	; 0x69
 8003cb2:	187b      	adds	r3, r7, r1
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	3b0d      	subs	r3, #13
 8003cb8:	4aa7      	ldr	r2, [pc, #668]	; (8003f58 <main+0x770>)
 8003cba:	5cd2      	ldrb	r2, [r2, r3]
 8003cbc:	000c      	movs	r4, r1
 8003cbe:	187b      	adds	r3, r7, r1
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	0019      	movs	r1, r3
 8003cc4:	0010      	movs	r0, r2
 8003cc6:	f004 fe4b 	bl	8008960 <W25qxx_WriteByte>
			for (uint8_t te = 13; te < 23; te++) {
 8003cca:	0021      	movs	r1, r4
 8003ccc:	187b      	adds	r3, r7, r1
 8003cce:	781a      	ldrb	r2, [r3, #0]
 8003cd0:	187b      	adds	r3, r7, r1
 8003cd2:	3201      	adds	r2, #1
 8003cd4:	701a      	strb	r2, [r3, #0]
 8003cd6:	2369      	movs	r3, #105	; 0x69
 8003cd8:	18fb      	adds	r3, r7, r3
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	2b16      	cmp	r3, #22
 8003cde:	d9e7      	bls.n	8003cb0 <main+0x4c8>
			}
			for (uint8_t te = 23; te < 73; te++) {
 8003ce0:	2368      	movs	r3, #104	; 0x68
 8003ce2:	18fb      	adds	r3, r7, r3
 8003ce4:	2217      	movs	r2, #23
 8003ce6:	701a      	strb	r2, [r3, #0]
 8003ce8:	e012      	b.n	8003d10 <main+0x528>
				W25qxx_WriteByte(domainAdd[te - 23], te);
 8003cea:	2168      	movs	r1, #104	; 0x68
 8003cec:	187b      	adds	r3, r7, r1
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	3b17      	subs	r3, #23
 8003cf2:	4a9a      	ldr	r2, [pc, #616]	; (8003f5c <main+0x774>)
 8003cf4:	5cd2      	ldrb	r2, [r2, r3]
 8003cf6:	000c      	movs	r4, r1
 8003cf8:	187b      	adds	r3, r7, r1
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	0019      	movs	r1, r3
 8003cfe:	0010      	movs	r0, r2
 8003d00:	f004 fe2e 	bl	8008960 <W25qxx_WriteByte>
			for (uint8_t te = 23; te < 73; te++) {
 8003d04:	0021      	movs	r1, r4
 8003d06:	187b      	adds	r3, r7, r1
 8003d08:	781a      	ldrb	r2, [r3, #0]
 8003d0a:	187b      	adds	r3, r7, r1
 8003d0c:	3201      	adds	r2, #1
 8003d0e:	701a      	strb	r2, [r3, #0]
 8003d10:	2368      	movs	r3, #104	; 0x68
 8003d12:	18fb      	adds	r3, r7, r3
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	2b48      	cmp	r3, #72	; 0x48
 8003d18:	d9e7      	bls.n	8003cea <main+0x502>
			}
			for (uint8_t te = 73; te < 79; te++) {
 8003d1a:	2367      	movs	r3, #103	; 0x67
 8003d1c:	18fb      	adds	r3, r7, r3
 8003d1e:	2249      	movs	r2, #73	; 0x49
 8003d20:	701a      	strb	r2, [r3, #0]
 8003d22:	e012      	b.n	8003d4a <main+0x562>
				W25qxx_WriteByte(portAdd[te - 73], te);
 8003d24:	2167      	movs	r1, #103	; 0x67
 8003d26:	187b      	adds	r3, r7, r1
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	3b49      	subs	r3, #73	; 0x49
 8003d2c:	4a81      	ldr	r2, [pc, #516]	; (8003f34 <main+0x74c>)
 8003d2e:	5cd2      	ldrb	r2, [r2, r3]
 8003d30:	000c      	movs	r4, r1
 8003d32:	187b      	adds	r3, r7, r1
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	0019      	movs	r1, r3
 8003d38:	0010      	movs	r0, r2
 8003d3a:	f004 fe11 	bl	8008960 <W25qxx_WriteByte>
			for (uint8_t te = 73; te < 79; te++) {
 8003d3e:	0021      	movs	r1, r4
 8003d40:	187b      	adds	r3, r7, r1
 8003d42:	781a      	ldrb	r2, [r3, #0]
 8003d44:	187b      	adds	r3, r7, r1
 8003d46:	3201      	adds	r2, #1
 8003d48:	701a      	strb	r2, [r3, #0]
 8003d4a:	2367      	movs	r3, #103	; 0x67
 8003d4c:	18fb      	adds	r3, r7, r3
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b4e      	cmp	r3, #78	; 0x4e
 8003d52:	d9e7      	bls.n	8003d24 <main+0x53c>
			}
			W25qxx_WriteByte(locationDataIntervalA, 79);  //locationDataIntervalA = 5
 8003d54:	4b78      	ldr	r3, [pc, #480]	; (8003f38 <main+0x750>)
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	214f      	movs	r1, #79	; 0x4f
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	f004 fe00 	bl	8008960 <W25qxx_WriteByte>
			W25qxx_WriteByte(locationDataIntervalB, 80);  //locationDataIntervalB = 5
 8003d60:	4b76      	ldr	r3, [pc, #472]	; (8003f3c <main+0x754>)
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	2150      	movs	r1, #80	; 0x50
 8003d66:	0018      	movs	r0, r3
 8003d68:	f004 fdfa 	bl	8008960 <W25qxx_WriteByte>


		}
		isAutoRst = 0;
 8003d6c:	4b74      	ldr	r3, [pc, #464]	; (8003f40 <main+0x758>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	701a      	strb	r2, [r3, #0]
		W25qxx_WriteByte(isAutoRst, 81); //isAutoRst = 0
 8003d72:	4b73      	ldr	r3, [pc, #460]	; (8003f40 <main+0x758>)
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	2151      	movs	r1, #81	; 0x51
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f004 fdf1 	bl	8008960 <W25qxx_WriteByte>
		isFlash = 1;
 8003d7e:	4b78      	ldr	r3, [pc, #480]	; (8003f60 <main+0x778>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	701a      	strb	r2, [r3, #0]
		W25qxx_WriteByte(isFlash, 0);   //isFlash to 1 , already flashed once
 8003d84:	4b76      	ldr	r3, [pc, #472]	; (8003f60 <main+0x778>)
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2100      	movs	r1, #0
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	f004 fde8 	bl	8008960 <W25qxx_WriteByte>
		HAL_Delay(100);
 8003d90:	2064      	movs	r0, #100	; 0x64
 8003d92:	f005 f96f 	bl	8009074 <HAL_Delay>
		flashready = 1;
 8003d96:	4b73      	ldr	r3, [pc, #460]	; (8003f64 <main+0x77c>)
 8003d98:	2201      	movs	r2, #1
 8003d9a:	701a      	strb	r2, [r3, #0]
	}


	//-------------------check if tracker has registered any mobile number?-------------
	isSMSActive=0;
 8003d9c:	4b72      	ldr	r3, [pc, #456]	; (8003f68 <main+0x780>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	701a      	strb	r2, [r3, #0]
	for(uint8_t a=0;a<6;a++){
 8003da2:	2366      	movs	r3, #102	; 0x66
 8003da4:	18fb      	adds	r3, r7, r3
 8003da6:	2200      	movs	r2, #0
 8003da8:	701a      	strb	r2, [r3, #0]
 8003daa:	e010      	b.n	8003dce <main+0x5e6>
		if(validSender[a]!=0){
 8003dac:	2366      	movs	r3, #102	; 0x66
 8003dae:	18fb      	adds	r3, r7, r3
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	4a69      	ldr	r2, [pc, #420]	; (8003f58 <main+0x770>)
 8003db4:	5cd3      	ldrb	r3, [r2, r3]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <main+0x5da>
			isSMSActive=1;
 8003dba:	4b6b      	ldr	r3, [pc, #428]	; (8003f68 <main+0x780>)
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	701a      	strb	r2, [r3, #0]
			break;
 8003dc0:	e00a      	b.n	8003dd8 <main+0x5f0>
	for(uint8_t a=0;a<6;a++){
 8003dc2:	2166      	movs	r1, #102	; 0x66
 8003dc4:	187b      	adds	r3, r7, r1
 8003dc6:	781a      	ldrb	r2, [r3, #0]
 8003dc8:	187b      	adds	r3, r7, r1
 8003dca:	3201      	adds	r2, #1
 8003dcc:	701a      	strb	r2, [r3, #0]
 8003dce:	2366      	movs	r3, #102	; 0x66
 8003dd0:	18fb      	adds	r3, r7, r3
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	2b05      	cmp	r3, #5
 8003dd6:	d9e9      	bls.n	8003dac <main+0x5c4>
		}
	}
	//----------------------------------------------------------------------------------


	HAL_GPIO_WritePin(PWR_KEY_GPIO_Port, PWR_KEY_Pin, 1);
 8003dd8:	2380      	movs	r3, #128	; 0x80
 8003dda:	019b      	lsls	r3, r3, #6
 8003ddc:	4863      	ldr	r0, [pc, #396]	; (8003f6c <main+0x784>)
 8003dde:	2201      	movs	r2, #1
 8003de0:	0019      	movs	r1, r3
 8003de2:	f005 fc96 	bl	8009712 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8003de6:	23fa      	movs	r3, #250	; 0xfa
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	0018      	movs	r0, r3
 8003dec:	f005 f942 	bl	8009074 <HAL_Delay>
	HAL_GPIO_WritePin(PWR_KEY_GPIO_Port, PWR_KEY_Pin, 0);
 8003df0:	2380      	movs	r3, #128	; 0x80
 8003df2:	019b      	lsls	r3, r3, #6
 8003df4:	485d      	ldr	r0, [pc, #372]	; (8003f6c <main+0x784>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	0019      	movs	r1, r3
 8003dfa:	f005 fc8a 	bl	8009712 <HAL_GPIO_WritePin>


	HAL_Delay(5000);
 8003dfe:	4b5c      	ldr	r3, [pc, #368]	; (8003f70 <main+0x788>)
 8003e00:	0018      	movs	r0, r3
 8003e02:	f005 f937 	bl	8009074 <HAL_Delay>
	quectel_init();
 8003e06:	f002 fa7b 	bl	8006300 <quectel_init>

//	INPUT CAPTURE------
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8003e0a:	4b5a      	ldr	r3, [pc, #360]	; (8003f74 <main+0x78c>)
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f007 fc4c 	bl	800b6ac <HAL_TIM_IC_Start_IT>
//	HAL_TIM_IC_Start_DMA(&htim3, TIM_CHANNEL_1, vals, NUMVAL);
	ab=1;
 8003e14:	4b58      	ldr	r3, [pc, #352]	; (8003f78 <main+0x790>)
 8003e16:	2201      	movs	r2, #1
 8003e18:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		while (isTcpOpen == 0 && isLoggedIn == 0) {
 8003e1a:	e067      	b.n	8003eec <main+0x704>
			stats = 1;
 8003e1c:	4b57      	ldr	r3, [pc, #348]	; (8003f7c <main+0x794>)
 8003e1e:	2201      	movs	r2, #1
 8003e20:	701a      	strb	r2, [r3, #0]
			while (isReg == 0) {
 8003e22:	e021      	b.n	8003e68 <main+0x680>
				stats = 2;
 8003e24:	4b55      	ldr	r3, [pc, #340]	; (8003f7c <main+0x794>)
 8003e26:	2202      	movs	r2, #2
 8003e28:	701a      	strb	r2, [r3, #0]
				// HAL_UART_Transmit(&huart4, "at+creg",
				// sizeof("at+creg"), 100);
				send_command("AT+CREG?\r\n", 3, 3, 5, 1);
 8003e2a:	4855      	ldr	r0, [pc, #340]	; (8003f80 <main+0x798>)
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	2305      	movs	r3, #5
 8003e32:	2203      	movs	r2, #3
 8003e34:	2103      	movs	r1, #3
 8003e36:	f002 f9b3 	bl	80061a0 <send_command>
				if (!isReg) {
 8003e3a:	4b52      	ldr	r3, [pc, #328]	; (8003f84 <main+0x79c>)
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d112      	bne.n	8003e68 <main+0x680>
					HAL_Delay(10000);
 8003e42:	4b51      	ldr	r3, [pc, #324]	; (8003f88 <main+0x7a0>)
 8003e44:	0018      	movs	r0, r3
 8003e46:	f005 f915 	bl	8009074 <HAL_Delay>
					stats = 3;
 8003e4a:	4b4c      	ldr	r3, [pc, #304]	; (8003f7c <main+0x794>)
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	701a      	strb	r2, [r3, #0]
					rebootCounter++;
 8003e50:	4b4e      	ldr	r3, [pc, #312]	; (8003f8c <main+0x7a4>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	3301      	adds	r3, #1
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	4b4c      	ldr	r3, [pc, #304]	; (8003f8c <main+0x7a4>)
 8003e5a:	701a      	strb	r2, [r3, #0]
					if (rebootCounter > mainCount) {
 8003e5c:	4b4b      	ldr	r3, [pc, #300]	; (8003f8c <main+0x7a4>)
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b78      	cmp	r3, #120	; 0x78
 8003e62:	d901      	bls.n	8003e68 <main+0x680>
						rebootsystem();
 8003e64:	f002 f88e 	bl	8005f84 <rebootsystem>
			while (isReg == 0) {
 8003e68:	4b46      	ldr	r3, [pc, #280]	; (8003f84 <main+0x79c>)
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0d9      	beq.n	8003e24 <main+0x63c>
					}
				}
			}
			if (estabilish_tcp() == 1) {
 8003e70:	f002 fa96 	bl	80063a0 <estabilish_tcp>
 8003e74:	0003      	movs	r3, r0
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d11c      	bne.n	8003eb4 <main+0x6cc>
				stats = 4;
 8003e7a:	4b40      	ldr	r3, [pc, #256]	; (8003f7c <main+0x794>)
 8003e7c:	2204      	movs	r2, #4
 8003e7e:	701a      	strb	r2, [r3, #0]
				// HAL_UART_Transmit(&huart4, "Loginpacket sending",
				// sizeof("loginpacket sending"), 100);
				send_login_packet();
 8003e80:	f002 fc60 	bl	8006744 <send_login_packet>
				HAL_Delay(5000);
 8003e84:	4b3a      	ldr	r3, [pc, #232]	; (8003f70 <main+0x788>)
 8003e86:	0018      	movs	r0, r3
 8003e88:	f005 f8f4 	bl	8009074 <HAL_Delay>
				if (isLoggedIn == 0) {
 8003e8c:	4b40      	ldr	r3, [pc, #256]	; (8003f90 <main+0x7a8>)
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d12a      	bne.n	8003eec <main+0x704>
					// HAL_UART_Transmit(&huart4, "Loginpacket sending",
					// sizeof("loginpacket sending"), 100);
					send_login_packet();
 8003e96:	f002 fc55 	bl	8006744 <send_login_packet>
					HAL_Delay(5000);
 8003e9a:	4b35      	ldr	r3, [pc, #212]	; (8003f70 <main+0x788>)
 8003e9c:	0018      	movs	r0, r3
 8003e9e:	f005 f8e9 	bl	8009074 <HAL_Delay>
					if (isLoggedIn == 0) {
 8003ea2:	4b3b      	ldr	r3, [pc, #236]	; (8003f90 <main+0x7a8>)
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d11f      	bne.n	8003eec <main+0x704>
						isTcpOpen = 0;
 8003eac:	4b39      	ldr	r3, [pc, #228]	; (8003f94 <main+0x7ac>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	701a      	strb	r2, [r3, #0]
 8003eb2:	e01b      	b.n	8003eec <main+0x704>
					}
				}
			}
			else {
				stats = 5;
 8003eb4:	4b31      	ldr	r3, [pc, #196]	; (8003f7c <main+0x794>)
 8003eb6:	2205      	movs	r2, #5
 8003eb8:	701a      	strb	r2, [r3, #0]
				recTimeA = 0;
 8003eba:	4b37      	ldr	r3, [pc, #220]	; (8003f98 <main+0x7b0>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	701a      	strb	r2, [r3, #0]
				while (recTimeA < rTime) { //18 to 180
 8003ec0:	e00e      	b.n	8003ee0 <main+0x6f8>
					HAL_Delay(1000);
 8003ec2:	23fa      	movs	r3, #250	; 0xfa
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	0018      	movs	r0, r3
 8003ec8:	f005 f8d4 	bl	8009074 <HAL_Delay>
					recTimeA++;
 8003ecc:	4b32      	ldr	r3, [pc, #200]	; (8003f98 <main+0x7b0>)
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	b2da      	uxtb	r2, r3
 8003ed4:	4b30      	ldr	r3, [pc, #192]	; (8003f98 <main+0x7b0>)
 8003ed6:	701a      	strb	r2, [r3, #0]
					where_api_handler();
 8003ed8:	f002 fb60 	bl	800659c <where_api_handler>
					alarm_sender();
 8003edc:	f002 fb80 	bl	80065e0 <alarm_sender>
				while (recTimeA < rTime) { //18 to 180
 8003ee0:	4b2d      	ldr	r3, [pc, #180]	; (8003f98 <main+0x7b0>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	2bb3      	cmp	r3, #179	; 0xb3
 8003ee6:	d9ec      	bls.n	8003ec2 <main+0x6da>
				}
				//SEND LOCATION VIA SMS
				//--------------------------------------------------------------------------
				send_location_packet_via_sms();
 8003ee8:	f003 fbf6 	bl	80076d8 <send_location_packet_via_sms>
		while (isTcpOpen == 0 && isLoggedIn == 0) {
 8003eec:	4b29      	ldr	r3, [pc, #164]	; (8003f94 <main+0x7ac>)
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d000      	beq.n	8003ef8 <main+0x710>
 8003ef6:	e08f      	b.n	8004018 <main+0x830>
 8003ef8:	4b25      	ldr	r3, [pc, #148]	; (8003f90 <main+0x7a8>)
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d08c      	beq.n	8003e1c <main+0x634>
				//--------------------------------------------------------
			}
		}
		while (isTcpOpen == 1 && isLoggedIn == 1 && isDataMode == 1) {
 8003f02:	e089      	b.n	8004018 <main+0x830>
			stats = 7;
 8003f04:	4b1d      	ldr	r3, [pc, #116]	; (8003f7c <main+0x794>)
 8003f06:	2207      	movs	r2, #7
 8003f08:	701a      	strb	r2, [r3, #0]
			uint8_t tempDelayCounter=0;
 8003f0a:	2365      	movs	r3, #101	; 0x65
 8003f0c:	18fb      	adds	r3, r7, r3
 8003f0e:	2200      	movs	r2, #0
 8003f10:	701a      	strb	r2, [r3, #0]
			while(isAlarm == 0){
 8003f12:	e048      	b.n	8003fa6 <main+0x7be>
				tempDelayCounter++;
 8003f14:	2165      	movs	r1, #101	; 0x65
 8003f16:	187b      	adds	r3, r7, r1
 8003f18:	781a      	ldrb	r2, [r3, #0]
 8003f1a:	187b      	adds	r3, r7, r1
 8003f1c:	3201      	adds	r2, #1
 8003f1e:	701a      	strb	r2, [r3, #0]
				if(tempDelayCounter>locationDataIntervalA){
 8003f20:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <main+0x750>)
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	187a      	adds	r2, r7, r1
 8003f26:	7812      	ldrb	r2, [r2, #0]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d937      	bls.n	8003f9c <main+0x7b4>
					tempDelayCounter=0;
 8003f2c:	187b      	adds	r3, r7, r1
 8003f2e:	2200      	movs	r2, #0
 8003f30:	701a      	strb	r2, [r3, #0]
					break;
 8003f32:	e03d      	b.n	8003fb0 <main+0x7c8>
 8003f34:	20000028 	.word	0x20000028
 8003f38:	20000000 	.word	0x20000000
 8003f3c:	20000001 	.word	0x20000001
 8003f40:	200006e5 	.word	0x200006e5
 8003f44:	20000cb4 	.word	0x20000cb4
 8003f48:	20000cb6 	.word	0x20000cb6
 8003f4c:	20000cb8 	.word	0x20000cb8
 8003f50:	20000cba 	.word	0x20000cba
 8003f54:	200006e8 	.word	0x200006e8
 8003f58:	20000004 	.word	0x20000004
 8003f5c:	20000030 	.word	0x20000030
 8003f60:	200006e4 	.word	0x200006e4
 8003f64:	20000cbc 	.word	0x20000cbc
 8003f68:	200006e0 	.word	0x200006e0
 8003f6c:	50000400 	.word	0x50000400
 8003f70:	00001388 	.word	0x00001388
 8003f74:	20000344 	.word	0x20000344
 8003f78:	20000cbe 	.word	0x20000cbe
 8003f7c:	20000cbd 	.word	0x20000cbd
 8003f80:	08012850 	.word	0x08012850
 8003f84:	200009cd 	.word	0x200009cd
 8003f88:	00002710 	.word	0x00002710
 8003f8c:	200006f0 	.word	0x200006f0
 8003f90:	200009cf 	.word	0x200009cf
 8003f94:	200009cc 	.word	0x200009cc
 8003f98:	200006ec 	.word	0x200006ec
				}
				else{
					HAL_Delay(1000);
 8003f9c:	23fa      	movs	r3, #250	; 0xfa
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	0018      	movs	r0, r3
 8003fa2:	f005 f867 	bl	8009074 <HAL_Delay>
			while(isAlarm == 0){
 8003fa6:	4b29      	ldr	r3, [pc, #164]	; (800404c <main+0x864>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d0b1      	beq.n	8003f14 <main+0x72c>
				}
			}
			HAL_Delay(1000);
 8003fb0:	23fa      	movs	r3, #250	; 0xfa
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	f005 f85d 	bl	8009074 <HAL_Delay>
//			HAL_Delay(locationDataIntervalA*1000);
			heartBeatTimer++;
 8003fba:	4b25      	ldr	r3, [pc, #148]	; (8004050 <main+0x868>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	b2da      	uxtb	r2, r3
 8003fc2:	4b23      	ldr	r3, [pc, #140]	; (8004050 <main+0x868>)
 8003fc4:	701a      	strb	r2, [r3, #0]
			if (heartBeatTimer > 36) {
 8003fc6:	4b22      	ldr	r3, [pc, #136]	; (8004050 <main+0x868>)
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	2b24      	cmp	r3, #36	; 0x24
 8003fcc:	d90e      	bls.n	8003fec <main+0x804>
				stats = 8;
 8003fce:	4b21      	ldr	r3, [pc, #132]	; (8004054 <main+0x86c>)
 8003fd0:	2208      	movs	r2, #8
 8003fd2:	701a      	strb	r2, [r3, #0]
				isLoggedIn = 0;
 8003fd4:	4b20      	ldr	r3, [pc, #128]	; (8004058 <main+0x870>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	701a      	strb	r2, [r3, #0]
				send_hb_packet();
 8003fda:	f002 ffc5 	bl	8006f68 <send_hb_packet>
				HAL_Delay(10000);
 8003fde:	4b1f      	ldr	r3, [pc, #124]	; (800405c <main+0x874>)
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	f005 f847 	bl	8009074 <HAL_Delay>
				heartBeatTimer = 0;
 8003fe6:	4b1a      	ldr	r3, [pc, #104]	; (8004050 <main+0x868>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
			}
			if (isDataMode == 1 && isLoggedIn == 1 && isTcpOpen == 1) {
 8003fec:	4b1c      	ldr	r3, [pc, #112]	; (8004060 <main+0x878>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d110      	bne.n	8004018 <main+0x830>
 8003ff6:	4b18      	ldr	r3, [pc, #96]	; (8004058 <main+0x870>)
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d10b      	bne.n	8004018 <main+0x830>
 8004000:	4b18      	ldr	r3, [pc, #96]	; (8004064 <main+0x87c>)
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b01      	cmp	r3, #1
 8004008:	d106      	bne.n	8004018 <main+0x830>
				stats = 8;
 800400a:	4b12      	ldr	r3, [pc, #72]	; (8004054 <main+0x86c>)
 800400c:	2208      	movs	r2, #8
 800400e:	701a      	strb	r2, [r3, #0]
				incoming_msg_handler();
 8004010:	f002 fb34 	bl	800667c <incoming_msg_handler>
				send_data_packet();
 8004014:	f002 fc18 	bl	8006848 <send_data_packet>
		while (isTcpOpen == 1 && isLoggedIn == 1 && isDataMode == 1) {
 8004018:	4b12      	ldr	r3, [pc, #72]	; (8004064 <main+0x87c>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b01      	cmp	r3, #1
 8004020:	d10a      	bne.n	8004038 <main+0x850>
 8004022:	4b0d      	ldr	r3, [pc, #52]	; (8004058 <main+0x870>)
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b01      	cmp	r3, #1
 800402a:	d105      	bne.n	8004038 <main+0x850>
 800402c:	4b0c      	ldr	r3, [pc, #48]	; (8004060 <main+0x878>)
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b01      	cmp	r3, #1
 8004034:	d100      	bne.n	8004038 <main+0x850>
 8004036:	e765      	b.n	8003f04 <main+0x71c>
			}

		}
		isTcpOpen = 0;
 8004038:	4b0a      	ldr	r3, [pc, #40]	; (8004064 <main+0x87c>)
 800403a:	2200      	movs	r2, #0
 800403c:	701a      	strb	r2, [r3, #0]
		isLoggedIn = 0;
 800403e:	4b06      	ldr	r3, [pc, #24]	; (8004058 <main+0x870>)
 8004040:	2200      	movs	r2, #0
 8004042:	701a      	strb	r2, [r3, #0]
		isDataMode = 0;
 8004044:	4b06      	ldr	r3, [pc, #24]	; (8004060 <main+0x878>)
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]
		while (isTcpOpen == 0 && isLoggedIn == 0) {
 800404a:	e74f      	b.n	8003eec <main+0x704>
 800404c:	200006d2 	.word	0x200006d2
 8004050:	200006ef 	.word	0x200006ef
 8004054:	20000cbd 	.word	0x20000cbd
 8004058:	200009cf 	.word	0x200009cf
 800405c:	00002710 	.word	0x00002710
 8004060:	2000082e 	.word	0x2000082e
 8004064:	200009cc 	.word	0x200009cc

08004068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004068:	b590      	push	{r4, r7, lr}
 800406a:	b093      	sub	sp, #76	; 0x4c
 800406c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800406e:	2414      	movs	r4, #20
 8004070:	193b      	adds	r3, r7, r4
 8004072:	0018      	movs	r0, r3
 8004074:	2334      	movs	r3, #52	; 0x34
 8004076:	001a      	movs	r2, r3
 8004078:	2100      	movs	r1, #0
 800407a:	f00a f994 	bl	800e3a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800407e:	1d3b      	adds	r3, r7, #4
 8004080:	0018      	movs	r0, r3
 8004082:	2310      	movs	r3, #16
 8004084:	001a      	movs	r2, r3
 8004086:	2100      	movs	r1, #0
 8004088:	f00a f98d 	bl	800e3a6 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800408c:	2380      	movs	r3, #128	; 0x80
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	0018      	movs	r0, r3
 8004092:	f005 fb77 	bl	8009784 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004096:	193b      	adds	r3, r7, r4
 8004098:	2202      	movs	r2, #2
 800409a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800409c:	193b      	adds	r3, r7, r4
 800409e:	2280      	movs	r2, #128	; 0x80
 80040a0:	0052      	lsls	r2, r2, #1
 80040a2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80040a4:	0021      	movs	r1, r4
 80040a6:	187b      	adds	r3, r7, r1
 80040a8:	2200      	movs	r2, #0
 80040aa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80040ac:	187b      	adds	r3, r7, r1
 80040ae:	2240      	movs	r2, #64	; 0x40
 80040b0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80040b2:	187b      	adds	r3, r7, r1
 80040b4:	2202      	movs	r2, #2
 80040b6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80040b8:	187b      	adds	r3, r7, r1
 80040ba:	2202      	movs	r2, #2
 80040bc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80040be:	187b      	adds	r3, r7, r1
 80040c0:	2200      	movs	r2, #0
 80040c2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80040c4:	187b      	adds	r3, r7, r1
 80040c6:	2208      	movs	r2, #8
 80040c8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80040ca:	187b      	adds	r3, r7, r1
 80040cc:	2280      	movs	r2, #128	; 0x80
 80040ce:	0292      	lsls	r2, r2, #10
 80040d0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80040d2:	187b      	adds	r3, r7, r1
 80040d4:	2280      	movs	r2, #128	; 0x80
 80040d6:	0592      	lsls	r2, r2, #22
 80040d8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040da:	187b      	adds	r3, r7, r1
 80040dc:	0018      	movs	r0, r3
 80040de:	f005 fb9d 	bl	800981c <HAL_RCC_OscConfig>
 80040e2:	1e03      	subs	r3, r0, #0
 80040e4:	d001      	beq.n	80040ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80040e6:	f003 fe17 	bl	8007d18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040ea:	1d3b      	adds	r3, r7, #4
 80040ec:	2207      	movs	r2, #7
 80040ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80040f0:	1d3b      	adds	r3, r7, #4
 80040f2:	2202      	movs	r2, #2
 80040f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040f6:	1d3b      	adds	r3, r7, #4
 80040f8:	2200      	movs	r2, #0
 80040fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80040fc:	1d3b      	adds	r3, r7, #4
 80040fe:	2200      	movs	r2, #0
 8004100:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004102:	1d3b      	adds	r3, r7, #4
 8004104:	2102      	movs	r1, #2
 8004106:	0018      	movs	r0, r3
 8004108:	f005 fe98 	bl	8009e3c <HAL_RCC_ClockConfig>
 800410c:	1e03      	subs	r3, r0, #0
 800410e:	d001      	beq.n	8004114 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8004110:	f003 fe02 	bl	8007d18 <Error_Handler>
  }
}
 8004114:	46c0      	nop			; (mov r8, r8)
 8004116:	46bd      	mov	sp, r7
 8004118:	b013      	add	sp, #76	; 0x4c
 800411a:	bd90      	pop	{r4, r7, pc}

0800411c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004120:	4b1b      	ldr	r3, [pc, #108]	; (8004190 <MX_SPI1_Init+0x74>)
 8004122:	4a1c      	ldr	r2, [pc, #112]	; (8004194 <MX_SPI1_Init+0x78>)
 8004124:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004126:	4b1a      	ldr	r3, [pc, #104]	; (8004190 <MX_SPI1_Init+0x74>)
 8004128:	2282      	movs	r2, #130	; 0x82
 800412a:	0052      	lsls	r2, r2, #1
 800412c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800412e:	4b18      	ldr	r3, [pc, #96]	; (8004190 <MX_SPI1_Init+0x74>)
 8004130:	2200      	movs	r2, #0
 8004132:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004134:	4b16      	ldr	r3, [pc, #88]	; (8004190 <MX_SPI1_Init+0x74>)
 8004136:	22e0      	movs	r2, #224	; 0xe0
 8004138:	00d2      	lsls	r2, r2, #3
 800413a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800413c:	4b14      	ldr	r3, [pc, #80]	; (8004190 <MX_SPI1_Init+0x74>)
 800413e:	2200      	movs	r2, #0
 8004140:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004142:	4b13      	ldr	r3, [pc, #76]	; (8004190 <MX_SPI1_Init+0x74>)
 8004144:	2200      	movs	r2, #0
 8004146:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004148:	4b11      	ldr	r3, [pc, #68]	; (8004190 <MX_SPI1_Init+0x74>)
 800414a:	2280      	movs	r2, #128	; 0x80
 800414c:	0092      	lsls	r2, r2, #2
 800414e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004150:	4b0f      	ldr	r3, [pc, #60]	; (8004190 <MX_SPI1_Init+0x74>)
 8004152:	2220      	movs	r2, #32
 8004154:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004156:	4b0e      	ldr	r3, [pc, #56]	; (8004190 <MX_SPI1_Init+0x74>)
 8004158:	2200      	movs	r2, #0
 800415a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800415c:	4b0c      	ldr	r3, [pc, #48]	; (8004190 <MX_SPI1_Init+0x74>)
 800415e:	2200      	movs	r2, #0
 8004160:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004162:	4b0b      	ldr	r3, [pc, #44]	; (8004190 <MX_SPI1_Init+0x74>)
 8004164:	2200      	movs	r2, #0
 8004166:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004168:	4b09      	ldr	r3, [pc, #36]	; (8004190 <MX_SPI1_Init+0x74>)
 800416a:	2207      	movs	r2, #7
 800416c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800416e:	4b08      	ldr	r3, [pc, #32]	; (8004190 <MX_SPI1_Init+0x74>)
 8004170:	2200      	movs	r2, #0
 8004172:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004174:	4b06      	ldr	r3, [pc, #24]	; (8004190 <MX_SPI1_Init+0x74>)
 8004176:	2208      	movs	r2, #8
 8004178:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800417a:	4b05      	ldr	r3, [pc, #20]	; (8004190 <MX_SPI1_Init+0x74>)
 800417c:	0018      	movs	r0, r3
 800417e:	f006 f93b 	bl	800a3f8 <HAL_SPI_Init>
 8004182:	1e03      	subs	r3, r0, #0
 8004184:	d001      	beq.n	800418a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004186:	f003 fdc7 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800418a:	46c0      	nop			; (mov r8, r8)
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	200002e0 	.word	0x200002e0
 8004194:	40013000 	.word	0x40013000

08004198 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b08c      	sub	sp, #48	; 0x30
 800419c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800419e:	2320      	movs	r3, #32
 80041a0:	18fb      	adds	r3, r7, r3
 80041a2:	0018      	movs	r0, r3
 80041a4:	2310      	movs	r3, #16
 80041a6:	001a      	movs	r2, r3
 80041a8:	2100      	movs	r1, #0
 80041aa:	f00a f8fc 	bl	800e3a6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041ae:	2314      	movs	r3, #20
 80041b0:	18fb      	adds	r3, r7, r3
 80041b2:	0018      	movs	r0, r3
 80041b4:	230c      	movs	r3, #12
 80041b6:	001a      	movs	r2, r3
 80041b8:	2100      	movs	r1, #0
 80041ba:	f00a f8f4 	bl	800e3a6 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80041be:	1d3b      	adds	r3, r7, #4
 80041c0:	0018      	movs	r0, r3
 80041c2:	2310      	movs	r3, #16
 80041c4:	001a      	movs	r2, r3
 80041c6:	2100      	movs	r1, #0
 80041c8:	f00a f8ed 	bl	800e3a6 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041cc:	4b2e      	ldr	r3, [pc, #184]	; (8004288 <MX_TIM3_Init+0xf0>)
 80041ce:	4a2f      	ldr	r2, [pc, #188]	; (800428c <MX_TIM3_Init+0xf4>)
 80041d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64000;
 80041d2:	4b2d      	ldr	r3, [pc, #180]	; (8004288 <MX_TIM3_Init+0xf0>)
 80041d4:	22fa      	movs	r2, #250	; 0xfa
 80041d6:	0212      	lsls	r2, r2, #8
 80041d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041da:	4b2b      	ldr	r3, [pc, #172]	; (8004288 <MX_TIM3_Init+0xf0>)
 80041dc:	2200      	movs	r2, #0
 80041de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80041e0:	4b29      	ldr	r3, [pc, #164]	; (8004288 <MX_TIM3_Init+0xf0>)
 80041e2:	22fa      	movs	r2, #250	; 0xfa
 80041e4:	0092      	lsls	r2, r2, #2
 80041e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041e8:	4b27      	ldr	r3, [pc, #156]	; (8004288 <MX_TIM3_Init+0xf0>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80041ee:	4b26      	ldr	r3, [pc, #152]	; (8004288 <MX_TIM3_Init+0xf0>)
 80041f0:	2280      	movs	r2, #128	; 0x80
 80041f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80041f4:	4b24      	ldr	r3, [pc, #144]	; (8004288 <MX_TIM3_Init+0xf0>)
 80041f6:	0018      	movs	r0, r3
 80041f8:	f007 f91c 	bl	800b434 <HAL_TIM_Base_Init>
 80041fc:	1e03      	subs	r3, r0, #0
 80041fe:	d001      	beq.n	8004204 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8004200:	f003 fd8a 	bl	8007d18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004204:	2120      	movs	r1, #32
 8004206:	187b      	adds	r3, r7, r1
 8004208:	2280      	movs	r2, #128	; 0x80
 800420a:	0152      	lsls	r2, r2, #5
 800420c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800420e:	187a      	adds	r2, r7, r1
 8004210:	4b1d      	ldr	r3, [pc, #116]	; (8004288 <MX_TIM3_Init+0xf0>)
 8004212:	0011      	movs	r1, r2
 8004214:	0018      	movs	r0, r3
 8004216:	f007 fd51 	bl	800bcbc <HAL_TIM_ConfigClockSource>
 800421a:	1e03      	subs	r3, r0, #0
 800421c:	d001      	beq.n	8004222 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800421e:	f003 fd7b 	bl	8007d18 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8004222:	4b19      	ldr	r3, [pc, #100]	; (8004288 <MX_TIM3_Init+0xf0>)
 8004224:	0018      	movs	r0, r3
 8004226:	f007 f9e1 	bl	800b5ec <HAL_TIM_IC_Init>
 800422a:	1e03      	subs	r3, r0, #0
 800422c:	d001      	beq.n	8004232 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800422e:	f003 fd73 	bl	8007d18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004232:	2114      	movs	r1, #20
 8004234:	187b      	adds	r3, r7, r1
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800423a:	187b      	adds	r3, r7, r1
 800423c:	2200      	movs	r2, #0
 800423e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004240:	187a      	adds	r2, r7, r1
 8004242:	4b11      	ldr	r3, [pc, #68]	; (8004288 <MX_TIM3_Init+0xf0>)
 8004244:	0011      	movs	r1, r2
 8004246:	0018      	movs	r0, r3
 8004248:	f008 f87c 	bl	800c344 <HAL_TIMEx_MasterConfigSynchronization>
 800424c:	1e03      	subs	r3, r0, #0
 800424e:	d001      	beq.n	8004254 <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
 8004250:	f003 fd62 	bl	8007d18 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8004254:	1d3b      	adds	r3, r7, #4
 8004256:	220a      	movs	r2, #10
 8004258:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800425a:	1d3b      	adds	r3, r7, #4
 800425c:	2201      	movs	r2, #1
 800425e:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004260:	1d3b      	adds	r3, r7, #4
 8004262:	2200      	movs	r2, #0
 8004264:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8004266:	1d3b      	adds	r3, r7, #4
 8004268:	2200      	movs	r2, #0
 800426a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800426c:	1d39      	adds	r1, r7, #4
 800426e:	4b06      	ldr	r3, [pc, #24]	; (8004288 <MX_TIM3_Init+0xf0>)
 8004270:	2200      	movs	r2, #0
 8004272:	0018      	movs	r0, r3
 8004274:	f007 fc7e 	bl	800bb74 <HAL_TIM_IC_ConfigChannel>
 8004278:	1e03      	subs	r3, r0, #0
 800427a:	d001      	beq.n	8004280 <MX_TIM3_Init+0xe8>
  {
    Error_Handler();
 800427c:	f003 fd4c 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004280:	46c0      	nop			; (mov r8, r8)
 8004282:	46bd      	mov	sp, r7
 8004284:	b00c      	add	sp, #48	; 0x30
 8004286:	bd80      	pop	{r7, pc}
 8004288:	20000344 	.word	0x20000344
 800428c:	40000400 	.word	0x40000400

08004290 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004296:	1d3b      	adds	r3, r7, #4
 8004298:	0018      	movs	r0, r3
 800429a:	230c      	movs	r3, #12
 800429c:	001a      	movs	r2, r3
 800429e:	2100      	movs	r1, #0
 80042a0:	f00a f881 	bl	800e3a6 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80042a4:	4b15      	ldr	r3, [pc, #84]	; (80042fc <MX_TIM6_Init+0x6c>)
 80042a6:	4a16      	ldr	r2, [pc, #88]	; (8004300 <MX_TIM6_Init+0x70>)
 80042a8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 6400;
 80042aa:	4b14      	ldr	r3, [pc, #80]	; (80042fc <MX_TIM6_Init+0x6c>)
 80042ac:	22c8      	movs	r2, #200	; 0xc8
 80042ae:	0152      	lsls	r2, r2, #5
 80042b0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042b2:	4b12      	ldr	r3, [pc, #72]	; (80042fc <MX_TIM6_Init+0x6c>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80042b8:	4b10      	ldr	r3, [pc, #64]	; (80042fc <MX_TIM6_Init+0x6c>)
 80042ba:	4a12      	ldr	r2, [pc, #72]	; (8004304 <MX_TIM6_Init+0x74>)
 80042bc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80042be:	4b0f      	ldr	r3, [pc, #60]	; (80042fc <MX_TIM6_Init+0x6c>)
 80042c0:	2280      	movs	r2, #128	; 0x80
 80042c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80042c4:	4b0d      	ldr	r3, [pc, #52]	; (80042fc <MX_TIM6_Init+0x6c>)
 80042c6:	0018      	movs	r0, r3
 80042c8:	f007 f8b4 	bl	800b434 <HAL_TIM_Base_Init>
 80042cc:	1e03      	subs	r3, r0, #0
 80042ce:	d001      	beq.n	80042d4 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 80042d0:	f003 fd22 	bl	8007d18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042d4:	1d3b      	adds	r3, r7, #4
 80042d6:	2200      	movs	r2, #0
 80042d8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042da:	1d3b      	adds	r3, r7, #4
 80042dc:	2200      	movs	r2, #0
 80042de:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80042e0:	1d3a      	adds	r2, r7, #4
 80042e2:	4b06      	ldr	r3, [pc, #24]	; (80042fc <MX_TIM6_Init+0x6c>)
 80042e4:	0011      	movs	r1, r2
 80042e6:	0018      	movs	r0, r3
 80042e8:	f008 f82c 	bl	800c344 <HAL_TIMEx_MasterConfigSynchronization>
 80042ec:	1e03      	subs	r3, r0, #0
 80042ee:	d001      	beq.n	80042f4 <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 80042f0:	f003 fd12 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80042f4:	46c0      	nop			; (mov r8, r8)
 80042f6:	46bd      	mov	sp, r7
 80042f8:	b004      	add	sp, #16
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	20000390 	.word	0x20000390
 8004300:	40001000 	.word	0x40001000
 8004304:	000003e7 	.word	0x000003e7

08004308 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800430c:	4b0e      	ldr	r3, [pc, #56]	; (8004348 <MX_TIM14_Init+0x40>)
 800430e:	4a0f      	ldr	r2, [pc, #60]	; (800434c <MX_TIM14_Init+0x44>)
 8004310:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 6400;
 8004312:	4b0d      	ldr	r3, [pc, #52]	; (8004348 <MX_TIM14_Init+0x40>)
 8004314:	22c8      	movs	r2, #200	; 0xc8
 8004316:	0152      	lsls	r2, r2, #5
 8004318:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800431a:	4b0b      	ldr	r3, [pc, #44]	; (8004348 <MX_TIM14_Init+0x40>)
 800431c:	2200      	movs	r2, #0
 800431e:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000-1;
 8004320:	4b09      	ldr	r3, [pc, #36]	; (8004348 <MX_TIM14_Init+0x40>)
 8004322:	4a0b      	ldr	r2, [pc, #44]	; (8004350 <MX_TIM14_Init+0x48>)
 8004324:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004326:	4b08      	ldr	r3, [pc, #32]	; (8004348 <MX_TIM14_Init+0x40>)
 8004328:	2200      	movs	r2, #0
 800432a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800432c:	4b06      	ldr	r3, [pc, #24]	; (8004348 <MX_TIM14_Init+0x40>)
 800432e:	2280      	movs	r2, #128	; 0x80
 8004330:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8004332:	4b05      	ldr	r3, [pc, #20]	; (8004348 <MX_TIM14_Init+0x40>)
 8004334:	0018      	movs	r0, r3
 8004336:	f007 f87d 	bl	800b434 <HAL_TIM_Base_Init>
 800433a:	1e03      	subs	r3, r0, #0
 800433c:	d001      	beq.n	8004342 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800433e:	f003 fceb 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8004342:	46c0      	nop			; (mov r8, r8)
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	200003dc 	.word	0x200003dc
 800434c:	40002000 	.word	0x40002000
 8004350:	0000270f 	.word	0x0000270f

08004354 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8004358:	4b10      	ldr	r3, [pc, #64]	; (800439c <MX_TIM17_Init+0x48>)
 800435a:	4a11      	ldr	r2, [pc, #68]	; (80043a0 <MX_TIM17_Init+0x4c>)
 800435c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 6400;
 800435e:	4b0f      	ldr	r3, [pc, #60]	; (800439c <MX_TIM17_Init+0x48>)
 8004360:	22c8      	movs	r2, #200	; 0xc8
 8004362:	0152      	lsls	r2, r2, #5
 8004364:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004366:	4b0d      	ldr	r3, [pc, #52]	; (800439c <MX_TIM17_Init+0x48>)
 8004368:	2200      	movs	r2, #0
 800436a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 4000-1;
 800436c:	4b0b      	ldr	r3, [pc, #44]	; (800439c <MX_TIM17_Init+0x48>)
 800436e:	4a0d      	ldr	r2, [pc, #52]	; (80043a4 <MX_TIM17_Init+0x50>)
 8004370:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004372:	4b0a      	ldr	r3, [pc, #40]	; (800439c <MX_TIM17_Init+0x48>)
 8004374:	2200      	movs	r2, #0
 8004376:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8004378:	4b08      	ldr	r3, [pc, #32]	; (800439c <MX_TIM17_Init+0x48>)
 800437a:	2200      	movs	r2, #0
 800437c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800437e:	4b07      	ldr	r3, [pc, #28]	; (800439c <MX_TIM17_Init+0x48>)
 8004380:	2280      	movs	r2, #128	; 0x80
 8004382:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8004384:	4b05      	ldr	r3, [pc, #20]	; (800439c <MX_TIM17_Init+0x48>)
 8004386:	0018      	movs	r0, r3
 8004388:	f007 f854 	bl	800b434 <HAL_TIM_Base_Init>
 800438c:	1e03      	subs	r3, r0, #0
 800438e:	d001      	beq.n	8004394 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8004390:	f003 fcc2 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8004394:	46c0      	nop			; (mov r8, r8)
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	46c0      	nop			; (mov r8, r8)
 800439c:	20000428 	.word	0x20000428
 80043a0:	40014800 	.word	0x40014800
 80043a4:	00000f9f 	.word	0x00000f9f

080043a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80043ac:	4b23      	ldr	r3, [pc, #140]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043ae:	4a24      	ldr	r2, [pc, #144]	; (8004440 <MX_USART1_UART_Init+0x98>)
 80043b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80043b2:	4b22      	ldr	r3, [pc, #136]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043b4:	2296      	movs	r2, #150	; 0x96
 80043b6:	0192      	lsls	r2, r2, #6
 80043b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80043ba:	4b20      	ldr	r3, [pc, #128]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043bc:	2200      	movs	r2, #0
 80043be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80043c0:	4b1e      	ldr	r3, [pc, #120]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80043c6:	4b1d      	ldr	r3, [pc, #116]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80043cc:	4b1b      	ldr	r3, [pc, #108]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043ce:	220c      	movs	r2, #12
 80043d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043d2:	4b1a      	ldr	r3, [pc, #104]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80043d8:	4b18      	ldr	r3, [pc, #96]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043da:	2200      	movs	r2, #0
 80043dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043de:	4b17      	ldr	r3, [pc, #92]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80043e4:	4b15      	ldr	r3, [pc, #84]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043ea:	4b14      	ldr	r3, [pc, #80]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80043f0:	4b12      	ldr	r3, [pc, #72]	; (800443c <MX_USART1_UART_Init+0x94>)
 80043f2:	0018      	movs	r0, r3
 80043f4:	f008 f826 	bl	800c444 <HAL_UART_Init>
 80043f8:	1e03      	subs	r3, r0, #0
 80043fa:	d001      	beq.n	8004400 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80043fc:	f003 fc8c 	bl	8007d18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004400:	4b0e      	ldr	r3, [pc, #56]	; (800443c <MX_USART1_UART_Init+0x94>)
 8004402:	2100      	movs	r1, #0
 8004404:	0018      	movs	r0, r3
 8004406:	f009 fe8f 	bl	800e128 <HAL_UARTEx_SetTxFifoThreshold>
 800440a:	1e03      	subs	r3, r0, #0
 800440c:	d001      	beq.n	8004412 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800440e:	f003 fc83 	bl	8007d18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004412:	4b0a      	ldr	r3, [pc, #40]	; (800443c <MX_USART1_UART_Init+0x94>)
 8004414:	2100      	movs	r1, #0
 8004416:	0018      	movs	r0, r3
 8004418:	f009 fec6 	bl	800e1a8 <HAL_UARTEx_SetRxFifoThreshold>
 800441c:	1e03      	subs	r3, r0, #0
 800441e:	d001      	beq.n	8004424 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004420:	f003 fc7a 	bl	8007d18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004424:	4b05      	ldr	r3, [pc, #20]	; (800443c <MX_USART1_UART_Init+0x94>)
 8004426:	0018      	movs	r0, r3
 8004428:	f009 fe44 	bl	800e0b4 <HAL_UARTEx_DisableFifoMode>
 800442c:	1e03      	subs	r3, r0, #0
 800442e:	d001      	beq.n	8004434 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004430:	f003 fc72 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004434:	46c0      	nop			; (mov r8, r8)
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	46c0      	nop			; (mov r8, r8)
 800443c:	20000474 	.word	0x20000474
 8004440:	40013800 	.word	0x40013800

08004444 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004448:	4b23      	ldr	r3, [pc, #140]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 800444a:	4a24      	ldr	r2, [pc, #144]	; (80044dc <MX_USART2_UART_Init+0x98>)
 800444c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800444e:	4b22      	ldr	r3, [pc, #136]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 8004450:	22e1      	movs	r2, #225	; 0xe1
 8004452:	0252      	lsls	r2, r2, #9
 8004454:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004456:	4b20      	ldr	r3, [pc, #128]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 8004458:	2200      	movs	r2, #0
 800445a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800445c:	4b1e      	ldr	r3, [pc, #120]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 800445e:	2200      	movs	r2, #0
 8004460:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004462:	4b1d      	ldr	r3, [pc, #116]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 8004464:	2200      	movs	r2, #0
 8004466:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004468:	4b1b      	ldr	r3, [pc, #108]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 800446a:	220c      	movs	r2, #12
 800446c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800446e:	4b1a      	ldr	r3, [pc, #104]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 8004470:	2200      	movs	r2, #0
 8004472:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004474:	4b18      	ldr	r3, [pc, #96]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 8004476:	2200      	movs	r2, #0
 8004478:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800447a:	4b17      	ldr	r3, [pc, #92]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 800447c:	2200      	movs	r2, #0
 800447e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004480:	4b15      	ldr	r3, [pc, #84]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 8004482:	2200      	movs	r2, #0
 8004484:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004486:	4b14      	ldr	r3, [pc, #80]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 8004488:	2200      	movs	r2, #0
 800448a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800448c:	4b12      	ldr	r3, [pc, #72]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 800448e:	0018      	movs	r0, r3
 8004490:	f007 ffd8 	bl	800c444 <HAL_UART_Init>
 8004494:	1e03      	subs	r3, r0, #0
 8004496:	d001      	beq.n	800449c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004498:	f003 fc3e 	bl	8007d18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800449c:	4b0e      	ldr	r3, [pc, #56]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 800449e:	2100      	movs	r1, #0
 80044a0:	0018      	movs	r0, r3
 80044a2:	f009 fe41 	bl	800e128 <HAL_UARTEx_SetTxFifoThreshold>
 80044a6:	1e03      	subs	r3, r0, #0
 80044a8:	d001      	beq.n	80044ae <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80044aa:	f003 fc35 	bl	8007d18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80044ae:	4b0a      	ldr	r3, [pc, #40]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 80044b0:	2100      	movs	r1, #0
 80044b2:	0018      	movs	r0, r3
 80044b4:	f009 fe78 	bl	800e1a8 <HAL_UARTEx_SetRxFifoThreshold>
 80044b8:	1e03      	subs	r3, r0, #0
 80044ba:	d001      	beq.n	80044c0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80044bc:	f003 fc2c 	bl	8007d18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80044c0:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <MX_USART2_UART_Init+0x94>)
 80044c2:	0018      	movs	r0, r3
 80044c4:	f009 fdf6 	bl	800e0b4 <HAL_UARTEx_DisableFifoMode>
 80044c8:	1e03      	subs	r3, r0, #0
 80044ca:	d001      	beq.n	80044d0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80044cc:	f003 fc24 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80044d0:	46c0      	nop			; (mov r8, r8)
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	46c0      	nop			; (mov r8, r8)
 80044d8:	20000508 	.word	0x20000508
 80044dc:	40004400 	.word	0x40004400

080044e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80044e4:	4b16      	ldr	r3, [pc, #88]	; (8004540 <MX_USART3_UART_Init+0x60>)
 80044e6:	4a17      	ldr	r2, [pc, #92]	; (8004544 <MX_USART3_UART_Init+0x64>)
 80044e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80044ea:	4b15      	ldr	r3, [pc, #84]	; (8004540 <MX_USART3_UART_Init+0x60>)
 80044ec:	22e1      	movs	r2, #225	; 0xe1
 80044ee:	0252      	lsls	r2, r2, #9
 80044f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80044f2:	4b13      	ldr	r3, [pc, #76]	; (8004540 <MX_USART3_UART_Init+0x60>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80044f8:	4b11      	ldr	r3, [pc, #68]	; (8004540 <MX_USART3_UART_Init+0x60>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80044fe:	4b10      	ldr	r3, [pc, #64]	; (8004540 <MX_USART3_UART_Init+0x60>)
 8004500:	2200      	movs	r2, #0
 8004502:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004504:	4b0e      	ldr	r3, [pc, #56]	; (8004540 <MX_USART3_UART_Init+0x60>)
 8004506:	220c      	movs	r2, #12
 8004508:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800450a:	4b0d      	ldr	r3, [pc, #52]	; (8004540 <MX_USART3_UART_Init+0x60>)
 800450c:	2200      	movs	r2, #0
 800450e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <MX_USART3_UART_Init+0x60>)
 8004512:	2200      	movs	r2, #0
 8004514:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004516:	4b0a      	ldr	r3, [pc, #40]	; (8004540 <MX_USART3_UART_Init+0x60>)
 8004518:	2200      	movs	r2, #0
 800451a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800451c:	4b08      	ldr	r3, [pc, #32]	; (8004540 <MX_USART3_UART_Init+0x60>)
 800451e:	2200      	movs	r2, #0
 8004520:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004522:	4b07      	ldr	r3, [pc, #28]	; (8004540 <MX_USART3_UART_Init+0x60>)
 8004524:	2200      	movs	r2, #0
 8004526:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004528:	4b05      	ldr	r3, [pc, #20]	; (8004540 <MX_USART3_UART_Init+0x60>)
 800452a:	0018      	movs	r0, r3
 800452c:	f007 ff8a 	bl	800c444 <HAL_UART_Init>
 8004530:	1e03      	subs	r3, r0, #0
 8004532:	d001      	beq.n	8004538 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004534:	f003 fbf0 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004538:	46c0      	nop			; (mov r8, r8)
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	2000059c 	.word	0x2000059c
 8004544:	40004800 	.word	0x40004800

08004548 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 800454c:	4b16      	ldr	r3, [pc, #88]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 800454e:	4a17      	ldr	r2, [pc, #92]	; (80045ac <MX_USART4_UART_Init+0x64>)
 8004550:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8004552:	4b15      	ldr	r3, [pc, #84]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 8004554:	22e1      	movs	r2, #225	; 0xe1
 8004556:	0252      	lsls	r2, r2, #9
 8004558:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800455a:	4b13      	ldr	r3, [pc, #76]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 800455c:	2200      	movs	r2, #0
 800455e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004560:	4b11      	ldr	r3, [pc, #68]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 8004562:	2200      	movs	r2, #0
 8004564:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004566:	4b10      	ldr	r3, [pc, #64]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 8004568:	2200      	movs	r2, #0
 800456a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800456c:	4b0e      	ldr	r3, [pc, #56]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 800456e:	220c      	movs	r2, #12
 8004570:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004572:	4b0d      	ldr	r3, [pc, #52]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 8004574:	2200      	movs	r2, #0
 8004576:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004578:	4b0b      	ldr	r3, [pc, #44]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 800457a:	2200      	movs	r2, #0
 800457c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800457e:	4b0a      	ldr	r3, [pc, #40]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 8004580:	2200      	movs	r2, #0
 8004582:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004584:	4b08      	ldr	r3, [pc, #32]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 8004586:	2200      	movs	r2, #0
 8004588:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800458a:	4b07      	ldr	r3, [pc, #28]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 800458c:	2200      	movs	r2, #0
 800458e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004590:	4b05      	ldr	r3, [pc, #20]	; (80045a8 <MX_USART4_UART_Init+0x60>)
 8004592:	0018      	movs	r0, r3
 8004594:	f007 ff56 	bl	800c444 <HAL_UART_Init>
 8004598:	1e03      	subs	r3, r0, #0
 800459a:	d001      	beq.n	80045a0 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 800459c:	f003 fbbc 	bl	8007d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 80045a0:	46c0      	nop			; (mov r8, r8)
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	20000630 	.word	0x20000630
 80045ac:	40004c00 	.word	0x40004c00

080045b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80045b0:	b590      	push	{r4, r7, lr}
 80045b2:	b08b      	sub	sp, #44	; 0x2c
 80045b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045b6:	2414      	movs	r4, #20
 80045b8:	193b      	adds	r3, r7, r4
 80045ba:	0018      	movs	r0, r3
 80045bc:	2314      	movs	r3, #20
 80045be:	001a      	movs	r2, r3
 80045c0:	2100      	movs	r1, #0
 80045c2:	f009 fef0 	bl	800e3a6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80045c6:	4b59      	ldr	r3, [pc, #356]	; (800472c <MX_GPIO_Init+0x17c>)
 80045c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045ca:	4b58      	ldr	r3, [pc, #352]	; (800472c <MX_GPIO_Init+0x17c>)
 80045cc:	2120      	movs	r1, #32
 80045ce:	430a      	orrs	r2, r1
 80045d0:	635a      	str	r2, [r3, #52]	; 0x34
 80045d2:	4b56      	ldr	r3, [pc, #344]	; (800472c <MX_GPIO_Init+0x17c>)
 80045d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d6:	2220      	movs	r2, #32
 80045d8:	4013      	ands	r3, r2
 80045da:	613b      	str	r3, [r7, #16]
 80045dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045de:	4b53      	ldr	r3, [pc, #332]	; (800472c <MX_GPIO_Init+0x17c>)
 80045e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045e2:	4b52      	ldr	r3, [pc, #328]	; (800472c <MX_GPIO_Init+0x17c>)
 80045e4:	2101      	movs	r1, #1
 80045e6:	430a      	orrs	r2, r1
 80045e8:	635a      	str	r2, [r3, #52]	; 0x34
 80045ea:	4b50      	ldr	r3, [pc, #320]	; (800472c <MX_GPIO_Init+0x17c>)
 80045ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ee:	2201      	movs	r2, #1
 80045f0:	4013      	ands	r3, r2
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045f6:	4b4d      	ldr	r3, [pc, #308]	; (800472c <MX_GPIO_Init+0x17c>)
 80045f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045fa:	4b4c      	ldr	r3, [pc, #304]	; (800472c <MX_GPIO_Init+0x17c>)
 80045fc:	2102      	movs	r1, #2
 80045fe:	430a      	orrs	r2, r1
 8004600:	635a      	str	r2, [r3, #52]	; 0x34
 8004602:	4b4a      	ldr	r3, [pc, #296]	; (800472c <MX_GPIO_Init+0x17c>)
 8004604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004606:	2202      	movs	r2, #2
 8004608:	4013      	ands	r3, r2
 800460a:	60bb      	str	r3, [r7, #8]
 800460c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800460e:	4b47      	ldr	r3, [pc, #284]	; (800472c <MX_GPIO_Init+0x17c>)
 8004610:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004612:	4b46      	ldr	r3, [pc, #280]	; (800472c <MX_GPIO_Init+0x17c>)
 8004614:	2104      	movs	r1, #4
 8004616:	430a      	orrs	r2, r1
 8004618:	635a      	str	r2, [r3, #52]	; 0x34
 800461a:	4b44      	ldr	r3, [pc, #272]	; (800472c <MX_GPIO_Init+0x17c>)
 800461c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800461e:	2204      	movs	r2, #4
 8004620:	4013      	ands	r3, r2
 8004622:	607b      	str	r3, [r7, #4]
 8004624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004626:	4b41      	ldr	r3, [pc, #260]	; (800472c <MX_GPIO_Init+0x17c>)
 8004628:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800462a:	4b40      	ldr	r3, [pc, #256]	; (800472c <MX_GPIO_Init+0x17c>)
 800462c:	2108      	movs	r1, #8
 800462e:	430a      	orrs	r2, r1
 8004630:	635a      	str	r2, [r3, #52]	; 0x34
 8004632:	4b3e      	ldr	r3, [pc, #248]	; (800472c <MX_GPIO_Init+0x17c>)
 8004634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004636:	2208      	movs	r2, #8
 8004638:	4013      	ands	r3, r2
 800463a:	603b      	str	r3, [r7, #0]
 800463c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WD_GPIO_Port, WD_Pin, GPIO_PIN_RESET);
 800463e:	23a0      	movs	r3, #160	; 0xa0
 8004640:	05db      	lsls	r3, r3, #23
 8004642:	2200      	movs	r2, #0
 8004644:	2110      	movs	r1, #16
 8004646:	0018      	movs	r0, r3
 8004648:	f005 f863 	bl	8009712 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUTPUT_1_Pin|LED_2_Pin|DCD_Pin|LED_1_Pin
 800464c:	4938      	ldr	r1, [pc, #224]	; (8004730 <MX_GPIO_Init+0x180>)
 800464e:	4b39      	ldr	r3, [pc, #228]	; (8004734 <MX_GPIO_Init+0x184>)
 8004650:	2200      	movs	r2, #0
 8004652:	0018      	movs	r0, r3
 8004654:	f005 f85d 	bl	8009712 <HAL_GPIO_WritePin>
                          |PWR_KEY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(G_CTRL_GPIO_Port, G_CTRL_Pin, GPIO_PIN_SET);
 8004658:	4b37      	ldr	r3, [pc, #220]	; (8004738 <MX_GPIO_Init+0x188>)
 800465a:	2201      	movs	r2, #1
 800465c:	2102      	movs	r1, #2
 800465e:	0018      	movs	r0, r3
 8004660:	f005 f857 	bl	8009712 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Q_CTRL_Pin|FLASH_CS_Pin, GPIO_PIN_RESET);
 8004664:	4b34      	ldr	r3, [pc, #208]	; (8004738 <MX_GPIO_Init+0x188>)
 8004666:	2200      	movs	r2, #0
 8004668:	210c      	movs	r1, #12
 800466a:	0018      	movs	r0, r3
 800466c:	f005 f851 	bl	8009712 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : WD_Pin */
  GPIO_InitStruct.Pin = WD_Pin;
 8004670:	193b      	adds	r3, r7, r4
 8004672:	2210      	movs	r2, #16
 8004674:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004676:	193b      	adds	r3, r7, r4
 8004678:	2201      	movs	r2, #1
 800467a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800467c:	193b      	adds	r3, r7, r4
 800467e:	2200      	movs	r2, #0
 8004680:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004682:	193b      	adds	r3, r7, r4
 8004684:	2200      	movs	r2, #0
 8004686:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(WD_GPIO_Port, &GPIO_InitStruct);
 8004688:	193a      	adds	r2, r7, r4
 800468a:	23a0      	movs	r3, #160	; 0xa0
 800468c:	05db      	lsls	r3, r3, #23
 800468e:	0011      	movs	r1, r2
 8004690:	0018      	movs	r0, r3
 8004692:	f004 febd 	bl	8009410 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUTPUT_1_Pin LED_2_Pin DCD_Pin LED_1_Pin
                           PWR_KEY_Pin */
  GPIO_InitStruct.Pin = OUTPUT_1_Pin|LED_2_Pin|DCD_Pin|LED_1_Pin
 8004696:	193b      	adds	r3, r7, r4
 8004698:	4a25      	ldr	r2, [pc, #148]	; (8004730 <MX_GPIO_Init+0x180>)
 800469a:	601a      	str	r2, [r3, #0]
                          |PWR_KEY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800469c:	193b      	adds	r3, r7, r4
 800469e:	2201      	movs	r2, #1
 80046a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a2:	193b      	adds	r3, r7, r4
 80046a4:	2200      	movs	r2, #0
 80046a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a8:	193b      	adds	r3, r7, r4
 80046aa:	2200      	movs	r2, #0
 80046ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046ae:	193b      	adds	r3, r7, r4
 80046b0:	4a20      	ldr	r2, [pc, #128]	; (8004734 <MX_GPIO_Init+0x184>)
 80046b2:	0019      	movs	r1, r3
 80046b4:	0010      	movs	r0, r2
 80046b6:	f004 feab 	bl	8009410 <HAL_GPIO_Init>

  /*Configure GPIO pin : DTR_Pin */
  GPIO_InitStruct.Pin = DTR_Pin;
 80046ba:	0021      	movs	r1, r4
 80046bc:	187b      	adds	r3, r7, r1
 80046be:	2280      	movs	r2, #128	; 0x80
 80046c0:	00d2      	lsls	r2, r2, #3
 80046c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046c4:	000c      	movs	r4, r1
 80046c6:	193b      	adds	r3, r7, r4
 80046c8:	2200      	movs	r2, #0
 80046ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046cc:	193b      	adds	r3, r7, r4
 80046ce:	2200      	movs	r2, #0
 80046d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DTR_GPIO_Port, &GPIO_InitStruct);
 80046d2:	193b      	adds	r3, r7, r4
 80046d4:	4a17      	ldr	r2, [pc, #92]	; (8004734 <MX_GPIO_Init+0x184>)
 80046d6:	0019      	movs	r1, r3
 80046d8:	0010      	movs	r0, r2
 80046da:	f004 fe99 	bl	8009410 <HAL_GPIO_Init>

  /*Configure GPIO pin : INPUT_1_Pin */
  GPIO_InitStruct.Pin = INPUT_1_Pin;
 80046de:	193b      	adds	r3, r7, r4
 80046e0:	2280      	movs	r2, #128	; 0x80
 80046e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046e4:	193b      	adds	r3, r7, r4
 80046e6:	2200      	movs	r2, #0
 80046e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046ea:	193b      	adds	r3, r7, r4
 80046ec:	2201      	movs	r2, #1
 80046ee:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(INPUT_1_GPIO_Port, &GPIO_InitStruct);
 80046f0:	193b      	adds	r3, r7, r4
 80046f2:	4a12      	ldr	r2, [pc, #72]	; (800473c <MX_GPIO_Init+0x18c>)
 80046f4:	0019      	movs	r1, r3
 80046f6:	0010      	movs	r0, r2
 80046f8:	f004 fe8a 	bl	8009410 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_CTRL_Pin Q_CTRL_Pin FLASH_CS_Pin */
  GPIO_InitStruct.Pin = G_CTRL_Pin|Q_CTRL_Pin|FLASH_CS_Pin;
 80046fc:	0021      	movs	r1, r4
 80046fe:	187b      	adds	r3, r7, r1
 8004700:	220e      	movs	r2, #14
 8004702:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004704:	187b      	adds	r3, r7, r1
 8004706:	2201      	movs	r2, #1
 8004708:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470a:	187b      	adds	r3, r7, r1
 800470c:	2200      	movs	r2, #0
 800470e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004710:	187b      	adds	r3, r7, r1
 8004712:	2200      	movs	r2, #0
 8004714:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004716:	187b      	adds	r3, r7, r1
 8004718:	4a07      	ldr	r2, [pc, #28]	; (8004738 <MX_GPIO_Init+0x188>)
 800471a:	0019      	movs	r1, r3
 800471c:	0010      	movs	r0, r2
 800471e:	f004 fe77 	bl	8009410 <HAL_GPIO_Init>

}
 8004722:	46c0      	nop			; (mov r8, r8)
 8004724:	46bd      	mov	sp, r7
 8004726:	b00b      	add	sp, #44	; 0x2c
 8004728:	bd90      	pop	{r4, r7, pc}
 800472a:	46c0      	nop			; (mov r8, r8)
 800472c:	40021000 	.word	0x40021000
 8004730:	00003806 	.word	0x00003806
 8004734:	50000400 	.word	0x50000400
 8004738:	50000c00 	.word	0x50000c00
 800473c:	50000800 	.word	0x50000800

08004740 <HAL_UART_ErrorCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a12      	ldr	r2, [pc, #72]	; (8004798 <HAL_UART_ErrorCallback+0x58>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d10c      	bne.n	800476c <HAL_UART_ErrorCallback+0x2c>
		if(huart->ErrorCode != HAL_UART_ERROR_NONE){
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2290      	movs	r2, #144	; 0x90
 8004756:	589b      	ldr	r3, [r3, r2]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d007      	beq.n	800476c <HAL_UART_ErrorCallback+0x2c>
			MX_USART2_UART_Init();
 800475c:	f7ff fe72 	bl	8004444 <MX_USART2_UART_Init>
			HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
 8004760:	490e      	ldr	r1, [pc, #56]	; (800479c <HAL_UART_ErrorCallback+0x5c>)
 8004762:	4b0f      	ldr	r3, [pc, #60]	; (80047a0 <HAL_UART_ErrorCallback+0x60>)
 8004764:	2201      	movs	r2, #1
 8004766:	0018      	movs	r0, r3
 8004768:	f007 ff5e 	bl	800c628 <HAL_UART_Receive_IT>
		}
	}
	if (huart->Instance == USART1) {
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a0c      	ldr	r2, [pc, #48]	; (80047a4 <HAL_UART_ErrorCallback+0x64>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d10c      	bne.n	8004790 <HAL_UART_ErrorCallback+0x50>
		if(huart->ErrorCode != HAL_UART_ERROR_NONE){
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2290      	movs	r2, #144	; 0x90
 800477a:	589b      	ldr	r3, [r3, r2]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d007      	beq.n	8004790 <HAL_UART_ErrorCallback+0x50>
			MX_USART1_UART_Init();
 8004780:	f7ff fe12 	bl	80043a8 <MX_USART1_UART_Init>
			HAL_UART_Receive_IT(&AT_PORT, AT_BUFFER, 1);
 8004784:	4908      	ldr	r1, [pc, #32]	; (80047a8 <HAL_UART_ErrorCallback+0x68>)
 8004786:	4b09      	ldr	r3, [pc, #36]	; (80047ac <HAL_UART_ErrorCallback+0x6c>)
 8004788:	2201      	movs	r2, #1
 800478a:	0018      	movs	r0, r3
 800478c:	f007 ff4c 	bl	800c628 <HAL_UART_Receive_IT>
		}
	}
}
 8004790:	46c0      	nop			; (mov r8, r8)
 8004792:	46bd      	mov	sp, r7
 8004794:	b002      	add	sp, #8
 8004796:	bd80      	pop	{r7, pc}
 8004798:	40004400 	.word	0x40004400
 800479c:	200006f8 	.word	0x200006f8
 80047a0:	20000508 	.word	0x20000508
 80047a4:	40013800 	.word	0x40013800
 80047a8:	200006f4 	.word	0x200006f4
 80047ac:	20000474 	.word	0x20000474

080047b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80047b0:	b590      	push	{r4, r7, lr}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]

	//------------------------------------------------------------------
	if (huart == &GNSS_PORT) {
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	4b5a      	ldr	r3, [pc, #360]	; (8004924 <HAL_UART_RxCpltCallback+0x174>)
 80047bc:	429a      	cmp	r2, r3
 80047be:	d152      	bne.n	8004866 <HAL_UART_RxCpltCallback+0xb6>
		// Incoming data from GNSS, receiving single byte
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
 80047c0:	4959      	ldr	r1, [pc, #356]	; (8004928 <HAL_UART_RxCpltCallback+0x178>)
 80047c2:	4b58      	ldr	r3, [pc, #352]	; (8004924 <HAL_UART_RxCpltCallback+0x174>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	0018      	movs	r0, r3
 80047c8:	f007 ff2e 	bl	800c628 <HAL_UART_Receive_IT>
		if (isGNSSTimStart == 0) {
 80047cc:	4b57      	ldr	r3, [pc, #348]	; (800492c <HAL_UART_RxCpltCallback+0x17c>)
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d106      	bne.n	80047e2 <HAL_UART_RxCpltCallback+0x32>
			isGNSSTimStart = 1;
 80047d4:	4b55      	ldr	r3, [pc, #340]	; (800492c <HAL_UART_RxCpltCallback+0x17c>)
 80047d6:	2201      	movs	r2, #1
 80047d8:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim17);
 80047da:	4b55      	ldr	r3, [pc, #340]	; (8004930 <HAL_UART_RxCpltCallback+0x180>)
 80047dc:	0018      	movs	r0, r3
 80047de:	f006 fe81 	bl	800b4e4 <HAL_TIM_Base_Start_IT>
		}
		TIM17->CNT &= 0x0;
 80047e2:	4b54      	ldr	r3, [pc, #336]	; (8004934 <HAL_UART_RxCpltCallback+0x184>)
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	4b53      	ldr	r3, [pc, #332]	; (8004934 <HAL_UART_RxCpltCallback+0x184>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	625a      	str	r2, [r3, #36]	; 0x24
		if(GNSS_BUFFER[0] != NULL){
 80047ec:	4b4e      	ldr	r3, [pc, #312]	; (8004928 <HAL_UART_RxCpltCallback+0x178>)
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d038      	beq.n	8004866 <HAL_UART_RxCpltCallback+0xb6>
			nmeaResponse[nmeaLC][nmeaCC] = GNSS_BUFFER[0];
 80047f4:	4b50      	ldr	r3, [pc, #320]	; (8004938 <HAL_UART_RxCpltCallback+0x188>)
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	0019      	movs	r1, r3
 80047fc:	4b4f      	ldr	r3, [pc, #316]	; (800493c <HAL_UART_RxCpltCallback+0x18c>)
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	b2db      	uxtb	r3, r3
 8004802:	0018      	movs	r0, r3
 8004804:	4b48      	ldr	r3, [pc, #288]	; (8004928 <HAL_UART_RxCpltCallback+0x178>)
 8004806:	781c      	ldrb	r4, [r3, #0]
 8004808:	4a4d      	ldr	r2, [pc, #308]	; (8004940 <HAL_UART_RxCpltCallback+0x190>)
 800480a:	000b      	movs	r3, r1
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	185b      	adds	r3, r3, r1
 8004810:	0119      	lsls	r1, r3, #4
 8004812:	185b      	adds	r3, r3, r1
 8004814:	18d3      	adds	r3, r2, r3
 8004816:	1c22      	adds	r2, r4, #0
 8004818:	541a      	strb	r2, [r3, r0]
			if (GNSS_BUFFER[0] == '\n') {
 800481a:	4b43      	ldr	r3, [pc, #268]	; (8004928 <HAL_UART_RxCpltCallback+0x178>)
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	2b0a      	cmp	r3, #10
 8004820:	d112      	bne.n	8004848 <HAL_UART_RxCpltCallback+0x98>
				nmeaLC++;
 8004822:	4b45      	ldr	r3, [pc, #276]	; (8004938 <HAL_UART_RxCpltCallback+0x188>)
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	b2db      	uxtb	r3, r3
 8004828:	3301      	adds	r3, #1
 800482a:	b2da      	uxtb	r2, r3
 800482c:	4b42      	ldr	r3, [pc, #264]	; (8004938 <HAL_UART_RxCpltCallback+0x188>)
 800482e:	701a      	strb	r2, [r3, #0]
				if (nmeaLC > NMEA_MAX_LINES - 1) {
 8004830:	4b41      	ldr	r3, [pc, #260]	; (8004938 <HAL_UART_RxCpltCallback+0x188>)
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b03      	cmp	r3, #3
 8004838:	d902      	bls.n	8004840 <HAL_UART_RxCpltCallback+0x90>
					nmeaLC = NMEA_MAX_LINES -1;
 800483a:	4b3f      	ldr	r3, [pc, #252]	; (8004938 <HAL_UART_RxCpltCallback+0x188>)
 800483c:	2203      	movs	r2, #3
 800483e:	701a      	strb	r2, [r3, #0]
				}
				nmeaCC = 0;
 8004840:	4b3e      	ldr	r3, [pc, #248]	; (800493c <HAL_UART_RxCpltCallback+0x18c>)
 8004842:	2200      	movs	r2, #0
 8004844:	701a      	strb	r2, [r3, #0]
 8004846:	e00e      	b.n	8004866 <HAL_UART_RxCpltCallback+0xb6>
			} else {
				nmeaCC++;
 8004848:	4b3c      	ldr	r3, [pc, #240]	; (800493c <HAL_UART_RxCpltCallback+0x18c>)
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	3301      	adds	r3, #1
 8004850:	b2da      	uxtb	r2, r3
 8004852:	4b3a      	ldr	r3, [pc, #232]	; (800493c <HAL_UART_RxCpltCallback+0x18c>)
 8004854:	701a      	strb	r2, [r3, #0]
				if (nmeaCC > NMEA_MAX_CHARS - 1) {
 8004856:	4b39      	ldr	r3, [pc, #228]	; (800493c <HAL_UART_RxCpltCallback+0x18c>)
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	b2db      	uxtb	r3, r3
 800485c:	2b54      	cmp	r3, #84	; 0x54
 800485e:	d902      	bls.n	8004866 <HAL_UART_RxCpltCallback+0xb6>
					nmeaCC = 0;
 8004860:	4b36      	ldr	r3, [pc, #216]	; (800493c <HAL_UART_RxCpltCallback+0x18c>)
 8004862:	2200      	movs	r2, #0
 8004864:	701a      	strb	r2, [r3, #0]

		}
	}
	//------------------------------------------------------------------

	if (huart == &AT_PORT) {
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	4b36      	ldr	r3, [pc, #216]	; (8004944 <HAL_UART_RxCpltCallback+0x194>)
 800486a:	429a      	cmp	r2, r3
 800486c:	d155      	bne.n	800491a <HAL_UART_RxCpltCallback+0x16a>
		recResponse = 1;
 800486e:	4b36      	ldr	r3, [pc, #216]	; (8004948 <HAL_UART_RxCpltCallback+0x198>)
 8004870:	2201      	movs	r2, #1
 8004872:	701a      	strb	r2, [r3, #0]
		if (isStart == 0) {
 8004874:	4b35      	ldr	r3, [pc, #212]	; (800494c <HAL_UART_RxCpltCallback+0x19c>)
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d10b      	bne.n	8004896 <HAL_UART_RxCpltCallback+0xe6>
			isStart = 1;
 800487e:	4b33      	ldr	r3, [pc, #204]	; (800494c <HAL_UART_RxCpltCallback+0x19c>)
 8004880:	2201      	movs	r2, #1
 8004882:	701a      	strb	r2, [r3, #0]
			FIX_TIMER_TRIGGER(&htim6);
 8004884:	4b32      	ldr	r3, [pc, #200]	; (8004950 <HAL_UART_RxCpltCallback+0x1a0>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	2202      	movs	r2, #2
 800488a:	4252      	negs	r2, r2
 800488c:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim6);
 800488e:	4b30      	ldr	r3, [pc, #192]	; (8004950 <HAL_UART_RxCpltCallback+0x1a0>)
 8004890:	0018      	movs	r0, r3
 8004892:	f006 fe27 	bl	800b4e4 <HAL_TIM_Base_Start_IT>
		}
		TIM16->CNT &= 0x0;
 8004896:	4b2f      	ldr	r3, [pc, #188]	; (8004954 <HAL_UART_RxCpltCallback+0x1a4>)
 8004898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489a:	4b2e      	ldr	r3, [pc, #184]	; (8004954 <HAL_UART_RxCpltCallback+0x1a4>)
 800489c:	2200      	movs	r2, #0
 800489e:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_UART_Receive_IT(&AT_PORT, AT_BUFFER, 1);
 80048a0:	492d      	ldr	r1, [pc, #180]	; (8004958 <HAL_UART_RxCpltCallback+0x1a8>)
 80048a2:	4b28      	ldr	r3, [pc, #160]	; (8004944 <HAL_UART_RxCpltCallback+0x194>)
 80048a4:	2201      	movs	r2, #1
 80048a6:	0018      	movs	r0, r3
 80048a8:	f007 febe 	bl	800c628 <HAL_UART_Receive_IT>
		if (AT_BUFFER[0] == '\n') {
 80048ac:	4b2a      	ldr	r3, [pc, #168]	; (8004958 <HAL_UART_RxCpltCallback+0x1a8>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	2b0a      	cmp	r3, #10
 80048b2:	d113      	bne.n	80048dc <HAL_UART_RxCpltCallback+0x12c>
			if (lineCount > RESPONSE_MAX_LINE - 2) {
 80048b4:	4b29      	ldr	r3, [pc, #164]	; (800495c <HAL_UART_RxCpltCallback+0x1ac>)
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d903      	bls.n	80048c6 <HAL_UART_RxCpltCallback+0x116>
				lineCount = 0;
 80048be:	4b27      	ldr	r3, [pc, #156]	; (800495c <HAL_UART_RxCpltCallback+0x1ac>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	701a      	strb	r2, [r3, #0]
 80048c4:	e006      	b.n	80048d4 <HAL_UART_RxCpltCallback+0x124>
			} else {
				lineCount++;
 80048c6:	4b25      	ldr	r3, [pc, #148]	; (800495c <HAL_UART_RxCpltCallback+0x1ac>)
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	3301      	adds	r3, #1
 80048ce:	b2da      	uxtb	r2, r3
 80048d0:	4b22      	ldr	r3, [pc, #136]	; (800495c <HAL_UART_RxCpltCallback+0x1ac>)
 80048d2:	701a      	strb	r2, [r3, #0]
			}
			charCount = 0;
 80048d4:	4b22      	ldr	r3, [pc, #136]	; (8004960 <HAL_UART_RxCpltCallback+0x1b0>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	//-----------------------------------------------------------------------------

}
 80048da:	e01e      	b.n	800491a <HAL_UART_RxCpltCallback+0x16a>
			responseBuffer[lineCount][charCount] = AT_BUFFER[0];
 80048dc:	4b1f      	ldr	r3, [pc, #124]	; (800495c <HAL_UART_RxCpltCallback+0x1ac>)
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	001c      	movs	r4, r3
 80048e4:	4b1e      	ldr	r3, [pc, #120]	; (8004960 <HAL_UART_RxCpltCallback+0x1b0>)
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	0019      	movs	r1, r3
 80048ec:	4b1a      	ldr	r3, [pc, #104]	; (8004958 <HAL_UART_RxCpltCallback+0x1a8>)
 80048ee:	7818      	ldrb	r0, [r3, #0]
 80048f0:	4a1c      	ldr	r2, [pc, #112]	; (8004964 <HAL_UART_RxCpltCallback+0x1b4>)
 80048f2:	2332      	movs	r3, #50	; 0x32
 80048f4:	4363      	muls	r3, r4
 80048f6:	18d3      	adds	r3, r2, r3
 80048f8:	1c02      	adds	r2, r0, #0
 80048fa:	545a      	strb	r2, [r3, r1]
			charCount++;
 80048fc:	4b18      	ldr	r3, [pc, #96]	; (8004960 <HAL_UART_RxCpltCallback+0x1b0>)
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	b2db      	uxtb	r3, r3
 8004902:	3301      	adds	r3, #1
 8004904:	b2da      	uxtb	r2, r3
 8004906:	4b16      	ldr	r3, [pc, #88]	; (8004960 <HAL_UART_RxCpltCallback+0x1b0>)
 8004908:	701a      	strb	r2, [r3, #0]
			if (lineCount > RESPONSE_MAX_CHAR - 2) {
 800490a:	4b14      	ldr	r3, [pc, #80]	; (800495c <HAL_UART_RxCpltCallback+0x1ac>)
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b30      	cmp	r3, #48	; 0x30
 8004912:	d902      	bls.n	800491a <HAL_UART_RxCpltCallback+0x16a>
				charCount = 0;
 8004914:	4b12      	ldr	r3, [pc, #72]	; (8004960 <HAL_UART_RxCpltCallback+0x1b0>)
 8004916:	2200      	movs	r2, #0
 8004918:	701a      	strb	r2, [r3, #0]
}
 800491a:	46c0      	nop			; (mov r8, r8)
 800491c:	46bd      	mov	sp, r7
 800491e:	b003      	add	sp, #12
 8004920:	bd90      	pop	{r4, r7, pc}
 8004922:	46c0      	nop			; (mov r8, r8)
 8004924:	20000508 	.word	0x20000508
 8004928:	200006f8 	.word	0x200006f8
 800492c:	20000832 	.word	0x20000832
 8004930:	20000428 	.word	0x20000428
 8004934:	40014800 	.word	0x40014800
 8004938:	2000082a 	.word	0x2000082a
 800493c:	2000082b 	.word	0x2000082b
 8004940:	20000878 	.word	0x20000878
 8004944:	20000474 	.word	0x20000474
 8004948:	20000835 	.word	0x20000835
 800494c:	2000082c 	.word	0x2000082c
 8004950:	20000390 	.word	0x20000390
 8004954:	40014400 	.word	0x40014400
 8004958:	200006f4 	.word	0x200006f4
 800495c:	20000828 	.word	0x20000828
 8004960:	20000829 	.word	0x20000829
 8004964:	200006fc 	.word	0x200006fc

08004968 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800496a:	46c6      	mov	lr, r8
 800496c:	b500      	push	{lr}
 800496e:	b0ce      	sub	sp, #312	; 0x138
 8004970:	af00      	add	r7, sp, #0
 8004972:	61f8      	str	r0, [r7, #28]

	if (htim == &htim14) {
 8004974:	69fa      	ldr	r2, [r7, #28]
 8004976:	4baf      	ldr	r3, [pc, #700]	; (8004c34 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8004978:	429a      	cmp	r2, r3
 800497a:	d14c      	bne.n	8004a16 <HAL_TIM_PeriodElapsedCallback+0xae>
		//watchdog timer

		//check acc input for 2 seconds, and raise flag if its on otherwise off.
		if(HAL_GPIO_ReadPin(INPUT_1_GPIO_Port, INPUT_1_Pin)){
 800497c:	4bae      	ldr	r3, [pc, #696]	; (8004c38 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800497e:	2180      	movs	r1, #128	; 0x80
 8004980:	0018      	movs	r0, r3
 8004982:	f004 fea9 	bl	80096d8 <HAL_GPIO_ReadPin>
 8004986:	1e03      	subs	r3, r0, #0
 8004988:	d015      	beq.n	80049b6 <HAL_TIM_PeriodElapsedCallback+0x4e>
			accInputHigh++;
 800498a:	4bac      	ldr	r3, [pc, #688]	; (8004c3c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	b2db      	uxtb	r3, r3
 8004990:	3301      	adds	r3, #1
 8004992:	b2da      	uxtb	r2, r3
 8004994:	4ba9      	ldr	r3, [pc, #676]	; (8004c3c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8004996:	701a      	strb	r2, [r3, #0]
			accInputLow=0;
 8004998:	4ba9      	ldr	r3, [pc, #676]	; (8004c40 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800499a:	2200      	movs	r2, #0
 800499c:	701a      	strb	r2, [r3, #0]
			if(accInputHigh > MAX_INPUT_COUNTS){
 800499e:	4ba7      	ldr	r3, [pc, #668]	; (8004c3c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d91b      	bls.n	80049e0 <HAL_TIM_PeriodElapsedCallback+0x78>
				accInputHigh =0;
 80049a8:	4ba4      	ldr	r3, [pc, #656]	; (8004c3c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	701a      	strb	r2, [r3, #0]
				accInputState = 1;
 80049ae:	4ba5      	ldr	r3, [pc, #660]	; (8004c44 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80049b0:	2201      	movs	r2, #1
 80049b2:	701a      	strb	r2, [r3, #0]
 80049b4:	e014      	b.n	80049e0 <HAL_TIM_PeriodElapsedCallback+0x78>
				}
			}
		else{
			accInputLow++;
 80049b6:	4ba2      	ldr	r3, [pc, #648]	; (8004c40 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	3301      	adds	r3, #1
 80049be:	b2da      	uxtb	r2, r3
 80049c0:	4b9f      	ldr	r3, [pc, #636]	; (8004c40 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80049c2:	701a      	strb	r2, [r3, #0]
			accInputHigh=0;
 80049c4:	4b9d      	ldr	r3, [pc, #628]	; (8004c3c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	701a      	strb	r2, [r3, #0]
			if(accInputLow > MAX_INPUT_COUNTS){
 80049ca:	4b9d      	ldr	r3, [pc, #628]	; (8004c40 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d905      	bls.n	80049e0 <HAL_TIM_PeriodElapsedCallback+0x78>
				accInputLow =0;
 80049d4:	4b9a      	ldr	r3, [pc, #616]	; (8004c40 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	701a      	strb	r2, [r3, #0]
				accInputState = 0;
 80049da:	4b9a      	ldr	r3, [pc, #616]	; (8004c44 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80049dc:	2200      	movs	r2, #0
 80049de:	701a      	strb	r2, [r3, #0]
			}
		}
		if(accInputState != accInputStatex){
 80049e0:	4b98      	ldr	r3, [pc, #608]	; (8004c44 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	4b98      	ldr	r3, [pc, #608]	; (8004c48 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d007      	beq.n	8004a00 <HAL_TIM_PeriodElapsedCallback+0x98>
			isAlarm = 1;
 80049f0:	4b96      	ldr	r3, [pc, #600]	; (8004c4c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80049f2:	2201      	movs	r2, #1
 80049f4:	701a      	strb	r2, [r3, #0]
			accInputStatex=accInputState;
 80049f6:	4b93      	ldr	r3, [pc, #588]	; (8004c44 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	b2da      	uxtb	r2, r3
 80049fc:	4b92      	ldr	r3, [pc, #584]	; (8004c48 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80049fe:	701a      	strb	r2, [r3, #0]
		}
		//---------------------------------------------------------------------------

		HAL_GPIO_TogglePin(WD_GPIO_Port, WD_Pin);
 8004a00:	23a0      	movs	r3, #160	; 0xa0
 8004a02:	05db      	lsls	r3, r3, #23
 8004a04:	2110      	movs	r1, #16
 8004a06:	0018      	movs	r0, r3
 8004a08:	f004 fea0 	bl	800974c <HAL_GPIO_TogglePin>
		hangCounter++;
 8004a0c:	4b90      	ldr	r3, [pc, #576]	; (8004c50 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	4b8f      	ldr	r3, [pc, #572]	; (8004c50 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8004a14:	601a      	str	r2, [r3, #0]
		if(hangCounter>25){
			//if system hangs for more than 10 seconds.
//			NVIC_SystemReset();
		}
	}
	if (htim == &htim6) {
 8004a16:	69fa      	ldr	r2, [r7, #28]
 8004a18:	4b8e      	ldr	r3, [pc, #568]	; (8004c54 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d001      	beq.n	8004a22 <HAL_TIM_PeriodElapsedCallback+0xba>
 8004a1e:	f001 f98d 	bl	8005d3c <HAL_TIM_PeriodElapsedCallback+0x13d4>
//		HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
//		HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 1);
		// AT PORT TIMER
		char tResponse = '0';
 8004a22:	2320      	movs	r3, #32
 8004a24:	33ff      	adds	r3, #255	; 0xff
 8004a26:	2018      	movs	r0, #24
 8004a28:	181b      	adds	r3, r3, r0
 8004a2a:	19db      	adds	r3, r3, r7
 8004a2c:	2230      	movs	r2, #48	; 0x30
 8004a2e:	701a      	strb	r2, [r3, #0]
		//todo
		//---- server response check
		if (responseBuffer[0][0] == 0x78 && responseBuffer[0][1] == 0x78) {
 8004a30:	4b89      	ldr	r3, [pc, #548]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	2b78      	cmp	r3, #120	; 0x78
 8004a36:	d000      	beq.n	8004a3a <HAL_TIM_PeriodElapsedCallback+0xd2>
 8004a38:	e0cc      	b.n	8004bd4 <HAL_TIM_PeriodElapsedCallback+0x26c>
 8004a3a:	4b87      	ldr	r3, [pc, #540]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004a3c:	785b      	ldrb	r3, [r3, #1]
 8004a3e:	2b78      	cmp	r3, #120	; 0x78
 8004a40:	d000      	beq.n	8004a44 <HAL_TIM_PeriodElapsedCallback+0xdc>
 8004a42:	e0c7      	b.n	8004bd4 <HAL_TIM_PeriodElapsedCallback+0x26c>
 8004a44:	466b      	mov	r3, sp
 8004a46:	4698      	mov	r8, r3
			// HAL_UART_Transmit(&huart4, "Res rec server",
			// sizeof("Res rec server"), 100);
			uint8_t c = responseBuffer[0][2];
 8004a48:	21f3      	movs	r1, #243	; 0xf3
 8004a4a:	180b      	adds	r3, r1, r0
 8004a4c:	19db      	adds	r3, r3, r7
 8004a4e:	4a82      	ldr	r2, [pc, #520]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004a50:	7892      	ldrb	r2, [r2, #2]
 8004a52:	701a      	strb	r2, [r3, #0]
			uint8_t tempCrcData[c - 1];
 8004a54:	180b      	adds	r3, r1, r0
 8004a56:	19db      	adds	r3, r3, r7
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	1e5a      	subs	r2, r3, #1
 8004a5e:	21ec      	movs	r1, #236	; 0xec
 8004a60:	1809      	adds	r1, r1, r0
 8004a62:	19c9      	adds	r1, r1, r7
 8004a64:	600a      	str	r2, [r1, #0]
 8004a66:	001a      	movs	r2, r3
 8004a68:	60ba      	str	r2, [r7, #8]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	60fa      	str	r2, [r7, #12]
 8004a6e:	68b8      	ldr	r0, [r7, #8]
 8004a70:	68f9      	ldr	r1, [r7, #12]
 8004a72:	0002      	movs	r2, r0
 8004a74:	0f52      	lsrs	r2, r2, #29
 8004a76:	000e      	movs	r6, r1
 8004a78:	00f6      	lsls	r6, r6, #3
 8004a7a:	617e      	str	r6, [r7, #20]
 8004a7c:	697e      	ldr	r6, [r7, #20]
 8004a7e:	4316      	orrs	r6, r2
 8004a80:	617e      	str	r6, [r7, #20]
 8004a82:	0002      	movs	r2, r0
 8004a84:	00d2      	lsls	r2, r2, #3
 8004a86:	613a      	str	r2, [r7, #16]
 8004a88:	001a      	movs	r2, r3
 8004a8a:	603a      	str	r2, [r7, #0]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	607a      	str	r2, [r7, #4]
 8004a90:	6838      	ldr	r0, [r7, #0]
 8004a92:	6879      	ldr	r1, [r7, #4]
 8004a94:	0002      	movs	r2, r0
 8004a96:	0f52      	lsrs	r2, r2, #29
 8004a98:	000e      	movs	r6, r1
 8004a9a:	00f5      	lsls	r5, r6, #3
 8004a9c:	4315      	orrs	r5, r2
 8004a9e:	0002      	movs	r2, r0
 8004aa0:	00d4      	lsls	r4, r2, #3
 8004aa2:	001a      	movs	r2, r3
 8004aa4:	3207      	adds	r2, #7
 8004aa6:	08d2      	lsrs	r2, r2, #3
 8004aa8:	00d2      	lsls	r2, r2, #3
 8004aaa:	4669      	mov	r1, sp
 8004aac:	1a8a      	subs	r2, r1, r2
 8004aae:	4695      	mov	sp, r2
 8004ab0:	466a      	mov	r2, sp
 8004ab2:	3200      	adds	r2, #0
 8004ab4:	21e8      	movs	r1, #232	; 0xe8
 8004ab6:	2018      	movs	r0, #24
 8004ab8:	1809      	adds	r1, r1, r0
 8004aba:	19c9      	adds	r1, r1, r7
 8004abc:	600a      	str	r2, [r1, #0]
			uint16_t crcResult = 0;
 8004abe:	22e6      	movs	r2, #230	; 0xe6
 8004ac0:	1812      	adds	r2, r2, r0
 8004ac2:	19d2      	adds	r2, r2, r7
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	8011      	strh	r1, [r2, #0]
			for (uint8_t i = 2; i < c + 1; i++) {
 8004ac8:	228f      	movs	r2, #143	; 0x8f
 8004aca:	0052      	lsls	r2, r2, #1
 8004acc:	1812      	adds	r2, r2, r0
 8004ace:	19d2      	adds	r2, r2, r7
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	7011      	strb	r1, [r2, #0]
 8004ad4:	e017      	b.n	8004b06 <HAL_TIM_PeriodElapsedCallback+0x19e>
				tempCrcData[i - 2] = responseBuffer[0][i];
 8004ad6:	248f      	movs	r4, #143	; 0x8f
 8004ad8:	0064      	lsls	r4, r4, #1
 8004ada:	2518      	movs	r5, #24
 8004adc:	1962      	adds	r2, r4, r5
 8004ade:	19d2      	adds	r2, r2, r7
 8004ae0:	7811      	ldrb	r1, [r2, #0]
 8004ae2:	1962      	adds	r2, r4, r5
 8004ae4:	19d2      	adds	r2, r2, r7
 8004ae6:	7812      	ldrb	r2, [r2, #0]
 8004ae8:	3a02      	subs	r2, #2
 8004aea:	485b      	ldr	r0, [pc, #364]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004aec:	5c40      	ldrb	r0, [r0, r1]
 8004aee:	21e8      	movs	r1, #232	; 0xe8
 8004af0:	1949      	adds	r1, r1, r5
 8004af2:	19c9      	adds	r1, r1, r7
 8004af4:	6809      	ldr	r1, [r1, #0]
 8004af6:	5488      	strb	r0, [r1, r2]
			for (uint8_t i = 2; i < c + 1; i++) {
 8004af8:	1962      	adds	r2, r4, r5
 8004afa:	19d2      	adds	r2, r2, r7
 8004afc:	7811      	ldrb	r1, [r2, #0]
 8004afe:	1962      	adds	r2, r4, r5
 8004b00:	19d2      	adds	r2, r2, r7
 8004b02:	3101      	adds	r1, #1
 8004b04:	7011      	strb	r1, [r2, #0]
 8004b06:	25f3      	movs	r5, #243	; 0xf3
 8004b08:	2018      	movs	r0, #24
 8004b0a:	182a      	adds	r2, r5, r0
 8004b0c:	19d1      	adds	r1, r2, r7
 8004b0e:	228f      	movs	r2, #143	; 0x8f
 8004b10:	0052      	lsls	r2, r2, #1
 8004b12:	1812      	adds	r2, r2, r0
 8004b14:	19d2      	adds	r2, r2, r7
 8004b16:	7809      	ldrb	r1, [r1, #0]
 8004b18:	7812      	ldrb	r2, [r2, #0]
 8004b1a:	4291      	cmp	r1, r2
 8004b1c:	d2db      	bcs.n	8004ad6 <HAL_TIM_PeriodElapsedCallback+0x16e>
			}
			uint8_t *tempPtr = tempCrcData;
 8004b1e:	22e8      	movs	r2, #232	; 0xe8
 8004b20:	1812      	adds	r2, r2, r0
 8004b22:	19d2      	adds	r2, r2, r7
 8004b24:	6812      	ldr	r2, [r2, #0]
 8004b26:	21e0      	movs	r1, #224	; 0xe0
 8004b28:	0004      	movs	r4, r0
 8004b2a:	1808      	adds	r0, r1, r0
 8004b2c:	19c0      	adds	r0, r0, r7
 8004b2e:	6002      	str	r2, [r0, #0]
			crcResult = GetCrc16(tempPtr,
 8004b30:	26e6      	movs	r6, #230	; 0xe6
 8004b32:	0020      	movs	r0, r4
 8004b34:	1832      	adds	r2, r6, r0
 8004b36:	19d4      	adds	r4, r2, r7
 8004b38:	180a      	adds	r2, r1, r0
 8004b3a:	19d2      	adds	r2, r2, r7
 8004b3c:	6812      	ldr	r2, [r2, #0]
 8004b3e:	0019      	movs	r1, r3
 8004b40:	0010      	movs	r0, r2
 8004b42:	f001 fcf5 	bl	8006530 <GetCrc16>
 8004b46:	0003      	movs	r3, r0
 8004b48:	8023      	strh	r3, [r4, #0]
					sizeof(tempCrcData) / sizeof(tempCrcData[0]));
			uint16_t checker = responseBuffer[0][c + 1];
 8004b4a:	2418      	movs	r4, #24
 8004b4c:	192b      	adds	r3, r5, r4
 8004b4e:	19db      	adds	r3, r3, r7
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	3301      	adds	r3, #1
 8004b54:	4a40      	ldr	r2, [pc, #256]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004b56:	5cd2      	ldrb	r2, [r2, r3]
 8004b58:	20de      	movs	r0, #222	; 0xde
 8004b5a:	1903      	adds	r3, r0, r4
 8004b5c:	19db      	adds	r3, r3, r7
 8004b5e:	801a      	strh	r2, [r3, #0]
			checker = checker << 8 | responseBuffer[0][c + 2];
 8004b60:	1903      	adds	r3, r0, r4
 8004b62:	19db      	adds	r3, r3, r7
 8004b64:	881b      	ldrh	r3, [r3, #0]
 8004b66:	021b      	lsls	r3, r3, #8
 8004b68:	b21a      	sxth	r2, r3
 8004b6a:	192b      	adds	r3, r5, r4
 8004b6c:	19db      	adds	r3, r3, r7
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	3302      	adds	r3, #2
 8004b72:	4939      	ldr	r1, [pc, #228]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004b74:	5ccb      	ldrb	r3, [r1, r3]
 8004b76:	b21b      	sxth	r3, r3
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	b21a      	sxth	r2, r3
 8004b7c:	1903      	adds	r3, r0, r4
 8004b7e:	19db      	adds	r3, r3, r7
 8004b80:	801a      	strh	r2, [r3, #0]
			if (crcResult == checker) {
 8004b82:	1933      	adds	r3, r6, r4
 8004b84:	19da      	adds	r2, r3, r7
 8004b86:	1903      	adds	r3, r0, r4
 8004b88:	19db      	adds	r3, r3, r7
 8004b8a:	8812      	ldrh	r2, [r2, #0]
 8004b8c:	881b      	ldrh	r3, [r3, #0]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d10a      	bne.n	8004ba8 <HAL_TIM_PeriodElapsedCallback+0x240>
				if (responseBuffer[0][3] == 1 || responseBuffer[0][3] == 0x13) {
 8004b92:	4b31      	ldr	r3, [pc, #196]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004b94:	78db      	ldrb	r3, [r3, #3]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d003      	beq.n	8004ba2 <HAL_TIM_PeriodElapsedCallback+0x23a>
 8004b9a:	4b2f      	ldr	r3, [pc, #188]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004b9c:	78db      	ldrb	r3, [r3, #3]
 8004b9e:	2b13      	cmp	r3, #19
 8004ba0:	d102      	bne.n	8004ba8 <HAL_TIM_PeriodElapsedCallback+0x240>
					isLoggedIn = 1;
 8004ba2:	4b2e      	ldr	r3, [pc, #184]	; (8004c5c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	701a      	strb	r2, [r3, #0]
						// HAL_UART_Transmit(&huart4, "HB rec", sizeof("HB rec"),
						// 100);
					}
				}
			}
			HAL_TIM_Base_Stop_IT(&htim6);
 8004ba8:	4b2a      	ldr	r3, [pc, #168]	; (8004c54 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004baa:	0018      	movs	r0, r3
 8004bac:	f006 fcf0 	bl	800b590 <HAL_TIM_Base_Stop_IT>
			memset(responseBuffer, 0, sizeof(responseBuffer));
 8004bb0:	2396      	movs	r3, #150	; 0x96
 8004bb2:	005a      	lsls	r2, r3, #1
 8004bb4:	4b28      	ldr	r3, [pc, #160]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	0018      	movs	r0, r3
 8004bba:	f009 fbf4 	bl	800e3a6 <memset>
			lineCount = 0;
 8004bbe:	4b28      	ldr	r3, [pc, #160]	; (8004c60 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	701a      	strb	r2, [r3, #0]
			charCount = 0;
 8004bc4:	4b27      	ldr	r3, [pc, #156]	; (8004c64 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	701a      	strb	r2, [r3, #0]
			isStart = 0;
 8004bca:	4b27      	ldr	r3, [pc, #156]	; (8004c68 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	701a      	strb	r2, [r3, #0]
 8004bd0:	46c5      	mov	sp, r8
		if (responseBuffer[0][0] == 0x78 && responseBuffer[0][1] == 0x78) {
 8004bd2:	e2bc      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
		} else {
			uint8_t tLine = 99;
 8004bd4:	231e      	movs	r3, #30
 8004bd6:	33ff      	adds	r3, #255	; 0xff
 8004bd8:	2118      	movs	r1, #24
 8004bda:	185b      	adds	r3, r3, r1
 8004bdc:	19db      	adds	r3, r3, r7
 8004bde:	2263      	movs	r2, #99	; 0x63
 8004be0:	701a      	strb	r2, [r3, #0]
			char *ptr;
			uint8_t tIndex;
			//message handling here------------------------------------------
			for (uint8_t i = 0; i <= RESPONSE_MAX_LINE; i++) {
 8004be2:	238e      	movs	r3, #142	; 0x8e
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	185b      	adds	r3, r3, r1
 8004be8:	19db      	adds	r3, r3, r7
 8004bea:	2200      	movs	r2, #0
 8004bec:	701a      	strb	r2, [r3, #0]
 8004bee:	e049      	b.n	8004c84 <HAL_TIM_PeriodElapsedCallback+0x31c>
				ptr = strstr(responseBuffer[i], "+CMT:");
 8004bf0:	248e      	movs	r4, #142	; 0x8e
 8004bf2:	0064      	lsls	r4, r4, #1
 8004bf4:	2518      	movs	r5, #24
 8004bf6:	1963      	adds	r3, r4, r5
 8004bf8:	19db      	adds	r3, r3, r7
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	2232      	movs	r2, #50	; 0x32
 8004bfe:	435a      	muls	r2, r3
 8004c00:	4b15      	ldr	r3, [pc, #84]	; (8004c58 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004c02:	18d3      	adds	r3, r2, r3
 8004c04:	4a19      	ldr	r2, [pc, #100]	; (8004c6c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8004c06:	0011      	movs	r1, r2
 8004c08:	0018      	movs	r0, r3
 8004c0a:	f009 fc24 	bl	800e456 <strstr>
 8004c0e:	0003      	movs	r3, r0
 8004c10:	22d8      	movs	r2, #216	; 0xd8
 8004c12:	1951      	adds	r1, r2, r5
 8004c14:	19c9      	adds	r1, r1, r7
 8004c16:	600b      	str	r3, [r1, #0]
				if (ptr != NULL) {
 8004c18:	1953      	adds	r3, r2, r5
 8004c1a:	19db      	adds	r3, r3, r7
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d026      	beq.n	8004c70 <HAL_TIM_PeriodElapsedCallback+0x308>
					tLine = i;
 8004c22:	231e      	movs	r3, #30
 8004c24:	33ff      	adds	r3, #255	; 0xff
 8004c26:	195b      	adds	r3, r3, r5
 8004c28:	19db      	adds	r3, r3, r7
 8004c2a:	1962      	adds	r2, r4, r5
 8004c2c:	19d2      	adds	r2, r2, r7
 8004c2e:	7812      	ldrb	r2, [r2, #0]
 8004c30:	701a      	strb	r2, [r3, #0]
					break;
 8004c32:	e02f      	b.n	8004c94 <HAL_TIM_PeriodElapsedCallback+0x32c>
 8004c34:	200003dc 	.word	0x200003dc
 8004c38:	50000800 	.word	0x50000800
 8004c3c:	200006d5 	.word	0x200006d5
 8004c40:	200006d6 	.word	0x200006d6
 8004c44:	200006d3 	.word	0x200006d3
 8004c48:	200006d4 	.word	0x200006d4
 8004c4c:	200006d2 	.word	0x200006d2
 8004c50:	200006dc 	.word	0x200006dc
 8004c54:	20000390 	.word	0x20000390
 8004c58:	200006fc 	.word	0x200006fc
 8004c5c:	200009cf 	.word	0x200009cf
 8004c60:	20000828 	.word	0x20000828
 8004c64:	20000829 	.word	0x20000829
 8004c68:	2000082c 	.word	0x2000082c
 8004c6c:	0801285c 	.word	0x0801285c
			for (uint8_t i = 0; i <= RESPONSE_MAX_LINE; i++) {
 8004c70:	218e      	movs	r1, #142	; 0x8e
 8004c72:	0049      	lsls	r1, r1, #1
 8004c74:	2018      	movs	r0, #24
 8004c76:	180b      	adds	r3, r1, r0
 8004c78:	19db      	adds	r3, r3, r7
 8004c7a:	781a      	ldrb	r2, [r3, #0]
 8004c7c:	180b      	adds	r3, r1, r0
 8004c7e:	19db      	adds	r3, r3, r7
 8004c80:	3201      	adds	r2, #1
 8004c82:	701a      	strb	r2, [r3, #0]
 8004c84:	238e      	movs	r3, #142	; 0x8e
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	2218      	movs	r2, #24
 8004c8a:	189b      	adds	r3, r3, r2
 8004c8c:	19db      	adds	r3, r3, r7
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	2b06      	cmp	r3, #6
 8004c92:	d9ad      	bls.n	8004bf0 <HAL_TIM_PeriodElapsedCallback+0x288>
				}
			}
			if (tLine != 99) {
 8004c94:	241e      	movs	r4, #30
 8004c96:	34ff      	adds	r4, #255	; 0xff
 8004c98:	2618      	movs	r6, #24
 8004c9a:	19a3      	adds	r3, r4, r6
 8004c9c:	19db      	adds	r3, r3, r7
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	2b63      	cmp	r3, #99	; 0x63
 8004ca2:	d100      	bne.n	8004ca6 <HAL_TIM_PeriodElapsedCallback+0x33e>
 8004ca4:	e253      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
				//some message is received!!!.
				//---check the sender's number.
				char sender[50];
				memset(sender, 0, sizeof(sender));
 8004ca6:	250c      	movs	r5, #12
 8004ca8:	19ab      	adds	r3, r5, r6
 8004caa:	19db      	adds	r3, r3, r7
 8004cac:	2232      	movs	r2, #50	; 0x32
 8004cae:	2100      	movs	r1, #0
 8004cb0:	0018      	movs	r0, r3
 8004cb2:	f009 fb78 	bl	800e3a6 <memset>
				ptr = strchr(responseBuffer[tLine], '\"');
 8004cb6:	19a3      	adds	r3, r4, r6
 8004cb8:	19db      	adds	r3, r3, r7
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	2232      	movs	r2, #50	; 0x32
 8004cbe:	435a      	muls	r2, r3
 8004cc0:	4bda      	ldr	r3, [pc, #872]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8004cc2:	18d3      	adds	r3, r2, r3
 8004cc4:	2122      	movs	r1, #34	; 0x22
 8004cc6:	0018      	movs	r0, r3
 8004cc8:	f009 fba3 	bl	800e412 <strchr>
 8004ccc:	0003      	movs	r3, r0
 8004cce:	21d8      	movs	r1, #216	; 0xd8
 8004cd0:	0030      	movs	r0, r6
 8004cd2:	180a      	adds	r2, r1, r0
 8004cd4:	19d2      	adds	r2, r2, r7
 8004cd6:	6013      	str	r3, [r2, #0]
				if (ptr != NULL) {
 8004cd8:	180b      	adds	r3, r1, r0
 8004cda:	19db      	adds	r3, r3, r7
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d100      	bne.n	8004ce4 <HAL_TIM_PeriodElapsedCallback+0x37c>
 8004ce2:	e234      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
					tIndex = ptr - (char) responseBuffer[tLine];
 8004ce4:	1823      	adds	r3, r4, r0
 8004ce6:	19db      	adds	r3, r3, r7
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2232      	movs	r2, #50	; 0x32
 8004cec:	435a      	muls	r2, r3
 8004cee:	4bcf      	ldr	r3, [pc, #828]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8004cf0:	18d3      	adds	r3, r2, r3
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	425b      	negs	r3, r3
 8004cf6:	0006      	movs	r6, r0
 8004cf8:	198a      	adds	r2, r1, r6
 8004cfa:	19d2      	adds	r2, r2, r7
 8004cfc:	6812      	ldr	r2, [r2, #0]
 8004cfe:	18d3      	adds	r3, r2, r3
 8004d00:	001a      	movs	r2, r3
 8004d02:	20d7      	movs	r0, #215	; 0xd7
 8004d04:	1983      	adds	r3, r0, r6
 8004d06:	19db      	adds	r3, r3, r7
 8004d08:	701a      	strb	r2, [r3, #0]
					substring(sender, responseBuffer[tLine], tIndex + 1, 13);
 8004d0a:	19a3      	adds	r3, r4, r6
 8004d0c:	19db      	adds	r3, r3, r7
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	2232      	movs	r2, #50	; 0x32
 8004d12:	435a      	muls	r2, r3
 8004d14:	4bc5      	ldr	r3, [pc, #788]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8004d16:	18d1      	adds	r1, r2, r3
 8004d18:	1983      	adds	r3, r0, r6
 8004d1a:	19db      	adds	r3, r3, r7
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	19ab      	adds	r3, r5, r6
 8004d24:	19d8      	adds	r0, r3, r7
 8004d26:	230d      	movs	r3, #13
 8004d28:	f002 f9fa 	bl	8007120 <substring>
					substring(sender, sender, 3, 10);
 8004d2c:	19ab      	adds	r3, r5, r6
 8004d2e:	19d9      	adds	r1, r3, r7
 8004d30:	19ab      	adds	r3, r5, r6
 8004d32:	19d8      	adds	r0, r3, r7
 8004d34:	230a      	movs	r3, #10
 8004d36:	2203      	movs	r2, #3
 8004d38:	f002 f9f2 	bl	8007120 <substring>
					uint8_t isOwner = 0;
 8004d3c:	26d6      	movs	r6, #214	; 0xd6
 8004d3e:	2118      	movs	r1, #24
 8004d40:	1873      	adds	r3, r6, r1
 8004d42:	19db      	adds	r3, r3, r7
 8004d44:	2200      	movs	r2, #0
 8004d46:	701a      	strb	r2, [r3, #0]
					isOwner = !strcmp(sender, validSender); //check if sender's number is an owner?
 8004d48:	4ab9      	ldr	r2, [pc, #740]	; (8005030 <HAL_TIM_PeriodElapsedCallback+0x6c8>)
 8004d4a:	186b      	adds	r3, r5, r1
 8004d4c:	19db      	adds	r3, r3, r7
 8004d4e:	0011      	movs	r1, r2
 8004d50:	0018      	movs	r0, r3
 8004d52:	f7fb f9d5 	bl	8000100 <strcmp>
 8004d56:	0003      	movs	r3, r0
 8004d58:	425a      	negs	r2, r3
 8004d5a:	4153      	adcs	r3, r2
 8004d5c:	b2da      	uxtb	r2, r3
 8004d5e:	2118      	movs	r1, #24
 8004d60:	1873      	adds	r3, r6, r1
 8004d62:	19db      	adds	r3, r3, r7
 8004d64:	701a      	strb	r2, [r3, #0]
					//---check the message content for any command. (*auto# for example)
					uint8_t ind1;
					uint8_t ind2; //command length.
					char *x;
					char sCommand[MAX_COMMAND_LEN];
					x = strchr(responseBuffer[tLine + 1], '*');
 8004d66:	000e      	movs	r6, r1
 8004d68:	1863      	adds	r3, r4, r1
 8004d6a:	19db      	adds	r3, r3, r7
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	3301      	adds	r3, #1
 8004d70:	2232      	movs	r2, #50	; 0x32
 8004d72:	435a      	muls	r2, r3
 8004d74:	4bad      	ldr	r3, [pc, #692]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8004d76:	18d3      	adds	r3, r2, r3
 8004d78:	212a      	movs	r1, #42	; 0x2a
 8004d7a:	0018      	movs	r0, r3
 8004d7c:	f009 fb49 	bl	800e412 <strchr>
 8004d80:	0003      	movs	r3, r0
 8004d82:	25d0      	movs	r5, #208	; 0xd0
 8004d84:	19aa      	adds	r2, r5, r6
 8004d86:	19d2      	adds	r2, r2, r7
 8004d88:	6013      	str	r3, [r2, #0]
					if (x != NULL) {
 8004d8a:	19ab      	adds	r3, r5, r6
 8004d8c:	19db      	adds	r3, r3, r7
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d100      	bne.n	8004d96 <HAL_TIM_PeriodElapsedCallback+0x42e>
 8004d94:	e1db      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
						char *y;
						y = strchr(responseBuffer[tLine + 1], '#');
 8004d96:	19a3      	adds	r3, r4, r6
 8004d98:	19db      	adds	r3, r3, r7
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	2232      	movs	r2, #50	; 0x32
 8004da0:	435a      	muls	r2, r3
 8004da2:	4ba2      	ldr	r3, [pc, #648]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8004da4:	18d3      	adds	r3, r2, r3
 8004da6:	2123      	movs	r1, #35	; 0x23
 8004da8:	0018      	movs	r0, r3
 8004daa:	f009 fb32 	bl	800e412 <strchr>
 8004dae:	0003      	movs	r3, r0
 8004db0:	20cc      	movs	r0, #204	; 0xcc
 8004db2:	1982      	adds	r2, r0, r6
 8004db4:	19d2      	adds	r2, r2, r7
 8004db6:	6013      	str	r3, [r2, #0]
						if (y != NULL) {
 8004db8:	1983      	adds	r3, r0, r6
 8004dba:	19db      	adds	r3, r3, r7
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d100      	bne.n	8004dc4 <HAL_TIM_PeriodElapsedCallback+0x45c>
 8004dc2:	e1c4      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
							//command found!!!
							//---extract the command.
							ind1 = x - (char) responseBuffer[tLine + 1] + 1;
 8004dc4:	0021      	movs	r1, r4
 8004dc6:	0034      	movs	r4, r6
 8004dc8:	198b      	adds	r3, r1, r6
 8004dca:	19db      	adds	r3, r3, r7
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	3301      	adds	r3, #1
 8004dd0:	2232      	movs	r2, #50	; 0x32
 8004dd2:	435a      	muls	r2, r3
 8004dd4:	4b95      	ldr	r3, [pc, #596]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8004dd6:	18d3      	adds	r3, r2, r3
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	001a      	movs	r2, r3
 8004ddc:	2301      	movs	r3, #1
 8004dde:	1a9b      	subs	r3, r3, r2
 8004de0:	192a      	adds	r2, r5, r4
 8004de2:	19d2      	adds	r2, r2, r7
 8004de4:	6812      	ldr	r2, [r2, #0]
 8004de6:	18d3      	adds	r3, r2, r3
 8004de8:	001a      	movs	r2, r3
 8004dea:	25cb      	movs	r5, #203	; 0xcb
 8004dec:	192b      	adds	r3, r5, r4
 8004dee:	19db      	adds	r3, r3, r7
 8004df0:	701a      	strb	r2, [r3, #0]
							ind2 = y - (char) responseBuffer[tLine + 1] - 1;
 8004df2:	190b      	adds	r3, r1, r4
 8004df4:	19db      	adds	r3, r3, r7
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	3301      	adds	r3, #1
 8004dfa:	2232      	movs	r2, #50	; 0x32
 8004dfc:	435a      	muls	r2, r3
 8004dfe:	4b8b      	ldr	r3, [pc, #556]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8004e00:	18d3      	adds	r3, r2, r3
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	43db      	mvns	r3, r3
 8004e06:	1902      	adds	r2, r0, r4
 8004e08:	19d2      	adds	r2, r2, r7
 8004e0a:	6812      	ldr	r2, [r2, #0]
 8004e0c:	18d3      	adds	r3, r2, r3
 8004e0e:	001a      	movs	r2, r3
 8004e10:	26ca      	movs	r6, #202	; 0xca
 8004e12:	1933      	adds	r3, r6, r4
 8004e14:	19db      	adds	r3, r3, r7
 8004e16:	701a      	strb	r2, [r3, #0]
							substring(sCommand, responseBuffer[tLine + 1], ind1,ind2);
 8004e18:	190b      	adds	r3, r1, r4
 8004e1a:	19db      	adds	r3, r3, r7
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	2232      	movs	r2, #50	; 0x32
 8004e22:	435a      	muls	r2, r3
 8004e24:	4b81      	ldr	r3, [pc, #516]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8004e26:	18d1      	adds	r1, r2, r3
 8004e28:	0022      	movs	r2, r4
 8004e2a:	18b3      	adds	r3, r6, r2
 8004e2c:	19db      	adds	r3, r3, r7
 8004e2e:	781c      	ldrb	r4, [r3, #0]
 8004e30:	0010      	movs	r0, r2
 8004e32:	18ab      	adds	r3, r5, r2
 8004e34:	19db      	adds	r3, r3, r7
 8004e36:	781a      	ldrb	r2, [r3, #0]
 8004e38:	2540      	movs	r5, #64	; 0x40
 8004e3a:	182b      	adds	r3, r5, r0
 8004e3c:	19d8      	adds	r0, r3, r7
 8004e3e:	0023      	movs	r3, r4
 8004e40:	f002 f96e 	bl	8007120 <substring>
							//--->1)RES0 = reset user PIN and registered NUMBER
							//--->2)RNUM3322336979xxxx = register new owner's number
							//--->3)RPIN = set new pin
							//--->4)WHERE
							//--->5)SERVER,DNS,PORT (DNS<=50,PORT<=5)
							if(sCommand[0] == 'R'
 8004e44:	002a      	movs	r2, r5
 8004e46:	2118      	movs	r1, #24
 8004e48:	1853      	adds	r3, r2, r1
 8004e4a:	19db      	adds	r3, r3, r7
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	2b52      	cmp	r3, #82	; 0x52
 8004e50:	d128      	bne.n	8004ea4 <HAL_TIM_PeriodElapsedCallback+0x53c>
							&& sCommand[1] == 'E'
 8004e52:	1853      	adds	r3, r2, r1
 8004e54:	19db      	adds	r3, r3, r7
 8004e56:	785b      	ldrb	r3, [r3, #1]
 8004e58:	2b45      	cmp	r3, #69	; 0x45
 8004e5a:	d123      	bne.n	8004ea4 <HAL_TIM_PeriodElapsedCallback+0x53c>
							&& sCommand[2] == 'S'
 8004e5c:	1853      	adds	r3, r2, r1
 8004e5e:	19db      	adds	r3, r3, r7
 8004e60:	789b      	ldrb	r3, [r3, #2]
 8004e62:	2b53      	cmp	r3, #83	; 0x53
 8004e64:	d11e      	bne.n	8004ea4 <HAL_TIM_PeriodElapsedCallback+0x53c>
							&& sCommand[3] == '0'
 8004e66:	1853      	adds	r3, r2, r1
 8004e68:	19db      	adds	r3, r3, r7
 8004e6a:	78db      	ldrb	r3, [r3, #3]
 8004e6c:	2b30      	cmp	r3, #48	; 0x30
 8004e6e:	d119      	bne.n	8004ea4 <HAL_TIM_PeriodElapsedCallback+0x53c>
							&& ind2 == 4) {
 8004e70:	1873      	adds	r3, r6, r1
 8004e72:	19db      	adds	r3, r3, r7
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	d114      	bne.n	8004ea4 <HAL_TIM_PeriodElapsedCallback+0x53c>
								//--- reset command received.
								cPin[0] = '1';
 8004e7a:	4b6e      	ldr	r3, [pc, #440]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004e7c:	2231      	movs	r2, #49	; 0x31
 8004e7e:	701a      	strb	r2, [r3, #0]
								cPin[1] = '2';
 8004e80:	4b6c      	ldr	r3, [pc, #432]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004e82:	2232      	movs	r2, #50	; 0x32
 8004e84:	705a      	strb	r2, [r3, #1]
								cPin[2] = '3';
 8004e86:	4b6b      	ldr	r3, [pc, #428]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004e88:	2233      	movs	r2, #51	; 0x33
 8004e8a:	709a      	strb	r2, [r3, #2]
								cPin[3] = '4';
 8004e8c:	4b69      	ldr	r3, [pc, #420]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004e8e:	2234      	movs	r2, #52	; 0x34
 8004e90:	70da      	strb	r2, [r3, #3]
								locationDataIntervalA = 5;
 8004e92:	4b69      	ldr	r3, [pc, #420]	; (8005038 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8004e94:	2205      	movs	r2, #5
 8004e96:	701a      	strb	r2, [r3, #0]
								locationDataIntervalB = 5;
 8004e98:	4b68      	ldr	r3, [pc, #416]	; (800503c <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8004e9a:	2205      	movs	r2, #5
 8004e9c:	701a      	strb	r2, [r3, #0]
								//---saving to flash memory
								save_to_flash();
 8004e9e:	f001 f87d 	bl	8005f9c <save_to_flash>
							&& ind2 == 4) {
 8004ea2:	e154      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
								//printf("Reset Completed\n");
							} else if (sCommand[0] == 'R'
 8004ea4:	2240      	movs	r2, #64	; 0x40
 8004ea6:	2018      	movs	r0, #24
 8004ea8:	1813      	adds	r3, r2, r0
 8004eaa:	19db      	adds	r3, r3, r7
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	2b52      	cmp	r3, #82	; 0x52
 8004eb0:	d161      	bne.n	8004f76 <HAL_TIM_PeriodElapsedCallback+0x60e>
									&& sCommand[1] == 'N'
 8004eb2:	1813      	adds	r3, r2, r0
 8004eb4:	19db      	adds	r3, r3, r7
 8004eb6:	785b      	ldrb	r3, [r3, #1]
 8004eb8:	2b4e      	cmp	r3, #78	; 0x4e
 8004eba:	d15c      	bne.n	8004f76 <HAL_TIM_PeriodElapsedCallback+0x60e>
									&& sCommand[2] == 'U'
 8004ebc:	1813      	adds	r3, r2, r0
 8004ebe:	19db      	adds	r3, r3, r7
 8004ec0:	789b      	ldrb	r3, [r3, #2]
 8004ec2:	2b55      	cmp	r3, #85	; 0x55
 8004ec4:	d157      	bne.n	8004f76 <HAL_TIM_PeriodElapsedCallback+0x60e>
									&& sCommand[3] == 'M'
 8004ec6:	1813      	adds	r3, r2, r0
 8004ec8:	19db      	adds	r3, r3, r7
 8004eca:	78db      	ldrb	r3, [r3, #3]
 8004ecc:	2b4d      	cmp	r3, #77	; 0x4d
 8004ece:	d152      	bne.n	8004f76 <HAL_TIM_PeriodElapsedCallback+0x60e>
									&& ind2 == 18) {
 8004ed0:	23ca      	movs	r3, #202	; 0xca
 8004ed2:	181b      	adds	r3, r3, r0
 8004ed4:	19db      	adds	r3, r3, r7
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	2b12      	cmp	r3, #18
 8004eda:	d14c      	bne.n	8004f76 <HAL_TIM_PeriodElapsedCallback+0x60e>
								//---owner number registration command received
								//printf("number registration command received\n");
								if(sCommand[14] == cPin[0]
 8004edc:	0011      	movs	r1, r2
 8004ede:	180b      	adds	r3, r1, r0
 8004ee0:	19db      	adds	r3, r3, r7
 8004ee2:	7b9a      	ldrb	r2, [r3, #14]
 8004ee4:	4b53      	ldr	r3, [pc, #332]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d000      	beq.n	8004eee <HAL_TIM_PeriodElapsedCallback+0x586>
 8004eec:	e12c      	b.n	8005148 <HAL_TIM_PeriodElapsedCallback+0x7e0>
								&& sCommand[15] == cPin[1]
 8004eee:	180b      	adds	r3, r1, r0
 8004ef0:	19db      	adds	r3, r3, r7
 8004ef2:	7bda      	ldrb	r2, [r3, #15]
 8004ef4:	4b4f      	ldr	r3, [pc, #316]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004ef6:	785b      	ldrb	r3, [r3, #1]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d000      	beq.n	8004efe <HAL_TIM_PeriodElapsedCallback+0x596>
 8004efc:	e124      	b.n	8005148 <HAL_TIM_PeriodElapsedCallback+0x7e0>
								&& sCommand[16] == cPin[2]
 8004efe:	180b      	adds	r3, r1, r0
 8004f00:	19db      	adds	r3, r3, r7
 8004f02:	7c1a      	ldrb	r2, [r3, #16]
 8004f04:	4b4b      	ldr	r3, [pc, #300]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004f06:	789b      	ldrb	r3, [r3, #2]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d000      	beq.n	8004f0e <HAL_TIM_PeriodElapsedCallback+0x5a6>
 8004f0c:	e11c      	b.n	8005148 <HAL_TIM_PeriodElapsedCallback+0x7e0>
								&& sCommand[17] == cPin[3]) {
 8004f0e:	180b      	adds	r3, r1, r0
 8004f10:	19db      	adds	r3, r3, r7
 8004f12:	7c5a      	ldrb	r2, [r3, #17]
 8004f14:	4b47      	ldr	r3, [pc, #284]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004f16:	78db      	ldrb	r3, [r3, #3]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d000      	beq.n	8004f1e <HAL_TIM_PeriodElapsedCallback+0x5b6>
 8004f1c:	e114      	b.n	8005148 <HAL_TIM_PeriodElapsedCallback+0x7e0>
									//PIN is valid!!!
									//---register new number
									for (uint8_t m = 0; m < 10; m++) {
 8004f1e:	231c      	movs	r3, #28
 8004f20:	33ff      	adds	r3, #255	; 0xff
 8004f22:	181b      	adds	r3, r3, r0
 8004f24:	19db      	adds	r3, r3, r7
 8004f26:	2200      	movs	r2, #0
 8004f28:	701a      	strb	r2, [r3, #0]
 8004f2a:	e016      	b.n	8004f5a <HAL_TIM_PeriodElapsedCallback+0x5f2>
										validSender[m] = sCommand[m + 4];
 8004f2c:	201c      	movs	r0, #28
 8004f2e:	30ff      	adds	r0, #255	; 0xff
 8004f30:	2418      	movs	r4, #24
 8004f32:	1903      	adds	r3, r0, r4
 8004f34:	19db      	adds	r3, r3, r7
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	1d1a      	adds	r2, r3, #4
 8004f3a:	1903      	adds	r3, r0, r4
 8004f3c:	19db      	adds	r3, r3, r7
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	2140      	movs	r1, #64	; 0x40
 8004f42:	1909      	adds	r1, r1, r4
 8004f44:	19c9      	adds	r1, r1, r7
 8004f46:	5c89      	ldrb	r1, [r1, r2]
 8004f48:	4a39      	ldr	r2, [pc, #228]	; (8005030 <HAL_TIM_PeriodElapsedCallback+0x6c8>)
 8004f4a:	54d1      	strb	r1, [r2, r3]
									for (uint8_t m = 0; m < 10; m++) {
 8004f4c:	1903      	adds	r3, r0, r4
 8004f4e:	19db      	adds	r3, r3, r7
 8004f50:	781a      	ldrb	r2, [r3, #0]
 8004f52:	1903      	adds	r3, r0, r4
 8004f54:	19db      	adds	r3, r3, r7
 8004f56:	3201      	adds	r2, #1
 8004f58:	701a      	strb	r2, [r3, #0]
 8004f5a:	231c      	movs	r3, #28
 8004f5c:	33ff      	adds	r3, #255	; 0xff
 8004f5e:	2218      	movs	r2, #24
 8004f60:	189b      	adds	r3, r3, r2
 8004f62:	19db      	adds	r3, r3, r7
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	2b09      	cmp	r3, #9
 8004f68:	d9e0      	bls.n	8004f2c <HAL_TIM_PeriodElapsedCallback+0x5c4>
									}
									save_to_flash();
 8004f6a:	f001 f817 	bl	8005f9c <save_to_flash>
									isSMSActive=1;
 8004f6e:	4b34      	ldr	r3, [pc, #208]	; (8005040 <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8004f70:	2201      	movs	r2, #1
 8004f72:	701a      	strb	r2, [r3, #0]
								if(sCommand[14] == cPin[0]
 8004f74:	e0e8      	b.n	8005148 <HAL_TIM_PeriodElapsedCallback+0x7e0>
									//---send success message(todo)
								} else {
									// incorrect pin, send message (incoorect pin),(todo)
									// *future* stop sending message after 3 fails
								}
							} else if (sCommand[0] == 'R'
 8004f76:	2240      	movs	r2, #64	; 0x40
 8004f78:	2018      	movs	r0, #24
 8004f7a:	1813      	adds	r3, r2, r0
 8004f7c:	19db      	adds	r3, r3, r7
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	2b52      	cmp	r3, #82	; 0x52
 8004f82:	d15f      	bne.n	8005044 <HAL_TIM_PeriodElapsedCallback+0x6dc>
									&& sCommand[1] == 'P'
 8004f84:	1813      	adds	r3, r2, r0
 8004f86:	19db      	adds	r3, r3, r7
 8004f88:	785b      	ldrb	r3, [r3, #1]
 8004f8a:	2b50      	cmp	r3, #80	; 0x50
 8004f8c:	d15a      	bne.n	8005044 <HAL_TIM_PeriodElapsedCallback+0x6dc>
									&& sCommand[2] == 'I'
 8004f8e:	1813      	adds	r3, r2, r0
 8004f90:	19db      	adds	r3, r3, r7
 8004f92:	789b      	ldrb	r3, [r3, #2]
 8004f94:	2b49      	cmp	r3, #73	; 0x49
 8004f96:	d155      	bne.n	8005044 <HAL_TIM_PeriodElapsedCallback+0x6dc>
									&& sCommand[3] == 'N'
 8004f98:	1813      	adds	r3, r2, r0
 8004f9a:	19db      	adds	r3, r3, r7
 8004f9c:	78db      	ldrb	r3, [r3, #3]
 8004f9e:	2b4e      	cmp	r3, #78	; 0x4e
 8004fa0:	d150      	bne.n	8005044 <HAL_TIM_PeriodElapsedCallback+0x6dc>
									&& ind2 == 12
 8004fa2:	23ca      	movs	r3, #202	; 0xca
 8004fa4:	181b      	adds	r3, r3, r0
 8004fa6:	19db      	adds	r3, r3, r7
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	2b0c      	cmp	r3, #12
 8004fac:	d14a      	bne.n	8005044 <HAL_TIM_PeriodElapsedCallback+0x6dc>
									&& isOwner == 1) {
 8004fae:	23d6      	movs	r3, #214	; 0xd6
 8004fb0:	181b      	adds	r3, r3, r0
 8004fb2:	19db      	adds	r3, r3, r7
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d144      	bne.n	8005044 <HAL_TIM_PeriodElapsedCallback+0x6dc>
								//---SET PIN command received from owner.
								// RPINxxxxNNNN
								//printf("set PIN command received\n");
								if (sCommand[4] == cPin[0]
 8004fba:	0011      	movs	r1, r2
 8004fbc:	180b      	adds	r3, r1, r0
 8004fbe:	19db      	adds	r3, r3, r7
 8004fc0:	791a      	ldrb	r2, [r3, #4]
 8004fc2:	4b1c      	ldr	r3, [pc, #112]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d000      	beq.n	8004fcc <HAL_TIM_PeriodElapsedCallback+0x664>
 8004fca:	e0bf      	b.n	800514c <HAL_TIM_PeriodElapsedCallback+0x7e4>
								&& sCommand[5] == cPin[1]
 8004fcc:	180b      	adds	r3, r1, r0
 8004fce:	19db      	adds	r3, r3, r7
 8004fd0:	795a      	ldrb	r2, [r3, #5]
 8004fd2:	4b18      	ldr	r3, [pc, #96]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004fd4:	785b      	ldrb	r3, [r3, #1]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d000      	beq.n	8004fdc <HAL_TIM_PeriodElapsedCallback+0x674>
 8004fda:	e0b7      	b.n	800514c <HAL_TIM_PeriodElapsedCallback+0x7e4>
								&& sCommand[6] == cPin[2]
 8004fdc:	180b      	adds	r3, r1, r0
 8004fde:	19db      	adds	r3, r3, r7
 8004fe0:	799a      	ldrb	r2, [r3, #6]
 8004fe2:	4b14      	ldr	r3, [pc, #80]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004fe4:	789b      	ldrb	r3, [r3, #2]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d000      	beq.n	8004fec <HAL_TIM_PeriodElapsedCallback+0x684>
 8004fea:	e0af      	b.n	800514c <HAL_TIM_PeriodElapsedCallback+0x7e4>
								&& sCommand[7] == cPin[3]) {
 8004fec:	180b      	adds	r3, r1, r0
 8004fee:	19db      	adds	r3, r3, r7
 8004ff0:	79da      	ldrb	r2, [r3, #7]
 8004ff2:	4b10      	ldr	r3, [pc, #64]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8004ff4:	78db      	ldrb	r3, [r3, #3]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d000      	beq.n	8004ffc <HAL_TIM_PeriodElapsedCallback+0x694>
 8004ffa:	e0a7      	b.n	800514c <HAL_TIM_PeriodElapsedCallback+0x7e4>
									//old PIN is valid!!!
									//---set new pin
									cPin[0] = sCommand[8];
 8004ffc:	180b      	adds	r3, r1, r0
 8004ffe:	19db      	adds	r3, r3, r7
 8005000:	7a1a      	ldrb	r2, [r3, #8]
 8005002:	4b0c      	ldr	r3, [pc, #48]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8005004:	701a      	strb	r2, [r3, #0]
									cPin[1] = sCommand[9];
 8005006:	180b      	adds	r3, r1, r0
 8005008:	19db      	adds	r3, r3, r7
 800500a:	7a5a      	ldrb	r2, [r3, #9]
 800500c:	4b09      	ldr	r3, [pc, #36]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 800500e:	705a      	strb	r2, [r3, #1]
									cPin[2] = sCommand[10];
 8005010:	180b      	adds	r3, r1, r0
 8005012:	19db      	adds	r3, r3, r7
 8005014:	7a9a      	ldrb	r2, [r3, #10]
 8005016:	4b07      	ldr	r3, [pc, #28]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8005018:	709a      	strb	r2, [r3, #2]
									cPin[3] = sCommand[11];
 800501a:	180b      	adds	r3, r1, r0
 800501c:	19db      	adds	r3, r3, r7
 800501e:	7ada      	ldrb	r2, [r3, #11]
 8005020:	4b04      	ldr	r3, [pc, #16]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8005022:	70da      	strb	r2, [r3, #3]
									//---saving to flash memory
									save_to_flash();
 8005024:	f000 ffba 	bl	8005f9c <save_to_flash>
								if (sCommand[4] == cPin[0]
 8005028:	e090      	b.n	800514c <HAL_TIM_PeriodElapsedCallback+0x7e4>
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	200006fc 	.word	0x200006fc
 8005030:	20000004 	.word	0x20000004
 8005034:	200006e8 	.word	0x200006e8
 8005038:	20000000 	.word	0x20000000
 800503c:	20000001 	.word	0x20000001
 8005040:	200006e0 	.word	0x200006e0
									//printf("NEW PIN set \n");
								}
							} else if (sCommand[0] == 'W'
 8005044:	2240      	movs	r2, #64	; 0x40
 8005046:	2118      	movs	r1, #24
 8005048:	1853      	adds	r3, r2, r1
 800504a:	19db      	adds	r3, r3, r7
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	2b57      	cmp	r3, #87	; 0x57
 8005050:	d11d      	bne.n	800508e <HAL_TIM_PeriodElapsedCallback+0x726>
									&& sCommand[1] == 'H'
 8005052:	1853      	adds	r3, r2, r1
 8005054:	19db      	adds	r3, r3, r7
 8005056:	785b      	ldrb	r3, [r3, #1]
 8005058:	2b48      	cmp	r3, #72	; 0x48
 800505a:	d118      	bne.n	800508e <HAL_TIM_PeriodElapsedCallback+0x726>
									&& sCommand[2] == 'E'
 800505c:	1853      	adds	r3, r2, r1
 800505e:	19db      	adds	r3, r3, r7
 8005060:	789b      	ldrb	r3, [r3, #2]
 8005062:	2b45      	cmp	r3, #69	; 0x45
 8005064:	d113      	bne.n	800508e <HAL_TIM_PeriodElapsedCallback+0x726>
									&& sCommand[3] == 'R'
 8005066:	1853      	adds	r3, r2, r1
 8005068:	19db      	adds	r3, r3, r7
 800506a:	78db      	ldrb	r3, [r3, #3]
 800506c:	2b52      	cmp	r3, #82	; 0x52
 800506e:	d10e      	bne.n	800508e <HAL_TIM_PeriodElapsedCallback+0x726>
									&& sCommand[4] == 'E'
 8005070:	1853      	adds	r3, r2, r1
 8005072:	19db      	adds	r3, r3, r7
 8005074:	791b      	ldrb	r3, [r3, #4]
 8005076:	2b45      	cmp	r3, #69	; 0x45
 8005078:	d109      	bne.n	800508e <HAL_TIM_PeriodElapsedCallback+0x726>
									&& isOwner == 1) {
 800507a:	23d6      	movs	r3, #214	; 0xd6
 800507c:	185b      	adds	r3, r3, r1
 800507e:	19db      	adds	r3, r3, r7
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d103      	bne.n	800508e <HAL_TIM_PeriodElapsedCallback+0x726>
								//WHERE API REQUEST RECEIVED
								isWhereApiCalled = 1;
 8005086:	4bd6      	ldr	r3, [pc, #856]	; (80053e0 <HAL_TIM_PeriodElapsedCallback+0xa78>)
 8005088:	2201      	movs	r2, #1
 800508a:	701a      	strb	r2, [r3, #0]
 800508c:	e05f      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
							} else if (sCommand[0] == 'S'
 800508e:	2240      	movs	r2, #64	; 0x40
 8005090:	2118      	movs	r1, #24
 8005092:	1853      	adds	r3, r2, r1
 8005094:	19db      	adds	r3, r3, r7
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	2b53      	cmp	r3, #83	; 0x53
 800509a:	d129      	bne.n	80050f0 <HAL_TIM_PeriodElapsedCallback+0x788>
									&& sCommand[1] == 'E'
 800509c:	1853      	adds	r3, r2, r1
 800509e:	19db      	adds	r3, r3, r7
 80050a0:	785b      	ldrb	r3, [r3, #1]
 80050a2:	2b45      	cmp	r3, #69	; 0x45
 80050a4:	d124      	bne.n	80050f0 <HAL_TIM_PeriodElapsedCallback+0x788>
									&& sCommand[2] == 'R'
 80050a6:	1853      	adds	r3, r2, r1
 80050a8:	19db      	adds	r3, r3, r7
 80050aa:	789b      	ldrb	r3, [r3, #2]
 80050ac:	2b52      	cmp	r3, #82	; 0x52
 80050ae:	d11f      	bne.n	80050f0 <HAL_TIM_PeriodElapsedCallback+0x788>
									&& sCommand[3] == 'V'
 80050b0:	1853      	adds	r3, r2, r1
 80050b2:	19db      	adds	r3, r3, r7
 80050b4:	78db      	ldrb	r3, [r3, #3]
 80050b6:	2b56      	cmp	r3, #86	; 0x56
 80050b8:	d11a      	bne.n	80050f0 <HAL_TIM_PeriodElapsedCallback+0x788>
									&& sCommand[4] == 'E'
 80050ba:	1853      	adds	r3, r2, r1
 80050bc:	19db      	adds	r3, r3, r7
 80050be:	791b      	ldrb	r3, [r3, #4]
 80050c0:	2b45      	cmp	r3, #69	; 0x45
 80050c2:	d115      	bne.n	80050f0 <HAL_TIM_PeriodElapsedCallback+0x788>
									&& sCommand[5] == 'R'
 80050c4:	1853      	adds	r3, r2, r1
 80050c6:	19db      	adds	r3, r3, r7
 80050c8:	795b      	ldrb	r3, [r3, #5]
 80050ca:	2b52      	cmp	r3, #82	; 0x52
 80050cc:	d110      	bne.n	80050f0 <HAL_TIM_PeriodElapsedCallback+0x788>
									&& sCommand[6] == ','
 80050ce:	1853      	adds	r3, r2, r1
 80050d0:	19db      	adds	r3, r3, r7
 80050d2:	799b      	ldrb	r3, [r3, #6]
 80050d4:	2b2c      	cmp	r3, #44	; 0x2c
 80050d6:	d10b      	bne.n	80050f0 <HAL_TIM_PeriodElapsedCallback+0x788>
									&& isOwner == 1) {
 80050d8:	23d6      	movs	r3, #214	; 0xd6
 80050da:	185b      	adds	r3, r3, r1
 80050dc:	19db      	adds	r3, r3, r7
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d105      	bne.n	80050f0 <HAL_TIM_PeriodElapsedCallback+0x788>
								//SERVER CONFIG COMMAND RECEIVED
								check_command_SERVER(sCommand);///handle the SERVER CONFIG COMMAND
 80050e4:	1853      	adds	r3, r2, r1
 80050e6:	19db      	adds	r3, r3, r7
 80050e8:	0018      	movs	r0, r3
 80050ea:	f002 fc71 	bl	80079d0 <check_command_SERVER>
 80050ee:	e02e      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>

							} else if (sCommand[0] == 'T'
 80050f0:	2240      	movs	r2, #64	; 0x40
 80050f2:	2118      	movs	r1, #24
 80050f4:	1853      	adds	r3, r2, r1
 80050f6:	19db      	adds	r3, r3, r7
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	2b54      	cmp	r3, #84	; 0x54
 80050fc:	d127      	bne.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
									&& sCommand[1] == 'I'
 80050fe:	1853      	adds	r3, r2, r1
 8005100:	19db      	adds	r3, r3, r7
 8005102:	785b      	ldrb	r3, [r3, #1]
 8005104:	2b49      	cmp	r3, #73	; 0x49
 8005106:	d122      	bne.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
									&& sCommand[2] == 'M'
 8005108:	1853      	adds	r3, r2, r1
 800510a:	19db      	adds	r3, r3, r7
 800510c:	789b      	ldrb	r3, [r3, #2]
 800510e:	2b4d      	cmp	r3, #77	; 0x4d
 8005110:	d11d      	bne.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
									&& sCommand[3] == 'E'
 8005112:	1853      	adds	r3, r2, r1
 8005114:	19db      	adds	r3, r3, r7
 8005116:	78db      	ldrb	r3, [r3, #3]
 8005118:	2b45      	cmp	r3, #69	; 0x45
 800511a:	d118      	bne.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
									&& sCommand[4] == 'R'
 800511c:	1853      	adds	r3, r2, r1
 800511e:	19db      	adds	r3, r3, r7
 8005120:	791b      	ldrb	r3, [r3, #4]
 8005122:	2b52      	cmp	r3, #82	; 0x52
 8005124:	d113      	bne.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
									&& sCommand[5] == ','
 8005126:	1853      	adds	r3, r2, r1
 8005128:	19db      	adds	r3, r3, r7
 800512a:	795b      	ldrb	r3, [r3, #5]
 800512c:	2b2c      	cmp	r3, #44	; 0x2c
 800512e:	d10e      	bne.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
									&& isOwner == 1) {
 8005130:	23d6      	movs	r3, #214	; 0xd6
 8005132:	185b      	adds	r3, r3, r1
 8005134:	19db      	adds	r3, r3, r7
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d108      	bne.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
								//TIMER CONFIG COMMAND RECEIVED
								check_command_TIMER(sCommand);///handle the TIMER CONFIG COMMAND
 800513c:	1853      	adds	r3, r2, r1
 800513e:	19db      	adds	r3, r3, r7
 8005140:	0018      	movs	r0, r3
 8005142:	f002 fceb 	bl	8007b1c <check_command_TIMER>
 8005146:	e002      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
								if(sCommand[14] == cPin[0]
 8005148:	46c0      	nop			; (mov r8, r8)
 800514a:	e000      	b.n	800514e <HAL_TIM_PeriodElapsedCallback+0x7e6>
								if (sCommand[4] == cPin[0]
 800514c:	46c0      	nop			; (mov r8, r8)

				}

			}
		}
		if (commandCase == 0) {
 800514e:	4ba5      	ldr	r3, [pc, #660]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xa7c>)
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	b2db      	uxtb	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	d172      	bne.n	800523e <HAL_TIM_PeriodElapsedCallback+0x8d6>
			char *ptr;
			char *ptr2;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005158:	238d      	movs	r3, #141	; 0x8d
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	2218      	movs	r2, #24
 800515e:	189b      	adds	r3, r3, r2
 8005160:	19db      	adds	r3, r3, r7
 8005162:	2200      	movs	r2, #0
 8005164:	701a      	strb	r2, [r3, #0]
 8005166:	e04e      	b.n	8005206 <HAL_TIM_PeriodElapsedCallback+0x89e>
				ptr = strstr(responseBuffer[i], "CLOSED");
 8005168:	248d      	movs	r4, #141	; 0x8d
 800516a:	0064      	lsls	r4, r4, #1
 800516c:	2618      	movs	r6, #24
 800516e:	19a3      	adds	r3, r4, r6
 8005170:	19db      	adds	r3, r3, r7
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	2232      	movs	r2, #50	; 0x32
 8005176:	435a      	muls	r2, r3
 8005178:	4b9b      	ldr	r3, [pc, #620]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 800517a:	18d3      	adds	r3, r2, r3
 800517c:	4a9b      	ldr	r2, [pc, #620]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xa84>)
 800517e:	0011      	movs	r1, r2
 8005180:	0018      	movs	r0, r3
 8005182:	f009 f968 	bl	800e456 <strstr>
 8005186:	0003      	movs	r3, r0
 8005188:	25c4      	movs	r5, #196	; 0xc4
 800518a:	19aa      	adds	r2, r5, r6
 800518c:	19d2      	adds	r2, r2, r7
 800518e:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "+PDP DEACT");
 8005190:	19a3      	adds	r3, r4, r6
 8005192:	19db      	adds	r3, r3, r7
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	2232      	movs	r2, #50	; 0x32
 8005198:	435a      	muls	r2, r3
 800519a:	4b93      	ldr	r3, [pc, #588]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 800519c:	18d3      	adds	r3, r2, r3
 800519e:	4a94      	ldr	r2, [pc, #592]	; (80053f0 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 80051a0:	0011      	movs	r1, r2
 80051a2:	0018      	movs	r0, r3
 80051a4:	f009 f957 	bl	800e456 <strstr>
 80051a8:	0003      	movs	r3, r0
 80051aa:	22c0      	movs	r2, #192	; 0xc0
 80051ac:	1992      	adds	r2, r2, r6
 80051ae:	19d2      	adds	r2, r2, r7
 80051b0:	6013      	str	r3, [r2, #0]
				if (ptr != NULL) {
 80051b2:	19ab      	adds	r3, r5, r6
 80051b4:	19db      	adds	r3, r3, r7
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d009      	beq.n	80051d0 <HAL_TIM_PeriodElapsedCallback+0x868>
					// HAL_UART_Transmit(&huart4, "closed recv",
					// sizeof("closed recv"), 100);

					isLoggedIn = 0;
 80051bc:	4b8d      	ldr	r3, [pc, #564]	; (80053f4 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 80051be:	2200      	movs	r2, #0
 80051c0:	701a      	strb	r2, [r3, #0]
					isDataMode = 0; //command mode activated
 80051c2:	4b8d      	ldr	r3, [pc, #564]	; (80053f8 <HAL_TIM_PeriodElapsedCallback+0xa90>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	701a      	strb	r2, [r3, #0]
					isTcpOpen = 0;
 80051c8:	4b8c      	ldr	r3, [pc, #560]	; (80053fc <HAL_TIM_PeriodElapsedCallback+0xa94>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	701a      	strb	r2, [r3, #0]
					break;
 80051ce:	e022      	b.n	8005216 <HAL_TIM_PeriodElapsedCallback+0x8ae>
				}
				if (ptr2 != NULL) {
 80051d0:	23c0      	movs	r3, #192	; 0xc0
 80051d2:	2218      	movs	r2, #24
 80051d4:	189b      	adds	r3, r3, r2
 80051d6:	19db      	adds	r3, r3, r7
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d009      	beq.n	80051f2 <HAL_TIM_PeriodElapsedCallback+0x88a>
					// HAL_UART_Transmit(&huart4, "pdp deact recv",
					// sizeof("pdp deact"), 100);
					isLoggedIn = 0;
 80051de:	4b85      	ldr	r3, [pc, #532]	; (80053f4 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	701a      	strb	r2, [r3, #0]
					isDataMode = 0; //command mode activated
 80051e4:	4b84      	ldr	r3, [pc, #528]	; (80053f8 <HAL_TIM_PeriodElapsedCallback+0xa90>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	701a      	strb	r2, [r3, #0]
					isTcpOpen = 0;
 80051ea:	4b84      	ldr	r3, [pc, #528]	; (80053fc <HAL_TIM_PeriodElapsedCallback+0xa94>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	701a      	strb	r2, [r3, #0]
					break;
 80051f0:	e011      	b.n	8005216 <HAL_TIM_PeriodElapsedCallback+0x8ae>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80051f2:	218d      	movs	r1, #141	; 0x8d
 80051f4:	0049      	lsls	r1, r1, #1
 80051f6:	2018      	movs	r0, #24
 80051f8:	180b      	adds	r3, r1, r0
 80051fa:	19db      	adds	r3, r3, r7
 80051fc:	781a      	ldrb	r2, [r3, #0]
 80051fe:	180b      	adds	r3, r1, r0
 8005200:	19db      	adds	r3, r3, r7
 8005202:	3201      	adds	r2, #1
 8005204:	701a      	strb	r2, [r3, #0]
 8005206:	238d      	movs	r3, #141	; 0x8d
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	2218      	movs	r2, #24
 800520c:	189b      	adds	r3, r3, r2
 800520e:	19db      	adds	r3, r3, r7
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	2b05      	cmp	r3, #5
 8005214:	d9a8      	bls.n	8005168 <HAL_TIM_PeriodElapsedCallback+0x800>
				}
			}
			HAL_TIM_Base_Stop_IT(&htim6);
 8005216:	4b7a      	ldr	r3, [pc, #488]	; (8005400 <HAL_TIM_PeriodElapsedCallback+0xa98>)
 8005218:	0018      	movs	r0, r3
 800521a:	f006 f9b9 	bl	800b590 <HAL_TIM_Base_Stop_IT>
			memset(responseBuffer, 0, sizeof(responseBuffer));
 800521e:	2396      	movs	r3, #150	; 0x96
 8005220:	005a      	lsls	r2, r3, #1
 8005222:	4b71      	ldr	r3, [pc, #452]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8005224:	2100      	movs	r1, #0
 8005226:	0018      	movs	r0, r3
 8005228:	f009 f8bd 	bl	800e3a6 <memset>
			lineCount = 0;
 800522c:	4b75      	ldr	r3, [pc, #468]	; (8005404 <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 800522e:	2200      	movs	r2, #0
 8005230:	701a      	strb	r2, [r3, #0]
			charCount = 0;
 8005232:	4b75      	ldr	r3, [pc, #468]	; (8005408 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 8005234:	2200      	movs	r2, #0
 8005236:	701a      	strb	r2, [r3, #0]
			isStart = 0;
 8005238:	4b74      	ldr	r3, [pc, #464]	; (800540c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 800523a:	2200      	movs	r2, #0
 800523c:	701a      	strb	r2, [r3, #0]
		}

		// }
		if (commandCase == 1) {
 800523e:	4b69      	ldr	r3, [pc, #420]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xa7c>)
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b01      	cmp	r3, #1
 8005246:	d000      	beq.n	800524a <HAL_TIM_PeriodElapsedCallback+0x8e2>
 8005248:	e0b5      	b.n	80053b6 <HAL_TIM_PeriodElapsedCallback+0xa4e>
			uint8_t tLine = 99;
 800524a:	231a      	movs	r3, #26
 800524c:	33ff      	adds	r3, #255	; 0xff
 800524e:	2118      	movs	r1, #24
 8005250:	185b      	adds	r3, r3, r1
 8005252:	19db      	adds	r3, r3, r7
 8005254:	2263      	movs	r2, #99	; 0x63
 8005256:	701a      	strb	r2, [r3, #0]
			char *ptr;
			char *ptr2;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005258:	238c      	movs	r3, #140	; 0x8c
 800525a:	005b      	lsls	r3, r3, #1
 800525c:	185b      	adds	r3, r3, r1
 800525e:	19db      	adds	r3, r3, r7
 8005260:	2200      	movs	r2, #0
 8005262:	701a      	strb	r2, [r3, #0]
 8005264:	e05b      	b.n	800531e <HAL_TIM_PeriodElapsedCallback+0x9b6>
				ptr = strstr(responseBuffer[i], "OK");
 8005266:	248c      	movs	r4, #140	; 0x8c
 8005268:	0064      	lsls	r4, r4, #1
 800526a:	2618      	movs	r6, #24
 800526c:	19a3      	adds	r3, r4, r6
 800526e:	19db      	adds	r3, r3, r7
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	2232      	movs	r2, #50	; 0x32
 8005274:	435a      	muls	r2, r3
 8005276:	4b5c      	ldr	r3, [pc, #368]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8005278:	18d3      	adds	r3, r2, r3
 800527a:	4a65      	ldr	r2, [pc, #404]	; (8005410 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 800527c:	0011      	movs	r1, r2
 800527e:	0018      	movs	r0, r3
 8005280:	f009 f8e9 	bl	800e456 <strstr>
 8005284:	0003      	movs	r3, r0
 8005286:	2598      	movs	r5, #152	; 0x98
 8005288:	19aa      	adds	r2, r5, r6
 800528a:	19d2      	adds	r2, r2, r7
 800528c:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "ERROR");
 800528e:	19a3      	adds	r3, r4, r6
 8005290:	19db      	adds	r3, r3, r7
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	2232      	movs	r2, #50	; 0x32
 8005296:	435a      	muls	r2, r3
 8005298:	4b53      	ldr	r3, [pc, #332]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 800529a:	18d3      	adds	r3, r2, r3
 800529c:	4a5d      	ldr	r2, [pc, #372]	; (8005414 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 800529e:	0011      	movs	r1, r2
 80052a0:	0018      	movs	r0, r3
 80052a2:	f009 f8d8 	bl	800e456 <strstr>
 80052a6:	0003      	movs	r3, r0
 80052a8:	2294      	movs	r2, #148	; 0x94
 80052aa:	0031      	movs	r1, r6
 80052ac:	1852      	adds	r2, r2, r1
 80052ae:	19d2      	adds	r2, r2, r7
 80052b0:	6013      	str	r3, [r2, #0]

				if (ptr != NULL) {
 80052b2:	186b      	adds	r3, r5, r1
 80052b4:	19db      	adds	r3, r3, r7
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00e      	beq.n	80052da <HAL_TIM_PeriodElapsedCallback+0x972>
					tLine = i;
 80052bc:	231a      	movs	r3, #26
 80052be:	33ff      	adds	r3, #255	; 0xff
 80052c0:	185b      	adds	r3, r3, r1
 80052c2:	19db      	adds	r3, r3, r7
 80052c4:	1862      	adds	r2, r4, r1
 80052c6:	19d2      	adds	r2, r2, r7
 80052c8:	7812      	ldrb	r2, [r2, #0]
 80052ca:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 80052cc:	2320      	movs	r3, #32
 80052ce:	33ff      	adds	r3, #255	; 0xff
 80052d0:	185b      	adds	r3, r3, r1
 80052d2:	19db      	adds	r3, r3, r7
 80052d4:	2247      	movs	r2, #71	; 0x47
 80052d6:	701a      	strb	r2, [r3, #0]
					break;
 80052d8:	e029      	b.n	800532e <HAL_TIM_PeriodElapsedCallback+0x9c6>
				}
				if (ptr2 != NULL) {
 80052da:	2394      	movs	r3, #148	; 0x94
 80052dc:	2118      	movs	r1, #24
 80052de:	185b      	adds	r3, r3, r1
 80052e0:	19db      	adds	r3, r3, r7
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d010      	beq.n	800530a <HAL_TIM_PeriodElapsedCallback+0x9a2>
					tLine = i;
 80052e8:	231a      	movs	r3, #26
 80052ea:	33ff      	adds	r3, #255	; 0xff
 80052ec:	185b      	adds	r3, r3, r1
 80052ee:	19db      	adds	r3, r3, r7
 80052f0:	228c      	movs	r2, #140	; 0x8c
 80052f2:	0052      	lsls	r2, r2, #1
 80052f4:	1852      	adds	r2, r2, r1
 80052f6:	19d2      	adds	r2, r2, r7
 80052f8:	7812      	ldrb	r2, [r2, #0]
 80052fa:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 80052fc:	2320      	movs	r3, #32
 80052fe:	33ff      	adds	r3, #255	; 0xff
 8005300:	185b      	adds	r3, r3, r1
 8005302:	19db      	adds	r3, r3, r7
 8005304:	2242      	movs	r2, #66	; 0x42
 8005306:	701a      	strb	r2, [r3, #0]
					break;
 8005308:	e011      	b.n	800532e <HAL_TIM_PeriodElapsedCallback+0x9c6>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 800530a:	218c      	movs	r1, #140	; 0x8c
 800530c:	0049      	lsls	r1, r1, #1
 800530e:	2018      	movs	r0, #24
 8005310:	180b      	adds	r3, r1, r0
 8005312:	19db      	adds	r3, r3, r7
 8005314:	781a      	ldrb	r2, [r3, #0]
 8005316:	180b      	adds	r3, r1, r0
 8005318:	19db      	adds	r3, r3, r7
 800531a:	3201      	adds	r2, #1
 800531c:	701a      	strb	r2, [r3, #0]
 800531e:	238c      	movs	r3, #140	; 0x8c
 8005320:	005b      	lsls	r3, r3, #1
 8005322:	2218      	movs	r2, #24
 8005324:	189b      	adds	r3, r3, r2
 8005326:	19db      	adds	r3, r3, r7
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	2b05      	cmp	r3, #5
 800532c:	d99b      	bls.n	8005266 <HAL_TIM_PeriodElapsedCallback+0x8fe>
				}
			}
			if (tLine != 99) {
 800532e:	231a      	movs	r3, #26
 8005330:	33ff      	adds	r3, #255	; 0xff
 8005332:	2218      	movs	r2, #24
 8005334:	189b      	adds	r3, r3, r2
 8005336:	19db      	adds	r3, r3, r7
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	2b63      	cmp	r3, #99	; 0x63
 800533c:	d021      	beq.n	8005382 <HAL_TIM_PeriodElapsedCallback+0xa1a>
				if (tResponse == 'G') {
 800533e:	2320      	movs	r3, #32
 8005340:	33ff      	adds	r3, #255	; 0xff
 8005342:	189b      	adds	r3, r3, r2
 8005344:	19db      	adds	r3, r3, r7
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	2b47      	cmp	r3, #71	; 0x47
 800534a:	d108      	bne.n	800535e <HAL_TIM_PeriodElapsedCallback+0x9f6>
					isResponseOk = 1;
 800534c:	4b32      	ldr	r3, [pc, #200]	; (8005418 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 800534e:	2201      	movs	r2, #1
 8005350:	701a      	strb	r2, [r3, #0]
					clearit();
 8005352:	f001 f965 	bl	8006620 <clearit>
					commandCase = 0;
 8005356:	4b23      	ldr	r3, [pc, #140]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xa7c>)
 8005358:	2200      	movs	r2, #0
 800535a:	701a      	strb	r2, [r3, #0]
 800535c:	e360      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>

				} else if (tResponse == 'B') {
 800535e:	2320      	movs	r3, #32
 8005360:	33ff      	adds	r3, #255	; 0xff
 8005362:	2218      	movs	r2, #24
 8005364:	189b      	adds	r3, r3, r2
 8005366:	19db      	adds	r3, r3, r7
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	2b42      	cmp	r3, #66	; 0x42
 800536c:	d000      	beq.n	8005370 <HAL_TIM_PeriodElapsedCallback+0xa08>
 800536e:	e357      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
					isResponseOk = 0;
 8005370:	4b29      	ldr	r3, [pc, #164]	; (8005418 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8005372:	2200      	movs	r2, #0
 8005374:	701a      	strb	r2, [r3, #0]
					clearit();
 8005376:	f001 f953 	bl	8006620 <clearit>
					commandCase = 0;
 800537a:	4b1a      	ldr	r3, [pc, #104]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xa7c>)
 800537c:	2200      	movs	r2, #0
 800537e:	701a      	strb	r2, [r3, #0]
 8005380:	e34e      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
				}
			} else {

				resTimeout--;
 8005382:	4b26      	ldr	r3, [pc, #152]	; (800541c <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8005384:	881b      	ldrh	r3, [r3, #0]
 8005386:	b29b      	uxth	r3, r3
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	4b23      	ldr	r3, [pc, #140]	; (800541c <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800538e:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005390:	4b22      	ldr	r3, [pc, #136]	; (800541c <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8005392:	881b      	ldrh	r3, [r3, #0]
 8005394:	b29b      	uxth	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d000      	beq.n	800539c <HAL_TIM_PeriodElapsedCallback+0xa34>
 800539a:	e341      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
					if (!recResponse) {
 800539c:	4b20      	ldr	r3, [pc, #128]	; (8005420 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_TIM_PeriodElapsedCallback+0xa42>
						//printf("TIMEOUT HASH TAG\n");
						rebootsystem();
 80053a6:	f000 fded 	bl	8005f84 <rebootsystem>

					}
					clearit();
 80053aa:	f001 f939 	bl	8006620 <clearit>
					isResponseOk = 0;
 80053ae:	4b1a      	ldr	r3, [pc, #104]	; (8005418 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	701a      	strb	r2, [r3, #0]
 80053b4:	e334      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>

				}
			}
		} else if (commandCase == 2) {
 80053b6:	4b0b      	ldr	r3, [pc, #44]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xa7c>)
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d000      	beq.n	80053c2 <HAL_TIM_PeriodElapsedCallback+0xa5a>
 80053c0:	e08c      	b.n	80054dc <HAL_TIM_PeriodElapsedCallback+0xb74>
			//CPIN Case
			uint8_t tLine = 99;
 80053c2:	2318      	movs	r3, #24
 80053c4:	33ff      	adds	r3, #255	; 0xff
 80053c6:	2118      	movs	r1, #24
 80053c8:	185b      	adds	r3, r3, r1
 80053ca:	19db      	adds	r3, r3, r7
 80053cc:	2263      	movs	r2, #99	; 0x63
 80053ce:	701a      	strb	r2, [r3, #0]
			char *ptr;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80053d0:	238b      	movs	r3, #139	; 0x8b
 80053d2:	005b      	lsls	r3, r3, #1
 80053d4:	185b      	adds	r3, r3, r1
 80053d6:	19db      	adds	r3, r3, r7
 80053d8:	2200      	movs	r2, #0
 80053da:	701a      	strb	r2, [r3, #0]
 80053dc:	e04e      	b.n	800547c <HAL_TIM_PeriodElapsedCallback+0xb14>
 80053de:	46c0      	nop			; (mov r8, r8)
 80053e0:	200009ce 	.word	0x200009ce
 80053e4:	20000833 	.word	0x20000833
 80053e8:	200006fc 	.word	0x200006fc
 80053ec:	08012864 	.word	0x08012864
 80053f0:	0801286c 	.word	0x0801286c
 80053f4:	200009cf 	.word	0x200009cf
 80053f8:	2000082e 	.word	0x2000082e
 80053fc:	200009cc 	.word	0x200009cc
 8005400:	20000390 	.word	0x20000390
 8005404:	20000828 	.word	0x20000828
 8005408:	20000829 	.word	0x20000829
 800540c:	2000082c 	.word	0x2000082c
 8005410:	08012878 	.word	0x08012878
 8005414:	0801287c 	.word	0x0801287c
 8005418:	20000834 	.word	0x20000834
 800541c:	20000830 	.word	0x20000830
 8005420:	20000835 	.word	0x20000835
				ptr = strstr(responseBuffer[i], "READY");
 8005424:	248b      	movs	r4, #139	; 0x8b
 8005426:	0064      	lsls	r4, r4, #1
 8005428:	2518      	movs	r5, #24
 800542a:	1963      	adds	r3, r4, r5
 800542c:	19db      	adds	r3, r3, r7
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	2232      	movs	r2, #50	; 0x32
 8005432:	435a      	muls	r2, r3
 8005434:	4bcf      	ldr	r3, [pc, #828]	; (8005774 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 8005436:	18d3      	adds	r3, r2, r3
 8005438:	4acf      	ldr	r2, [pc, #828]	; (8005778 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 800543a:	0011      	movs	r1, r2
 800543c:	0018      	movs	r0, r3
 800543e:	f009 f80a 	bl	800e456 <strstr>
 8005442:	0003      	movs	r3, r0
 8005444:	229c      	movs	r2, #156	; 0x9c
 8005446:	1951      	adds	r1, r2, r5
 8005448:	19c9      	adds	r1, r1, r7
 800544a:	600b      	str	r3, [r1, #0]
				if (ptr != NULL) {
 800544c:	1953      	adds	r3, r2, r5
 800544e:	19db      	adds	r3, r3, r7
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d008      	beq.n	8005468 <HAL_TIM_PeriodElapsedCallback+0xb00>
					tLine = i;
 8005456:	2318      	movs	r3, #24
 8005458:	33ff      	adds	r3, #255	; 0xff
 800545a:	195b      	adds	r3, r3, r5
 800545c:	19db      	adds	r3, r3, r7
 800545e:	1962      	adds	r2, r4, r5
 8005460:	19d2      	adds	r2, r2, r7
 8005462:	7812      	ldrb	r2, [r2, #0]
 8005464:	701a      	strb	r2, [r3, #0]
					break;
 8005466:	e011      	b.n	800548c <HAL_TIM_PeriodElapsedCallback+0xb24>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005468:	218b      	movs	r1, #139	; 0x8b
 800546a:	0049      	lsls	r1, r1, #1
 800546c:	2018      	movs	r0, #24
 800546e:	180b      	adds	r3, r1, r0
 8005470:	19db      	adds	r3, r3, r7
 8005472:	781a      	ldrb	r2, [r3, #0]
 8005474:	180b      	adds	r3, r1, r0
 8005476:	19db      	adds	r3, r3, r7
 8005478:	3201      	adds	r2, #1
 800547a:	701a      	strb	r2, [r3, #0]
 800547c:	238b      	movs	r3, #139	; 0x8b
 800547e:	005b      	lsls	r3, r3, #1
 8005480:	2218      	movs	r2, #24
 8005482:	189b      	adds	r3, r3, r2
 8005484:	19db      	adds	r3, r3, r7
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	2b05      	cmp	r3, #5
 800548a:	d9cb      	bls.n	8005424 <HAL_TIM_PeriodElapsedCallback+0xabc>
				}
			}
			if (tLine != 99) {
 800548c:	2318      	movs	r3, #24
 800548e:	33ff      	adds	r3, #255	; 0xff
 8005490:	2218      	movs	r2, #24
 8005492:	189b      	adds	r3, r3, r2
 8005494:	19db      	adds	r3, r3, r7
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	2b63      	cmp	r3, #99	; 0x63
 800549a:	d005      	beq.n	80054a8 <HAL_TIM_PeriodElapsedCallback+0xb40>
				isResponseOk = 1;
 800549c:	4bb7      	ldr	r3, [pc, #732]	; (800577c <HAL_TIM_PeriodElapsedCallback+0xe14>)
 800549e:	2201      	movs	r2, #1
 80054a0:	701a      	strb	r2, [r3, #0]
				clearit();
 80054a2:	f001 f8bd 	bl	8006620 <clearit>
 80054a6:	e2bb      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
			} else {
				resTimeout--;
 80054a8:	4bb5      	ldr	r3, [pc, #724]	; (8005780 <HAL_TIM_PeriodElapsedCallback+0xe18>)
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	3b01      	subs	r3, #1
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	4bb3      	ldr	r3, [pc, #716]	; (8005780 <HAL_TIM_PeriodElapsedCallback+0xe18>)
 80054b4:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 80054b6:	4bb2      	ldr	r3, [pc, #712]	; (8005780 <HAL_TIM_PeriodElapsedCallback+0xe18>)
 80054b8:	881b      	ldrh	r3, [r3, #0]
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d000      	beq.n	80054c2 <HAL_TIM_PeriodElapsedCallback+0xb5a>
 80054c0:	e2ae      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
					if (!recResponse) {
 80054c2:	4bb0      	ldr	r3, [pc, #704]	; (8005784 <HAL_TIM_PeriodElapsedCallback+0xe1c>)
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <HAL_TIM_PeriodElapsedCallback+0xb68>
						rebootsystem();
 80054cc:	f000 fd5a 	bl	8005f84 <rebootsystem>

					}
					clearit();
 80054d0:	f001 f8a6 	bl	8006620 <clearit>
					isResponseOk = 0;
 80054d4:	4ba9      	ldr	r3, [pc, #676]	; (800577c <HAL_TIM_PeriodElapsedCallback+0xe14>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	701a      	strb	r2, [r3, #0]
 80054da:	e2a1      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
				}
			}
		} else if (commandCase == 3) {
 80054dc:	4baa      	ldr	r3, [pc, #680]	; (8005788 <HAL_TIM_PeriodElapsedCallback+0xe20>)
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b03      	cmp	r3, #3
 80054e4:	d000      	beq.n	80054e8 <HAL_TIM_PeriodElapsedCallback+0xb80>
 80054e6:	e0b6      	b.n	8005656 <HAL_TIM_PeriodElapsedCallback+0xcee>
			// CREG? / CGREG? case
			uint8_t tLine = 99;
 80054e8:	2316      	movs	r3, #22
 80054ea:	33ff      	adds	r3, #255	; 0xff
 80054ec:	2118      	movs	r1, #24
 80054ee:	185b      	adds	r3, r3, r1
 80054f0:	19db      	adds	r3, r3, r7
 80054f2:	2263      	movs	r2, #99	; 0x63
 80054f4:	701a      	strb	r2, [r3, #0]
			char *ptr;
			char *ptr2;
			char *ptr3;
			char *ptr4;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80054f6:	238a      	movs	r3, #138	; 0x8a
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	185b      	adds	r3, r3, r1
 80054fc:	19db      	adds	r3, r3, r7
 80054fe:	2200      	movs	r2, #0
 8005500:	701a      	strb	r2, [r3, #0]
 8005502:	e075      	b.n	80055f0 <HAL_TIM_PeriodElapsedCallback+0xc88>
				ptr = strstr(responseBuffer[i], "+CREG: 0,1");
 8005504:	248a      	movs	r4, #138	; 0x8a
 8005506:	0064      	lsls	r4, r4, #1
 8005508:	2618      	movs	r6, #24
 800550a:	19a3      	adds	r3, r4, r6
 800550c:	19db      	adds	r3, r3, r7
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	2232      	movs	r2, #50	; 0x32
 8005512:	435a      	muls	r2, r3
 8005514:	4b97      	ldr	r3, [pc, #604]	; (8005774 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 8005516:	18d3      	adds	r3, r2, r3
 8005518:	4a9c      	ldr	r2, [pc, #624]	; (800578c <HAL_TIM_PeriodElapsedCallback+0xe24>)
 800551a:	0011      	movs	r1, r2
 800551c:	0018      	movs	r0, r3
 800551e:	f008 ff9a 	bl	800e456 <strstr>
 8005522:	0003      	movs	r3, r0
 8005524:	25ac      	movs	r5, #172	; 0xac
 8005526:	19aa      	adds	r2, r5, r6
 8005528:	19d2      	adds	r2, r2, r7
 800552a:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "+CREG: 0,5");
 800552c:	19a3      	adds	r3, r4, r6
 800552e:	19db      	adds	r3, r3, r7
 8005530:	781b      	ldrb	r3, [r3, #0]
 8005532:	2232      	movs	r2, #50	; 0x32
 8005534:	435a      	muls	r2, r3
 8005536:	4b8f      	ldr	r3, [pc, #572]	; (8005774 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 8005538:	18d3      	adds	r3, r2, r3
 800553a:	4a95      	ldr	r2, [pc, #596]	; (8005790 <HAL_TIM_PeriodElapsedCallback+0xe28>)
 800553c:	0011      	movs	r1, r2
 800553e:	0018      	movs	r0, r3
 8005540:	f008 ff89 	bl	800e456 <strstr>
 8005544:	0003      	movs	r3, r0
 8005546:	26a8      	movs	r6, #168	; 0xa8
 8005548:	2018      	movs	r0, #24
 800554a:	1832      	adds	r2, r6, r0
 800554c:	19d2      	adds	r2, r2, r7
 800554e:	6013      	str	r3, [r2, #0]
				ptr3 = strstr(responseBuffer[i], "+CGREG: 0,1");
 8005550:	1823      	adds	r3, r4, r0
 8005552:	19db      	adds	r3, r3, r7
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	2232      	movs	r2, #50	; 0x32
 8005558:	435a      	muls	r2, r3
 800555a:	4b86      	ldr	r3, [pc, #536]	; (8005774 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 800555c:	18d3      	adds	r3, r2, r3
 800555e:	4a8d      	ldr	r2, [pc, #564]	; (8005794 <HAL_TIM_PeriodElapsedCallback+0xe2c>)
 8005560:	0011      	movs	r1, r2
 8005562:	0018      	movs	r0, r3
 8005564:	f008 ff77 	bl	800e456 <strstr>
 8005568:	0003      	movs	r3, r0
 800556a:	22a4      	movs	r2, #164	; 0xa4
 800556c:	2018      	movs	r0, #24
 800556e:	1812      	adds	r2, r2, r0
 8005570:	19d1      	adds	r1, r2, r7
 8005572:	600b      	str	r3, [r1, #0]
				ptr4 = strstr(responseBuffer[i], "+CGREG: 0,5");
 8005574:	1823      	adds	r3, r4, r0
 8005576:	19db      	adds	r3, r3, r7
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	2232      	movs	r2, #50	; 0x32
 800557c:	435a      	muls	r2, r3
 800557e:	4b7d      	ldr	r3, [pc, #500]	; (8005774 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 8005580:	18d3      	adds	r3, r2, r3
 8005582:	4a85      	ldr	r2, [pc, #532]	; (8005798 <HAL_TIM_PeriodElapsedCallback+0xe30>)
 8005584:	0011      	movs	r1, r2
 8005586:	0018      	movs	r0, r3
 8005588:	f008 ff65 	bl	800e456 <strstr>
 800558c:	0003      	movs	r3, r0
 800558e:	21a0      	movs	r1, #160	; 0xa0
 8005590:	2218      	movs	r2, #24
 8005592:	1888      	adds	r0, r1, r2
 8005594:	19c0      	adds	r0, r0, r7
 8005596:	6003      	str	r3, [r0, #0]
				if (ptr != NULL || ptr2 != NULL || ptr3 != NULL || ptr4 != NULL) {
 8005598:	0010      	movs	r0, r2
 800559a:	182b      	adds	r3, r5, r0
 800559c:	19db      	adds	r3, r3, r7
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10f      	bne.n	80055c4 <HAL_TIM_PeriodElapsedCallback+0xc5c>
 80055a4:	1833      	adds	r3, r6, r0
 80055a6:	19db      	adds	r3, r3, r7
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d10a      	bne.n	80055c4 <HAL_TIM_PeriodElapsedCallback+0xc5c>
 80055ae:	22a4      	movs	r2, #164	; 0xa4
 80055b0:	1813      	adds	r3, r2, r0
 80055b2:	19db      	adds	r3, r3, r7
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d104      	bne.n	80055c4 <HAL_TIM_PeriodElapsedCallback+0xc5c>
 80055ba:	180b      	adds	r3, r1, r0
 80055bc:	19db      	adds	r3, r3, r7
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00b      	beq.n	80055dc <HAL_TIM_PeriodElapsedCallback+0xc74>
					tLine = i;
 80055c4:	2316      	movs	r3, #22
 80055c6:	33ff      	adds	r3, #255	; 0xff
 80055c8:	2118      	movs	r1, #24
 80055ca:	185b      	adds	r3, r3, r1
 80055cc:	19db      	adds	r3, r3, r7
 80055ce:	228a      	movs	r2, #138	; 0x8a
 80055d0:	0052      	lsls	r2, r2, #1
 80055d2:	1852      	adds	r2, r2, r1
 80055d4:	19d2      	adds	r2, r2, r7
 80055d6:	7812      	ldrb	r2, [r2, #0]
 80055d8:	701a      	strb	r2, [r3, #0]
					break;
 80055da:	e011      	b.n	8005600 <HAL_TIM_PeriodElapsedCallback+0xc98>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80055dc:	218a      	movs	r1, #138	; 0x8a
 80055de:	0049      	lsls	r1, r1, #1
 80055e0:	2018      	movs	r0, #24
 80055e2:	180b      	adds	r3, r1, r0
 80055e4:	19db      	adds	r3, r3, r7
 80055e6:	781a      	ldrb	r2, [r3, #0]
 80055e8:	180b      	adds	r3, r1, r0
 80055ea:	19db      	adds	r3, r3, r7
 80055ec:	3201      	adds	r2, #1
 80055ee:	701a      	strb	r2, [r3, #0]
 80055f0:	238a      	movs	r3, #138	; 0x8a
 80055f2:	005b      	lsls	r3, r3, #1
 80055f4:	2218      	movs	r2, #24
 80055f6:	189b      	adds	r3, r3, r2
 80055f8:	19db      	adds	r3, r3, r7
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	2b05      	cmp	r3, #5
 80055fe:	d981      	bls.n	8005504 <HAL_TIM_PeriodElapsedCallback+0xb9c>
				}
			}
			if (tLine != 99) {
 8005600:	2316      	movs	r3, #22
 8005602:	33ff      	adds	r3, #255	; 0xff
 8005604:	2218      	movs	r2, #24
 8005606:	189b      	adds	r3, r3, r2
 8005608:	19db      	adds	r3, r3, r7
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	2b63      	cmp	r3, #99	; 0x63
 800560e:	d008      	beq.n	8005622 <HAL_TIM_PeriodElapsedCallback+0xcba>
				isReg = 1;
 8005610:	4b62      	ldr	r3, [pc, #392]	; (800579c <HAL_TIM_PeriodElapsedCallback+0xe34>)
 8005612:	2201      	movs	r2, #1
 8005614:	701a      	strb	r2, [r3, #0]
				isResponseOk = 1;
 8005616:	4b59      	ldr	r3, [pc, #356]	; (800577c <HAL_TIM_PeriodElapsedCallback+0xe14>)
 8005618:	2201      	movs	r2, #1
 800561a:	701a      	strb	r2, [r3, #0]
				clearit();
 800561c:	f001 f800 	bl	8006620 <clearit>
 8005620:	e1fe      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>

			} else {
				resTimeout--;
 8005622:	4b57      	ldr	r3, [pc, #348]	; (8005780 <HAL_TIM_PeriodElapsedCallback+0xe18>)
 8005624:	881b      	ldrh	r3, [r3, #0]
 8005626:	b29b      	uxth	r3, r3
 8005628:	3b01      	subs	r3, #1
 800562a:	b29a      	uxth	r2, r3
 800562c:	4b54      	ldr	r3, [pc, #336]	; (8005780 <HAL_TIM_PeriodElapsedCallback+0xe18>)
 800562e:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005630:	4b53      	ldr	r3, [pc, #332]	; (8005780 <HAL_TIM_PeriodElapsedCallback+0xe18>)
 8005632:	881b      	ldrh	r3, [r3, #0]
 8005634:	b29b      	uxth	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d000      	beq.n	800563c <HAL_TIM_PeriodElapsedCallback+0xcd4>
 800563a:	e1f1      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
					if (!recResponse) {
 800563c:	4b51      	ldr	r3, [pc, #324]	; (8005784 <HAL_TIM_PeriodElapsedCallback+0xe1c>)
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_TIM_PeriodElapsedCallback+0xce2>
						rebootsystem();
 8005646:	f000 fc9d 	bl	8005f84 <rebootsystem>
					}
					clearit();
 800564a:	f000 ffe9 	bl	8006620 <clearit>
					isResponseOk = 0;
 800564e:	4b4b      	ldr	r3, [pc, #300]	; (800577c <HAL_TIM_PeriodElapsedCallback+0xe14>)
 8005650:	2200      	movs	r2, #0
 8005652:	701a      	strb	r2, [r3, #0]
 8005654:	e1e4      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
				}
			}
		}

		else if (commandCase == 4) {
 8005656:	4b4c      	ldr	r3, [pc, #304]	; (8005788 <HAL_TIM_PeriodElapsedCallback+0xe20>)
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	b2db      	uxtb	r3, r3
 800565c:	2b04      	cmp	r3, #4
 800565e:	d000      	beq.n	8005662 <HAL_TIM_PeriodElapsedCallback+0xcfa>
 8005660:	e0fc      	b.n	800585c <HAL_TIM_PeriodElapsedCallback+0xef4>
			//CGSN (IMEI) case
			uint8_t tLine = 99;
 8005662:	2314      	movs	r3, #20
 8005664:	33ff      	adds	r3, #255	; 0xff
 8005666:	2118      	movs	r1, #24
 8005668:	185b      	adds	r3, r3, r1
 800566a:	19db      	adds	r3, r3, r7
 800566c:	2263      	movs	r2, #99	; 0x63
 800566e:	701a      	strb	r2, [r3, #0]
			char *ptr;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005670:	2389      	movs	r3, #137	; 0x89
 8005672:	005b      	lsls	r3, r3, #1
 8005674:	185b      	adds	r3, r3, r1
 8005676:	19db      	adds	r3, r3, r7
 8005678:	2200      	movs	r2, #0
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	e02b      	b.n	80056d6 <HAL_TIM_PeriodElapsedCallback+0xd6e>
				ptr = strstr(responseBuffer[i], "OK");
 800567e:	2489      	movs	r4, #137	; 0x89
 8005680:	0064      	lsls	r4, r4, #1
 8005682:	2518      	movs	r5, #24
 8005684:	1963      	adds	r3, r4, r5
 8005686:	19db      	adds	r3, r3, r7
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	2232      	movs	r2, #50	; 0x32
 800568c:	435a      	muls	r2, r3
 800568e:	4b39      	ldr	r3, [pc, #228]	; (8005774 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 8005690:	18d3      	adds	r3, r2, r3
 8005692:	4a43      	ldr	r2, [pc, #268]	; (80057a0 <HAL_TIM_PeriodElapsedCallback+0xe38>)
 8005694:	0011      	movs	r1, r2
 8005696:	0018      	movs	r0, r3
 8005698:	f008 fedd 	bl	800e456 <strstr>
 800569c:	0003      	movs	r3, r0
 800569e:	22b0      	movs	r2, #176	; 0xb0
 80056a0:	1951      	adds	r1, r2, r5
 80056a2:	19c9      	adds	r1, r1, r7
 80056a4:	600b      	str	r3, [r1, #0]
				if (ptr != NULL) {
 80056a6:	1953      	adds	r3, r2, r5
 80056a8:	19db      	adds	r3, r3, r7
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d008      	beq.n	80056c2 <HAL_TIM_PeriodElapsedCallback+0xd5a>
					tLine = i;
 80056b0:	2314      	movs	r3, #20
 80056b2:	33ff      	adds	r3, #255	; 0xff
 80056b4:	195b      	adds	r3, r3, r5
 80056b6:	19db      	adds	r3, r3, r7
 80056b8:	1962      	adds	r2, r4, r5
 80056ba:	19d2      	adds	r2, r2, r7
 80056bc:	7812      	ldrb	r2, [r2, #0]
 80056be:	701a      	strb	r2, [r3, #0]
					break;
 80056c0:	e011      	b.n	80056e6 <HAL_TIM_PeriodElapsedCallback+0xd7e>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80056c2:	2189      	movs	r1, #137	; 0x89
 80056c4:	0049      	lsls	r1, r1, #1
 80056c6:	2018      	movs	r0, #24
 80056c8:	180b      	adds	r3, r1, r0
 80056ca:	19db      	adds	r3, r3, r7
 80056cc:	781a      	ldrb	r2, [r3, #0]
 80056ce:	180b      	adds	r3, r1, r0
 80056d0:	19db      	adds	r3, r3, r7
 80056d2:	3201      	adds	r2, #1
 80056d4:	701a      	strb	r2, [r3, #0]
 80056d6:	2389      	movs	r3, #137	; 0x89
 80056d8:	005b      	lsls	r3, r3, #1
 80056da:	2218      	movs	r2, #24
 80056dc:	189b      	adds	r3, r3, r2
 80056de:	19db      	adds	r3, r3, r7
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	2b05      	cmp	r3, #5
 80056e4:	d9cb      	bls.n	800567e <HAL_TIM_PeriodElapsedCallback+0xd16>
				}
			}
			if (tLine != 99) {
 80056e6:	2414      	movs	r4, #20
 80056e8:	34ff      	adds	r4, #255	; 0xff
 80056ea:	2118      	movs	r1, #24
 80056ec:	1863      	adds	r3, r4, r1
 80056ee:	19db      	adds	r3, r3, r7
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	2b63      	cmp	r3, #99	; 0x63
 80056f4:	d100      	bne.n	80056f8 <HAL_TIM_PeriodElapsedCallback+0xd90>
 80056f6:	e097      	b.n	8005828 <HAL_TIM_PeriodElapsedCallback+0xec0>
				isResponseOk = 1;
 80056f8:	4b20      	ldr	r3, [pc, #128]	; (800577c <HAL_TIM_PeriodElapsedCallback+0xe14>)
 80056fa:	2201      	movs	r2, #1
 80056fc:	701a      	strb	r2, [r3, #0]
				//to-do with that line
				char p[10];
				memset(p, 0, sizeof(p));
 80056fe:	2574      	movs	r5, #116	; 0x74
 8005700:	000e      	movs	r6, r1
 8005702:	186b      	adds	r3, r5, r1
 8005704:	19db      	adds	r3, r3, r7
 8005706:	220a      	movs	r2, #10
 8005708:	2100      	movs	r1, #0
 800570a:	0018      	movs	r0, r3
 800570c:	f008 fe4b 	bl	800e3a6 <memset>
				char *myt;
				myt = responseBuffer[tLine - 2];
 8005710:	0031      	movs	r1, r6
 8005712:	1863      	adds	r3, r4, r1
 8005714:	19db      	adds	r3, r3, r7
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	3b02      	subs	r3, #2
 800571a:	2232      	movs	r2, #50	; 0x32
 800571c:	435a      	muls	r2, r3
 800571e:	4b15      	ldr	r3, [pc, #84]	; (8005774 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 8005720:	18d3      	adds	r3, r2, r3
 8005722:	2486      	movs	r4, #134	; 0x86
 8005724:	0064      	lsls	r4, r4, #1
 8005726:	000e      	movs	r6, r1
 8005728:	19a2      	adds	r2, r4, r6
 800572a:	19d2      	adds	r2, r2, r7
 800572c:	6013      	str	r3, [r2, #0]
				strncpy(p, myt, 1);
 800572e:	19a3      	adds	r3, r4, r6
 8005730:	19db      	adds	r3, r3, r7
 8005732:	6819      	ldr	r1, [r3, #0]
 8005734:	19ab      	adds	r3, r5, r6
 8005736:	19db      	adds	r3, r3, r7
 8005738:	2201      	movs	r2, #1
 800573a:	0018      	movs	r0, r3
 800573c:	f008 fe77 	bl	800e42e <strncpy>
				imei[0] = (int) strtol(p, NULL, 16);
 8005740:	19ab      	adds	r3, r5, r6
 8005742:	19db      	adds	r3, r3, r7
 8005744:	2210      	movs	r2, #16
 8005746:	2100      	movs	r1, #0
 8005748:	0018      	movs	r0, r3
 800574a:	f009 fdab 	bl	800f2a4 <strtol>
 800574e:	0003      	movs	r3, r0
 8005750:	b2da      	uxtb	r2, r3
 8005752:	4b14      	ldr	r3, [pc, #80]	; (80057a4 <HAL_TIM_PeriodElapsedCallback+0xe3c>)
 8005754:	701a      	strb	r2, [r3, #0]
				myt++;
 8005756:	19a3      	adds	r3, r4, r6
 8005758:	19db      	adds	r3, r3, r7
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3301      	adds	r3, #1
 800575e:	19a2      	adds	r2, r4, r6
 8005760:	19d2      	adds	r2, r2, r7
 8005762:	6013      	str	r3, [r2, #0]
				for (int i = 1; i < 8; i++) {
 8005764:	2301      	movs	r3, #1
 8005766:	2284      	movs	r2, #132	; 0x84
 8005768:	0052      	lsls	r2, r2, #1
 800576a:	1992      	adds	r2, r2, r6
 800576c:	19d2      	adds	r2, r2, r7
 800576e:	6013      	str	r3, [r2, #0]
 8005770:	e04f      	b.n	8005812 <HAL_TIM_PeriodElapsedCallback+0xeaa>
 8005772:	46c0      	nop			; (mov r8, r8)
 8005774:	200006fc 	.word	0x200006fc
 8005778:	08012884 	.word	0x08012884
 800577c:	20000834 	.word	0x20000834
 8005780:	20000830 	.word	0x20000830
 8005784:	20000835 	.word	0x20000835
 8005788:	20000833 	.word	0x20000833
 800578c:	0801288c 	.word	0x0801288c
 8005790:	08012898 	.word	0x08012898
 8005794:	080128a4 	.word	0x080128a4
 8005798:	080128b0 	.word	0x080128b0
 800579c:	200009cd 	.word	0x200009cd
 80057a0:	08012878 	.word	0x08012878
 80057a4:	20000838 	.word	0x20000838
					memset(p, 0, sizeof(p));
 80057a8:	2474      	movs	r4, #116	; 0x74
 80057aa:	2618      	movs	r6, #24
 80057ac:	19a3      	adds	r3, r4, r6
 80057ae:	19db      	adds	r3, r3, r7
 80057b0:	220a      	movs	r2, #10
 80057b2:	2100      	movs	r1, #0
 80057b4:	0018      	movs	r0, r3
 80057b6:	f008 fdf6 	bl	800e3a6 <memset>
					strncpy(p, myt, 2);
 80057ba:	2586      	movs	r5, #134	; 0x86
 80057bc:	006d      	lsls	r5, r5, #1
 80057be:	19ab      	adds	r3, r5, r6
 80057c0:	19db      	adds	r3, r3, r7
 80057c2:	6819      	ldr	r1, [r3, #0]
 80057c4:	19a3      	adds	r3, r4, r6
 80057c6:	19db      	adds	r3, r3, r7
 80057c8:	2202      	movs	r2, #2
 80057ca:	0018      	movs	r0, r3
 80057cc:	f008 fe2f 	bl	800e42e <strncpy>
					imei[i] = (int) strtol(p, NULL, 16);
 80057d0:	19a3      	adds	r3, r4, r6
 80057d2:	19db      	adds	r3, r3, r7
 80057d4:	2210      	movs	r2, #16
 80057d6:	2100      	movs	r1, #0
 80057d8:	0018      	movs	r0, r3
 80057da:	f009 fd63 	bl	800f2a4 <strtol>
 80057de:	0003      	movs	r3, r0
 80057e0:	b2d9      	uxtb	r1, r3
 80057e2:	4ae1      	ldr	r2, [pc, #900]	; (8005b68 <HAL_TIM_PeriodElapsedCallback+0x1200>)
 80057e4:	2084      	movs	r0, #132	; 0x84
 80057e6:	0040      	lsls	r0, r0, #1
 80057e8:	0034      	movs	r4, r6
 80057ea:	1903      	adds	r3, r0, r4
 80057ec:	19db      	adds	r3, r3, r7
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	18d3      	adds	r3, r2, r3
 80057f2:	1c0a      	adds	r2, r1, #0
 80057f4:	701a      	strb	r2, [r3, #0]
					myt += 2;
 80057f6:	192b      	adds	r3, r5, r4
 80057f8:	19db      	adds	r3, r3, r7
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	3302      	adds	r3, #2
 80057fe:	192a      	adds	r2, r5, r4
 8005800:	19d2      	adds	r2, r2, r7
 8005802:	6013      	str	r3, [r2, #0]
				for (int i = 1; i < 8; i++) {
 8005804:	1903      	adds	r3, r0, r4
 8005806:	19db      	adds	r3, r3, r7
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	3301      	adds	r3, #1
 800580c:	1902      	adds	r2, r0, r4
 800580e:	19d2      	adds	r2, r2, r7
 8005810:	6013      	str	r3, [r2, #0]
 8005812:	2384      	movs	r3, #132	; 0x84
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	2218      	movs	r2, #24
 8005818:	189b      	adds	r3, r3, r2
 800581a:	19db      	adds	r3, r3, r7
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2b07      	cmp	r3, #7
 8005820:	ddc2      	ble.n	80057a8 <HAL_TIM_PeriodElapsedCallback+0xe40>
				}
				clearit();
 8005822:	f000 fefd 	bl	8006620 <clearit>
 8005826:	e0fb      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>

			} else {
				resTimeout--;
 8005828:	4bd0      	ldr	r3, [pc, #832]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0x1204>)
 800582a:	881b      	ldrh	r3, [r3, #0]
 800582c:	b29b      	uxth	r3, r3
 800582e:	3b01      	subs	r3, #1
 8005830:	b29a      	uxth	r2, r3
 8005832:	4bce      	ldr	r3, [pc, #824]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0x1204>)
 8005834:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005836:	4bcd      	ldr	r3, [pc, #820]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0x1204>)
 8005838:	881b      	ldrh	r3, [r3, #0]
 800583a:	b29b      	uxth	r3, r3
 800583c:	2b00      	cmp	r3, #0
 800583e:	d000      	beq.n	8005842 <HAL_TIM_PeriodElapsedCallback+0xeda>
 8005840:	e0ee      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
					if (!recResponse) {
 8005842:	4bcb      	ldr	r3, [pc, #812]	; (8005b70 <HAL_TIM_PeriodElapsedCallback+0x1208>)
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	b2db      	uxtb	r3, r3
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <HAL_TIM_PeriodElapsedCallback+0xee8>
						rebootsystem();
 800584c:	f000 fb9a 	bl	8005f84 <rebootsystem>
					}
					isResponseOk = 0;
 8005850:	4bc8      	ldr	r3, [pc, #800]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0x120c>)
 8005852:	2200      	movs	r2, #0
 8005854:	701a      	strb	r2, [r3, #0]
					clearit();
 8005856:	f000 fee3 	bl	8006620 <clearit>
 800585a:	e0e1      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>

				}
			}
		} else if (commandCase == 5) {
 800585c:	4bc6      	ldr	r3, [pc, #792]	; (8005b78 <HAL_TIM_PeriodElapsedCallback+0x1210>)
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b05      	cmp	r3, #5
 8005864:	d000      	beq.n	8005868 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8005866:	e0db      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
			//tcp open case
			uint8_t tLine = 99;
 8005868:	2308      	movs	r3, #8
 800586a:	33ff      	adds	r3, #255	; 0xff
 800586c:	2218      	movs	r2, #24
 800586e:	189b      	adds	r3, r3, r2
 8005870:	19db      	adds	r3, r3, r7
 8005872:	2263      	movs	r2, #99	; 0x63
 8005874:	701a      	strb	r2, [r3, #0]
			char *ptr;
			char *ptr2;
			char *ptr3;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005876:	238f      	movs	r3, #143	; 0x8f
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	18fb      	adds	r3, r7, r3
 800587c:	2200      	movs	r2, #0
 800587e:	701a      	strb	r2, [r3, #0]
 8005880:	e083      	b.n	800598a <HAL_TIM_PeriodElapsedCallback+0x1022>
				ptr = strstr(responseBuffer[i], "ALREADY CONNECT"); //todo check wether in data mode or not
 8005882:	268f      	movs	r6, #143	; 0x8f
 8005884:	0076      	lsls	r6, r6, #1
 8005886:	19bb      	adds	r3, r7, r6
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	2232      	movs	r2, #50	; 0x32
 800588c:	435a      	muls	r2, r3
 800588e:	4bbb      	ldr	r3, [pc, #748]	; (8005b7c <HAL_TIM_PeriodElapsedCallback+0x1214>)
 8005890:	18d3      	adds	r3, r2, r3
 8005892:	4abb      	ldr	r2, [pc, #748]	; (8005b80 <HAL_TIM_PeriodElapsedCallback+0x1218>)
 8005894:	0011      	movs	r1, r2
 8005896:	0018      	movs	r0, r3
 8005898:	f008 fddd 	bl	800e456 <strstr>
 800589c:	0003      	movs	r3, r0
 800589e:	24bc      	movs	r4, #188	; 0xbc
 80058a0:	2518      	movs	r5, #24
 80058a2:	1962      	adds	r2, r4, r5
 80058a4:	19d2      	adds	r2, r2, r7
 80058a6:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "CONNECT FAIL");
 80058a8:	19bb      	adds	r3, r7, r6
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	2232      	movs	r2, #50	; 0x32
 80058ae:	435a      	muls	r2, r3
 80058b0:	4bb2      	ldr	r3, [pc, #712]	; (8005b7c <HAL_TIM_PeriodElapsedCallback+0x1214>)
 80058b2:	18d3      	adds	r3, r2, r3
 80058b4:	4ab3      	ldr	r2, [pc, #716]	; (8005b84 <HAL_TIM_PeriodElapsedCallback+0x121c>)
 80058b6:	0011      	movs	r1, r2
 80058b8:	0018      	movs	r0, r3
 80058ba:	f008 fdcc 	bl	800e456 <strstr>
 80058be:	0003      	movs	r3, r0
 80058c0:	22b8      	movs	r2, #184	; 0xb8
 80058c2:	1952      	adds	r2, r2, r5
 80058c4:	19d2      	adds	r2, r2, r7
 80058c6:	6013      	str	r3, [r2, #0]
				ptr3 = strstr(responseBuffer[i], "CONNECT");
 80058c8:	19bb      	adds	r3, r7, r6
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	2232      	movs	r2, #50	; 0x32
 80058ce:	435a      	muls	r2, r3
 80058d0:	4baa      	ldr	r3, [pc, #680]	; (8005b7c <HAL_TIM_PeriodElapsedCallback+0x1214>)
 80058d2:	18d3      	adds	r3, r2, r3
 80058d4:	4aac      	ldr	r2, [pc, #688]	; (8005b88 <HAL_TIM_PeriodElapsedCallback+0x1220>)
 80058d6:	0011      	movs	r1, r2
 80058d8:	0018      	movs	r0, r3
 80058da:	f008 fdbc 	bl	800e456 <strstr>
 80058de:	0003      	movs	r3, r0
 80058e0:	22b4      	movs	r2, #180	; 0xb4
 80058e2:	1952      	adds	r2, r2, r5
 80058e4:	19d2      	adds	r2, r2, r7
 80058e6:	6013      	str	r3, [r2, #0]

				if (ptr != NULL) {
 80058e8:	1963      	adds	r3, r4, r5
 80058ea:	19db      	adds	r3, r3, r7
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d010      	beq.n	8005914 <HAL_TIM_PeriodElapsedCallback+0xfac>
					tLine = i;
 80058f2:	2308      	movs	r3, #8
 80058f4:	33ff      	adds	r3, #255	; 0xff
 80058f6:	195b      	adds	r3, r3, r5
 80058f8:	19db      	adds	r3, r3, r7
 80058fa:	19ba      	adds	r2, r7, r6
 80058fc:	7812      	ldrb	r2, [r2, #0]
 80058fe:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005900:	2320      	movs	r3, #32
 8005902:	33ff      	adds	r3, #255	; 0xff
 8005904:	195b      	adds	r3, r3, r5
 8005906:	19db      	adds	r3, r3, r7
 8005908:	2247      	movs	r2, #71	; 0x47
 800590a:	701a      	strb	r2, [r3, #0]
					isDataMode = 0;
 800590c:	4b9f      	ldr	r3, [pc, #636]	; (8005b8c <HAL_TIM_PeriodElapsedCallback+0x1224>)
 800590e:	2200      	movs	r2, #0
 8005910:	701a      	strb	r2, [r3, #0]
					break;
 8005912:	e041      	b.n	8005998 <HAL_TIM_PeriodElapsedCallback+0x1030>
				} else if (ptr2 != NULL) {
 8005914:	23b8      	movs	r3, #184	; 0xb8
 8005916:	2118      	movs	r1, #24
 8005918:	185b      	adds	r3, r3, r1
 800591a:	19db      	adds	r3, r3, r7
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d012      	beq.n	8005948 <HAL_TIM_PeriodElapsedCallback+0xfe0>
					tLine = i;
 8005922:	2308      	movs	r3, #8
 8005924:	33ff      	adds	r3, #255	; 0xff
 8005926:	185b      	adds	r3, r3, r1
 8005928:	19db      	adds	r3, r3, r7
 800592a:	228f      	movs	r2, #143	; 0x8f
 800592c:	0052      	lsls	r2, r2, #1
 800592e:	18ba      	adds	r2, r7, r2
 8005930:	7812      	ldrb	r2, [r2, #0]
 8005932:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 8005934:	2320      	movs	r3, #32
 8005936:	33ff      	adds	r3, #255	; 0xff
 8005938:	185b      	adds	r3, r3, r1
 800593a:	19db      	adds	r3, r3, r7
 800593c:	2242      	movs	r2, #66	; 0x42
 800593e:	701a      	strb	r2, [r3, #0]
					isDataMode = 0;
 8005940:	4b92      	ldr	r3, [pc, #584]	; (8005b8c <HAL_TIM_PeriodElapsedCallback+0x1224>)
 8005942:	2200      	movs	r2, #0
 8005944:	701a      	strb	r2, [r3, #0]
					break;
 8005946:	e027      	b.n	8005998 <HAL_TIM_PeriodElapsedCallback+0x1030>
				} else if (ptr3 != NULL) {
 8005948:	23b4      	movs	r3, #180	; 0xb4
 800594a:	2118      	movs	r1, #24
 800594c:	185b      	adds	r3, r3, r1
 800594e:	19db      	adds	r3, r3, r7
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d012      	beq.n	800597c <HAL_TIM_PeriodElapsedCallback+0x1014>
					tLine = i;
 8005956:	2308      	movs	r3, #8
 8005958:	33ff      	adds	r3, #255	; 0xff
 800595a:	185b      	adds	r3, r3, r1
 800595c:	19db      	adds	r3, r3, r7
 800595e:	228f      	movs	r2, #143	; 0x8f
 8005960:	0052      	lsls	r2, r2, #1
 8005962:	18ba      	adds	r2, r7, r2
 8005964:	7812      	ldrb	r2, [r2, #0]
 8005966:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005968:	2320      	movs	r3, #32
 800596a:	33ff      	adds	r3, #255	; 0xff
 800596c:	185b      	adds	r3, r3, r1
 800596e:	19db      	adds	r3, r3, r7
 8005970:	2247      	movs	r2, #71	; 0x47
 8005972:	701a      	strb	r2, [r3, #0]
					isDataMode = 1;
 8005974:	4b85      	ldr	r3, [pc, #532]	; (8005b8c <HAL_TIM_PeriodElapsedCallback+0x1224>)
 8005976:	2201      	movs	r2, #1
 8005978:	701a      	strb	r2, [r3, #0]
					break;
 800597a:	e00d      	b.n	8005998 <HAL_TIM_PeriodElapsedCallback+0x1030>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 800597c:	218f      	movs	r1, #143	; 0x8f
 800597e:	0049      	lsls	r1, r1, #1
 8005980:	187b      	adds	r3, r7, r1
 8005982:	781a      	ldrb	r2, [r3, #0]
 8005984:	187b      	adds	r3, r7, r1
 8005986:	3201      	adds	r2, #1
 8005988:	701a      	strb	r2, [r3, #0]
 800598a:	238f      	movs	r3, #143	; 0x8f
 800598c:	005b      	lsls	r3, r3, #1
 800598e:	18fb      	adds	r3, r7, r3
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	2b05      	cmp	r3, #5
 8005994:	d800      	bhi.n	8005998 <HAL_TIM_PeriodElapsedCallback+0x1030>
 8005996:	e774      	b.n	8005882 <HAL_TIM_PeriodElapsedCallback+0xf1a>
				}
			}
			if (tLine != 99) {
 8005998:	2308      	movs	r3, #8
 800599a:	33ff      	adds	r3, #255	; 0xff
 800599c:	2218      	movs	r2, #24
 800599e:	189b      	adds	r3, r3, r2
 80059a0:	19db      	adds	r3, r3, r7
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	2b63      	cmp	r3, #99	; 0x63
 80059a6:	d023      	beq.n	80059f0 <HAL_TIM_PeriodElapsedCallback+0x1088>
				if (tResponse == 'G') {
 80059a8:	2320      	movs	r3, #32
 80059aa:	33ff      	adds	r3, #255	; 0xff
 80059ac:	189b      	adds	r3, r3, r2
 80059ae:	19db      	adds	r3, r3, r7
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	2b47      	cmp	r3, #71	; 0x47
 80059b4:	d10b      	bne.n	80059ce <HAL_TIM_PeriodElapsedCallback+0x1066>
					isResponseOk = 1;
 80059b6:	4b6f      	ldr	r3, [pc, #444]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0x120c>)
 80059b8:	2201      	movs	r2, #1
 80059ba:	701a      	strb	r2, [r3, #0]
					//to-do with that line
					clearit();
 80059bc:	f000 fe30 	bl	8006620 <clearit>
					isTcpOpen = 1;
 80059c0:	4b73      	ldr	r3, [pc, #460]	; (8005b90 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80059c2:	2201      	movs	r2, #1
 80059c4:	701a      	strb	r2, [r3, #0]
					isDataMode = 1;
 80059c6:	4b71      	ldr	r3, [pc, #452]	; (8005b8c <HAL_TIM_PeriodElapsedCallback+0x1224>)
 80059c8:	2201      	movs	r2, #1
 80059ca:	701a      	strb	r2, [r3, #0]
 80059cc:	e028      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>

				} else if (tResponse == 'B') {
 80059ce:	2320      	movs	r3, #32
 80059d0:	33ff      	adds	r3, #255	; 0xff
 80059d2:	2218      	movs	r2, #24
 80059d4:	189b      	adds	r3, r3, r2
 80059d6:	19db      	adds	r3, r3, r7
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	2b42      	cmp	r3, #66	; 0x42
 80059dc:	d120      	bne.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
					isResponseOk = 0;
 80059de:	4b65      	ldr	r3, [pc, #404]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0x120c>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	701a      	strb	r2, [r3, #0]
					clearit();
 80059e4:	f000 fe1c 	bl	8006620 <clearit>
					isTcpOpen = 0;
 80059e8:	4b69      	ldr	r3, [pc, #420]	; (8005b90 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80059ea:	2200      	movs	r2, #0
 80059ec:	701a      	strb	r2, [r3, #0]
 80059ee:	e017      	b.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
				}
			} else {
				resTimeout--;
 80059f0:	4b5e      	ldr	r3, [pc, #376]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0x1204>)
 80059f2:	881b      	ldrh	r3, [r3, #0]
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	3b01      	subs	r3, #1
 80059f8:	b29a      	uxth	r2, r3
 80059fa:	4b5c      	ldr	r3, [pc, #368]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0x1204>)
 80059fc:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 80059fe:	4b5b      	ldr	r3, [pc, #364]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0x1204>)
 8005a00:	881b      	ldrh	r3, [r3, #0]
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10b      	bne.n	8005a20 <HAL_TIM_PeriodElapsedCallback+0x10b8>
					if (!recResponse) {
 8005a08:	4b59      	ldr	r3, [pc, #356]	; (8005b70 <HAL_TIM_PeriodElapsedCallback+0x1208>)
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d101      	bne.n	8005a16 <HAL_TIM_PeriodElapsedCallback+0x10ae>
						rebootsystem();
 8005a12:	f000 fab7 	bl	8005f84 <rebootsystem>
					}
					clearit();
 8005a16:	f000 fe03 	bl	8006620 <clearit>
					isResponseOk = 0;
 8005a1a:	4b56      	ldr	r3, [pc, #344]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0x120c>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	701a      	strb	r2, [r3, #0]

				}
			}
		}
		if (commandCase == 6) {
 8005a20:	4b55      	ldr	r3, [pc, #340]	; (8005b78 <HAL_TIM_PeriodElapsedCallback+0x1210>)
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b06      	cmp	r3, #6
 8005a28:	d000      	beq.n	8005a2c <HAL_TIM_PeriodElapsedCallback+0x10c4>
 8005a2a:	e0e0      	b.n	8005bee <HAL_TIM_PeriodElapsedCallback+0x1286>
			uint8_t tLine = 99;
 8005a2c:	231e      	movs	r3, #30
 8005a2e:	33ff      	adds	r3, #255	; 0xff
 8005a30:	18fb      	adds	r3, r7, r3
 8005a32:	2263      	movs	r2, #99	; 0x63
 8005a34:	701a      	strb	r2, [r3, #0]
			char *ptr;
			char *ptr2;
			char *ptr3;

			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005a36:	238e      	movs	r3, #142	; 0x8e
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	18fb      	adds	r3, r7, r3
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	701a      	strb	r2, [r3, #0]
 8005a40:	e078      	b.n	8005b34 <HAL_TIM_PeriodElapsedCallback+0x11cc>
				ptr = strstr(responseBuffer[i], "NO CARRIER");
 8005a42:	268e      	movs	r6, #142	; 0x8e
 8005a44:	0076      	lsls	r6, r6, #1
 8005a46:	19bb      	adds	r3, r7, r6
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	2232      	movs	r2, #50	; 0x32
 8005a4c:	435a      	muls	r2, r3
 8005a4e:	4b4b      	ldr	r3, [pc, #300]	; (8005b7c <HAL_TIM_PeriodElapsedCallback+0x1214>)
 8005a50:	18d3      	adds	r3, r2, r3
 8005a52:	4a50      	ldr	r2, [pc, #320]	; (8005b94 <HAL_TIM_PeriodElapsedCallback+0x122c>)
 8005a54:	0011      	movs	r1, r2
 8005a56:	0018      	movs	r0, r3
 8005a58:	f008 fcfd 	bl	800e456 <strstr>
 8005a5c:	0003      	movs	r3, r0
 8005a5e:	2488      	movs	r4, #136	; 0x88
 8005a60:	2518      	movs	r5, #24
 8005a62:	1962      	adds	r2, r4, r5
 8005a64:	19d2      	adds	r2, r2, r7
 8005a66:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "ERROR");
 8005a68:	19bb      	adds	r3, r7, r6
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	2232      	movs	r2, #50	; 0x32
 8005a6e:	435a      	muls	r2, r3
 8005a70:	4b42      	ldr	r3, [pc, #264]	; (8005b7c <HAL_TIM_PeriodElapsedCallback+0x1214>)
 8005a72:	18d3      	adds	r3, r2, r3
 8005a74:	4a48      	ldr	r2, [pc, #288]	; (8005b98 <HAL_TIM_PeriodElapsedCallback+0x1230>)
 8005a76:	0011      	movs	r1, r2
 8005a78:	0018      	movs	r0, r3
 8005a7a:	f008 fcec 	bl	800e456 <strstr>
 8005a7e:	0003      	movs	r3, r0
 8005a80:	2284      	movs	r2, #132	; 0x84
 8005a82:	1952      	adds	r2, r2, r5
 8005a84:	19d2      	adds	r2, r2, r7
 8005a86:	6013      	str	r3, [r2, #0]
				ptr3 = strstr(responseBuffer[i], "CONNECT");
 8005a88:	19bb      	adds	r3, r7, r6
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	2232      	movs	r2, #50	; 0x32
 8005a8e:	435a      	muls	r2, r3
 8005a90:	4b3a      	ldr	r3, [pc, #232]	; (8005b7c <HAL_TIM_PeriodElapsedCallback+0x1214>)
 8005a92:	18d3      	adds	r3, r2, r3
 8005a94:	4a3c      	ldr	r2, [pc, #240]	; (8005b88 <HAL_TIM_PeriodElapsedCallback+0x1220>)
 8005a96:	0011      	movs	r1, r2
 8005a98:	0018      	movs	r0, r3
 8005a9a:	f008 fcdc 	bl	800e456 <strstr>
 8005a9e:	0003      	movs	r3, r0
 8005aa0:	2280      	movs	r2, #128	; 0x80
 8005aa2:	0029      	movs	r1, r5
 8005aa4:	1852      	adds	r2, r2, r1
 8005aa6:	19d2      	adds	r2, r2, r7
 8005aa8:	6013      	str	r3, [r2, #0]

				if (ptr != NULL) {
 8005aaa:	1863      	adds	r3, r4, r1
 8005aac:	19db      	adds	r3, r3, r7
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00c      	beq.n	8005ace <HAL_TIM_PeriodElapsedCallback+0x1166>
					tLine = i;
 8005ab4:	231e      	movs	r3, #30
 8005ab6:	33ff      	adds	r3, #255	; 0xff
 8005ab8:	18fb      	adds	r3, r7, r3
 8005aba:	19ba      	adds	r2, r7, r6
 8005abc:	7812      	ldrb	r2, [r2, #0]
 8005abe:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 8005ac0:	2320      	movs	r3, #32
 8005ac2:	33ff      	adds	r3, #255	; 0xff
 8005ac4:	185b      	adds	r3, r3, r1
 8005ac6:	19db      	adds	r3, r3, r7
 8005ac8:	2242      	movs	r2, #66	; 0x42
 8005aca:	701a      	strb	r2, [r3, #0]
					break;
 8005acc:	e038      	b.n	8005b40 <HAL_TIM_PeriodElapsedCallback+0x11d8>
				}
				if (ptr2 != NULL) {
 8005ace:	2384      	movs	r3, #132	; 0x84
 8005ad0:	2118      	movs	r1, #24
 8005ad2:	185b      	adds	r3, r3, r1
 8005ad4:	19db      	adds	r3, r3, r7
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00e      	beq.n	8005afa <HAL_TIM_PeriodElapsedCallback+0x1192>
					tLine = i;
 8005adc:	231e      	movs	r3, #30
 8005ade:	33ff      	adds	r3, #255	; 0xff
 8005ae0:	18fb      	adds	r3, r7, r3
 8005ae2:	228e      	movs	r2, #142	; 0x8e
 8005ae4:	0052      	lsls	r2, r2, #1
 8005ae6:	18ba      	adds	r2, r7, r2
 8005ae8:	7812      	ldrb	r2, [r2, #0]
 8005aea:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 8005aec:	2320      	movs	r3, #32
 8005aee:	33ff      	adds	r3, #255	; 0xff
 8005af0:	185b      	adds	r3, r3, r1
 8005af2:	19db      	adds	r3, r3, r7
 8005af4:	2242      	movs	r2, #66	; 0x42
 8005af6:	701a      	strb	r2, [r3, #0]
					break;
 8005af8:	e022      	b.n	8005b40 <HAL_TIM_PeriodElapsedCallback+0x11d8>
				}
				if (ptr3 != NULL) {
 8005afa:	2380      	movs	r3, #128	; 0x80
 8005afc:	2118      	movs	r1, #24
 8005afe:	185b      	adds	r3, r3, r1
 8005b00:	19db      	adds	r3, r3, r7
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00e      	beq.n	8005b26 <HAL_TIM_PeriodElapsedCallback+0x11be>
					tLine = i;
 8005b08:	231e      	movs	r3, #30
 8005b0a:	33ff      	adds	r3, #255	; 0xff
 8005b0c:	18fb      	adds	r3, r7, r3
 8005b0e:	228e      	movs	r2, #142	; 0x8e
 8005b10:	0052      	lsls	r2, r2, #1
 8005b12:	18ba      	adds	r2, r7, r2
 8005b14:	7812      	ldrb	r2, [r2, #0]
 8005b16:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005b18:	2320      	movs	r3, #32
 8005b1a:	33ff      	adds	r3, #255	; 0xff
 8005b1c:	185b      	adds	r3, r3, r1
 8005b1e:	19db      	adds	r3, r3, r7
 8005b20:	2247      	movs	r2, #71	; 0x47
 8005b22:	701a      	strb	r2, [r3, #0]
					break;
 8005b24:	e00c      	b.n	8005b40 <HAL_TIM_PeriodElapsedCallback+0x11d8>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005b26:	218e      	movs	r1, #142	; 0x8e
 8005b28:	0049      	lsls	r1, r1, #1
 8005b2a:	187b      	adds	r3, r7, r1
 8005b2c:	781a      	ldrb	r2, [r3, #0]
 8005b2e:	187b      	adds	r3, r7, r1
 8005b30:	3201      	adds	r2, #1
 8005b32:	701a      	strb	r2, [r3, #0]
 8005b34:	238e      	movs	r3, #142	; 0x8e
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	18fb      	adds	r3, r7, r3
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	2b05      	cmp	r3, #5
 8005b3e:	d980      	bls.n	8005a42 <HAL_TIM_PeriodElapsedCallback+0x10da>
				}
			}
			if (tLine != 99) {
 8005b40:	231e      	movs	r3, #30
 8005b42:	33ff      	adds	r3, #255	; 0xff
 8005b44:	18fb      	adds	r3, r7, r3
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	2b63      	cmp	r3, #99	; 0x63
 8005b4a:	d036      	beq.n	8005bba <HAL_TIM_PeriodElapsedCallback+0x1252>
				if (tResponse == 'G') {
 8005b4c:	2320      	movs	r3, #32
 8005b4e:	33ff      	adds	r3, #255	; 0xff
 8005b50:	2218      	movs	r2, #24
 8005b52:	189b      	adds	r3, r3, r2
 8005b54:	19db      	adds	r3, r3, r7
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	2b47      	cmp	r3, #71	; 0x47
 8005b5a:	d11f      	bne.n	8005b9c <HAL_TIM_PeriodElapsedCallback+0x1234>
					isResponseOk = 1;
 8005b5c:	4b05      	ldr	r3, [pc, #20]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0x120c>)
 8005b5e:	2201      	movs	r2, #1
 8005b60:	701a      	strb	r2, [r3, #0]
					//to-do with that line
					clearit();
 8005b62:	f000 fd5d 	bl	8006620 <clearit>
		nmeaLC = 0;
		nmeaCC = 0;
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
	}
}
 8005b66:	e1cd      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
 8005b68:	20000838 	.word	0x20000838
 8005b6c:	20000830 	.word	0x20000830
 8005b70:	20000835 	.word	0x20000835
 8005b74:	20000834 	.word	0x20000834
 8005b78:	20000833 	.word	0x20000833
 8005b7c:	200006fc 	.word	0x200006fc
 8005b80:	080128bc 	.word	0x080128bc
 8005b84:	080128cc 	.word	0x080128cc
 8005b88:	080128dc 	.word	0x080128dc
 8005b8c:	2000082e 	.word	0x2000082e
 8005b90:	200009cc 	.word	0x200009cc
 8005b94:	080128e4 	.word	0x080128e4
 8005b98:	0801287c 	.word	0x0801287c
				} else if (tResponse == 'B') {
 8005b9c:	2320      	movs	r3, #32
 8005b9e:	33ff      	adds	r3, #255	; 0xff
 8005ba0:	2218      	movs	r2, #24
 8005ba2:	189b      	adds	r3, r3, r2
 8005ba4:	19db      	adds	r3, r3, r7
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	2b42      	cmp	r3, #66	; 0x42
 8005baa:	d000      	beq.n	8005bae <HAL_TIM_PeriodElapsedCallback+0x1246>
 8005bac:	e1aa      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
					isResponseOk = 0;
 8005bae:	4bd8      	ldr	r3, [pc, #864]	; (8005f10 <HAL_TIM_PeriodElapsedCallback+0x15a8>)
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	701a      	strb	r2, [r3, #0]
					clearit();
 8005bb4:	f000 fd34 	bl	8006620 <clearit>
}
 8005bb8:	e1a4      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
				resTimeout--;
 8005bba:	4bd6      	ldr	r3, [pc, #856]	; (8005f14 <HAL_TIM_PeriodElapsedCallback+0x15ac>)
 8005bbc:	881b      	ldrh	r3, [r3, #0]
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	b29a      	uxth	r2, r3
 8005bc4:	4bd3      	ldr	r3, [pc, #844]	; (8005f14 <HAL_TIM_PeriodElapsedCallback+0x15ac>)
 8005bc6:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005bc8:	4bd2      	ldr	r3, [pc, #840]	; (8005f14 <HAL_TIM_PeriodElapsedCallback+0x15ac>)
 8005bca:	881b      	ldrh	r3, [r3, #0]
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d000      	beq.n	8005bd4 <HAL_TIM_PeriodElapsedCallback+0x126c>
 8005bd2:	e197      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
					if (!recResponse) {
 8005bd4:	4bd0      	ldr	r3, [pc, #832]	; (8005f18 <HAL_TIM_PeriodElapsedCallback+0x15b0>)
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d101      	bne.n	8005be2 <HAL_TIM_PeriodElapsedCallback+0x127a>
						rebootsystem();
 8005bde:	f000 f9d1 	bl	8005f84 <rebootsystem>
					clearit();
 8005be2:	f000 fd1d 	bl	8006620 <clearit>
					isResponseOk = 0;
 8005be6:	4bca      	ldr	r3, [pc, #808]	; (8005f10 <HAL_TIM_PeriodElapsedCallback+0x15a8>)
 8005be8:	2200      	movs	r2, #0
 8005bea:	701a      	strb	r2, [r3, #0]
}
 8005bec:	e18a      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
		} else if (commandCase == 7) { //cmgs response check
 8005bee:	4bcb      	ldr	r3, [pc, #812]	; (8005f1c <HAL_TIM_PeriodElapsedCallback+0x15b4>)
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b07      	cmp	r3, #7
 8005bf6:	d000      	beq.n	8005bfa <HAL_TIM_PeriodElapsedCallback+0x1292>
 8005bf8:	e184      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
			uint8_t tLine = 99;
 8005bfa:	231c      	movs	r3, #28
 8005bfc:	33ff      	adds	r3, #255	; 0xff
 8005bfe:	18fb      	adds	r3, r7, r3
 8005c00:	2263      	movs	r2, #99	; 0x63
 8005c02:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005c04:	238d      	movs	r3, #141	; 0x8d
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	18fb      	adds	r3, r7, r3
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	701a      	strb	r2, [r3, #0]
 8005c0e:	e052      	b.n	8005cb6 <HAL_TIM_PeriodElapsedCallback+0x134e>
				ptr = strstr(responseBuffer[i], "+CMGS:");
 8005c10:	268d      	movs	r6, #141	; 0x8d
 8005c12:	0076      	lsls	r6, r6, #1
 8005c14:	19bb      	adds	r3, r7, r6
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	2232      	movs	r2, #50	; 0x32
 8005c1a:	435a      	muls	r2, r3
 8005c1c:	4bc0      	ldr	r3, [pc, #768]	; (8005f20 <HAL_TIM_PeriodElapsedCallback+0x15b8>)
 8005c1e:	18d3      	adds	r3, r2, r3
 8005c20:	4ac0      	ldr	r2, [pc, #768]	; (8005f24 <HAL_TIM_PeriodElapsedCallback+0x15bc>)
 8005c22:	0011      	movs	r1, r2
 8005c24:	0018      	movs	r0, r3
 8005c26:	f008 fc16 	bl	800e456 <strstr>
 8005c2a:	0003      	movs	r3, r0
 8005c2c:	2490      	movs	r4, #144	; 0x90
 8005c2e:	2518      	movs	r5, #24
 8005c30:	1962      	adds	r2, r4, r5
 8005c32:	19d2      	adds	r2, r2, r7
 8005c34:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "ERROR");
 8005c36:	19bb      	adds	r3, r7, r6
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	2232      	movs	r2, #50	; 0x32
 8005c3c:	435a      	muls	r2, r3
 8005c3e:	4bb8      	ldr	r3, [pc, #736]	; (8005f20 <HAL_TIM_PeriodElapsedCallback+0x15b8>)
 8005c40:	18d3      	adds	r3, r2, r3
 8005c42:	4ab9      	ldr	r2, [pc, #740]	; (8005f28 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 8005c44:	0011      	movs	r1, r2
 8005c46:	0018      	movs	r0, r3
 8005c48:	f008 fc05 	bl	800e456 <strstr>
 8005c4c:	0003      	movs	r3, r0
 8005c4e:	228c      	movs	r2, #140	; 0x8c
 8005c50:	0029      	movs	r1, r5
 8005c52:	1852      	adds	r2, r2, r1
 8005c54:	19d2      	adds	r2, r2, r7
 8005c56:	6013      	str	r3, [r2, #0]
				if (ptr != NULL) {
 8005c58:	1863      	adds	r3, r4, r1
 8005c5a:	19db      	adds	r3, r3, r7
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00c      	beq.n	8005c7c <HAL_TIM_PeriodElapsedCallback+0x1314>
					tLine = i;
 8005c62:	231c      	movs	r3, #28
 8005c64:	33ff      	adds	r3, #255	; 0xff
 8005c66:	18fb      	adds	r3, r7, r3
 8005c68:	19ba      	adds	r2, r7, r6
 8005c6a:	7812      	ldrb	r2, [r2, #0]
 8005c6c:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005c6e:	2320      	movs	r3, #32
 8005c70:	33ff      	adds	r3, #255	; 0xff
 8005c72:	185b      	adds	r3, r3, r1
 8005c74:	19db      	adds	r3, r3, r7
 8005c76:	2247      	movs	r2, #71	; 0x47
 8005c78:	701a      	strb	r2, [r3, #0]
					break;
 8005c7a:	e022      	b.n	8005cc2 <HAL_TIM_PeriodElapsedCallback+0x135a>
				if (ptr2 != NULL) {
 8005c7c:	238c      	movs	r3, #140	; 0x8c
 8005c7e:	2118      	movs	r1, #24
 8005c80:	185b      	adds	r3, r3, r1
 8005c82:	19db      	adds	r3, r3, r7
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00e      	beq.n	8005ca8 <HAL_TIM_PeriodElapsedCallback+0x1340>
					tLine = i;
 8005c8a:	231c      	movs	r3, #28
 8005c8c:	33ff      	adds	r3, #255	; 0xff
 8005c8e:	18fb      	adds	r3, r7, r3
 8005c90:	228d      	movs	r2, #141	; 0x8d
 8005c92:	0052      	lsls	r2, r2, #1
 8005c94:	18ba      	adds	r2, r7, r2
 8005c96:	7812      	ldrb	r2, [r2, #0]
 8005c98:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 8005c9a:	2320      	movs	r3, #32
 8005c9c:	33ff      	adds	r3, #255	; 0xff
 8005c9e:	185b      	adds	r3, r3, r1
 8005ca0:	19db      	adds	r3, r3, r7
 8005ca2:	2242      	movs	r2, #66	; 0x42
 8005ca4:	701a      	strb	r2, [r3, #0]
					break;
 8005ca6:	e00c      	b.n	8005cc2 <HAL_TIM_PeriodElapsedCallback+0x135a>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005ca8:	218d      	movs	r1, #141	; 0x8d
 8005caa:	0049      	lsls	r1, r1, #1
 8005cac:	187b      	adds	r3, r7, r1
 8005cae:	781a      	ldrb	r2, [r3, #0]
 8005cb0:	187b      	adds	r3, r7, r1
 8005cb2:	3201      	adds	r2, #1
 8005cb4:	701a      	strb	r2, [r3, #0]
 8005cb6:	238d      	movs	r3, #141	; 0x8d
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	18fb      	adds	r3, r7, r3
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	2b05      	cmp	r3, #5
 8005cc0:	d9a6      	bls.n	8005c10 <HAL_TIM_PeriodElapsedCallback+0x12a8>
			if (tLine != 99) {
 8005cc2:	231c      	movs	r3, #28
 8005cc4:	33ff      	adds	r3, #255	; 0xff
 8005cc6:	18fb      	adds	r3, r7, r3
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	2b63      	cmp	r3, #99	; 0x63
 8005ccc:	d01c      	beq.n	8005d08 <HAL_TIM_PeriodElapsedCallback+0x13a0>
				if (tResponse == 'G') {
 8005cce:	2320      	movs	r3, #32
 8005cd0:	33ff      	adds	r3, #255	; 0xff
 8005cd2:	2218      	movs	r2, #24
 8005cd4:	189b      	adds	r3, r3, r2
 8005cd6:	19db      	adds	r3, r3, r7
 8005cd8:	781b      	ldrb	r3, [r3, #0]
 8005cda:	2b47      	cmp	r3, #71	; 0x47
 8005cdc:	d105      	bne.n	8005cea <HAL_TIM_PeriodElapsedCallback+0x1382>
					isResponseOk = 1;
 8005cde:	4b8c      	ldr	r3, [pc, #560]	; (8005f10 <HAL_TIM_PeriodElapsedCallback+0x15a8>)
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	701a      	strb	r2, [r3, #0]
					clearit();
 8005ce4:	f000 fc9c 	bl	8006620 <clearit>
}
 8005ce8:	e10c      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
				} else if (tResponse == 'B') {
 8005cea:	2320      	movs	r3, #32
 8005cec:	33ff      	adds	r3, #255	; 0xff
 8005cee:	2218      	movs	r2, #24
 8005cf0:	189b      	adds	r3, r3, r2
 8005cf2:	19db      	adds	r3, r3, r7
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	2b42      	cmp	r3, #66	; 0x42
 8005cf8:	d000      	beq.n	8005cfc <HAL_TIM_PeriodElapsedCallback+0x1394>
 8005cfa:	e103      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
					isResponseOk = 1;
 8005cfc:	4b84      	ldr	r3, [pc, #528]	; (8005f10 <HAL_TIM_PeriodElapsedCallback+0x15a8>)
 8005cfe:	2201      	movs	r2, #1
 8005d00:	701a      	strb	r2, [r3, #0]
					clearit();
 8005d02:	f000 fc8d 	bl	8006620 <clearit>
}
 8005d06:	e0fd      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
				resTimeout--;
 8005d08:	4b82      	ldr	r3, [pc, #520]	; (8005f14 <HAL_TIM_PeriodElapsedCallback+0x15ac>)
 8005d0a:	881b      	ldrh	r3, [r3, #0]
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	4b80      	ldr	r3, [pc, #512]	; (8005f14 <HAL_TIM_PeriodElapsedCallback+0x15ac>)
 8005d14:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005d16:	4b7f      	ldr	r3, [pc, #508]	; (8005f14 <HAL_TIM_PeriodElapsedCallback+0x15ac>)
 8005d18:	881b      	ldrh	r3, [r3, #0]
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d000      	beq.n	8005d22 <HAL_TIM_PeriodElapsedCallback+0x13ba>
 8005d20:	e0f0      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
					if (!recResponse) {
 8005d22:	4b7d      	ldr	r3, [pc, #500]	; (8005f18 <HAL_TIM_PeriodElapsedCallback+0x15b0>)
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d101      	bne.n	8005d30 <HAL_TIM_PeriodElapsedCallback+0x13c8>
						rebootsystem();
 8005d2c:	f000 f92a 	bl	8005f84 <rebootsystem>
					isResponseOk = 0;
 8005d30:	4b77      	ldr	r3, [pc, #476]	; (8005f10 <HAL_TIM_PeriodElapsedCallback+0x15a8>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	701a      	strb	r2, [r3, #0]
					clearit();
 8005d36:	f000 fc73 	bl	8006620 <clearit>
}
 8005d3a:	e0e3      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
	else if(htim == &htim3){
 8005d3c:	69fa      	ldr	r2, [r7, #28]
 8005d3e:	4b7b      	ldr	r3, [pc, #492]	; (8005f2c <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d106      	bne.n	8005d52 <HAL_TIM_PeriodElapsedCallback+0x13ea>
		isReloaded ++;
 8005d44:	4b7a      	ldr	r3, [pc, #488]	; (8005f30 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	4b78      	ldr	r3, [pc, #480]	; (8005f30 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 8005d4e:	701a      	strb	r2, [r3, #0]
}
 8005d50:	e0d8      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
	else if (htim == &htim17) {
 8005d52:	69fa      	ldr	r2, [r7, #28]
 8005d54:	4b77      	ldr	r3, [pc, #476]	; (8005f34 <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d000      	beq.n	8005d5c <HAL_TIM_PeriodElapsedCallback+0x13f4>
 8005d5a:	e0d3      	b.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x159c>
		hangCounter = 0;
 8005d5c:	4b76      	ldr	r3, [pc, #472]	; (8005f38 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 8005d5e:	2200      	movs	r2, #0
 8005d60:	601a      	str	r2, [r3, #0]
		for(uint8_t tLine =0; tLine< nmeaLC; tLine++){
 8005d62:	231a      	movs	r3, #26
 8005d64:	33ff      	adds	r3, #255	; 0xff
 8005d66:	18fb      	adds	r3, r7, r3
 8005d68:	2200      	movs	r2, #0
 8005d6a:	701a      	strb	r2, [r3, #0]
 8005d6c:	e065      	b.n	8005e3a <HAL_TIM_PeriodElapsedCallback+0x14d2>
			uint8_t commandSize = 0;
 8005d6e:	238c      	movs	r3, #140	; 0x8c
 8005d70:	005b      	lsls	r3, r3, #1
 8005d72:	18fb      	adds	r3, r7, r3
 8005d74:	2200      	movs	r2, #0
 8005d76:	701a      	strb	r2, [r3, #0]
			tempSentenceCheck = strstr(nmeaResponse[tLine],"VTG");
 8005d78:	231a      	movs	r3, #26
 8005d7a:	33ff      	adds	r3, #255	; 0xff
 8005d7c:	18fb      	adds	r3, r7, r3
 8005d7e:	781a      	ldrb	r2, [r3, #0]
 8005d80:	0013      	movs	r3, r2
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	189b      	adds	r3, r3, r2
 8005d86:	011a      	lsls	r2, r3, #4
 8005d88:	189b      	adds	r3, r3, r2
 8005d8a:	4a6c      	ldr	r2, [pc, #432]	; (8005f3c <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 8005d8c:	189b      	adds	r3, r3, r2
 8005d8e:	4a6c      	ldr	r2, [pc, #432]	; (8005f40 <HAL_TIM_PeriodElapsedCallback+0x15d8>)
 8005d90:	0011      	movs	r1, r2
 8005d92:	0018      	movs	r0, r3
 8005d94:	f008 fb5f 	bl	800e456 <strstr>
 8005d98:	0003      	movs	r3, r0
 8005d9a:	22f4      	movs	r2, #244	; 0xf4
 8005d9c:	2018      	movs	r0, #24
 8005d9e:	1811      	adds	r1, r2, r0
 8005da0:	19c9      	adds	r1, r1, r7
 8005da2:	600b      	str	r3, [r1, #0]
			if(tempSentenceCheck != NULL){
 8005da4:	1813      	adds	r3, r2, r0
 8005da6:	19db      	adds	r3, r3, r7
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00d      	beq.n	8005dca <HAL_TIM_PeriodElapsedCallback+0x1462>
				HAL_UART_Transmit(&GNSS_PORT, "$PMTK314,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*28\r\n",51,2000);
 8005dae:	23fa      	movs	r3, #250	; 0xfa
 8005db0:	00db      	lsls	r3, r3, #3
 8005db2:	4964      	ldr	r1, [pc, #400]	; (8005f44 <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 8005db4:	4864      	ldr	r0, [pc, #400]	; (8005f48 <HAL_TIM_PeriodElapsedCallback+0x15e0>)
 8005db6:	2233      	movs	r2, #51	; 0x33
 8005db8:	f006 fb9a 	bl	800c4f0 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart4, "GNS SET\r\n", 9, 500);
 8005dbc:	23fa      	movs	r3, #250	; 0xfa
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	4962      	ldr	r1, [pc, #392]	; (8005f4c <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 8005dc2:	4863      	ldr	r0, [pc, #396]	; (8005f50 <HAL_TIM_PeriodElapsedCallback+0x15e8>)
 8005dc4:	2209      	movs	r2, #9
 8005dc6:	f006 fb93 	bl	800c4f0 <HAL_UART_Transmit>
			for(uint8_t tChar =0 ;tChar<NMEA_MAX_CHARS;tChar++) {
 8005dca:	23ff      	movs	r3, #255	; 0xff
 8005dcc:	2218      	movs	r2, #24
 8005dce:	189b      	adds	r3, r3, r2
 8005dd0:	19db      	adds	r3, r3, r7
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	701a      	strb	r2, [r3, #0]
 8005dd6:	e020      	b.n	8005e1a <HAL_TIM_PeriodElapsedCallback+0x14b2>
				if(nmeaResponse[tLine][tChar] != NULL){
 8005dd8:	231a      	movs	r3, #26
 8005dda:	33ff      	adds	r3, #255	; 0xff
 8005ddc:	18fb      	adds	r3, r7, r3
 8005dde:	781a      	ldrb	r2, [r3, #0]
 8005de0:	24ff      	movs	r4, #255	; 0xff
 8005de2:	2518      	movs	r5, #24
 8005de4:	1963      	adds	r3, r4, r5
 8005de6:	19db      	adds	r3, r3, r7
 8005de8:	7819      	ldrb	r1, [r3, #0]
 8005dea:	4854      	ldr	r0, [pc, #336]	; (8005f3c <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 8005dec:	0013      	movs	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	189b      	adds	r3, r3, r2
 8005df2:	011a      	lsls	r2, r3, #4
 8005df4:	189b      	adds	r3, r3, r2
 8005df6:	18c3      	adds	r3, r0, r3
 8005df8:	5c5b      	ldrb	r3, [r3, r1]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d015      	beq.n	8005e2a <HAL_TIM_PeriodElapsedCallback+0x14c2>
					commandSize++;
 8005dfe:	218c      	movs	r1, #140	; 0x8c
 8005e00:	0049      	lsls	r1, r1, #1
 8005e02:	187b      	adds	r3, r7, r1
 8005e04:	781a      	ldrb	r2, [r3, #0]
 8005e06:	187b      	adds	r3, r7, r1
 8005e08:	3201      	adds	r2, #1
 8005e0a:	701a      	strb	r2, [r3, #0]
			for(uint8_t tChar =0 ;tChar<NMEA_MAX_CHARS;tChar++) {
 8005e0c:	1963      	adds	r3, r4, r5
 8005e0e:	19db      	adds	r3, r3, r7
 8005e10:	781a      	ldrb	r2, [r3, #0]
 8005e12:	1963      	adds	r3, r4, r5
 8005e14:	19db      	adds	r3, r3, r7
 8005e16:	3201      	adds	r2, #1
 8005e18:	701a      	strb	r2, [r3, #0]
 8005e1a:	23ff      	movs	r3, #255	; 0xff
 8005e1c:	2218      	movs	r2, #24
 8005e1e:	189b      	adds	r3, r3, r2
 8005e20:	19db      	adds	r3, r3, r7
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	2b54      	cmp	r3, #84	; 0x54
 8005e26:	d9d7      	bls.n	8005dd8 <HAL_TIM_PeriodElapsedCallback+0x1470>
 8005e28:	e000      	b.n	8005e2c <HAL_TIM_PeriodElapsedCallback+0x14c4>
					break;
 8005e2a:	46c0      	nop			; (mov r8, r8)
		for(uint8_t tLine =0; tLine< nmeaLC; tLine++){
 8005e2c:	211a      	movs	r1, #26
 8005e2e:	31ff      	adds	r1, #255	; 0xff
 8005e30:	187b      	adds	r3, r7, r1
 8005e32:	781a      	ldrb	r2, [r3, #0]
 8005e34:	187b      	adds	r3, r7, r1
 8005e36:	3201      	adds	r2, #1
 8005e38:	701a      	strb	r2, [r3, #0]
 8005e3a:	4b46      	ldr	r3, [pc, #280]	; (8005f54 <HAL_TIM_PeriodElapsedCallback+0x15ec>)
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	221a      	movs	r2, #26
 8005e42:	32ff      	adds	r2, #255	; 0xff
 8005e44:	18ba      	adds	r2, r7, r2
 8005e46:	7812      	ldrb	r2, [r2, #0]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d390      	bcc.n	8005d6e <HAL_TIM_PeriodElapsedCallback+0x1406>
		indicationCounter++;
 8005e4c:	4b42      	ldr	r3, [pc, #264]	; (8005f58 <HAL_TIM_PeriodElapsedCallback+0x15f0>)
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	3301      	adds	r3, #1
 8005e52:	b2da      	uxtb	r2, r3
 8005e54:	4b40      	ldr	r3, [pc, #256]	; (8005f58 <HAL_TIM_PeriodElapsedCallback+0x15f0>)
 8005e56:	701a      	strb	r2, [r3, #0]
		tempGps = nmea_parser(nmeaResponse, NMEA_MAX_CHARS,&crcc,&rCrc);
 8005e58:	4b40      	ldr	r3, [pc, #256]	; (8005f5c <HAL_TIM_PeriodElapsedCallback+0x15f4>)
 8005e5a:	4a41      	ldr	r2, [pc, #260]	; (8005f60 <HAL_TIM_PeriodElapsedCallback+0x15f8>)
 8005e5c:	4837      	ldr	r0, [pc, #220]	; (8005f3c <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 8005e5e:	2155      	movs	r1, #85	; 0x55
 8005e60:	f7fc fdaa 	bl	80029b8 <nmea_parser>
 8005e64:	0003      	movs	r3, r0
 8005e66:	22f8      	movs	r2, #248	; 0xf8
 8005e68:	2018      	movs	r0, #24
 8005e6a:	1811      	adds	r1, r2, r0
 8005e6c:	19c9      	adds	r1, r1, r7
 8005e6e:	600b      	str	r3, [r1, #0]
		if (tempGps != NULL) {
 8005e70:	0001      	movs	r1, r0
 8005e72:	1853      	adds	r3, r2, r1
 8005e74:	19db      	adds	r3, r3, r7
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d004      	beq.n	8005e86 <HAL_TIM_PeriodElapsedCallback+0x151e>
			gps_info = tempGps;
 8005e7c:	4b39      	ldr	r3, [pc, #228]	; (8005f64 <HAL_TIM_PeriodElapsedCallback+0x15fc>)
 8005e7e:	1852      	adds	r2, r2, r1
 8005e80:	19d2      	adds	r2, r2, r7
 8005e82:	6812      	ldr	r2, [r2, #0]
 8005e84:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim17);
 8005e86:	4b2b      	ldr	r3, [pc, #172]	; (8005f34 <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 8005e88:	0018      	movs	r0, r3
 8005e8a:	f005 fb81 	bl	800b590 <HAL_TIM_Base_Stop_IT>
		isGNSSTimStart = 0;
 8005e8e:	4b36      	ldr	r3, [pc, #216]	; (8005f68 <HAL_TIM_PeriodElapsedCallback+0x1600>)
 8005e90:	2200      	movs	r2, #0
 8005e92:	701a      	strb	r2, [r3, #0]
		if (tim6Count > 5) {
 8005e94:	4b35      	ldr	r3, [pc, #212]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x1604>)
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	2b05      	cmp	r3, #5
 8005e9a:	d914      	bls.n	8005ec6 <HAL_TIM_PeriodElapsedCallback+0x155e>
			if (isLoggedIn == 0 && isTcpOpen == 0 && flashready == 1) {
 8005e9c:	4b34      	ldr	r3, [pc, #208]	; (8005f70 <HAL_TIM_PeriodElapsedCallback+0x1608>)
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10b      	bne.n	8005ebe <HAL_TIM_PeriodElapsedCallback+0x1556>
 8005ea6:	4b33      	ldr	r3, [pc, #204]	; (8005f74 <HAL_TIM_PeriodElapsedCallback+0x160c>)
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d106      	bne.n	8005ebe <HAL_TIM_PeriodElapsedCallback+0x1556>
 8005eb0:	4b31      	ldr	r3, [pc, #196]	; (8005f78 <HAL_TIM_PeriodElapsedCallback+0x1610>)
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d101      	bne.n	8005ebe <HAL_TIM_PeriodElapsedCallback+0x1556>
				save_data_packet();
 8005eba:	f000 fe9f 	bl	8006bfc <save_data_packet>
			tim6Count = 0;
 8005ebe:	4b2b      	ldr	r3, [pc, #172]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x1604>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	701a      	strb	r2, [r3, #0]
 8005ec4:	e005      	b.n	8005ed2 <HAL_TIM_PeriodElapsedCallback+0x156a>
			tim6Count++;
 8005ec6:	4b29      	ldr	r3, [pc, #164]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x1604>)
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	4b27      	ldr	r3, [pc, #156]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x1604>)
 8005ed0:	701a      	strb	r2, [r3, #0]
		memset(nmeaResponse, 0, sizeof(nmeaResponse));
 8005ed2:	23aa      	movs	r3, #170	; 0xaa
 8005ed4:	005a      	lsls	r2, r3, #1
 8005ed6:	4b19      	ldr	r3, [pc, #100]	; (8005f3c <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 8005ed8:	2100      	movs	r1, #0
 8005eda:	0018      	movs	r0, r3
 8005edc:	f008 fa63 	bl	800e3a6 <memset>
		nmeaLC = 0;
 8005ee0:	4b1c      	ldr	r3, [pc, #112]	; (8005f54 <HAL_TIM_PeriodElapsedCallback+0x15ec>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	701a      	strb	r2, [r3, #0]
		nmeaCC = 0;
 8005ee6:	4b25      	ldr	r3, [pc, #148]	; (8005f7c <HAL_TIM_PeriodElapsedCallback+0x1614>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
 8005eec:	4924      	ldr	r1, [pc, #144]	; (8005f80 <HAL_TIM_PeriodElapsedCallback+0x1618>)
 8005eee:	4b16      	ldr	r3, [pc, #88]	; (8005f48 <HAL_TIM_PeriodElapsedCallback+0x15e0>)
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	0018      	movs	r0, r3
 8005ef4:	f006 fb98 	bl	800c628 <HAL_UART_Receive_IT>
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
 8005ef8:	4921      	ldr	r1, [pc, #132]	; (8005f80 <HAL_TIM_PeriodElapsedCallback+0x1618>)
 8005efa:	4b13      	ldr	r3, [pc, #76]	; (8005f48 <HAL_TIM_PeriodElapsedCallback+0x15e0>)
 8005efc:	2201      	movs	r2, #1
 8005efe:	0018      	movs	r0, r3
 8005f00:	f006 fb92 	bl	800c628 <HAL_UART_Receive_IT>
}
 8005f04:	46c0      	nop			; (mov r8, r8)
 8005f06:	46bd      	mov	sp, r7
 8005f08:	b04e      	add	sp, #312	; 0x138
 8005f0a:	bc80      	pop	{r7}
 8005f0c:	46b8      	mov	r8, r7
 8005f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f10:	20000834 	.word	0x20000834
 8005f14:	20000830 	.word	0x20000830
 8005f18:	20000835 	.word	0x20000835
 8005f1c:	20000833 	.word	0x20000833
 8005f20:	200006fc 	.word	0x200006fc
 8005f24:	080128f0 	.word	0x080128f0
 8005f28:	0801287c 	.word	0x0801287c
 8005f2c:	20000344 	.word	0x20000344
 8005f30:	200006c4 	.word	0x200006c4
 8005f34:	20000428 	.word	0x20000428
 8005f38:	200006dc 	.word	0x200006dc
 8005f3c:	20000878 	.word	0x20000878
 8005f40:	080128f8 	.word	0x080128f8
 8005f44:	080128fc 	.word	0x080128fc
 8005f48:	20000508 	.word	0x20000508
 8005f4c:	08012930 	.word	0x08012930
 8005f50:	20000630 	.word	0x20000630
 8005f54:	2000082a 	.word	0x2000082a
 8005f58:	200006e1 	.word	0x200006e1
 8005f5c:	200006e3 	.word	0x200006e3
 8005f60:	200006e2 	.word	0x200006e2
 8005f64:	20000024 	.word	0x20000024
 8005f68:	20000832 	.word	0x20000832
 8005f6c:	200009d0 	.word	0x200009d0
 8005f70:	200009cf 	.word	0x200009cf
 8005f74:	200009cc 	.word	0x200009cc
 8005f78:	20000cbc 	.word	0x20000cbc
 8005f7c:	2000082b 	.word	0x2000082b
 8005f80:	200006f8 	.word	0x200006f8

08005f84 <rebootsystem>:

void rebootsystem() {
 8005f84:	b580      	push	{r7, lr}
 8005f86:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 1);
	isAutoRst=1;
 8005f88:	4b03      	ldr	r3, [pc, #12]	; (8005f98 <rebootsystem+0x14>)
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	701a      	strb	r2, [r3, #0]
	save_to_flash();
 8005f8e:	f000 f805 	bl	8005f9c <save_to_flash>
	NVIC_SystemReset();
 8005f92:	f7fd fc17 	bl	80037c4 <__NVIC_SystemReset>
 8005f96:	46c0      	nop			; (mov r8, r8)
 8005f98:	200006e5 	.word	0x200006e5

08005f9c <save_to_flash>:

	// todo save flash info
}
void save_to_flash() {
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
	W25qxx_EraseSector(0);
 8005fa2:	2000      	movs	r0, #0
 8005fa4:	f002 fc6c 	bl	8008880 <W25qxx_EraseSector>
	W25qxx_WriteByte(1, 0);
 8005fa8:	2100      	movs	r1, #0
 8005faa:	2001      	movs	r0, #1
 8005fac:	f002 fcd8 	bl	8008960 <W25qxx_WriteByte>
	uint8_t t[2];
	t[0] = StartSec >> 8;
 8005fb0:	4b70      	ldr	r3, [pc, #448]	; (8006174 <save_to_flash+0x1d8>)
 8005fb2:	881b      	ldrh	r3, [r3, #0]
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	0a1b      	lsrs	r3, r3, #8
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	b2da      	uxtb	r2, r3
 8005fbc:	003b      	movs	r3, r7
 8005fbe:	701a      	strb	r2, [r3, #0]
	t[1] = StartSec;
 8005fc0:	4b6c      	ldr	r3, [pc, #432]	; (8006174 <save_to_flash+0x1d8>)
 8005fc2:	881b      	ldrh	r3, [r3, #0]
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	003b      	movs	r3, r7
 8005fca:	705a      	strb	r2, [r3, #1]
	W25qxx_WriteByte(t[0], 1);
 8005fcc:	003b      	movs	r3, r7
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	0018      	movs	r0, r3
 8005fd4:	f002 fcc4 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(t[1], 2);
 8005fd8:	003b      	movs	r3, r7
 8005fda:	785b      	ldrb	r3, [r3, #1]
 8005fdc:	2102      	movs	r1, #2
 8005fde:	0018      	movs	r0, r3
 8005fe0:	f002 fcbe 	bl	8008960 <W25qxx_WriteByte>
	t[0] = StartN >> 8;
 8005fe4:	4b64      	ldr	r3, [pc, #400]	; (8006178 <save_to_flash+0x1dc>)
 8005fe6:	881b      	ldrh	r3, [r3, #0]
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	0a1b      	lsrs	r3, r3, #8
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	b2da      	uxtb	r2, r3
 8005ff0:	003b      	movs	r3, r7
 8005ff2:	701a      	strb	r2, [r3, #0]
	t[1] = StartN;
 8005ff4:	4b60      	ldr	r3, [pc, #384]	; (8006178 <save_to_flash+0x1dc>)
 8005ff6:	881b      	ldrh	r3, [r3, #0]
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	003b      	movs	r3, r7
 8005ffe:	705a      	strb	r2, [r3, #1]
	W25qxx_WriteByte(t[0], 3);
 8006000:	003b      	movs	r3, r7
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	2103      	movs	r1, #3
 8006006:	0018      	movs	r0, r3
 8006008:	f002 fcaa 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(t[1], 4);
 800600c:	003b      	movs	r3, r7
 800600e:	785b      	ldrb	r3, [r3, #1]
 8006010:	2104      	movs	r1, #4
 8006012:	0018      	movs	r0, r3
 8006014:	f002 fca4 	bl	8008960 <W25qxx_WriteByte>
	t[0] = EndSec >> 8;
 8006018:	4b58      	ldr	r3, [pc, #352]	; (800617c <save_to_flash+0x1e0>)
 800601a:	881b      	ldrh	r3, [r3, #0]
 800601c:	b29b      	uxth	r3, r3
 800601e:	0a1b      	lsrs	r3, r3, #8
 8006020:	b29b      	uxth	r3, r3
 8006022:	b2da      	uxtb	r2, r3
 8006024:	003b      	movs	r3, r7
 8006026:	701a      	strb	r2, [r3, #0]
	t[1] = EndSec;
 8006028:	4b54      	ldr	r3, [pc, #336]	; (800617c <save_to_flash+0x1e0>)
 800602a:	881b      	ldrh	r3, [r3, #0]
 800602c:	b29b      	uxth	r3, r3
 800602e:	b2da      	uxtb	r2, r3
 8006030:	003b      	movs	r3, r7
 8006032:	705a      	strb	r2, [r3, #1]
	W25qxx_WriteByte(t[0], 5);
 8006034:	003b      	movs	r3, r7
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	2105      	movs	r1, #5
 800603a:	0018      	movs	r0, r3
 800603c:	f002 fc90 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(t[1], 6);
 8006040:	003b      	movs	r3, r7
 8006042:	785b      	ldrb	r3, [r3, #1]
 8006044:	2106      	movs	r1, #6
 8006046:	0018      	movs	r0, r3
 8006048:	f002 fc8a 	bl	8008960 <W25qxx_WriteByte>
	t[0] = EndN >> 8;
 800604c:	4b4c      	ldr	r3, [pc, #304]	; (8006180 <save_to_flash+0x1e4>)
 800604e:	881b      	ldrh	r3, [r3, #0]
 8006050:	b29b      	uxth	r3, r3
 8006052:	0a1b      	lsrs	r3, r3, #8
 8006054:	b29b      	uxth	r3, r3
 8006056:	b2da      	uxtb	r2, r3
 8006058:	003b      	movs	r3, r7
 800605a:	701a      	strb	r2, [r3, #0]
	t[1] = EndN;
 800605c:	4b48      	ldr	r3, [pc, #288]	; (8006180 <save_to_flash+0x1e4>)
 800605e:	881b      	ldrh	r3, [r3, #0]
 8006060:	b29b      	uxth	r3, r3
 8006062:	b2da      	uxtb	r2, r3
 8006064:	003b      	movs	r3, r7
 8006066:	705a      	strb	r2, [r3, #1]
	W25qxx_WriteByte(t[0], 7);
 8006068:	003b      	movs	r3, r7
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	2107      	movs	r1, #7
 800606e:	0018      	movs	r0, r3
 8006070:	f002 fc76 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(t[1], 8);
 8006074:	003b      	movs	r3, r7
 8006076:	785b      	ldrb	r3, [r3, #1]
 8006078:	2108      	movs	r1, #8
 800607a:	0018      	movs	r0, r3
 800607c:	f002 fc70 	bl	8008960 <W25qxx_WriteByte>

	W25qxx_WriteByte(cPin[0], 9);
 8006080:	4b40      	ldr	r3, [pc, #256]	; (8006184 <save_to_flash+0x1e8>)
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	2109      	movs	r1, #9
 8006086:	0018      	movs	r0, r3
 8006088:	f002 fc6a 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(cPin[1], 10);
 800608c:	4b3d      	ldr	r3, [pc, #244]	; (8006184 <save_to_flash+0x1e8>)
 800608e:	785b      	ldrb	r3, [r3, #1]
 8006090:	210a      	movs	r1, #10
 8006092:	0018      	movs	r0, r3
 8006094:	f002 fc64 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(cPin[2], 11);
 8006098:	4b3a      	ldr	r3, [pc, #232]	; (8006184 <save_to_flash+0x1e8>)
 800609a:	789b      	ldrb	r3, [r3, #2]
 800609c:	210b      	movs	r1, #11
 800609e:	0018      	movs	r0, r3
 80060a0:	f002 fc5e 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(cPin[3], 12);
 80060a4:	4b37      	ldr	r3, [pc, #220]	; (8006184 <save_to_flash+0x1e8>)
 80060a6:	78db      	ldrb	r3, [r3, #3]
 80060a8:	210c      	movs	r1, #12
 80060aa:	0018      	movs	r0, r3
 80060ac:	f002 fc58 	bl	8008960 <W25qxx_WriteByte>

	for (uint8_t te = 13; te < 23; te++) {
 80060b0:	1dfb      	adds	r3, r7, #7
 80060b2:	220d      	movs	r2, #13
 80060b4:	701a      	strb	r2, [r3, #0]
 80060b6:	e00f      	b.n	80060d8 <save_to_flash+0x13c>
		W25qxx_WriteByte(validSender[te - 13], te);
 80060b8:	1dfb      	adds	r3, r7, #7
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	3b0d      	subs	r3, #13
 80060be:	4a32      	ldr	r2, [pc, #200]	; (8006188 <save_to_flash+0x1ec>)
 80060c0:	5cd2      	ldrb	r2, [r2, r3]
 80060c2:	1dfb      	adds	r3, r7, #7
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	0019      	movs	r1, r3
 80060c8:	0010      	movs	r0, r2
 80060ca:	f002 fc49 	bl	8008960 <W25qxx_WriteByte>
	for (uint8_t te = 13; te < 23; te++) {
 80060ce:	1dfb      	adds	r3, r7, #7
 80060d0:	781a      	ldrb	r2, [r3, #0]
 80060d2:	1dfb      	adds	r3, r7, #7
 80060d4:	3201      	adds	r2, #1
 80060d6:	701a      	strb	r2, [r3, #0]
 80060d8:	1dfb      	adds	r3, r7, #7
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	2b16      	cmp	r3, #22
 80060de:	d9eb      	bls.n	80060b8 <save_to_flash+0x11c>
	}

	for (uint8_t te = 23; te < 73; te++) {
 80060e0:	1dbb      	adds	r3, r7, #6
 80060e2:	2217      	movs	r2, #23
 80060e4:	701a      	strb	r2, [r3, #0]
 80060e6:	e00f      	b.n	8006108 <save_to_flash+0x16c>
		W25qxx_WriteByte(domainAdd[te - 23], te);
 80060e8:	1dbb      	adds	r3, r7, #6
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	3b17      	subs	r3, #23
 80060ee:	4a27      	ldr	r2, [pc, #156]	; (800618c <save_to_flash+0x1f0>)
 80060f0:	5cd2      	ldrb	r2, [r2, r3]
 80060f2:	1dbb      	adds	r3, r7, #6
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	0019      	movs	r1, r3
 80060f8:	0010      	movs	r0, r2
 80060fa:	f002 fc31 	bl	8008960 <W25qxx_WriteByte>
	for (uint8_t te = 23; te < 73; te++) {
 80060fe:	1dbb      	adds	r3, r7, #6
 8006100:	781a      	ldrb	r2, [r3, #0]
 8006102:	1dbb      	adds	r3, r7, #6
 8006104:	3201      	adds	r2, #1
 8006106:	701a      	strb	r2, [r3, #0]
 8006108:	1dbb      	adds	r3, r7, #6
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	2b48      	cmp	r3, #72	; 0x48
 800610e:	d9eb      	bls.n	80060e8 <save_to_flash+0x14c>
	}

	for (uint8_t te = 73; te < 79; te++) {
 8006110:	1d7b      	adds	r3, r7, #5
 8006112:	2249      	movs	r2, #73	; 0x49
 8006114:	701a      	strb	r2, [r3, #0]
 8006116:	e00f      	b.n	8006138 <save_to_flash+0x19c>
		W25qxx_WriteByte(portAdd[te - 73], te);
 8006118:	1d7b      	adds	r3, r7, #5
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	3b49      	subs	r3, #73	; 0x49
 800611e:	4a1c      	ldr	r2, [pc, #112]	; (8006190 <save_to_flash+0x1f4>)
 8006120:	5cd2      	ldrb	r2, [r2, r3]
 8006122:	1d7b      	adds	r3, r7, #5
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	0019      	movs	r1, r3
 8006128:	0010      	movs	r0, r2
 800612a:	f002 fc19 	bl	8008960 <W25qxx_WriteByte>
	for (uint8_t te = 73; te < 79; te++) {
 800612e:	1d7b      	adds	r3, r7, #5
 8006130:	781a      	ldrb	r2, [r3, #0]
 8006132:	1d7b      	adds	r3, r7, #5
 8006134:	3201      	adds	r2, #1
 8006136:	701a      	strb	r2, [r3, #0]
 8006138:	1d7b      	adds	r3, r7, #5
 800613a:	781b      	ldrb	r3, [r3, #0]
 800613c:	2b4e      	cmp	r3, #78	; 0x4e
 800613e:	d9eb      	bls.n	8006118 <save_to_flash+0x17c>
	}
	W25qxx_WriteByte(locationDataIntervalA, 79);  //locationDataIntervalA = 5
 8006140:	4b14      	ldr	r3, [pc, #80]	; (8006194 <save_to_flash+0x1f8>)
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	214f      	movs	r1, #79	; 0x4f
 8006146:	0018      	movs	r0, r3
 8006148:	f002 fc0a 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(locationDataIntervalB, 80);  //locationDataIntervalB = 5
 800614c:	4b12      	ldr	r3, [pc, #72]	; (8006198 <save_to_flash+0x1fc>)
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	2150      	movs	r1, #80	; 0x50
 8006152:	0018      	movs	r0, r3
 8006154:	f002 fc04 	bl	8008960 <W25qxx_WriteByte>
	W25qxx_WriteByte(isAutoRst, 81);  //isAutoRst
 8006158:	4b10      	ldr	r3, [pc, #64]	; (800619c <save_to_flash+0x200>)
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	2151      	movs	r1, #81	; 0x51
 800615e:	0018      	movs	r0, r3
 8006160:	f002 fbfe 	bl	8008960 <W25qxx_WriteByte>
	HAL_Delay(100);
 8006164:	2064      	movs	r0, #100	; 0x64
 8006166:	f002 ff85 	bl	8009074 <HAL_Delay>
	// HAL_UART_Transmit(&huart4, "saved to flash",
	// sizeof("saved to flash"), 100);

}
 800616a:	46c0      	nop			; (mov r8, r8)
 800616c:	46bd      	mov	sp, r7
 800616e:	b002      	add	sp, #8
 8006170:	bd80      	pop	{r7, pc}
 8006172:	46c0      	nop			; (mov r8, r8)
 8006174:	20000cb8 	.word	0x20000cb8
 8006178:	20000cb4 	.word	0x20000cb4
 800617c:	20000cba 	.word	0x20000cba
 8006180:	20000cb6 	.word	0x20000cb6
 8006184:	200006e8 	.word	0x200006e8
 8006188:	20000004 	.word	0x20000004
 800618c:	20000030 	.word	0x20000030
 8006190:	20000028 	.word	0x20000028
 8006194:	20000000 	.word	0x20000000
 8006198:	20000001 	.word	0x20000001
 800619c:	200006e5 	.word	0x200006e5

080061a0 <send_command>:

void send_command(char *command, uint16_t timeout, uint8_t caseId,
		uint8_t retryCount, uint8_t isReset) {
 80061a0:	b590      	push	{r4, r7, lr}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	000c      	movs	r4, r1
 80061aa:	0010      	movs	r0, r2
 80061ac:	0019      	movs	r1, r3
 80061ae:	1cbb      	adds	r3, r7, #2
 80061b0:	1c22      	adds	r2, r4, #0
 80061b2:	801a      	strh	r2, [r3, #0]
 80061b4:	1c7b      	adds	r3, r7, #1
 80061b6:	1c02      	adds	r2, r0, #0
 80061b8:	701a      	strb	r2, [r3, #0]
 80061ba:	003b      	movs	r3, r7
 80061bc:	1c0a      	adds	r2, r1, #0
 80061be:	701a      	strb	r2, [r3, #0]
	uint8_t processComplete = 0, processCount = 0;
 80061c0:	230f      	movs	r3, #15
 80061c2:	18fb      	adds	r3, r7, r3
 80061c4:	2200      	movs	r2, #0
 80061c6:	701a      	strb	r2, [r3, #0]
 80061c8:	230e      	movs	r3, #14
 80061ca:	18fb      	adds	r3, r7, r3
 80061cc:	2200      	movs	r2, #0
 80061ce:	701a      	strb	r2, [r3, #0]
	uint16_t commandSize = 0;
 80061d0:	230c      	movs	r3, #12
 80061d2:	18fb      	adds	r3, r7, r3
 80061d4:	2200      	movs	r2, #0
 80061d6:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 80061d8:	230a      	movs	r3, #10
 80061da:	18fb      	adds	r3, r7, r3
 80061dc:	2200      	movs	r2, #0
 80061de:	801a      	strh	r2, [r3, #0]
	while (command[i] != NULL) {
 80061e0:	e00b      	b.n	80061fa <send_command+0x5a>
		commandSize++;
 80061e2:	210c      	movs	r1, #12
 80061e4:	187b      	adds	r3, r7, r1
 80061e6:	881a      	ldrh	r2, [r3, #0]
 80061e8:	187b      	adds	r3, r7, r1
 80061ea:	3201      	adds	r2, #1
 80061ec:	801a      	strh	r2, [r3, #0]
		i++;
 80061ee:	210a      	movs	r1, #10
 80061f0:	187b      	adds	r3, r7, r1
 80061f2:	881a      	ldrh	r2, [r3, #0]
 80061f4:	187b      	adds	r3, r7, r1
 80061f6:	3201      	adds	r2, #1
 80061f8:	801a      	strh	r2, [r3, #0]
	while (command[i] != NULL) {
 80061fa:	230a      	movs	r3, #10
 80061fc:	18fb      	adds	r3, r7, r3
 80061fe:	881b      	ldrh	r3, [r3, #0]
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	18d3      	adds	r3, r2, r3
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1eb      	bne.n	80061e2 <send_command+0x42>
	}
	while (processComplete == 0) {
 800620a:	e05a      	b.n	80062c2 <send_command+0x122>
		while (isBusy)
 800620c:	46c0      	nop			; (mov r8, r8)
 800620e:	4b32      	ldr	r3, [pc, #200]	; (80062d8 <send_command+0x138>)
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b00      	cmp	r3, #0
 8006216:	d1fa      	bne.n	800620e <send_command+0x6e>
			;
		isBusy = 1;
 8006218:	4b2f      	ldr	r3, [pc, #188]	; (80062d8 <send_command+0x138>)
 800621a:	2201      	movs	r2, #1
 800621c:	701a      	strb	r2, [r3, #0]
		isResponseOk = 0;
 800621e:	4b2f      	ldr	r3, [pc, #188]	; (80062dc <send_command+0x13c>)
 8006220:	2200      	movs	r2, #0
 8006222:	701a      	strb	r2, [r3, #0]
		commandCase = caseId;
 8006224:	4b2e      	ldr	r3, [pc, #184]	; (80062e0 <send_command+0x140>)
 8006226:	1c7a      	adds	r2, r7, #1
 8006228:	7812      	ldrb	r2, [r2, #0]
 800622a:	701a      	strb	r2, [r3, #0]
		isStart = 1;
 800622c:	4b2d      	ldr	r3, [pc, #180]	; (80062e4 <send_command+0x144>)
 800622e:	2201      	movs	r2, #1
 8006230:	701a      	strb	r2, [r3, #0]
		recResponse = 0;
 8006232:	4b2d      	ldr	r3, [pc, #180]	; (80062e8 <send_command+0x148>)
 8006234:	2200      	movs	r2, #0
 8006236:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&AT_PORT, command, commandSize, 1000);
 8006238:	23fa      	movs	r3, #250	; 0xfa
 800623a:	009c      	lsls	r4, r3, #2
 800623c:	230c      	movs	r3, #12
 800623e:	18fb      	adds	r3, r7, r3
 8006240:	881a      	ldrh	r2, [r3, #0]
 8006242:	6879      	ldr	r1, [r7, #4]
 8006244:	4829      	ldr	r0, [pc, #164]	; (80062ec <send_command+0x14c>)
 8006246:	0023      	movs	r3, r4
 8006248:	f006 f952 	bl	800c4f0 <HAL_UART_Transmit>
		FIX_TIMER_TRIGGER(&htim6);
 800624c:	4b28      	ldr	r3, [pc, #160]	; (80062f0 <send_command+0x150>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2202      	movs	r2, #2
 8006252:	4252      	negs	r2, r2
 8006254:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Start_IT(&htim6);
 8006256:	4b26      	ldr	r3, [pc, #152]	; (80062f0 <send_command+0x150>)
 8006258:	0018      	movs	r0, r3
 800625a:	f005 f943 	bl	800b4e4 <HAL_TIM_Base_Start_IT>
		resTimeout = timeout; //300 ms
 800625e:	4b25      	ldr	r3, [pc, #148]	; (80062f4 <send_command+0x154>)
 8006260:	1cba      	adds	r2, r7, #2
 8006262:	8812      	ldrh	r2, [r2, #0]
 8006264:	801a      	strh	r2, [r3, #0]
		ab=5;
 8006266:	4b24      	ldr	r3, [pc, #144]	; (80062f8 <send_command+0x158>)
 8006268:	2205      	movs	r2, #5
 800626a:	701a      	strb	r2, [r3, #0]
		while (isBusy)
 800626c:	46c0      	nop			; (mov r8, r8)
 800626e:	4b1a      	ldr	r3, [pc, #104]	; (80062d8 <send_command+0x138>)
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1fa      	bne.n	800626e <send_command+0xce>
			;
		commandCase = 0;
 8006278:	4b19      	ldr	r3, [pc, #100]	; (80062e0 <send_command+0x140>)
 800627a:	2200      	movs	r2, #0
 800627c:	701a      	strb	r2, [r3, #0]
		if (isResponseOk) {
 800627e:	4b17      	ldr	r3, [pc, #92]	; (80062dc <send_command+0x13c>)
 8006280:	781b      	ldrb	r3, [r3, #0]
 8006282:	b2db      	uxtb	r3, r3
 8006284:	2b00      	cmp	r3, #0
 8006286:	d004      	beq.n	8006292 <send_command+0xf2>
			processComplete = 1;
 8006288:	230f      	movs	r3, #15
 800628a:	18fb      	adds	r3, r7, r3
 800628c:	2201      	movs	r2, #1
 800628e:	701a      	strb	r2, [r3, #0]
 8006290:	e017      	b.n	80062c2 <send_command+0x122>
		} else {
			//printf("failed\n");
			processCount++;
 8006292:	210e      	movs	r1, #14
 8006294:	187b      	adds	r3, r7, r1
 8006296:	781a      	ldrb	r2, [r3, #0]
 8006298:	187b      	adds	r3, r7, r1
 800629a:	3201      	adds	r2, #1
 800629c:	701a      	strb	r2, [r3, #0]
			if (processCount > retryCount) {
 800629e:	187a      	adds	r2, r7, r1
 80062a0:	003b      	movs	r3, r7
 80062a2:	7812      	ldrb	r2, [r2, #0]
 80062a4:	781b      	ldrb	r3, [r3, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d907      	bls.n	80062ba <send_command+0x11a>
				if (isReset == 1) {
 80062aa:	2320      	movs	r3, #32
 80062ac:	18fb      	adds	r3, r7, r3
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d10c      	bne.n	80062ce <send_command+0x12e>
					rebootsystem();
 80062b4:	f7ff fe66 	bl	8005f84 <rebootsystem>
				}
				break;
 80062b8:	e009      	b.n	80062ce <send_command+0x12e>
			}
			HAL_Delay(5000);
 80062ba:	4b10      	ldr	r3, [pc, #64]	; (80062fc <send_command+0x15c>)
 80062bc:	0018      	movs	r0, r3
 80062be:	f002 fed9 	bl	8009074 <HAL_Delay>
	while (processComplete == 0) {
 80062c2:	230f      	movs	r3, #15
 80062c4:	18fb      	adds	r3, r7, r3
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d09f      	beq.n	800620c <send_command+0x6c>
		}
	}
}
 80062cc:	e000      	b.n	80062d0 <send_command+0x130>
				break;
 80062ce:	46c0      	nop			; (mov r8, r8)
}
 80062d0:	46c0      	nop			; (mov r8, r8)
 80062d2:	46bd      	mov	sp, r7
 80062d4:	b005      	add	sp, #20
 80062d6:	bd90      	pop	{r4, r7, pc}
 80062d8:	2000082d 	.word	0x2000082d
 80062dc:	20000834 	.word	0x20000834
 80062e0:	20000833 	.word	0x20000833
 80062e4:	2000082c 	.word	0x2000082c
 80062e8:	20000835 	.word	0x20000835
 80062ec:	20000474 	.word	0x20000474
 80062f0:	20000390 	.word	0x20000390
 80062f4:	20000830 	.word	0x20000830
 80062f8:	20000cbe 	.word	0x20000cbe
 80062fc:	00001388 	.word	0x00001388

08006300 <quectel_init>:
void quectel_init() {
 8006300:	b580      	push	{r7, lr}
 8006302:	b082      	sub	sp, #8
 8006304:	af02      	add	r7, sp, #8
	// printf("--Sending AT-- \n");
	send_command("AT\r\n", 3, 1, 1, 1);
 8006306:	481f      	ldr	r0, [pc, #124]	; (8006384 <quectel_init+0x84>)
 8006308:	2301      	movs	r3, #1
 800630a:	9300      	str	r3, [sp, #0]
 800630c:	2301      	movs	r3, #1
 800630e:	2201      	movs	r2, #1
 8006310:	2103      	movs	r1, #3
 8006312:	f7ff ff45 	bl	80061a0 <send_command>
	ab = 2;
 8006316:	4b1c      	ldr	r3, [pc, #112]	; (8006388 <quectel_init+0x88>)
 8006318:	2202      	movs	r2, #2
 800631a:	701a      	strb	r2, [r3, #0]

	// printf("--sending AT+QIURC=1--\n");
	// send_command("AT+QIURC=1\r\n", 3, 1, 1,1);
	// printf("--Sending AT+CPIN-- \n");
	send_command("AT+CPIN?\r\n", 51, 2, 2, 1);
 800631c:	481b      	ldr	r0, [pc, #108]	; (800638c <quectel_init+0x8c>)
 800631e:	2301      	movs	r3, #1
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	2302      	movs	r3, #2
 8006324:	2202      	movs	r2, #2
 8006326:	2133      	movs	r1, #51	; 0x33
 8006328:	f7ff ff3a 	bl	80061a0 <send_command>
	ab = 3;
 800632c:	4b16      	ldr	r3, [pc, #88]	; (8006388 <quectel_init+0x88>)
 800632e:	2203      	movs	r2, #3
 8006330:	701a      	strb	r2, [r3, #0]
	// printf("--Sending AT+CREG?-- \n");
	// send_command("AT+CREG?\r\n",3,3,5,1);
	// printf("--Sending AT+CGREG?-- \n");
	// send_command("AT+CGREG?\r\n",3,3,3,1);
	// printf("--Sending AT+CMGF=1-- \n");
	send_command("AT+CMGF=1\r\n", 3, 1, 3, 1);
 8006332:	4817      	ldr	r0, [pc, #92]	; (8006390 <quectel_init+0x90>)
 8006334:	2301      	movs	r3, #1
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	2303      	movs	r3, #3
 800633a:	2201      	movs	r2, #1
 800633c:	2103      	movs	r1, #3
 800633e:	f7ff ff2f 	bl	80061a0 <send_command>
	ab = 4;
 8006342:	4b11      	ldr	r3, [pc, #68]	; (8006388 <quectel_init+0x88>)
 8006344:	2204      	movs	r2, #4
 8006346:	701a      	strb	r2, [r3, #0]

	// printf("--Sending AT+CNMI=2,2-- \n");
	send_command("AT+CNMI=2,2\r\n", 3, 1, 3, 1);
 8006348:	4812      	ldr	r0, [pc, #72]	; (8006394 <quectel_init+0x94>)
 800634a:	2301      	movs	r3, #1
 800634c:	9300      	str	r3, [sp, #0]
 800634e:	2303      	movs	r3, #3
 8006350:	2201      	movs	r2, #1
 8006352:	2103      	movs	r1, #3
 8006354:	f7ff ff24 	bl	80061a0 <send_command>
	ab = 5;
 8006358:	4b0b      	ldr	r3, [pc, #44]	; (8006388 <quectel_init+0x88>)
 800635a:	2205      	movs	r2, #5
 800635c:	701a      	strb	r2, [r3, #0]

	// printf("--Sending AT+CGSN--\r\n \n");
	send_command("AT+CGSN\r\n", 3, 4, 2, 1);
 800635e:	480e      	ldr	r0, [pc, #56]	; (8006398 <quectel_init+0x98>)
 8006360:	2301      	movs	r3, #1
 8006362:	9300      	str	r3, [sp, #0]
 8006364:	2302      	movs	r3, #2
 8006366:	2204      	movs	r2, #4
 8006368:	2103      	movs	r1, #3
 800636a:	f7ff ff19 	bl	80061a0 <send_command>
	send_command("AT+QMGDA=\"DEL ALL\"\r\n", 50, 1, 0, 0);
 800636e:	480b      	ldr	r0, [pc, #44]	; (800639c <quectel_init+0x9c>)
 8006370:	2300      	movs	r3, #0
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	2300      	movs	r3, #0
 8006376:	2201      	movs	r2, #1
 8006378:	2132      	movs	r1, #50	; 0x32
 800637a:	f7ff ff11 	bl	80061a0 <send_command>

}
 800637e:	46c0      	nop			; (mov r8, r8)
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	0801293c 	.word	0x0801293c
 8006388:	20000cbe 	.word	0x20000cbe
 800638c:	08012944 	.word	0x08012944
 8006390:	08012950 	.word	0x08012950
 8006394:	0801295c 	.word	0x0801295c
 8006398:	0801296c 	.word	0x0801296c
 800639c:	08012978 	.word	0x08012978

080063a0 <estabilish_tcp>:

uint8_t estabilish_tcp() {
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af02      	add	r7, sp, #8
	// HAL_UART_Transmit(&huart4, "est tcp",
	// sizeof("est tcp"), 100);
	send_command("+++", 10, 1, 0, 0);
 80063a6:	4853      	ldr	r0, [pc, #332]	; (80064f4 <estabilish_tcp+0x154>)
 80063a8:	2300      	movs	r3, #0
 80063aa:	9300      	str	r3, [sp, #0]
 80063ac:	2300      	movs	r3, #0
 80063ae:	2201      	movs	r2, #1
 80063b0:	210a      	movs	r1, #10
 80063b2:	f7ff fef5 	bl	80061a0 <send_command>
	memset(tcpCommand, 0, sizeof(tcpCommand));
 80063b6:	4b50      	ldr	r3, [pc, #320]	; (80064f8 <estabilish_tcp+0x158>)
 80063b8:	2232      	movs	r2, #50	; 0x32
 80063ba:	2100      	movs	r1, #0
 80063bc:	0018      	movs	r0, r3
 80063be:	f007 fff2 	bl	800e3a6 <memset>
	strcat(tcpCommand, "AT+QIOPEN=\"TCP\",\"");
 80063c2:	4b4d      	ldr	r3, [pc, #308]	; (80064f8 <estabilish_tcp+0x158>)
 80063c4:	0018      	movs	r0, r3
 80063c6:	f7f9 fea5 	bl	8000114 <strlen>
 80063ca:	0003      	movs	r3, r0
 80063cc:	001a      	movs	r2, r3
 80063ce:	4b4a      	ldr	r3, [pc, #296]	; (80064f8 <estabilish_tcp+0x158>)
 80063d0:	18d2      	adds	r2, r2, r3
 80063d2:	4b4a      	ldr	r3, [pc, #296]	; (80064fc <estabilish_tcp+0x15c>)
 80063d4:	0010      	movs	r0, r2
 80063d6:	0019      	movs	r1, r3
 80063d8:	2312      	movs	r3, #18
 80063da:	001a      	movs	r2, r3
 80063dc:	f007 ffda 	bl	800e394 <memcpy>
	strcat(tcpCommand, domainAdd);
 80063e0:	4a47      	ldr	r2, [pc, #284]	; (8006500 <estabilish_tcp+0x160>)
 80063e2:	4b45      	ldr	r3, [pc, #276]	; (80064f8 <estabilish_tcp+0x158>)
 80063e4:	0011      	movs	r1, r2
 80063e6:	0018      	movs	r0, r3
 80063e8:	f008 f806 	bl	800e3f8 <strcat>
	strcat(tcpCommand, "\",");
 80063ec:	4b42      	ldr	r3, [pc, #264]	; (80064f8 <estabilish_tcp+0x158>)
 80063ee:	0018      	movs	r0, r3
 80063f0:	f7f9 fe90 	bl	8000114 <strlen>
 80063f4:	0003      	movs	r3, r0
 80063f6:	001a      	movs	r2, r3
 80063f8:	4b3f      	ldr	r3, [pc, #252]	; (80064f8 <estabilish_tcp+0x158>)
 80063fa:	18d2      	adds	r2, r2, r3
 80063fc:	4b41      	ldr	r3, [pc, #260]	; (8006504 <estabilish_tcp+0x164>)
 80063fe:	0010      	movs	r0, r2
 8006400:	0019      	movs	r1, r3
 8006402:	2303      	movs	r3, #3
 8006404:	001a      	movs	r2, r3
 8006406:	f007 ffc5 	bl	800e394 <memcpy>
	strcat(tcpCommand, portAdd);
 800640a:	4a3f      	ldr	r2, [pc, #252]	; (8006508 <estabilish_tcp+0x168>)
 800640c:	4b3a      	ldr	r3, [pc, #232]	; (80064f8 <estabilish_tcp+0x158>)
 800640e:	0011      	movs	r1, r2
 8006410:	0018      	movs	r0, r3
 8006412:	f007 fff1 	bl	800e3f8 <strcat>
	strcat(tcpCommand, "\r\n");
 8006416:	4b38      	ldr	r3, [pc, #224]	; (80064f8 <estabilish_tcp+0x158>)
 8006418:	0018      	movs	r0, r3
 800641a:	f7f9 fe7b 	bl	8000114 <strlen>
 800641e:	0003      	movs	r3, r0
 8006420:	001a      	movs	r2, r3
 8006422:	4b35      	ldr	r3, [pc, #212]	; (80064f8 <estabilish_tcp+0x158>)
 8006424:	18d2      	adds	r2, r2, r3
 8006426:	4b39      	ldr	r3, [pc, #228]	; (800650c <estabilish_tcp+0x16c>)
 8006428:	0010      	movs	r0, r2
 800642a:	0019      	movs	r1, r3
 800642c:	2303      	movs	r3, #3
 800642e:	001a      	movs	r2, r3
 8006430:	f007 ffb0 	bl	800e394 <memcpy>
	// printf("--Sent AT+QIDEACT \n");
	send_command("AT+QIDEACT\r\n", 401, 1, 2, 0);
 8006434:	2392      	movs	r3, #146	; 0x92
 8006436:	33ff      	adds	r3, #255	; 0xff
 8006438:	0019      	movs	r1, r3
 800643a:	4835      	ldr	r0, [pc, #212]	; (8006510 <estabilish_tcp+0x170>)
 800643c:	2300      	movs	r3, #0
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	2302      	movs	r3, #2
 8006442:	2201      	movs	r2, #1
 8006444:	f7ff feac 	bl	80061a0 <send_command>

	if (isResponseOk == 0) {
 8006448:	4b32      	ldr	r3, [pc, #200]	; (8006514 <estabilish_tcp+0x174>)
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d101      	bne.n	8006456 <estabilish_tcp+0xb6>
		return 0;
 8006452:	2300      	movs	r3, #0
 8006454:	e04b      	b.n	80064ee <estabilish_tcp+0x14e>
	}
	send_command("AT+QIMODE=1\r\n", 3, 1, 3, 0);
 8006456:	4830      	ldr	r0, [pc, #192]	; (8006518 <estabilish_tcp+0x178>)
 8006458:	2300      	movs	r3, #0
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	2303      	movs	r3, #3
 800645e:	2201      	movs	r2, #1
 8006460:	2103      	movs	r1, #3
 8006462:	f7ff fe9d 	bl	80061a0 <send_command>
	if (isResponseOk == 0) {
 8006466:	4b2b      	ldr	r3, [pc, #172]	; (8006514 <estabilish_tcp+0x174>)
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	b2db      	uxtb	r3, r3
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <estabilish_tcp+0xd4>
		return 0;
 8006470:	2300      	movs	r3, #0
 8006472:	e03c      	b.n	80064ee <estabilish_tcp+0x14e>
	}
	send_command("AT+QITCFG=3,2,512,1\r\n", 3, 1, 1, 0);
 8006474:	4829      	ldr	r0, [pc, #164]	; (800651c <estabilish_tcp+0x17c>)
 8006476:	2300      	movs	r3, #0
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	2301      	movs	r3, #1
 800647c:	2201      	movs	r2, #1
 800647e:	2103      	movs	r1, #3
 8006480:	f7ff fe8e 	bl	80061a0 <send_command>
	if (isResponseOk == 0) {
 8006484:	4b23      	ldr	r3, [pc, #140]	; (8006514 <estabilish_tcp+0x174>)
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	b2db      	uxtb	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	d101      	bne.n	8006492 <estabilish_tcp+0xf2>
		return 0;
 800648e:	2300      	movs	r3, #0
 8006490:	e02d      	b.n	80064ee <estabilish_tcp+0x14e>
	}
	send_command("AT+QIREGAPP=\"network\",\"\",\"\"\r\n", 3, 1, 1, 0);
 8006492:	4823      	ldr	r0, [pc, #140]	; (8006520 <estabilish_tcp+0x180>)
 8006494:	2300      	movs	r3, #0
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	2301      	movs	r3, #1
 800649a:	2201      	movs	r2, #1
 800649c:	2103      	movs	r1, #3
 800649e:	f7ff fe7f 	bl	80061a0 <send_command>
	if (isResponseOk == 0) {
 80064a2:	4b1c      	ldr	r3, [pc, #112]	; (8006514 <estabilish_tcp+0x174>)
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d101      	bne.n	80064b0 <estabilish_tcp+0x110>
		return 0;
 80064ac:	2300      	movs	r3, #0
 80064ae:	e01e      	b.n	80064ee <estabilish_tcp+0x14e>
	}
	send_command("AT+QIACT\r\n", 1510, 1, 0, 0);
 80064b0:	491c      	ldr	r1, [pc, #112]	; (8006524 <estabilish_tcp+0x184>)
 80064b2:	481d      	ldr	r0, [pc, #116]	; (8006528 <estabilish_tcp+0x188>)
 80064b4:	2300      	movs	r3, #0
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	2300      	movs	r3, #0
 80064ba:	2201      	movs	r2, #1
 80064bc:	f7ff fe70 	bl	80061a0 <send_command>
	if (isResponseOk == 0) {
 80064c0:	4b14      	ldr	r3, [pc, #80]	; (8006514 <estabilish_tcp+0x174>)
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <estabilish_tcp+0x12e>
		return 0;
 80064ca:	2300      	movs	r3, #0
 80064cc:	e00f      	b.n	80064ee <estabilish_tcp+0x14e>
	}
	// HAL_UART_Transmit(&huart4, "S qiopen", sizeof("S qiopen"), 100);

	send_command(tcpCommand, 751, 5, 2, 0);
 80064ce:	4917      	ldr	r1, [pc, #92]	; (800652c <estabilish_tcp+0x18c>)
 80064d0:	4809      	ldr	r0, [pc, #36]	; (80064f8 <estabilish_tcp+0x158>)
 80064d2:	2300      	movs	r3, #0
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	2302      	movs	r3, #2
 80064d8:	2205      	movs	r2, #5
 80064da:	f7ff fe61 	bl	80061a0 <send_command>
	if (isResponseOk == 1) {
 80064de:	4b0d      	ldr	r3, [pc, #52]	; (8006514 <estabilish_tcp+0x174>)
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d101      	bne.n	80064ec <estabilish_tcp+0x14c>
		return 1;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e000      	b.n	80064ee <estabilish_tcp+0x14e>
	} else {
		return 0;
 80064ec:	2300      	movs	r3, #0
	}
}
 80064ee:	0018      	movs	r0, r3
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	08012990 	.word	0x08012990
 80064f8:	20000844 	.word	0x20000844
 80064fc:	08012994 	.word	0x08012994
 8006500:	20000030 	.word	0x20000030
 8006504:	080129a8 	.word	0x080129a8
 8006508:	20000028 	.word	0x20000028
 800650c:	080129ac 	.word	0x080129ac
 8006510:	080129b0 	.word	0x080129b0
 8006514:	20000834 	.word	0x20000834
 8006518:	080129c0 	.word	0x080129c0
 800651c:	080129d0 	.word	0x080129d0
 8006520:	080129e8 	.word	0x080129e8
 8006524:	000005e6 	.word	0x000005e6
 8006528:	08012a08 	.word	0x08012a08
 800652c:	000002ef 	.word	0x000002ef

08006530 <GetCrc16>:

uint16_t GetCrc16(const uint8_t *pData, int nLength) {
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
	uint16_t fcs = 0xffff; // initialization
 800653a:	230e      	movs	r3, #14
 800653c:	18fb      	adds	r3, r7, r3
 800653e:	2201      	movs	r2, #1
 8006540:	4252      	negs	r2, r2
 8006542:	801a      	strh	r2, [r3, #0]
	int a = 0;
 8006544:	2300      	movs	r3, #0
 8006546:	60bb      	str	r3, [r7, #8]
	while (nLength > 0) {
 8006548:	e019      	b.n	800657e <GetCrc16+0x4e>
		a = (fcs ^ *pData) & 0xff;
 800654a:	200e      	movs	r0, #14
 800654c:	183b      	adds	r3, r7, r0
 800654e:	881b      	ldrh	r3, [r3, #0]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	7812      	ldrb	r2, [r2, #0]
 8006554:	4053      	eors	r3, r2
 8006556:	22ff      	movs	r2, #255	; 0xff
 8006558:	4013      	ands	r3, r2
 800655a:	60bb      	str	r3, [r7, #8]
		fcs = (fcs >> 8) ^ crctab16[a];
 800655c:	183b      	adds	r3, r7, r0
 800655e:	881b      	ldrh	r3, [r3, #0]
 8006560:	0a1b      	lsrs	r3, r3, #8
 8006562:	b299      	uxth	r1, r3
 8006564:	4b0c      	ldr	r3, [pc, #48]	; (8006598 <GetCrc16+0x68>)
 8006566:	68ba      	ldr	r2, [r7, #8]
 8006568:	0052      	lsls	r2, r2, #1
 800656a:	5ad2      	ldrh	r2, [r2, r3]
 800656c:	183b      	adds	r3, r7, r0
 800656e:	404a      	eors	r2, r1
 8006570:	801a      	strh	r2, [r3, #0]
		nLength--;
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	3b01      	subs	r3, #1
 8006576:	603b      	str	r3, [r7, #0]
		pData++;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	3301      	adds	r3, #1
 800657c:	607b      	str	r3, [r7, #4]
	while (nLength > 0) {
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	dce2      	bgt.n	800654a <GetCrc16+0x1a>
	}
	return ~fcs; // negated
 8006584:	230e      	movs	r3, #14
 8006586:	18fb      	adds	r3, r7, r3
 8006588:	881b      	ldrh	r3, [r3, #0]
 800658a:	43db      	mvns	r3, r3
 800658c:	b29b      	uxth	r3, r3
}
 800658e:	0018      	movs	r0, r3
 8006590:	46bd      	mov	sp, r7
 8006592:	b004      	add	sp, #16
 8006594:	bd80      	pop	{r7, pc}
 8006596:	46c0      	nop			; (mov r8, r8)
 8006598:	08012ab4 	.word	0x08012ab4

0800659c <where_api_handler>:

void where_api_handler() {
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af02      	add	r7, sp, #8
	if (isWhereApiCalled == 1) {
 80065a2:	4b0c      	ldr	r3, [pc, #48]	; (80065d4 <where_api_handler+0x38>)
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d110      	bne.n	80065cc <where_api_handler+0x30>
		// printf("--Sending AT+CREG?-- \n");
		// HAL_UART_Transmit(&huart4, "S creg in api", sizeof("S creg in api"),
		// 100);
		send_command("AT+CREG?\r\n", 3, 3, 3, 1);
 80065aa:	480b      	ldr	r0, [pc, #44]	; (80065d8 <where_api_handler+0x3c>)
 80065ac:	2301      	movs	r3, #1
 80065ae:	9300      	str	r3, [sp, #0]
 80065b0:	2303      	movs	r3, #3
 80065b2:	2203      	movs	r2, #3
 80065b4:	2103      	movs	r1, #3
 80065b6:	f7ff fdf3 	bl	80061a0 <send_command>
		if (isReg == 1) {
 80065ba:	4b08      	ldr	r3, [pc, #32]	; (80065dc <where_api_handler+0x40>)
 80065bc:	781b      	ldrb	r3, [r3, #0]
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d104      	bne.n	80065cc <where_api_handler+0x30>
			send_current_location_via_sms(); //sending current location
 80065c2:	f000 fdd7 	bl	8007174 <send_current_location_via_sms>
			isWhereApiCalled = 0;
 80065c6:	4b03      	ldr	r3, [pc, #12]	; (80065d4 <where_api_handler+0x38>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80065cc:	46c0      	nop			; (mov r8, r8)
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	46c0      	nop			; (mov r8, r8)
 80065d4:	200009ce 	.word	0x200009ce
 80065d8:	08012850 	.word	0x08012850
 80065dc:	200009cd 	.word	0x200009cd

080065e0 <alarm_sender>:
void alarm_sender(){
 80065e0:	b580      	push	{r7, lr}
 80065e2:	af00      	add	r7, sp, #0
	if(isAlarm){
 80065e4:	4b0b      	ldr	r3, [pc, #44]	; (8006614 <alarm_sender+0x34>)
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00f      	beq.n	800660e <alarm_sender+0x2e>
		if (isReg == 1) {
 80065ee:	4b0a      	ldr	r3, [pc, #40]	; (8006618 <alarm_sender+0x38>)
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d105      	bne.n	8006602 <alarm_sender+0x22>
			send_alarm_packet_via_sms();
 80065f6:	f000 ffa5 	bl	8007544 <send_alarm_packet_via_sms>
			isAlarm = 0;
 80065fa:	4b06      	ldr	r3, [pc, #24]	; (8006614 <alarm_sender+0x34>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	701a      	strb	r2, [r3, #0]
			saveAlarm=1;
			isAlarm=0;
		}

	}
}
 8006600:	e005      	b.n	800660e <alarm_sender+0x2e>
			saveAlarm=1;
 8006602:	4b06      	ldr	r3, [pc, #24]	; (800661c <alarm_sender+0x3c>)
 8006604:	2201      	movs	r2, #1
 8006606:	701a      	strb	r2, [r3, #0]
			isAlarm=0;
 8006608:	4b02      	ldr	r3, [pc, #8]	; (8006614 <alarm_sender+0x34>)
 800660a:	2200      	movs	r2, #0
 800660c:	701a      	strb	r2, [r3, #0]
}
 800660e:	46c0      	nop			; (mov r8, r8)
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	200006d2 	.word	0x200006d2
 8006618:	200009cd 	.word	0x200009cd
 800661c:	200006d7 	.word	0x200006d7

08006620 <clearit>:

void clearit() {
 8006620:	b580      	push	{r7, lr}
 8006622:	af00      	add	r7, sp, #0
	resTimeout = 3;
 8006624:	4b0e      	ldr	r3, [pc, #56]	; (8006660 <clearit+0x40>)
 8006626:	2203      	movs	r2, #3
 8006628:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim6);
 800662a:	4b0e      	ldr	r3, [pc, #56]	; (8006664 <clearit+0x44>)
 800662c:	0018      	movs	r0, r3
 800662e:	f004 ffaf 	bl	800b590 <HAL_TIM_Base_Stop_IT>
	memset(responseBuffer, 0, sizeof(responseBuffer));
 8006632:	2396      	movs	r3, #150	; 0x96
 8006634:	005a      	lsls	r2, r3, #1
 8006636:	4b0c      	ldr	r3, [pc, #48]	; (8006668 <clearit+0x48>)
 8006638:	2100      	movs	r1, #0
 800663a:	0018      	movs	r0, r3
 800663c:	f007 feb3 	bl	800e3a6 <memset>
	lineCount = 0;
 8006640:	4b0a      	ldr	r3, [pc, #40]	; (800666c <clearit+0x4c>)
 8006642:	2200      	movs	r2, #0
 8006644:	701a      	strb	r2, [r3, #0]
	charCount = 0;
 8006646:	4b0a      	ldr	r3, [pc, #40]	; (8006670 <clearit+0x50>)
 8006648:	2200      	movs	r2, #0
 800664a:	701a      	strb	r2, [r3, #0]
	isStart = 0;
 800664c:	4b09      	ldr	r3, [pc, #36]	; (8006674 <clearit+0x54>)
 800664e:	2200      	movs	r2, #0
 8006650:	701a      	strb	r2, [r3, #0]
	isBusy = 0;
 8006652:	4b09      	ldr	r3, [pc, #36]	; (8006678 <clearit+0x58>)
 8006654:	2200      	movs	r2, #0
 8006656:	701a      	strb	r2, [r3, #0]

}
 8006658:	46c0      	nop			; (mov r8, r8)
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	46c0      	nop			; (mov r8, r8)
 8006660:	20000830 	.word	0x20000830
 8006664:	20000390 	.word	0x20000390
 8006668:	200006fc 	.word	0x200006fc
 800666c:	20000828 	.word	0x20000828
 8006670:	20000829 	.word	0x20000829
 8006674:	2000082c 	.word	0x2000082c
 8006678:	2000082d 	.word	0x2000082d

0800667c <incoming_msg_handler>:

void incoming_msg_handler() {
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af02      	add	r7, sp, #8
	if (isPulse == 1) {
 8006682:	4b26      	ldr	r3, [pc, #152]	; (800671c <incoming_msg_handler+0xa0>)
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b01      	cmp	r3, #1
 800668a:	d144      	bne.n	8006716 <incoming_msg_handler+0x9a>
		isPulse = 0;
 800668c:	4b23      	ldr	r3, [pc, #140]	; (800671c <incoming_msg_handler+0xa0>)
 800668e:	2200      	movs	r2, #0
 8006690:	701a      	strb	r2, [r3, #0]
		//printf("--Sending +++-- \n");
		//HAL_UART_Transmit(&huart4, "S +++ incom", sizeof("S +++ incom"), 100);
		send_command("+++", 10, 1, 0, 0);
 8006692:	4823      	ldr	r0, [pc, #140]	; (8006720 <incoming_msg_handler+0xa4>)
 8006694:	2300      	movs	r3, #0
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	2300      	movs	r3, #0
 800669a:	2201      	movs	r2, #1
 800669c:	210a      	movs	r1, #10
 800669e:	f7ff fd7f 	bl	80061a0 <send_command>
		isDataMode = 0;
 80066a2:	4b20      	ldr	r3, [pc, #128]	; (8006724 <incoming_msg_handler+0xa8>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	701a      	strb	r2, [r3, #0]
		indicationCounter = 0;
 80066a8:	4b1f      	ldr	r3, [pc, #124]	; (8006728 <incoming_msg_handler+0xac>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	701a      	strb	r2, [r3, #0]
		while (indicationCounter < 5)
 80066ae:	46c0      	nop			; (mov r8, r8)
 80066b0:	4b1d      	ldr	r3, [pc, #116]	; (8006728 <incoming_msg_handler+0xac>)
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	2b04      	cmp	r3, #4
 80066b6:	d9fb      	bls.n	80066b0 <incoming_msg_handler+0x34>
			;
		where_api_handler();
 80066b8:	f7ff ff70 	bl	800659c <where_api_handler>
		//HAL_UART_Transmit(&huart4, "S msg del", sizeof("S msg del"), 100);
		send_command("AT+QMGDA=\"DEL ALL\"\r\n", 50, 1, 0, 0);
 80066bc:	481b      	ldr	r0, [pc, #108]	; (800672c <incoming_msg_handler+0xb0>)
 80066be:	2300      	movs	r3, #0
 80066c0:	9300      	str	r3, [sp, #0]
 80066c2:	2300      	movs	r3, #0
 80066c4:	2201      	movs	r2, #1
 80066c6:	2132      	movs	r1, #50	; 0x32
 80066c8:	f7ff fd6a 	bl	80061a0 <send_command>
		msgcleared = 0;
 80066cc:	4b18      	ldr	r3, [pc, #96]	; (8006730 <incoming_msg_handler+0xb4>)
 80066ce:	2200      	movs	r2, #0
 80066d0:	701a      	strb	r2, [r3, #0]
		if (isResponseOk == 1) {
 80066d2:	4b18      	ldr	r3, [pc, #96]	; (8006734 <incoming_msg_handler+0xb8>)
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d102      	bne.n	80066e2 <incoming_msg_handler+0x66>
			msgcleared = 1;
 80066dc:	4b14      	ldr	r3, [pc, #80]	; (8006730 <incoming_msg_handler+0xb4>)
 80066de:	2201      	movs	r2, #1
 80066e0:	701a      	strb	r2, [r3, #0]
		}
		//printf("--Sending ATO-- \n");
		send_command("ATO\r\n", 10, 6, 0, 0);
 80066e2:	4815      	ldr	r0, [pc, #84]	; (8006738 <incoming_msg_handler+0xbc>)
 80066e4:	2300      	movs	r3, #0
 80066e6:	9300      	str	r3, [sp, #0]
 80066e8:	2300      	movs	r3, #0
 80066ea:	2206      	movs	r2, #6
 80066ec:	210a      	movs	r1, #10
 80066ee:	f7ff fd57 	bl	80061a0 <send_command>
		if (isResponseOk == 1) {
 80066f2:	4b10      	ldr	r3, [pc, #64]	; (8006734 <incoming_msg_handler+0xb8>)
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d103      	bne.n	8006704 <incoming_msg_handler+0x88>
			isDataMode = 1;
 80066fc:	4b09      	ldr	r3, [pc, #36]	; (8006724 <incoming_msg_handler+0xa8>)
 80066fe:	2201      	movs	r2, #1
 8006700:	701a      	strb	r2, [r3, #0]
			isDataMode = 0;
			isTcpOpen = 0;
		}
	}

}
 8006702:	e008      	b.n	8006716 <incoming_msg_handler+0x9a>
			isLoggedIn = 0;
 8006704:	4b0d      	ldr	r3, [pc, #52]	; (800673c <incoming_msg_handler+0xc0>)
 8006706:	2200      	movs	r2, #0
 8006708:	701a      	strb	r2, [r3, #0]
			isDataMode = 0;
 800670a:	4b06      	ldr	r3, [pc, #24]	; (8006724 <incoming_msg_handler+0xa8>)
 800670c:	2200      	movs	r2, #0
 800670e:	701a      	strb	r2, [r3, #0]
			isTcpOpen = 0;
 8006710:	4b0b      	ldr	r3, [pc, #44]	; (8006740 <incoming_msg_handler+0xc4>)
 8006712:	2200      	movs	r2, #0
 8006714:	701a      	strb	r2, [r3, #0]
}
 8006716:	46c0      	nop			; (mov r8, r8)
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	200006ee 	.word	0x200006ee
 8006720:	08012990 	.word	0x08012990
 8006724:	2000082e 	.word	0x2000082e
 8006728:	200006e1 	.word	0x200006e1
 800672c:	08012978 	.word	0x08012978
 8006730:	20000840 	.word	0x20000840
 8006734:	20000834 	.word	0x20000834
 8006738:	08012a14 	.word	0x08012a14
 800673c:	200009cf 	.word	0x200009cf
 8006740:	200009cc 	.word	0x200009cc

08006744 <send_login_packet>:

void send_login_packet() {
 8006744:	b5b0      	push	{r4, r5, r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
	if (isTcpOpen == 1 && isDataMode == 1) {
 800674a:	4b39      	ldr	r3, [pc, #228]	; (8006830 <send_login_packet+0xec>)
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b01      	cmp	r3, #1
 8006752:	d169      	bne.n	8006828 <send_login_packet+0xe4>
 8006754:	4b37      	ldr	r3, [pc, #220]	; (8006834 <send_login_packet+0xf0>)
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	b2db      	uxtb	r3, r3
 800675a:	2b01      	cmp	r3, #1
 800675c:	d164      	bne.n	8006828 <send_login_packet+0xe4>
		for (uint8_t i = 0; i < 8; i++) {
 800675e:	2317      	movs	r3, #23
 8006760:	18fb      	adds	r3, r7, r3
 8006762:	2200      	movs	r2, #0
 8006764:	701a      	strb	r2, [r3, #0]
 8006766:	e00e      	b.n	8006786 <send_login_packet+0x42>
			loginPacket[i + 4] = imei[i];
 8006768:	2017      	movs	r0, #23
 800676a:	183b      	adds	r3, r7, r0
 800676c:	781a      	ldrb	r2, [r3, #0]
 800676e:	183b      	adds	r3, r7, r0
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	3304      	adds	r3, #4
 8006774:	4930      	ldr	r1, [pc, #192]	; (8006838 <send_login_packet+0xf4>)
 8006776:	5c89      	ldrb	r1, [r1, r2]
 8006778:	4a30      	ldr	r2, [pc, #192]	; (800683c <send_login_packet+0xf8>)
 800677a:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 800677c:	183b      	adds	r3, r7, r0
 800677e:	781a      	ldrb	r2, [r3, #0]
 8006780:	183b      	adds	r3, r7, r0
 8006782:	3201      	adds	r2, #1
 8006784:	701a      	strb	r2, [r3, #0]
 8006786:	2317      	movs	r3, #23
 8006788:	18fb      	adds	r3, r7, r3
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	2b07      	cmp	r3, #7
 800678e:	d9eb      	bls.n	8006768 <send_login_packet+0x24>
		}
		loginPacket[12] = infoSNo >> 8;
 8006790:	4b2b      	ldr	r3, [pc, #172]	; (8006840 <send_login_packet+0xfc>)
 8006792:	881b      	ldrh	r3, [r3, #0]
 8006794:	0a1b      	lsrs	r3, r3, #8
 8006796:	b29b      	uxth	r3, r3
 8006798:	b2da      	uxtb	r2, r3
 800679a:	4b28      	ldr	r3, [pc, #160]	; (800683c <send_login_packet+0xf8>)
 800679c:	731a      	strb	r2, [r3, #12]
		loginPacket[13] = infoSNo;
 800679e:	4b28      	ldr	r3, [pc, #160]	; (8006840 <send_login_packet+0xfc>)
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	4b25      	ldr	r3, [pc, #148]	; (800683c <send_login_packet+0xf8>)
 80067a6:	735a      	strb	r2, [r3, #13]
		uint8_t tempCrcData[12];
		for (uint8_t i = 0; i < 12; i++) {
 80067a8:	2316      	movs	r3, #22
 80067aa:	18fb      	adds	r3, r7, r3
 80067ac:	2200      	movs	r2, #0
 80067ae:	701a      	strb	r2, [r3, #0]
 80067b0:	e00e      	b.n	80067d0 <send_login_packet+0x8c>
			tempCrcData[i] = loginPacket[i + 2];
 80067b2:	2016      	movs	r0, #22
 80067b4:	183b      	adds	r3, r7, r0
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	1c9a      	adds	r2, r3, #2
 80067ba:	183b      	adds	r3, r7, r0
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	491f      	ldr	r1, [pc, #124]	; (800683c <send_login_packet+0xf8>)
 80067c0:	5c89      	ldrb	r1, [r1, r2]
 80067c2:	003a      	movs	r2, r7
 80067c4:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 12; i++) {
 80067c6:	183b      	adds	r3, r7, r0
 80067c8:	781a      	ldrb	r2, [r3, #0]
 80067ca:	183b      	adds	r3, r7, r0
 80067cc:	3201      	adds	r2, #1
 80067ce:	701a      	strb	r2, [r3, #0]
 80067d0:	2316      	movs	r3, #22
 80067d2:	18fb      	adds	r3, r7, r3
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	2b0b      	cmp	r3, #11
 80067d8:	d9eb      	bls.n	80067b2 <send_login_packet+0x6e>
		}
		uint8_t *tempPtr = tempCrcData;
 80067da:	003b      	movs	r3, r7
 80067dc:	613b      	str	r3, [r7, #16]
		uint16_t crcResult = 0;
 80067de:	250e      	movs	r5, #14
 80067e0:	197b      	adds	r3, r7, r5
 80067e2:	2200      	movs	r2, #0
 80067e4:	801a      	strh	r2, [r3, #0]
		crcResult = GetCrc16(tempPtr,
 80067e6:	197c      	adds	r4, r7, r5
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	210c      	movs	r1, #12
 80067ec:	0018      	movs	r0, r3
 80067ee:	f7ff fe9f 	bl	8006530 <GetCrc16>
 80067f2:	0003      	movs	r3, r0
 80067f4:	8023      	strh	r3, [r4, #0]
				sizeof(tempCrcData) / sizeof(tempCrcData[0]));
		loginPacket[14] = crcResult >> 8;
 80067f6:	0029      	movs	r1, r5
 80067f8:	187b      	adds	r3, r7, r1
 80067fa:	881b      	ldrh	r3, [r3, #0]
 80067fc:	0a1b      	lsrs	r3, r3, #8
 80067fe:	b29b      	uxth	r3, r3
 8006800:	b2da      	uxtb	r2, r3
 8006802:	4b0e      	ldr	r3, [pc, #56]	; (800683c <send_login_packet+0xf8>)
 8006804:	739a      	strb	r2, [r3, #14]
		loginPacket[15] = crcResult;
 8006806:	187b      	adds	r3, r7, r1
 8006808:	881b      	ldrh	r3, [r3, #0]
 800680a:	b2da      	uxtb	r2, r3
 800680c:	4b0b      	ldr	r3, [pc, #44]	; (800683c <send_login_packet+0xf8>)
 800680e:	73da      	strb	r2, [r3, #15]
		HAL_UART_Transmit(&AT_PORT, loginPacket, 18, 100);
 8006810:	490a      	ldr	r1, [pc, #40]	; (800683c <send_login_packet+0xf8>)
 8006812:	480c      	ldr	r0, [pc, #48]	; (8006844 <send_login_packet+0x100>)
 8006814:	2364      	movs	r3, #100	; 0x64
 8006816:	2212      	movs	r2, #18
 8006818:	f005 fe6a 	bl	800c4f0 <HAL_UART_Transmit>
		//printf("SENT LOGING PACKET SUCCESSFULLY\n");
		infoSNo++;
 800681c:	4b08      	ldr	r3, [pc, #32]	; (8006840 <send_login_packet+0xfc>)
 800681e:	881b      	ldrh	r3, [r3, #0]
 8006820:	3301      	adds	r3, #1
 8006822:	b29a      	uxth	r2, r3
 8006824:	4b06      	ldr	r3, [pc, #24]	; (8006840 <send_login_packet+0xfc>)
 8006826:	801a      	strh	r2, [r3, #0]

	} else {
		//printf("TCP SESSION NOT OPENED\n");
	}
}
 8006828:	46c0      	nop			; (mov r8, r8)
 800682a:	46bd      	mov	sp, r7
 800682c:	b006      	add	sp, #24
 800682e:	bdb0      	pop	{r4, r5, r7, pc}
 8006830:	200009cc 	.word	0x200009cc
 8006834:	2000082e 	.word	0x2000082e
 8006838:	20000838 	.word	0x20000838
 800683c:	20000068 	.word	0x20000068
 8006840:	20000064 	.word	0x20000064
 8006844:	20000474 	.word	0x20000474

08006848 <send_data_packet>:

void send_data_packet() {
 8006848:	b5b0      	push	{r4, r5, r7, lr}
 800684a:	b0a0      	sub	sp, #128	; 0x80
 800684c:	af00      	add	r7, sp, #0
	infoSNo++;
 800684e:	4bbc      	ldr	r3, [pc, #752]	; (8006b40 <send_data_packet+0x2f8>)
 8006850:	881b      	ldrh	r3, [r3, #0]
 8006852:	3301      	adds	r3, #1
 8006854:	b29a      	uxth	r2, r3
 8006856:	4bba      	ldr	r3, [pc, #744]	; (8006b40 <send_data_packet+0x2f8>)
 8006858:	801a      	strh	r2, [r3, #0]
	uint8_t sendCounter = 0;
 800685a:	237f      	movs	r3, #127	; 0x7f
 800685c:	18fb      	adds	r3, r7, r3
 800685e:	2200      	movs	r2, #0
 8006860:	701a      	strb	r2, [r3, #0]
	while (read_data_packet() == 1 && sendCounter < 100 && isLoggedIn == 1
 8006862:	e06d      	b.n	8006940 <send_data_packet+0xf8>
			&& isDataMode == 1 && isTcpOpen == 1) {
		for (uint8_t i = 0; i < 18; i++) {
 8006864:	237e      	movs	r3, #126	; 0x7e
 8006866:	18fb      	adds	r3, r7, r3
 8006868:	2200      	movs	r2, #0
 800686a:	701a      	strb	r2, [r3, #0]
 800686c:	e00e      	b.n	800688c <send_data_packet+0x44>
			dataPacket[i + 4] = readPacket[i];
 800686e:	207e      	movs	r0, #126	; 0x7e
 8006870:	183b      	adds	r3, r7, r0
 8006872:	781a      	ldrb	r2, [r3, #0]
 8006874:	183b      	adds	r3, r7, r0
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	3304      	adds	r3, #4
 800687a:	49b2      	ldr	r1, [pc, #712]	; (8006b44 <send_data_packet+0x2fc>)
 800687c:	5c89      	ldrb	r1, [r1, r2]
 800687e:	4ab2      	ldr	r2, [pc, #712]	; (8006b48 <send_data_packet+0x300>)
 8006880:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 18; i++) {
 8006882:	183b      	adds	r3, r7, r0
 8006884:	781a      	ldrb	r2, [r3, #0]
 8006886:	183b      	adds	r3, r7, r0
 8006888:	3201      	adds	r2, #1
 800688a:	701a      	strb	r2, [r3, #0]
 800688c:	237e      	movs	r3, #126	; 0x7e
 800688e:	18fb      	adds	r3, r7, r3
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	2b11      	cmp	r3, #17
 8006894:	d9eb      	bls.n	800686e <send_data_packet+0x26>
		}

		dataPacket[30] = infoSNo >> 8;
 8006896:	4baa      	ldr	r3, [pc, #680]	; (8006b40 <send_data_packet+0x2f8>)
 8006898:	881b      	ldrh	r3, [r3, #0]
 800689a:	0a1b      	lsrs	r3, r3, #8
 800689c:	b29b      	uxth	r3, r3
 800689e:	b2da      	uxtb	r2, r3
 80068a0:	4ba9      	ldr	r3, [pc, #676]	; (8006b48 <send_data_packet+0x300>)
 80068a2:	779a      	strb	r2, [r3, #30]
		dataPacket[31] = infoSNo;
 80068a4:	4ba6      	ldr	r3, [pc, #664]	; (8006b40 <send_data_packet+0x2f8>)
 80068a6:	881b      	ldrh	r3, [r3, #0]
 80068a8:	b2da      	uxtb	r2, r3
 80068aa:	4ba7      	ldr	r3, [pc, #668]	; (8006b48 <send_data_packet+0x300>)
 80068ac:	77da      	strb	r2, [r3, #31]
		uint8_t tempCrcData[30];
		for (uint8_t i = 0; i < 29; i++) {
 80068ae:	237d      	movs	r3, #125	; 0x7d
 80068b0:	18fb      	adds	r3, r7, r3
 80068b2:	2200      	movs	r2, #0
 80068b4:	701a      	strb	r2, [r3, #0]
 80068b6:	e00f      	b.n	80068d8 <send_data_packet+0x90>
			tempCrcData[i] = dataPacket[i + 2];
 80068b8:	207d      	movs	r0, #125	; 0x7d
 80068ba:	183b      	adds	r3, r7, r0
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	1c9a      	adds	r2, r3, #2
 80068c0:	183b      	adds	r3, r7, r0
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	49a0      	ldr	r1, [pc, #640]	; (8006b48 <send_data_packet+0x300>)
 80068c6:	5c89      	ldrb	r1, [r1, r2]
 80068c8:	2244      	movs	r2, #68	; 0x44
 80068ca:	18ba      	adds	r2, r7, r2
 80068cc:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 29; i++) {
 80068ce:	183b      	adds	r3, r7, r0
 80068d0:	781a      	ldrb	r2, [r3, #0]
 80068d2:	183b      	adds	r3, r7, r0
 80068d4:	3201      	adds	r2, #1
 80068d6:	701a      	strb	r2, [r3, #0]
 80068d8:	237d      	movs	r3, #125	; 0x7d
 80068da:	18fb      	adds	r3, r7, r3
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	2b1c      	cmp	r3, #28
 80068e0:	d9ea      	bls.n	80068b8 <send_data_packet+0x70>
		}
		uint8_t *tempPtr = tempCrcData;
 80068e2:	2344      	movs	r3, #68	; 0x44
 80068e4:	18fb      	adds	r3, r7, r3
 80068e6:	677b      	str	r3, [r7, #116]	; 0x74
		uint16_t crcResult = 0;
 80068e8:	2572      	movs	r5, #114	; 0x72
 80068ea:	197b      	adds	r3, r7, r5
 80068ec:	2200      	movs	r2, #0
 80068ee:	801a      	strh	r2, [r3, #0]
		crcResult = GetCrc16(tempPtr,
 80068f0:	197c      	adds	r4, r7, r5
 80068f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068f4:	211e      	movs	r1, #30
 80068f6:	0018      	movs	r0, r3
 80068f8:	f7ff fe1a 	bl	8006530 <GetCrc16>
 80068fc:	0003      	movs	r3, r0
 80068fe:	8023      	strh	r3, [r4, #0]
				sizeof(tempCrcData) / sizeof(tempCrcData[0]));
		dataPacket[32] = crcResult >> 8;
 8006900:	0028      	movs	r0, r5
 8006902:	183b      	adds	r3, r7, r0
 8006904:	881b      	ldrh	r3, [r3, #0]
 8006906:	0a1b      	lsrs	r3, r3, #8
 8006908:	b29b      	uxth	r3, r3
 800690a:	b2d9      	uxtb	r1, r3
 800690c:	4b8e      	ldr	r3, [pc, #568]	; (8006b48 <send_data_packet+0x300>)
 800690e:	2220      	movs	r2, #32
 8006910:	5499      	strb	r1, [r3, r2]
		dataPacket[33] = crcResult;
 8006912:	183b      	adds	r3, r7, r0
 8006914:	881b      	ldrh	r3, [r3, #0]
 8006916:	b2d9      	uxtb	r1, r3
 8006918:	4b8b      	ldr	r3, [pc, #556]	; (8006b48 <send_data_packet+0x300>)
 800691a:	2221      	movs	r2, #33	; 0x21
 800691c:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&AT_PORT, dataPacket, 36, 100);
 800691e:	498a      	ldr	r1, [pc, #552]	; (8006b48 <send_data_packet+0x300>)
 8006920:	488a      	ldr	r0, [pc, #552]	; (8006b4c <send_data_packet+0x304>)
 8006922:	2364      	movs	r3, #100	; 0x64
 8006924:	2224      	movs	r2, #36	; 0x24
 8006926:	f005 fde3 	bl	800c4f0 <HAL_UART_Transmit>
		// HAL_UART_Transmit(&huart4, dataPacket, 36, 100);
		sendCounter++;
 800692a:	217f      	movs	r1, #127	; 0x7f
 800692c:	187b      	adds	r3, r7, r1
 800692e:	781a      	ldrb	r2, [r3, #0]
 8006930:	187b      	adds	r3, r7, r1
 8006932:	3201      	adds	r2, #1
 8006934:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1000);
 8006936:	23fa      	movs	r3, #250	; 0xfa
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	0018      	movs	r0, r3
 800693c:	f002 fb9a 	bl	8009074 <HAL_Delay>
	while (read_data_packet() == 1 && sendCounter < 100 && isLoggedIn == 1
 8006940:	f000 f9ea 	bl	8006d18 <read_data_packet>
 8006944:	0003      	movs	r3, r0
 8006946:	2b01      	cmp	r3, #1
 8006948:	d114      	bne.n	8006974 <send_data_packet+0x12c>
 800694a:	237f      	movs	r3, #127	; 0x7f
 800694c:	18fb      	adds	r3, r7, r3
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	2b63      	cmp	r3, #99	; 0x63
 8006952:	d80f      	bhi.n	8006974 <send_data_packet+0x12c>
 8006954:	4b7e      	ldr	r3, [pc, #504]	; (8006b50 <send_data_packet+0x308>)
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b01      	cmp	r3, #1
 800695c:	d10a      	bne.n	8006974 <send_data_packet+0x12c>
			&& isDataMode == 1 && isTcpOpen == 1) {
 800695e:	4b7d      	ldr	r3, [pc, #500]	; (8006b54 <send_data_packet+0x30c>)
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	b2db      	uxtb	r3, r3
 8006964:	2b01      	cmp	r3, #1
 8006966:	d105      	bne.n	8006974 <send_data_packet+0x12c>
 8006968:	4b7b      	ldr	r3, [pc, #492]	; (8006b58 <send_data_packet+0x310>)
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b01      	cmp	r3, #1
 8006970:	d100      	bne.n	8006974 <send_data_packet+0x12c>
 8006972:	e777      	b.n	8006864 <send_data_packet+0x1c>
	}
	if (read_data_packet() == 0) {
 8006974:	f000 f9d0 	bl	8006d18 <read_data_packet>
 8006978:	1e03      	subs	r3, r0, #0
 800697a:	d000      	beq.n	800697e <send_data_packet+0x136>
 800697c:	e0dc      	b.n	8006b38 <send_data_packet+0x2f0>
		if(isAlarm){
 800697e:	4b77      	ldr	r3, [pc, #476]	; (8006b5c <send_data_packet+0x314>)
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	b2db      	uxtb	r3, r3
 8006984:	2b00      	cmp	r3, #0
 8006986:	d074      	beq.n	8006a72 <send_data_packet+0x22a>
			isAlarm=0;
 8006988:	4b74      	ldr	r3, [pc, #464]	; (8006b5c <send_data_packet+0x314>)
 800698a:	2200      	movs	r2, #0
 800698c:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i < 18; i++) {
 800698e:	237c      	movs	r3, #124	; 0x7c
 8006990:	18fb      	adds	r3, r7, r3
 8006992:	2200      	movs	r2, #0
 8006994:	701a      	strb	r2, [r3, #0]
 8006996:	e010      	b.n	80069ba <send_data_packet+0x172>
				alarmPacket[i + 4] = gps_info[i];
 8006998:	4b71      	ldr	r3, [pc, #452]	; (8006b60 <send_data_packet+0x318>)
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	207c      	movs	r0, #124	; 0x7c
 800699e:	183b      	adds	r3, r7, r0
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	18d2      	adds	r2, r2, r3
 80069a4:	183b      	adds	r3, r7, r0
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	3304      	adds	r3, #4
 80069aa:	7811      	ldrb	r1, [r2, #0]
 80069ac:	4a6d      	ldr	r2, [pc, #436]	; (8006b64 <send_data_packet+0x31c>)
 80069ae:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = 0; i < 18; i++) {
 80069b0:	183b      	adds	r3, r7, r0
 80069b2:	781a      	ldrb	r2, [r3, #0]
 80069b4:	183b      	adds	r3, r7, r0
 80069b6:	3201      	adds	r2, #1
 80069b8:	701a      	strb	r2, [r3, #0]
 80069ba:	237c      	movs	r3, #124	; 0x7c
 80069bc:	18fb      	adds	r3, r7, r3
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	2b11      	cmp	r3, #17
 80069c2:	d9e9      	bls.n	8006998 <send_data_packet+0x150>
			}
			create_status_info();
 80069c4:	f000 fa1e 	bl	8006e04 <create_status_info>
			alarmPacket[22]=TermInfo;
 80069c8:	4b67      	ldr	r3, [pc, #412]	; (8006b68 <send_data_packet+0x320>)
 80069ca:	781a      	ldrb	r2, [r3, #0]
 80069cc:	4b65      	ldr	r3, [pc, #404]	; (8006b64 <send_data_packet+0x31c>)
 80069ce:	759a      	strb	r2, [r3, #22]
			alarmPacket[23]=VLvl;
 80069d0:	4b66      	ldr	r3, [pc, #408]	; (8006b6c <send_data_packet+0x324>)
 80069d2:	781a      	ldrb	r2, [r3, #0]
 80069d4:	4b63      	ldr	r3, [pc, #396]	; (8006b64 <send_data_packet+0x31c>)
 80069d6:	75da      	strb	r2, [r3, #23]
			alarmPacket[24]=GSMSS;
 80069d8:	4b65      	ldr	r3, [pc, #404]	; (8006b70 <send_data_packet+0x328>)
 80069da:	781a      	ldrb	r2, [r3, #0]
 80069dc:	4b61      	ldr	r3, [pc, #388]	; (8006b64 <send_data_packet+0x31c>)
 80069de:	761a      	strb	r2, [r3, #24]
			alarmPacket[26] = infoSNo >> 8;
 80069e0:	4b57      	ldr	r3, [pc, #348]	; (8006b40 <send_data_packet+0x2f8>)
 80069e2:	881b      	ldrh	r3, [r3, #0]
 80069e4:	0a1b      	lsrs	r3, r3, #8
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	b2da      	uxtb	r2, r3
 80069ea:	4b5e      	ldr	r3, [pc, #376]	; (8006b64 <send_data_packet+0x31c>)
 80069ec:	769a      	strb	r2, [r3, #26]
			alarmPacket[27] = infoSNo;
 80069ee:	4b54      	ldr	r3, [pc, #336]	; (8006b40 <send_data_packet+0x2f8>)
 80069f0:	881b      	ldrh	r3, [r3, #0]
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	4b5b      	ldr	r3, [pc, #364]	; (8006b64 <send_data_packet+0x31c>)
 80069f6:	76da      	strb	r2, [r3, #27]
			uint8_t tempCrcData[30];
			for (uint8_t i = 0; i < 26; i++) {
 80069f8:	237b      	movs	r3, #123	; 0x7b
 80069fa:	18fb      	adds	r3, r7, r3
 80069fc:	2200      	movs	r2, #0
 80069fe:	701a      	strb	r2, [r3, #0]
 8006a00:	e00f      	b.n	8006a22 <send_data_packet+0x1da>
				tempCrcData[i] = alarmPacket[i + 2];
 8006a02:	207b      	movs	r0, #123	; 0x7b
 8006a04:	183b      	adds	r3, r7, r0
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	1c9a      	adds	r2, r3, #2
 8006a0a:	183b      	adds	r3, r7, r0
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	4955      	ldr	r1, [pc, #340]	; (8006b64 <send_data_packet+0x31c>)
 8006a10:	5c89      	ldrb	r1, [r1, r2]
 8006a12:	2224      	movs	r2, #36	; 0x24
 8006a14:	18ba      	adds	r2, r7, r2
 8006a16:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = 0; i < 26; i++) {
 8006a18:	183b      	adds	r3, r7, r0
 8006a1a:	781a      	ldrb	r2, [r3, #0]
 8006a1c:	183b      	adds	r3, r7, r0
 8006a1e:	3201      	adds	r2, #1
 8006a20:	701a      	strb	r2, [r3, #0]
 8006a22:	237b      	movs	r3, #123	; 0x7b
 8006a24:	18fb      	adds	r3, r7, r3
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	2b19      	cmp	r3, #25
 8006a2a:	d9ea      	bls.n	8006a02 <send_data_packet+0x1ba>
			}
			uint8_t *tempPtr = tempCrcData;
 8006a2c:	2324      	movs	r3, #36	; 0x24
 8006a2e:	18fb      	adds	r3, r7, r3
 8006a30:	667b      	str	r3, [r7, #100]	; 0x64
			uint16_t crcResult = 0;
 8006a32:	2562      	movs	r5, #98	; 0x62
 8006a34:	197b      	adds	r3, r7, r5
 8006a36:	2200      	movs	r2, #0
 8006a38:	801a      	strh	r2, [r3, #0]
			crcResult = GetCrc16(tempPtr,
 8006a3a:	197c      	adds	r4, r7, r5
 8006a3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a3e:	211e      	movs	r1, #30
 8006a40:	0018      	movs	r0, r3
 8006a42:	f7ff fd75 	bl	8006530 <GetCrc16>
 8006a46:	0003      	movs	r3, r0
 8006a48:	8023      	strh	r3, [r4, #0]
					sizeof(tempCrcData) / sizeof(tempCrcData[0]));
			alarmPacket[28] = crcResult >> 8;
 8006a4a:	0029      	movs	r1, r5
 8006a4c:	187b      	adds	r3, r7, r1
 8006a4e:	881b      	ldrh	r3, [r3, #0]
 8006a50:	0a1b      	lsrs	r3, r3, #8
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	b2da      	uxtb	r2, r3
 8006a56:	4b43      	ldr	r3, [pc, #268]	; (8006b64 <send_data_packet+0x31c>)
 8006a58:	771a      	strb	r2, [r3, #28]
			alarmPacket[29] = crcResult;
 8006a5a:	187b      	adds	r3, r7, r1
 8006a5c:	881b      	ldrh	r3, [r3, #0]
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	4b40      	ldr	r3, [pc, #256]	; (8006b64 <send_data_packet+0x31c>)
 8006a62:	775a      	strb	r2, [r3, #29]
			HAL_UART_Transmit(&AT_PORT, alarmPacket, 29, 100);
 8006a64:	493f      	ldr	r1, [pc, #252]	; (8006b64 <send_data_packet+0x31c>)
 8006a66:	4839      	ldr	r0, [pc, #228]	; (8006b4c <send_data_packet+0x304>)
 8006a68:	2364      	movs	r3, #100	; 0x64
 8006a6a:	221d      	movs	r2, #29
 8006a6c:	f005 fd40 	bl	800c4f0 <HAL_UART_Transmit>

		}


	}
}
 8006a70:	e062      	b.n	8006b38 <send_data_packet+0x2f0>
			for (uint8_t i = 0; i < 18; i++) {
 8006a72:	237a      	movs	r3, #122	; 0x7a
 8006a74:	18fb      	adds	r3, r7, r3
 8006a76:	2200      	movs	r2, #0
 8006a78:	701a      	strb	r2, [r3, #0]
 8006a7a:	e010      	b.n	8006a9e <send_data_packet+0x256>
				dataPacket[i + 4] = gps_info[i];
 8006a7c:	4b38      	ldr	r3, [pc, #224]	; (8006b60 <send_data_packet+0x318>)
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	207a      	movs	r0, #122	; 0x7a
 8006a82:	183b      	adds	r3, r7, r0
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	18d2      	adds	r2, r2, r3
 8006a88:	183b      	adds	r3, r7, r0
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	3304      	adds	r3, #4
 8006a8e:	7811      	ldrb	r1, [r2, #0]
 8006a90:	4a2d      	ldr	r2, [pc, #180]	; (8006b48 <send_data_packet+0x300>)
 8006a92:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = 0; i < 18; i++) {
 8006a94:	183b      	adds	r3, r7, r0
 8006a96:	781a      	ldrb	r2, [r3, #0]
 8006a98:	183b      	adds	r3, r7, r0
 8006a9a:	3201      	adds	r2, #1
 8006a9c:	701a      	strb	r2, [r3, #0]
 8006a9e:	237a      	movs	r3, #122	; 0x7a
 8006aa0:	18fb      	adds	r3, r7, r3
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	2b11      	cmp	r3, #17
 8006aa6:	d9e9      	bls.n	8006a7c <send_data_packet+0x234>
			dataPacket[30] = infoSNo >> 8;
 8006aa8:	4b25      	ldr	r3, [pc, #148]	; (8006b40 <send_data_packet+0x2f8>)
 8006aaa:	881b      	ldrh	r3, [r3, #0]
 8006aac:	0a1b      	lsrs	r3, r3, #8
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	b2da      	uxtb	r2, r3
 8006ab2:	4b25      	ldr	r3, [pc, #148]	; (8006b48 <send_data_packet+0x300>)
 8006ab4:	779a      	strb	r2, [r3, #30]
			dataPacket[31] = infoSNo;
 8006ab6:	4b22      	ldr	r3, [pc, #136]	; (8006b40 <send_data_packet+0x2f8>)
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	b2da      	uxtb	r2, r3
 8006abc:	4b22      	ldr	r3, [pc, #136]	; (8006b48 <send_data_packet+0x300>)
 8006abe:	77da      	strb	r2, [r3, #31]
			for (uint8_t i = 0; i < 29; i++) {
 8006ac0:	2379      	movs	r3, #121	; 0x79
 8006ac2:	18fb      	adds	r3, r7, r3
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	701a      	strb	r2, [r3, #0]
 8006ac8:	e00e      	b.n	8006ae8 <send_data_packet+0x2a0>
				tempCrcData[i] = dataPacket[i + 2];
 8006aca:	2079      	movs	r0, #121	; 0x79
 8006acc:	183b      	adds	r3, r7, r0
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	1c9a      	adds	r2, r3, #2
 8006ad2:	183b      	adds	r3, r7, r0
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	491c      	ldr	r1, [pc, #112]	; (8006b48 <send_data_packet+0x300>)
 8006ad8:	5c89      	ldrb	r1, [r1, r2]
 8006ada:	1d3a      	adds	r2, r7, #4
 8006adc:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = 0; i < 29; i++) {
 8006ade:	183b      	adds	r3, r7, r0
 8006ae0:	781a      	ldrb	r2, [r3, #0]
 8006ae2:	183b      	adds	r3, r7, r0
 8006ae4:	3201      	adds	r2, #1
 8006ae6:	701a      	strb	r2, [r3, #0]
 8006ae8:	2379      	movs	r3, #121	; 0x79
 8006aea:	18fb      	adds	r3, r7, r3
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	2b1c      	cmp	r3, #28
 8006af0:	d9eb      	bls.n	8006aca <send_data_packet+0x282>
			uint8_t *tempPtr = tempCrcData;
 8006af2:	1d3b      	adds	r3, r7, #4
 8006af4:	66fb      	str	r3, [r7, #108]	; 0x6c
			uint16_t crcResult = 0;
 8006af6:	256a      	movs	r5, #106	; 0x6a
 8006af8:	197b      	adds	r3, r7, r5
 8006afa:	2200      	movs	r2, #0
 8006afc:	801a      	strh	r2, [r3, #0]
			crcResult = GetCrc16(tempPtr,
 8006afe:	197c      	adds	r4, r7, r5
 8006b00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b02:	211e      	movs	r1, #30
 8006b04:	0018      	movs	r0, r3
 8006b06:	f7ff fd13 	bl	8006530 <GetCrc16>
 8006b0a:	0003      	movs	r3, r0
 8006b0c:	8023      	strh	r3, [r4, #0]
			dataPacket[32] = crcResult >> 8;
 8006b0e:	0028      	movs	r0, r5
 8006b10:	183b      	adds	r3, r7, r0
 8006b12:	881b      	ldrh	r3, [r3, #0]
 8006b14:	0a1b      	lsrs	r3, r3, #8
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	b2d9      	uxtb	r1, r3
 8006b1a:	4b0b      	ldr	r3, [pc, #44]	; (8006b48 <send_data_packet+0x300>)
 8006b1c:	2220      	movs	r2, #32
 8006b1e:	5499      	strb	r1, [r3, r2]
			dataPacket[33] = crcResult;
 8006b20:	183b      	adds	r3, r7, r0
 8006b22:	881b      	ldrh	r3, [r3, #0]
 8006b24:	b2d9      	uxtb	r1, r3
 8006b26:	4b08      	ldr	r3, [pc, #32]	; (8006b48 <send_data_packet+0x300>)
 8006b28:	2221      	movs	r2, #33	; 0x21
 8006b2a:	5499      	strb	r1, [r3, r2]
			HAL_UART_Transmit(&AT_PORT, dataPacket, 36, 100);
 8006b2c:	4906      	ldr	r1, [pc, #24]	; (8006b48 <send_data_packet+0x300>)
 8006b2e:	4807      	ldr	r0, [pc, #28]	; (8006b4c <send_data_packet+0x304>)
 8006b30:	2364      	movs	r3, #100	; 0x64
 8006b32:	2224      	movs	r2, #36	; 0x24
 8006b34:	f005 fcdc 	bl	800c4f0 <HAL_UART_Transmit>
}
 8006b38:	46c0      	nop			; (mov r8, r8)
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	b020      	add	sp, #128	; 0x80
 8006b3e:	bdb0      	pop	{r4, r5, r7, pc}
 8006b40:	20000064 	.word	0x20000064
 8006b44:	200009f4 	.word	0x200009f4
 8006b48:	2000007c 	.word	0x2000007c
 8006b4c:	20000474 	.word	0x20000474
 8006b50:	200009cf 	.word	0x200009cf
 8006b54:	2000082e 	.word	0x2000082e
 8006b58:	200009cc 	.word	0x200009cc
 8006b5c:	200006d2 	.word	0x200006d2
 8006b60:	20000024 	.word	0x20000024
 8006b64:	200000a0 	.word	0x200000a0
 8006b68:	200006d8 	.word	0x200006d8
 8006b6c:	200006da 	.word	0x200006da
 8006b70:	200006d9 	.word	0x200006d9

08006b74 <checkdatasize>:
uint8_t checkdatasize() {
 8006b74:	b580      	push	{r7, lr}
 8006b76:	af00      	add	r7, sp, #0
	if (StartSec == EndSec) {
 8006b78:	4b1c      	ldr	r3, [pc, #112]	; (8006bec <checkdatasize+0x78>)
 8006b7a:	881b      	ldrh	r3, [r3, #0]
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	4b1c      	ldr	r3, [pc, #112]	; (8006bf0 <checkdatasize+0x7c>)
 8006b80:	881b      	ldrh	r3, [r3, #0]
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d10f      	bne.n	8006ba8 <checkdatasize+0x34>
		if ((StartN - EndN) >= 672) {
 8006b88:	4b1a      	ldr	r3, [pc, #104]	; (8006bf4 <checkdatasize+0x80>)
 8006b8a:	881b      	ldrh	r3, [r3, #0]
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	001a      	movs	r2, r3
 8006b90:	4b19      	ldr	r3, [pc, #100]	; (8006bf8 <checkdatasize+0x84>)
 8006b92:	881b      	ldrh	r3, [r3, #0]
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	1ad2      	subs	r2, r2, r3
 8006b98:	23a8      	movs	r3, #168	; 0xa8
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	db01      	blt.n	8006ba4 <checkdatasize+0x30>
			return 1;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e01f      	b.n	8006be4 <checkdatasize+0x70>
		} else {
			return 0;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	e01d      	b.n	8006be4 <checkdatasize+0x70>
		}
	} else if ((StartSec - EndSec) == 1) {
 8006ba8:	4b10      	ldr	r3, [pc, #64]	; (8006bec <checkdatasize+0x78>)
 8006baa:	881b      	ldrh	r3, [r3, #0]
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	001a      	movs	r2, r3
 8006bb0:	4b0f      	ldr	r3, [pc, #60]	; (8006bf0 <checkdatasize+0x7c>)
 8006bb2:	881b      	ldrh	r3, [r3, #0]
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d112      	bne.n	8006be2 <checkdatasize+0x6e>
		if ((4096 - EndN + StartN) >= 672) {
 8006bbc:	4b0e      	ldr	r3, [pc, #56]	; (8006bf8 <checkdatasize+0x84>)
 8006bbe:	881b      	ldrh	r3, [r3, #0]
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	001a      	movs	r2, r3
 8006bc4:	2380      	movs	r3, #128	; 0x80
 8006bc6:	015b      	lsls	r3, r3, #5
 8006bc8:	1a9b      	subs	r3, r3, r2
 8006bca:	4a0a      	ldr	r2, [pc, #40]	; (8006bf4 <checkdatasize+0x80>)
 8006bcc:	8812      	ldrh	r2, [r2, #0]
 8006bce:	b292      	uxth	r2, r2
 8006bd0:	189a      	adds	r2, r3, r2
 8006bd2:	23a8      	movs	r3, #168	; 0xa8
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	db01      	blt.n	8006bde <checkdatasize+0x6a>
			return 1;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e002      	b.n	8006be4 <checkdatasize+0x70>
		} else {
			return 0;
 8006bde:	2300      	movs	r3, #0
 8006be0:	e000      	b.n	8006be4 <checkdatasize+0x70>
		}
	} else {
		return 1;
 8006be2:	2301      	movs	r3, #1
	}
}
 8006be4:	0018      	movs	r0, r3
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	46c0      	nop			; (mov r8, r8)
 8006bec:	20000cb8 	.word	0x20000cb8
 8006bf0:	20000cba 	.word	0x20000cba
 8006bf4:	20000cb4 	.word	0x20000cb4
 8006bf8:	20000cb6 	.word	0x20000cb6

08006bfc <save_data_packet>:

void save_data_packet() {
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0

	if(saveAlarm){
 8006c02:	4b3c      	ldr	r3, [pc, #240]	; (8006cf4 <save_data_packet+0xf8>)
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <save_data_packet+0x16>
		saveAlarm=0;
 8006c0c:	4b39      	ldr	r3, [pc, #228]	; (8006cf4 <save_data_packet+0xf8>)
 8006c0e:	2200      	movs	r2, #0
 8006c10:	701a      	strb	r2, [r3, #0]
		//todo save packet
	}
	memset(savePacket, 0, sizeof(savePacket));
 8006c12:	4b39      	ldr	r3, [pc, #228]	; (8006cf8 <save_data_packet+0xfc>)
 8006c14:	2220      	movs	r2, #32
 8006c16:	2100      	movs	r1, #0
 8006c18:	0018      	movs	r0, r3
 8006c1a:	f007 fbc4 	bl	800e3a6 <memset>
	for (uint8_t i = 0; i < 18; i++) {
 8006c1e:	1dfb      	adds	r3, r7, #7
 8006c20:	2200      	movs	r2, #0
 8006c22:	701a      	strb	r2, [r3, #0]
 8006c24:	e00e      	b.n	8006c44 <save_data_packet+0x48>
		savePacket[i] = gps_info[i];
 8006c26:	4b35      	ldr	r3, [pc, #212]	; (8006cfc <save_data_packet+0x100>)
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	1dfb      	adds	r3, r7, #7
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	18d2      	adds	r2, r2, r3
 8006c30:	1dfb      	adds	r3, r7, #7
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	7811      	ldrb	r1, [r2, #0]
 8006c36:	4a30      	ldr	r2, [pc, #192]	; (8006cf8 <save_data_packet+0xfc>)
 8006c38:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 18; i++) {
 8006c3a:	1dfb      	adds	r3, r7, #7
 8006c3c:	781a      	ldrb	r2, [r3, #0]
 8006c3e:	1dfb      	adds	r3, r7, #7
 8006c40:	3201      	adds	r2, #1
 8006c42:	701a      	strb	r2, [r3, #0]
 8006c44:	1dfb      	adds	r3, r7, #7
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	2b11      	cmp	r3, #17
 8006c4a:	d9ec      	bls.n	8006c26 <save_data_packet+0x2a>
	}
	W25qxx_WriteSector(savePacket, StartSec, StartN, 32);
 8006c4c:	4b2c      	ldr	r3, [pc, #176]	; (8006d00 <save_data_packet+0x104>)
 8006c4e:	881b      	ldrh	r3, [r3, #0]
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	0019      	movs	r1, r3
 8006c54:	4b2b      	ldr	r3, [pc, #172]	; (8006d04 <save_data_packet+0x108>)
 8006c56:	881b      	ldrh	r3, [r3, #0]
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	001a      	movs	r2, r3
 8006c5c:	4826      	ldr	r0, [pc, #152]	; (8006cf8 <save_data_packet+0xfc>)
 8006c5e:	2320      	movs	r3, #32
 8006c60:	f001 ff5e 	bl	8008b20 <W25qxx_WriteSector>
	StartN = StartN + 32;
 8006c64:	4b27      	ldr	r3, [pc, #156]	; (8006d04 <save_data_packet+0x108>)
 8006c66:	881b      	ldrh	r3, [r3, #0]
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	3320      	adds	r3, #32
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	4b25      	ldr	r3, [pc, #148]	; (8006d04 <save_data_packet+0x108>)
 8006c70:	801a      	strh	r2, [r3, #0]
	if (StartN > 4090) {
 8006c72:	4b24      	ldr	r3, [pc, #144]	; (8006d04 <save_data_packet+0x108>)
 8006c74:	881b      	ldrh	r3, [r3, #0]
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	4a23      	ldr	r2, [pc, #140]	; (8006d08 <save_data_packet+0x10c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d935      	bls.n	8006cea <save_data_packet+0xee>
		StartN = 0;
 8006c7e:	4b21      	ldr	r3, [pc, #132]	; (8006d04 <save_data_packet+0x108>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	801a      	strh	r2, [r3, #0]
		StartSec += 1;
 8006c84:	4b1e      	ldr	r3, [pc, #120]	; (8006d00 <save_data_packet+0x104>)
 8006c86:	881b      	ldrh	r3, [r3, #0]
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	b29a      	uxth	r2, r3
 8006c8e:	4b1c      	ldr	r3, [pc, #112]	; (8006d00 <save_data_packet+0x104>)
 8006c90:	801a      	strh	r2, [r3, #0]
		if (StartSec == 1024) {
 8006c92:	4b1b      	ldr	r3, [pc, #108]	; (8006d00 <save_data_packet+0x104>)
 8006c94:	881b      	ldrh	r3, [r3, #0]
 8006c96:	b29a      	uxth	r2, r3
 8006c98:	2380      	movs	r3, #128	; 0x80
 8006c9a:	00db      	lsls	r3, r3, #3
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d102      	bne.n	8006ca6 <save_data_packet+0xaa>
			StartSec = 1;
 8006ca0:	4b17      	ldr	r3, [pc, #92]	; (8006d00 <save_data_packet+0x104>)
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	801a      	strh	r2, [r3, #0]
		}
		W25qxx_EraseSector(StartSec);
 8006ca6:	4b16      	ldr	r3, [pc, #88]	; (8006d00 <save_data_packet+0x104>)
 8006ca8:	881b      	ldrh	r3, [r3, #0]
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	0018      	movs	r0, r3
 8006cae:	f001 fde7 	bl	8008880 <W25qxx_EraseSector>
		if (StartSec == EndSec) {
 8006cb2:	4b13      	ldr	r3, [pc, #76]	; (8006d00 <save_data_packet+0x104>)
 8006cb4:	881b      	ldrh	r3, [r3, #0]
 8006cb6:	b29a      	uxth	r2, r3
 8006cb8:	4b14      	ldr	r3, [pc, #80]	; (8006d0c <save_data_packet+0x110>)
 8006cba:	881b      	ldrh	r3, [r3, #0]
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d113      	bne.n	8006cea <save_data_packet+0xee>
			EndN = 0;
 8006cc2:	4b13      	ldr	r3, [pc, #76]	; (8006d10 <save_data_packet+0x114>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	801a      	strh	r2, [r3, #0]
			if (EndSec == 1023) {
 8006cc8:	4b10      	ldr	r3, [pc, #64]	; (8006d0c <save_data_packet+0x110>)
 8006cca:	881b      	ldrh	r3, [r3, #0]
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	4a11      	ldr	r2, [pc, #68]	; (8006d14 <save_data_packet+0x118>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d103      	bne.n	8006cdc <save_data_packet+0xe0>
				EndSec = 1;
 8006cd4:	4b0d      	ldr	r3, [pc, #52]	; (8006d0c <save_data_packet+0x110>)
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	801a      	strh	r2, [r3, #0]
			} else {
				EndSec += 1;
			}
		}
	}
}
 8006cda:	e006      	b.n	8006cea <save_data_packet+0xee>
				EndSec += 1;
 8006cdc:	4b0b      	ldr	r3, [pc, #44]	; (8006d0c <save_data_packet+0x110>)
 8006cde:	881b      	ldrh	r3, [r3, #0]
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	b29a      	uxth	r2, r3
 8006ce6:	4b09      	ldr	r3, [pc, #36]	; (8006d0c <save_data_packet+0x110>)
 8006ce8:	801a      	strh	r2, [r3, #0]
}
 8006cea:	46c0      	nop			; (mov r8, r8)
 8006cec:	46bd      	mov	sp, r7
 8006cee:	b002      	add	sp, #8
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	46c0      	nop			; (mov r8, r8)
 8006cf4:	200006d7 	.word	0x200006d7
 8006cf8:	200009d4 	.word	0x200009d4
 8006cfc:	20000024 	.word	0x20000024
 8006d00:	20000cb8 	.word	0x20000cb8
 8006d04:	20000cb4 	.word	0x20000cb4
 8006d08:	00000ffa 	.word	0x00000ffa
 8006d0c:	20000cba 	.word	0x20000cba
 8006d10:	20000cb6 	.word	0x20000cb6
 8006d14:	000003ff 	.word	0x000003ff

08006d18 <read_data_packet>:
uint8_t read_data_packet() {
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	af00      	add	r7, sp, #0
	memset(readPacket, 0, sizeof(readPacket));
 8006d1c:	4b32      	ldr	r3, [pc, #200]	; (8006de8 <read_data_packet+0xd0>)
 8006d1e:	2220      	movs	r2, #32
 8006d20:	2100      	movs	r1, #0
 8006d22:	0018      	movs	r0, r3
 8006d24:	f007 fb3f 	bl	800e3a6 <memset>
	if ((EndSec == StartSec) && (EndN == StartN)) {
 8006d28:	4b30      	ldr	r3, [pc, #192]	; (8006dec <read_data_packet+0xd4>)
 8006d2a:	881b      	ldrh	r3, [r3, #0]
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	4b30      	ldr	r3, [pc, #192]	; (8006df0 <read_data_packet+0xd8>)
 8006d30:	881b      	ldrh	r3, [r3, #0]
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d122      	bne.n	8006d7e <read_data_packet+0x66>
 8006d38:	4b2e      	ldr	r3, [pc, #184]	; (8006df4 <read_data_packet+0xdc>)
 8006d3a:	881b      	ldrh	r3, [r3, #0]
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	4b2e      	ldr	r3, [pc, #184]	; (8006df8 <read_data_packet+0xe0>)
 8006d40:	881b      	ldrh	r3, [r3, #0]
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d11a      	bne.n	8006d7e <read_data_packet+0x66>
		if (EndN != 0 || EndSec != 1) {
 8006d48:	4b2a      	ldr	r3, [pc, #168]	; (8006df4 <read_data_packet+0xdc>)
 8006d4a:	881b      	ldrh	r3, [r3, #0]
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d104      	bne.n	8006d5c <read_data_packet+0x44>
 8006d52:	4b26      	ldr	r3, [pc, #152]	; (8006dec <read_data_packet+0xd4>)
 8006d54:	881b      	ldrh	r3, [r3, #0]
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d00e      	beq.n	8006d7a <read_data_packet+0x62>
			W25qxx_EraseSector(1);
 8006d5c:	2001      	movs	r0, #1
 8006d5e:	f001 fd8f 	bl	8008880 <W25qxx_EraseSector>
			StartN = 0;
 8006d62:	4b25      	ldr	r3, [pc, #148]	; (8006df8 <read_data_packet+0xe0>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	801a      	strh	r2, [r3, #0]
			EndN = 0;
 8006d68:	4b22      	ldr	r3, [pc, #136]	; (8006df4 <read_data_packet+0xdc>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	801a      	strh	r2, [r3, #0]
			StartSec = 1;
 8006d6e:	4b20      	ldr	r3, [pc, #128]	; (8006df0 <read_data_packet+0xd8>)
 8006d70:	2201      	movs	r2, #1
 8006d72:	801a      	strh	r2, [r3, #0]
			EndSec = 1;
 8006d74:	4b1d      	ldr	r3, [pc, #116]	; (8006dec <read_data_packet+0xd4>)
 8006d76:	2201      	movs	r2, #1
 8006d78:	801a      	strh	r2, [r3, #0]
		}
		return 0;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	e030      	b.n	8006de0 <read_data_packet+0xc8>
	} else {
		W25qxx_ReadSector(readPacket, EndSec, EndN, 32);
 8006d7e:	4b1b      	ldr	r3, [pc, #108]	; (8006dec <read_data_packet+0xd4>)
 8006d80:	881b      	ldrh	r3, [r3, #0]
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	0019      	movs	r1, r3
 8006d86:	4b1b      	ldr	r3, [pc, #108]	; (8006df4 <read_data_packet+0xdc>)
 8006d88:	881b      	ldrh	r3, [r3, #0]
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	001a      	movs	r2, r3
 8006d8e:	4816      	ldr	r0, [pc, #88]	; (8006de8 <read_data_packet+0xd0>)
 8006d90:	2320      	movs	r3, #32
 8006d92:	f002 f85b 	bl	8008e4c <W25qxx_ReadSector>
		//reading data//
		EndN = EndN + 32;
 8006d96:	4b17      	ldr	r3, [pc, #92]	; (8006df4 <read_data_packet+0xdc>)
 8006d98:	881b      	ldrh	r3, [r3, #0]
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	3320      	adds	r3, #32
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	4b14      	ldr	r3, [pc, #80]	; (8006df4 <read_data_packet+0xdc>)
 8006da2:	801a      	strh	r2, [r3, #0]
		if (EndN > 4090) {
 8006da4:	4b13      	ldr	r3, [pc, #76]	; (8006df4 <read_data_packet+0xdc>)
 8006da6:	881b      	ldrh	r3, [r3, #0]
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	4a14      	ldr	r2, [pc, #80]	; (8006dfc <read_data_packet+0xe4>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d916      	bls.n	8006dde <read_data_packet+0xc6>
			if (EndSec == 1023) {
 8006db0:	4b0e      	ldr	r3, [pc, #56]	; (8006dec <read_data_packet+0xd4>)
 8006db2:	881b      	ldrh	r3, [r3, #0]
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	4a12      	ldr	r2, [pc, #72]	; (8006e00 <read_data_packet+0xe8>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d106      	bne.n	8006dca <read_data_packet+0xb2>
				EndSec = 1;
 8006dbc:	4b0b      	ldr	r3, [pc, #44]	; (8006dec <read_data_packet+0xd4>)
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	801a      	strh	r2, [r3, #0]
				EndN = 0;
 8006dc2:	4b0c      	ldr	r3, [pc, #48]	; (8006df4 <read_data_packet+0xdc>)
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	801a      	strh	r2, [r3, #0]
 8006dc8:	e009      	b.n	8006dde <read_data_packet+0xc6>
			} else {
				EndSec = EndSec + 1;
 8006dca:	4b08      	ldr	r3, [pc, #32]	; (8006dec <read_data_packet+0xd4>)
 8006dcc:	881b      	ldrh	r3, [r3, #0]
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	b29a      	uxth	r2, r3
 8006dd4:	4b05      	ldr	r3, [pc, #20]	; (8006dec <read_data_packet+0xd4>)
 8006dd6:	801a      	strh	r2, [r3, #0]
				EndN = 0;
 8006dd8:	4b06      	ldr	r3, [pc, #24]	; (8006df4 <read_data_packet+0xdc>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	801a      	strh	r2, [r3, #0]
			}
		}
		return 1;
 8006dde:	2301      	movs	r3, #1
	}
}
 8006de0:	0018      	movs	r0, r3
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	46c0      	nop			; (mov r8, r8)
 8006de8:	200009f4 	.word	0x200009f4
 8006dec:	20000cba 	.word	0x20000cba
 8006df0:	20000cb8 	.word	0x20000cb8
 8006df4:	20000cb6 	.word	0x20000cb6
 8006df8:	20000cb4 	.word	0x20000cb4
 8006dfc:	00000ffa 	.word	0x00000ffa
 8006e00:	000003ff 	.word	0x000003ff

08006e04 <create_status_info>:


void create_status_info(){
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b082      	sub	sp, #8
 8006e08:	af00      	add	r7, sp, #0

	uint8_t SigStre = 20;
 8006e0a:	1dfb      	adds	r3, r7, #7
 8006e0c:	2214      	movs	r2, #20
 8006e0e:	701a      	strb	r2, [r3, #0]
	int voltage = 4400;
 8006e10:	4b4c      	ldr	r3, [pc, #304]	; (8006f44 <create_status_info+0x140>)
 8006e12:	603b      	str	r3, [r7, #0]
		TermInfo = TermInfo | 0x80;
	}
	//if gps tracking is on

	if (1) {
		TermInfo = TermInfo | 0x40;
 8006e14:	4b4c      	ldr	r3, [pc, #304]	; (8006f48 <create_status_info+0x144>)
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	2240      	movs	r2, #64	; 0x40
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	b2da      	uxtb	r2, r3
 8006e1e:	4b4a      	ldr	r3, [pc, #296]	; (8006f48 <create_status_info+0x144>)
 8006e20:	701a      	strb	r2, [r3, #0]
	}
	//if SOS is on

	if (1) {
		TermInfo = TermInfo | 0x20;
 8006e22:	4b49      	ldr	r3, [pc, #292]	; (8006f48 <create_status_info+0x144>)
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	2220      	movs	r2, #32
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	b2da      	uxtb	r2, r3
 8006e2c:	4b46      	ldr	r3, [pc, #280]	; (8006f48 <create_status_info+0x144>)
 8006e2e:	701a      	strb	r2, [r3, #0]
	}
	//if Low batt alarm is on

	if (1) {
		TermInfo = TermInfo | 0x18;
 8006e30:	4b45      	ldr	r3, [pc, #276]	; (8006f48 <create_status_info+0x144>)
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	2218      	movs	r2, #24
 8006e36:	4313      	orrs	r3, r2
 8006e38:	b2da      	uxtb	r2, r3
 8006e3a:	4b43      	ldr	r3, [pc, #268]	; (8006f48 <create_status_info+0x144>)
 8006e3c:	701a      	strb	r2, [r3, #0]
	}
	//if Power Cut alarm is on

	if (1) {
		TermInfo = TermInfo | 0x10;
 8006e3e:	4b42      	ldr	r3, [pc, #264]	; (8006f48 <create_status_info+0x144>)
 8006e40:	781b      	ldrb	r3, [r3, #0]
 8006e42:	2210      	movs	r2, #16
 8006e44:	4313      	orrs	r3, r2
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	4b3f      	ldr	r3, [pc, #252]	; (8006f48 <create_status_info+0x144>)
 8006e4a:	701a      	strb	r2, [r3, #0]
	}
	//if shock alarm is on
	if (1) {
		TermInfo = TermInfo | 0x8;
 8006e4c:	4b3e      	ldr	r3, [pc, #248]	; (8006f48 <create_status_info+0x144>)
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	2208      	movs	r2, #8
 8006e52:	4313      	orrs	r3, r2
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	4b3c      	ldr	r3, [pc, #240]	; (8006f48 <create_status_info+0x144>)
 8006e58:	701a      	strb	r2, [r3, #0]
	}
	// 000 means normal
	//if charge is on
	if (1) {
		TermInfo = TermInfo | 0x4;
 8006e5a:	4b3b      	ldr	r3, [pc, #236]	; (8006f48 <create_status_info+0x144>)
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	2204      	movs	r2, #4
 8006e60:	4313      	orrs	r3, r2
 8006e62:	b2da      	uxtb	r2, r3
 8006e64:	4b38      	ldr	r3, [pc, #224]	; (8006f48 <create_status_info+0x144>)
 8006e66:	701a      	strb	r2, [r3, #0]
	}
	//if ACC is on
	if (accInputState) {
 8006e68:	4b38      	ldr	r3, [pc, #224]	; (8006f4c <create_status_info+0x148>)
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d006      	beq.n	8006e80 <create_status_info+0x7c>
		TermInfo = TermInfo | 0x2;
 8006e72:	4b35      	ldr	r3, [pc, #212]	; (8006f48 <create_status_info+0x144>)
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	2202      	movs	r2, #2
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	4b32      	ldr	r3, [pc, #200]	; (8006f48 <create_status_info+0x144>)
 8006e7e:	701a      	strb	r2, [r3, #0]
	}
	//if Activated
	if (1) {
		TermInfo = TermInfo | 0x1;
 8006e80:	4b31      	ldr	r3, [pc, #196]	; (8006f48 <create_status_info+0x144>)
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	2201      	movs	r2, #1
 8006e86:	4313      	orrs	r3, r2
 8006e88:	b2da      	uxtb	r2, r3
 8006e8a:	4b2f      	ldr	r3, [pc, #188]	; (8006f48 <create_status_info+0x144>)
 8006e8c:	701a      	strb	r2, [r3, #0]
	}
	if (voltage > 4400) {
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	4a2c      	ldr	r2, [pc, #176]	; (8006f44 <create_status_info+0x140>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	dd03      	ble.n	8006e9e <create_status_info+0x9a>
		VLvl = 6;
 8006e96:	4b2e      	ldr	r3, [pc, #184]	; (8006f50 <create_status_info+0x14c>)
 8006e98:	2206      	movs	r2, #6
 8006e9a:	701a      	strb	r2, [r3, #0]
 8006e9c:	e02b      	b.n	8006ef6 <create_status_info+0xf2>
	} else if (voltage > 4100) {
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	4a2c      	ldr	r2, [pc, #176]	; (8006f54 <create_status_info+0x150>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	dd03      	ble.n	8006eae <create_status_info+0xaa>
		VLvl = 5;
 8006ea6:	4b2a      	ldr	r3, [pc, #168]	; (8006f50 <create_status_info+0x14c>)
 8006ea8:	2205      	movs	r2, #5
 8006eaa:	701a      	strb	r2, [r3, #0]
 8006eac:	e023      	b.n	8006ef6 <create_status_info+0xf2>

	} else if (voltage > 4000) {
 8006eae:	683a      	ldr	r2, [r7, #0]
 8006eb0:	23fa      	movs	r3, #250	; 0xfa
 8006eb2:	011b      	lsls	r3, r3, #4
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	dd03      	ble.n	8006ec0 <create_status_info+0xbc>
		VLvl = 4;
 8006eb8:	4b25      	ldr	r3, [pc, #148]	; (8006f50 <create_status_info+0x14c>)
 8006eba:	2204      	movs	r2, #4
 8006ebc:	701a      	strb	r2, [r3, #0]
 8006ebe:	e01a      	b.n	8006ef6 <create_status_info+0xf2>

	} else if (voltage > 3900) {
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	4a25      	ldr	r2, [pc, #148]	; (8006f58 <create_status_info+0x154>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	dd03      	ble.n	8006ed0 <create_status_info+0xcc>
		VLvl = 3;
 8006ec8:	4b21      	ldr	r3, [pc, #132]	; (8006f50 <create_status_info+0x14c>)
 8006eca:	2203      	movs	r2, #3
 8006ecc:	701a      	strb	r2, [r3, #0]
 8006ece:	e012      	b.n	8006ef6 <create_status_info+0xf2>

	} else if (voltage > 3800) {
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	4a22      	ldr	r2, [pc, #136]	; (8006f5c <create_status_info+0x158>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	dd03      	ble.n	8006ee0 <create_status_info+0xdc>
		VLvl = 2;
 8006ed8:	4b1d      	ldr	r3, [pc, #116]	; (8006f50 <create_status_info+0x14c>)
 8006eda:	2202      	movs	r2, #2
 8006edc:	701a      	strb	r2, [r3, #0]
 8006ede:	e00a      	b.n	8006ef6 <create_status_info+0xf2>

	} else if (voltage > 3700) {
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	4a1f      	ldr	r2, [pc, #124]	; (8006f60 <create_status_info+0x15c>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	dd03      	ble.n	8006ef0 <create_status_info+0xec>
		VLvl = 1;
 8006ee8:	4b19      	ldr	r3, [pc, #100]	; (8006f50 <create_status_info+0x14c>)
 8006eea:	2201      	movs	r2, #1
 8006eec:	701a      	strb	r2, [r3, #0]
 8006eee:	e002      	b.n	8006ef6 <create_status_info+0xf2>

	} else {
		VLvl = 0;
 8006ef0:	4b17      	ldr	r3, [pc, #92]	; (8006f50 <create_status_info+0x14c>)
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	701a      	strb	r2, [r3, #0]

	}
	if (SigStre > 19) {
 8006ef6:	1dfb      	adds	r3, r7, #7
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	2b13      	cmp	r3, #19
 8006efc:	d903      	bls.n	8006f06 <create_status_info+0x102>
		GSMSS = 4;
 8006efe:	4b19      	ldr	r3, [pc, #100]	; (8006f64 <create_status_info+0x160>)
 8006f00:	2204      	movs	r2, #4
 8006f02:	701a      	strb	r2, [r3, #0]
		GSMSS = 1;
	} else {
		GSMSS = 0;
	}

}
 8006f04:	e01a      	b.n	8006f3c <create_status_info+0x138>
	} else if (SigStre > 14) {
 8006f06:	1dfb      	adds	r3, r7, #7
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	2b0e      	cmp	r3, #14
 8006f0c:	d903      	bls.n	8006f16 <create_status_info+0x112>
		GSMSS = 3;
 8006f0e:	4b15      	ldr	r3, [pc, #84]	; (8006f64 <create_status_info+0x160>)
 8006f10:	2203      	movs	r2, #3
 8006f12:	701a      	strb	r2, [r3, #0]
}
 8006f14:	e012      	b.n	8006f3c <create_status_info+0x138>
	} else if (SigStre > 9) {
 8006f16:	1dfb      	adds	r3, r7, #7
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	2b09      	cmp	r3, #9
 8006f1c:	d903      	bls.n	8006f26 <create_status_info+0x122>
		GSMSS = 2;
 8006f1e:	4b11      	ldr	r3, [pc, #68]	; (8006f64 <create_status_info+0x160>)
 8006f20:	2202      	movs	r2, #2
 8006f22:	701a      	strb	r2, [r3, #0]
}
 8006f24:	e00a      	b.n	8006f3c <create_status_info+0x138>
	} else if (SigStre > 1) {
 8006f26:	1dfb      	adds	r3, r7, #7
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d903      	bls.n	8006f36 <create_status_info+0x132>
		GSMSS = 1;
 8006f2e:	4b0d      	ldr	r3, [pc, #52]	; (8006f64 <create_status_info+0x160>)
 8006f30:	2201      	movs	r2, #1
 8006f32:	701a      	strb	r2, [r3, #0]
}
 8006f34:	e002      	b.n	8006f3c <create_status_info+0x138>
		GSMSS = 0;
 8006f36:	4b0b      	ldr	r3, [pc, #44]	; (8006f64 <create_status_info+0x160>)
 8006f38:	2200      	movs	r2, #0
 8006f3a:	701a      	strb	r2, [r3, #0]
}
 8006f3c:	46c0      	nop			; (mov r8, r8)
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	b002      	add	sp, #8
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	00001130 	.word	0x00001130
 8006f48:	200006d8 	.word	0x200006d8
 8006f4c:	200006d3 	.word	0x200006d3
 8006f50:	200006da 	.word	0x200006da
 8006f54:	00001004 	.word	0x00001004
 8006f58:	00000f3c 	.word	0x00000f3c
 8006f5c:	00000ed8 	.word	0x00000ed8
 8006f60:	00000e74 	.word	0x00000e74
 8006f64:	200006d9 	.word	0x200006d9

08006f68 <send_hb_packet>:

void send_hb_packet() {
 8006f68:	b5b0      	push	{r4, r5, r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
	if (isTcpOpen == 1 && isDataMode == 1) {
 8006f6e:	4b37      	ldr	r3, [pc, #220]	; (800704c <send_hb_packet+0xe4>)
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d164      	bne.n	8007042 <send_hb_packet+0xda>
 8006f78:	4b35      	ldr	r3, [pc, #212]	; (8007050 <send_hb_packet+0xe8>)
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d15f      	bne.n	8007042 <send_hb_packet+0xda>

		create_status_info();
 8006f82:	f7ff ff3f 	bl	8006e04 <create_status_info>
		heartbeatPacket[4] = TermInfo;
 8006f86:	4b33      	ldr	r3, [pc, #204]	; (8007054 <send_hb_packet+0xec>)
 8006f88:	781a      	ldrb	r2, [r3, #0]
 8006f8a:	4b33      	ldr	r3, [pc, #204]	; (8007058 <send_hb_packet+0xf0>)
 8006f8c:	711a      	strb	r2, [r3, #4]
		heartbeatPacket[5] = VLvl;
 8006f8e:	4b33      	ldr	r3, [pc, #204]	; (800705c <send_hb_packet+0xf4>)
 8006f90:	781a      	ldrb	r2, [r3, #0]
 8006f92:	4b31      	ldr	r3, [pc, #196]	; (8007058 <send_hb_packet+0xf0>)
 8006f94:	715a      	strb	r2, [r3, #5]
		heartbeatPacket[6] = GSMSS;
 8006f96:	4b32      	ldr	r3, [pc, #200]	; (8007060 <send_hb_packet+0xf8>)
 8006f98:	781a      	ldrb	r2, [r3, #0]
 8006f9a:	4b2f      	ldr	r3, [pc, #188]	; (8007058 <send_hb_packet+0xf0>)
 8006f9c:	719a      	strb	r2, [r3, #6]
		heartbeatPacket[7] = 0;
 8006f9e:	4b2e      	ldr	r3, [pc, #184]	; (8007058 <send_hb_packet+0xf0>)
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	71da      	strb	r2, [r3, #7]
		heartbeatPacket[8] = 2;
 8006fa4:	4b2c      	ldr	r3, [pc, #176]	; (8007058 <send_hb_packet+0xf0>)
 8006fa6:	2202      	movs	r2, #2
 8006fa8:	721a      	strb	r2, [r3, #8]
		heartbeatPacket[9] = infoSNo >> 8;
 8006faa:	4b2e      	ldr	r3, [pc, #184]	; (8007064 <send_hb_packet+0xfc>)
 8006fac:	881b      	ldrh	r3, [r3, #0]
 8006fae:	0a1b      	lsrs	r3, r3, #8
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	b2da      	uxtb	r2, r3
 8006fb4:	4b28      	ldr	r3, [pc, #160]	; (8007058 <send_hb_packet+0xf0>)
 8006fb6:	725a      	strb	r2, [r3, #9]
		heartbeatPacket[10] = infoSNo;
 8006fb8:	4b2a      	ldr	r3, [pc, #168]	; (8007064 <send_hb_packet+0xfc>)
 8006fba:	881b      	ldrh	r3, [r3, #0]
 8006fbc:	b2da      	uxtb	r2, r3
 8006fbe:	4b26      	ldr	r3, [pc, #152]	; (8007058 <send_hb_packet+0xf0>)
 8006fc0:	729a      	strb	r2, [r3, #10]

		uint8_t tempCrcData[9];
		for (uint8_t i = 0; i < 10; i++) {
 8006fc2:	2317      	movs	r3, #23
 8006fc4:	18fb      	adds	r3, r7, r3
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	701a      	strb	r2, [r3, #0]
 8006fca:	e00e      	b.n	8006fea <send_hb_packet+0x82>
			tempCrcData[i] = heartbeatPacket[i + 2];
 8006fcc:	2017      	movs	r0, #23
 8006fce:	183b      	adds	r3, r7, r0
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	1c9a      	adds	r2, r3, #2
 8006fd4:	183b      	adds	r3, r7, r0
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	491f      	ldr	r1, [pc, #124]	; (8007058 <send_hb_packet+0xf0>)
 8006fda:	5c89      	ldrb	r1, [r1, r2]
 8006fdc:	1d3a      	adds	r2, r7, #4
 8006fde:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 10; i++) {
 8006fe0:	183b      	adds	r3, r7, r0
 8006fe2:	781a      	ldrb	r2, [r3, #0]
 8006fe4:	183b      	adds	r3, r7, r0
 8006fe6:	3201      	adds	r2, #1
 8006fe8:	701a      	strb	r2, [r3, #0]
 8006fea:	2317      	movs	r3, #23
 8006fec:	18fb      	adds	r3, r7, r3
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	2b09      	cmp	r3, #9
 8006ff2:	d9eb      	bls.n	8006fcc <send_hb_packet+0x64>
		}
		uint8_t *tempPtr = tempCrcData;
 8006ff4:	1d3b      	adds	r3, r7, #4
 8006ff6:	613b      	str	r3, [r7, #16]
		uint16_t crcResult = 0;
 8006ff8:	250e      	movs	r5, #14
 8006ffa:	197b      	adds	r3, r7, r5
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	801a      	strh	r2, [r3, #0]
		crcResult = GetCrc16(tempPtr,
 8007000:	197c      	adds	r4, r7, r5
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	2109      	movs	r1, #9
 8007006:	0018      	movs	r0, r3
 8007008:	f7ff fa92 	bl	8006530 <GetCrc16>
 800700c:	0003      	movs	r3, r0
 800700e:	8023      	strh	r3, [r4, #0]
				sizeof(tempCrcData) / sizeof(tempCrcData[0]));
		heartbeatPacket[11] = crcResult >> 8;
 8007010:	0029      	movs	r1, r5
 8007012:	187b      	adds	r3, r7, r1
 8007014:	881b      	ldrh	r3, [r3, #0]
 8007016:	0a1b      	lsrs	r3, r3, #8
 8007018:	b29b      	uxth	r3, r3
 800701a:	b2da      	uxtb	r2, r3
 800701c:	4b0e      	ldr	r3, [pc, #56]	; (8007058 <send_hb_packet+0xf0>)
 800701e:	72da      	strb	r2, [r3, #11]
		heartbeatPacket[12] = crcResult;
 8007020:	187b      	adds	r3, r7, r1
 8007022:	881b      	ldrh	r3, [r3, #0]
 8007024:	b2da      	uxtb	r2, r3
 8007026:	4b0c      	ldr	r3, [pc, #48]	; (8007058 <send_hb_packet+0xf0>)
 8007028:	731a      	strb	r2, [r3, #12]
		HAL_UART_Transmit(&AT_PORT, heartbeatPacket, 15, 100);
 800702a:	490b      	ldr	r1, [pc, #44]	; (8007058 <send_hb_packet+0xf0>)
 800702c:	480e      	ldr	r0, [pc, #56]	; (8007068 <send_hb_packet+0x100>)
 800702e:	2364      	movs	r3, #100	; 0x64
 8007030:	220f      	movs	r2, #15
 8007032:	f005 fa5d 	bl	800c4f0 <HAL_UART_Transmit>
		infoSNo++;
 8007036:	4b0b      	ldr	r3, [pc, #44]	; (8007064 <send_hb_packet+0xfc>)
 8007038:	881b      	ldrh	r3, [r3, #0]
 800703a:	3301      	adds	r3, #1
 800703c:	b29a      	uxth	r2, r3
 800703e:	4b09      	ldr	r3, [pc, #36]	; (8007064 <send_hb_packet+0xfc>)
 8007040:	801a      	strh	r2, [r3, #0]

	}
}
 8007042:	46c0      	nop			; (mov r8, r8)
 8007044:	46bd      	mov	sp, r7
 8007046:	b006      	add	sp, #24
 8007048:	bdb0      	pop	{r4, r5, r7, pc}
 800704a:	46c0      	nop			; (mov r8, r8)
 800704c:	200009cc 	.word	0x200009cc
 8007050:	2000082e 	.word	0x2000082e
 8007054:	200006d8 	.word	0x200006d8
 8007058:	200000c0 	.word	0x200000c0
 800705c:	200006da 	.word	0x200006da
 8007060:	200006d9 	.word	0x200006d9
 8007064:	20000064 	.word	0x20000064
 8007068:	20000474 	.word	0x20000474

0800706c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]

	if(isDataMode == 1){
 8007074:	4b24      	ldr	r3, [pc, #144]	; (8007108 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b01      	cmp	r3, #1
 800707c:	d13f      	bne.n	80070fe <HAL_TIM_IC_CaptureCallback+0x92>
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	7f1b      	ldrb	r3, [r3, #28]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d13b      	bne.n	80070fe <HAL_TIM_IC_CaptureCallback+0x92>
			currentValueIC = TIM3->CNT;
 8007086:	4b21      	ldr	r3, [pc, #132]	; (800710c <HAL_TIM_IC_CaptureCallback+0xa0>)
 8007088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708a:	001a      	movs	r2, r3
 800708c:	4b20      	ldr	r3, [pc, #128]	; (8007110 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800708e:	601a      	str	r2, [r3, #0]

			if(currentValueIC>lastValueIC){
 8007090:	4b1f      	ldr	r3, [pc, #124]	; (8007110 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	4b1f      	ldr	r3, [pc, #124]	; (8007114 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	429a      	cmp	r2, r3
 800709a:	dd0a      	ble.n	80070b2 <HAL_TIM_IC_CaptureCallback+0x46>
				diff = currentValueIC - lastValueIC;
 800709c:	4b1c      	ldr	r3, [pc, #112]	; (8007110 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	b29a      	uxth	r2, r3
 80070a2:	4b1c      	ldr	r3, [pc, #112]	; (8007114 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	b29a      	uxth	r2, r3
 80070ac:	4b1a      	ldr	r3, [pc, #104]	; (8007118 <HAL_TIM_IC_CaptureCallback+0xac>)
 80070ae:	801a      	strh	r2, [r3, #0]
 80070b0:	e014      	b.n	80070dc <HAL_TIM_IC_CaptureCallback+0x70>
			}
			else if(currentValueIC < lastValueIC)
 80070b2:	4b17      	ldr	r3, [pc, #92]	; (8007110 <HAL_TIM_IC_CaptureCallback+0xa4>)
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	4b17      	ldr	r3, [pc, #92]	; (8007114 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	da0e      	bge.n	80070dc <HAL_TIM_IC_CaptureCallback+0x70>
			{
				diff = (1000 - lastValueIC) + currentValueIC;
 80070be:	4b14      	ldr	r3, [pc, #80]	; (8007110 <HAL_TIM_IC_CaptureCallback+0xa4>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	4b13      	ldr	r3, [pc, #76]	; (8007114 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	1ad3      	subs	r3, r2, r3
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	22fa      	movs	r2, #250	; 0xfa
 80070d0:	0092      	lsls	r2, r2, #2
 80070d2:	4694      	mov	ip, r2
 80070d4:	4463      	add	r3, ip
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	4b0f      	ldr	r3, [pc, #60]	; (8007118 <HAL_TIM_IC_CaptureCallback+0xac>)
 80070da:	801a      	strh	r2, [r3, #0]
			}
			if(diff > 100 && diff < 145){
 80070dc:	4b0e      	ldr	r3, [pc, #56]	; (8007118 <HAL_TIM_IC_CaptureCallback+0xac>)
 80070de:	881b      	ldrh	r3, [r3, #0]
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	2b64      	cmp	r3, #100	; 0x64
 80070e4:	d907      	bls.n	80070f6 <HAL_TIM_IC_CaptureCallback+0x8a>
 80070e6:	4b0c      	ldr	r3, [pc, #48]	; (8007118 <HAL_TIM_IC_CaptureCallback+0xac>)
 80070e8:	881b      	ldrh	r3, [r3, #0]
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	2b90      	cmp	r3, #144	; 0x90
 80070ee:	d802      	bhi.n	80070f6 <HAL_TIM_IC_CaptureCallback+0x8a>
				isPulse = 1;
 80070f0:	4b0a      	ldr	r3, [pc, #40]	; (800711c <HAL_TIM_IC_CaptureCallback+0xb0>)
 80070f2:	2201      	movs	r2, #1
 80070f4:	701a      	strb	r2, [r3, #0]
			}
			lastValueIC = currentValueIC;
 80070f6:	4b06      	ldr	r3, [pc, #24]	; (8007110 <HAL_TIM_IC_CaptureCallback+0xa4>)
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	4b06      	ldr	r3, [pc, #24]	; (8007114 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80070fc:	601a      	str	r2, [r3, #0]
////				//printf("Got message indication\n");
////				isPulse = 1;
////			}
//		}
//	}
}
 80070fe:	46c0      	nop			; (mov r8, r8)
 8007100:	46bd      	mov	sp, r7
 8007102:	b002      	add	sp, #8
 8007104:	bd80      	pop	{r7, pc}
 8007106:	46c0      	nop			; (mov r8, r8)
 8007108:	2000082e 	.word	0x2000082e
 800710c:	40000400 	.word	0x40000400
 8007110:	200006cc 	.word	0x200006cc
 8007114:	200006c8 	.word	0x200006c8
 8007118:	200006d0 	.word	0x200006d0
 800711c:	200006ee 	.word	0x200006ee

08007120 <substring>:

char* substring(char *destination, const char *source, uint8_t beg, uint8_t n) {
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	0019      	movs	r1, r3
 800712c:	1dfb      	adds	r3, r7, #7
 800712e:	701a      	strb	r2, [r3, #0]
 8007130:	1dbb      	adds	r3, r7, #6
 8007132:	1c0a      	adds	r2, r1, #0
 8007134:	701a      	strb	r2, [r3, #0]
	// extracts `n` characters from the source string starting from `beg` index
	// and copy them into the destination string
	while (n > 0) {
 8007136:	e011      	b.n	800715c <substring+0x3c>
		*destination = *(source + beg);
 8007138:	1dfb      	adds	r3, r7, #7
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	68ba      	ldr	r2, [r7, #8]
 800713e:	18d3      	adds	r3, r2, r3
 8007140:	781a      	ldrb	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	701a      	strb	r2, [r3, #0]
		destination++;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	3301      	adds	r3, #1
 800714a:	60fb      	str	r3, [r7, #12]
		source++;
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	3301      	adds	r3, #1
 8007150:	60bb      	str	r3, [r7, #8]
		n--;
 8007152:	1dbb      	adds	r3, r7, #6
 8007154:	781a      	ldrb	r2, [r3, #0]
 8007156:	1dbb      	adds	r3, r7, #6
 8007158:	3a01      	subs	r2, #1
 800715a:	701a      	strb	r2, [r3, #0]
	while (n > 0) {
 800715c:	1dbb      	adds	r3, r7, #6
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1e9      	bne.n	8007138 <substring+0x18>
	}

	// null terminate destination string
	*destination = '\0';
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	701a      	strb	r2, [r3, #0]

	// return the destination string
	return destination;
 800716a:	68fb      	ldr	r3, [r7, #12]
}
 800716c:	0018      	movs	r0, r3
 800716e:	46bd      	mov	sp, r7
 8007170:	b004      	add	sp, #16
 8007172:	bd80      	pop	{r7, pc}

08007174 <send_current_location_via_sms>:

void send_current_location_via_sms() {
 8007174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007176:	b0b9      	sub	sp, #228	; 0xe4
 8007178:	af02      	add	r7, sp, #8
	if (isSMSActive == 1) {
 800717a:	4be9      	ldr	r3, [pc, #932]	; (8007520 <send_current_location_via_sms+0x3ac>)
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d000      	beq.n	8007184 <send_current_location_via_sms+0x10>
 8007182:	e1c9      	b.n	8007518 <send_current_location_via_sms+0x3a4>
		//printf("sending message(current location)\n");
		// send_command("AT+CMGS=\"3352093997\"\n\r", 10, 6, 0, 0);
		char tempMsg[150];
		uint8_t speed = 0;
 8007184:	21d6      	movs	r1, #214	; 0xd6
 8007186:	187b      	adds	r3, r7, r1
 8007188:	2200      	movs	r2, #0
 800718a:	701a      	strb	r2, [r3, #0]
		uint32_t lat = 0, lon = 0;
 800718c:	2300      	movs	r3, #0
 800718e:	20d0      	movs	r0, #208	; 0xd0
 8007190:	183a      	adds	r2, r7, r0
 8007192:	6013      	str	r3, [r2, #0]
 8007194:	2300      	movs	r3, #0
 8007196:	24cc      	movs	r4, #204	; 0xcc
 8007198:	193a      	adds	r2, r7, r4
 800719a:	6013      	str	r3, [r2, #0]
		double tempFloat;
		double tempMin;
		uint8_t tempDeg;
		char buf[15];
		float latitude, longitude;
		lat = (gps_info[7] << 24) | (gps_info[8] << 16) | (gps_info[9] << 8)
 800719c:	4be1      	ldr	r3, [pc, #900]	; (8007524 <send_current_location_via_sms+0x3b0>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	3307      	adds	r3, #7
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	061a      	lsls	r2, r3, #24
 80071a6:	4bdf      	ldr	r3, [pc, #892]	; (8007524 <send_current_location_via_sms+0x3b0>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3308      	adds	r3, #8
 80071ac:	781b      	ldrb	r3, [r3, #0]
 80071ae:	041b      	lsls	r3, r3, #16
 80071b0:	431a      	orrs	r2, r3
 80071b2:	4bdc      	ldr	r3, [pc, #880]	; (8007524 <send_current_location_via_sms+0x3b0>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	3309      	adds	r3, #9
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	021b      	lsls	r3, r3, #8
 80071bc:	431a      	orrs	r2, r3
		| gps_info[10];
 80071be:	4bd9      	ldr	r3, [pc, #868]	; (8007524 <send_current_location_via_sms+0x3b0>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	330a      	adds	r3, #10
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	4313      	orrs	r3, r2
		lat = (gps_info[7] << 24) | (gps_info[8] << 16) | (gps_info[9] << 8)
 80071c8:	183a      	adds	r2, r7, r0
 80071ca:	6013      	str	r3, [r2, #0]
		lon = (gps_info[11] << 24) | (gps_info[12] << 16) | (gps_info[13] << 8)
 80071cc:	4bd5      	ldr	r3, [pc, #852]	; (8007524 <send_current_location_via_sms+0x3b0>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	330b      	adds	r3, #11
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	061a      	lsls	r2, r3, #24
 80071d6:	4bd3      	ldr	r3, [pc, #844]	; (8007524 <send_current_location_via_sms+0x3b0>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	330c      	adds	r3, #12
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	041b      	lsls	r3, r3, #16
 80071e0:	431a      	orrs	r2, r3
 80071e2:	4bd0      	ldr	r3, [pc, #832]	; (8007524 <send_current_location_via_sms+0x3b0>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	330d      	adds	r3, #13
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	021b      	lsls	r3, r3, #8
 80071ec:	431a      	orrs	r2, r3
		| gps_info[14];
 80071ee:	4bcd      	ldr	r3, [pc, #820]	; (8007524 <send_current_location_via_sms+0x3b0>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	330e      	adds	r3, #14
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	4313      	orrs	r3, r2
		lon = (gps_info[11] << 24) | (gps_info[12] << 16) | (gps_info[13] << 8)
 80071f8:	193a      	adds	r2, r7, r4
 80071fa:	6013      	str	r3, [r2, #0]
		speed = gps_info[15];
 80071fc:	4bc9      	ldr	r3, [pc, #804]	; (8007524 <send_current_location_via_sms+0x3b0>)
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	187b      	adds	r3, r7, r1
 8007202:	7bd2      	ldrb	r2, [r2, #15]
 8007204:	701a      	strb	r2, [r3, #0]
		tempFloat = lat / 30000.0;
 8007206:	183a      	adds	r2, r7, r0
 8007208:	6810      	ldr	r0, [r2, #0]
 800720a:	f7fb fa8f 	bl	800272c <__aeabi_ui2d>
 800720e:	2200      	movs	r2, #0
 8007210:	4bc5      	ldr	r3, [pc, #788]	; (8007528 <send_current_location_via_sms+0x3b4>)
 8007212:	f7fa f807 	bl	8001224 <__aeabi_ddiv>
 8007216:	0002      	movs	r2, r0
 8007218:	000b      	movs	r3, r1
 800721a:	24c0      	movs	r4, #192	; 0xc0
 800721c:	1938      	adds	r0, r7, r4
 800721e:	6002      	str	r2, [r0, #0]
 8007220:	6043      	str	r3, [r0, #4]
		tempDeg = (int) tempFloat / 60;
 8007222:	193a      	adds	r2, r7, r4
 8007224:	6810      	ldr	r0, [r2, #0]
 8007226:	6851      	ldr	r1, [r2, #4]
 8007228:	f7fb fa1a 	bl	8002660 <__aeabi_d2iz>
 800722c:	0003      	movs	r3, r0
 800722e:	213c      	movs	r1, #60	; 0x3c
 8007230:	0018      	movs	r0, r3
 8007232:	f7f9 f815 	bl	8000260 <__divsi3>
 8007236:	0003      	movs	r3, r0
 8007238:	001a      	movs	r2, r3
 800723a:	26bf      	movs	r6, #191	; 0xbf
 800723c:	19bb      	adds	r3, r7, r6
 800723e:	701a      	strb	r2, [r3, #0]
		tempMin = (int) tempFloat % 60;
 8007240:	193a      	adds	r2, r7, r4
 8007242:	6810      	ldr	r0, [r2, #0]
 8007244:	6851      	ldr	r1, [r2, #4]
 8007246:	f7fb fa0b 	bl	8002660 <__aeabi_d2iz>
 800724a:	0003      	movs	r3, r0
 800724c:	213c      	movs	r1, #60	; 0x3c
 800724e:	0018      	movs	r0, r3
 8007250:	f7f9 f8ec 	bl	800042c <__aeabi_idivmod>
 8007254:	000b      	movs	r3, r1
 8007256:	0018      	movs	r0, r3
 8007258:	f7fb fa38 	bl	80026cc <__aeabi_i2d>
 800725c:	0002      	movs	r2, r0
 800725e:	000b      	movs	r3, r1
 8007260:	25b0      	movs	r5, #176	; 0xb0
 8007262:	1978      	adds	r0, r7, r5
 8007264:	6002      	str	r2, [r0, #0]
 8007266:	6043      	str	r3, [r0, #4]
		tempFloat = tempFloat - (int) tempFloat;
 8007268:	193a      	adds	r2, r7, r4
 800726a:	6810      	ldr	r0, [r2, #0]
 800726c:	6851      	ldr	r1, [r2, #4]
 800726e:	f7fb f9f7 	bl	8002660 <__aeabi_d2iz>
 8007272:	0003      	movs	r3, r0
 8007274:	0018      	movs	r0, r3
 8007276:	f7fb fa29 	bl	80026cc <__aeabi_i2d>
 800727a:	0002      	movs	r2, r0
 800727c:	000b      	movs	r3, r1
 800727e:	1938      	adds	r0, r7, r4
 8007280:	6841      	ldr	r1, [r0, #4]
 8007282:	6800      	ldr	r0, [r0, #0]
 8007284:	f7fa fe3c 	bl	8001f00 <__aeabi_dsub>
 8007288:	0002      	movs	r2, r0
 800728a:	000b      	movs	r3, r1
 800728c:	1938      	adds	r0, r7, r4
 800728e:	6002      	str	r2, [r0, #0]
 8007290:	6043      	str	r3, [r0, #4]
		tempMin = tempMin + tempFloat;
 8007292:	193a      	adds	r2, r7, r4
 8007294:	6853      	ldr	r3, [r2, #4]
 8007296:	6812      	ldr	r2, [r2, #0]
 8007298:	1978      	adds	r0, r7, r5
 800729a:	6841      	ldr	r1, [r0, #4]
 800729c:	6800      	ldr	r0, [r0, #0]
 800729e:	f7f9 fc85 	bl	8000bac <__aeabi_dadd>
 80072a2:	0002      	movs	r2, r0
 80072a4:	000b      	movs	r3, r1
 80072a6:	1978      	adds	r0, r7, r5
 80072a8:	6002      	str	r2, [r0, #0]
 80072aa:	6043      	str	r3, [r0, #4]
		latitude = tempMin / 60.0;
 80072ac:	2200      	movs	r2, #0
 80072ae:	4b9f      	ldr	r3, [pc, #636]	; (800752c <send_current_location_via_sms+0x3b8>)
 80072b0:	1978      	adds	r0, r7, r5
 80072b2:	6841      	ldr	r1, [r0, #4]
 80072b4:	6800      	ldr	r0, [r0, #0]
 80072b6:	f7f9 ffb5 	bl	8001224 <__aeabi_ddiv>
 80072ba:	0002      	movs	r2, r0
 80072bc:	000b      	movs	r3, r1
 80072be:	0010      	movs	r0, r2
 80072c0:	0019      	movs	r1, r3
 80072c2:	f7fb faa1 	bl	8002808 <__aeabi_d2f>
 80072c6:	1c03      	adds	r3, r0, #0
 80072c8:	22ac      	movs	r2, #172	; 0xac
 80072ca:	18b8      	adds	r0, r7, r2
 80072cc:	6003      	str	r3, [r0, #0]
		latitude += tempDeg;
 80072ce:	19bb      	adds	r3, r7, r6
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	0018      	movs	r0, r3
 80072d4:	f7f9 fc1c 	bl	8000b10 <__aeabi_i2f>
 80072d8:	1c03      	adds	r3, r0, #0
 80072da:	1c19      	adds	r1, r3, #0
 80072dc:	22ac      	movs	r2, #172	; 0xac
 80072de:	18b8      	adds	r0, r7, r2
 80072e0:	6800      	ldr	r0, [r0, #0]
 80072e2:	f7f9 f991 	bl	8000608 <__aeabi_fadd>
 80072e6:	1c03      	adds	r3, r0, #0
 80072e8:	22ac      	movs	r2, #172	; 0xac
 80072ea:	18b8      	adds	r0, r7, r2
 80072ec:	6003      	str	r3, [r0, #0]
		tempFloat = lon / 30000.0;
 80072ee:	23cc      	movs	r3, #204	; 0xcc
 80072f0:	18fb      	adds	r3, r7, r3
 80072f2:	6818      	ldr	r0, [r3, #0]
 80072f4:	f7fb fa1a 	bl	800272c <__aeabi_ui2d>
 80072f8:	2200      	movs	r2, #0
 80072fa:	4b8b      	ldr	r3, [pc, #556]	; (8007528 <send_current_location_via_sms+0x3b4>)
 80072fc:	f7f9 ff92 	bl	8001224 <__aeabi_ddiv>
 8007300:	0002      	movs	r2, r0
 8007302:	000b      	movs	r3, r1
 8007304:	1938      	adds	r0, r7, r4
 8007306:	6002      	str	r2, [r0, #0]
 8007308:	6043      	str	r3, [r0, #4]
		tempDeg = (int) tempFloat / 60;
 800730a:	193b      	adds	r3, r7, r4
 800730c:	6818      	ldr	r0, [r3, #0]
 800730e:	6859      	ldr	r1, [r3, #4]
 8007310:	f7fb f9a6 	bl	8002660 <__aeabi_d2iz>
 8007314:	0003      	movs	r3, r0
 8007316:	213c      	movs	r1, #60	; 0x3c
 8007318:	0018      	movs	r0, r3
 800731a:	f7f8 ffa1 	bl	8000260 <__divsi3>
 800731e:	0003      	movs	r3, r0
 8007320:	001a      	movs	r2, r3
 8007322:	19bb      	adds	r3, r7, r6
 8007324:	701a      	strb	r2, [r3, #0]
		tempMin = (int) tempFloat % 60;
 8007326:	193b      	adds	r3, r7, r4
 8007328:	6818      	ldr	r0, [r3, #0]
 800732a:	6859      	ldr	r1, [r3, #4]
 800732c:	f7fb f998 	bl	8002660 <__aeabi_d2iz>
 8007330:	0003      	movs	r3, r0
 8007332:	213c      	movs	r1, #60	; 0x3c
 8007334:	0018      	movs	r0, r3
 8007336:	f7f9 f879 	bl	800042c <__aeabi_idivmod>
 800733a:	000b      	movs	r3, r1
 800733c:	0018      	movs	r0, r3
 800733e:	f7fb f9c5 	bl	80026cc <__aeabi_i2d>
 8007342:	0002      	movs	r2, r0
 8007344:	000b      	movs	r3, r1
 8007346:	1978      	adds	r0, r7, r5
 8007348:	6002      	str	r2, [r0, #0]
 800734a:	6043      	str	r3, [r0, #4]
		tempFloat = tempFloat - (int) tempFloat;
 800734c:	193b      	adds	r3, r7, r4
 800734e:	6818      	ldr	r0, [r3, #0]
 8007350:	6859      	ldr	r1, [r3, #4]
 8007352:	f7fb f985 	bl	8002660 <__aeabi_d2iz>
 8007356:	0003      	movs	r3, r0
 8007358:	0018      	movs	r0, r3
 800735a:	f7fb f9b7 	bl	80026cc <__aeabi_i2d>
 800735e:	0002      	movs	r2, r0
 8007360:	000b      	movs	r3, r1
 8007362:	1938      	adds	r0, r7, r4
 8007364:	6841      	ldr	r1, [r0, #4]
 8007366:	6800      	ldr	r0, [r0, #0]
 8007368:	f7fa fdca 	bl	8001f00 <__aeabi_dsub>
 800736c:	0002      	movs	r2, r0
 800736e:	000b      	movs	r3, r1
 8007370:	1938      	adds	r0, r7, r4
 8007372:	6002      	str	r2, [r0, #0]
 8007374:	6043      	str	r3, [r0, #4]
		tempMin = tempMin + tempFloat;
 8007376:	193b      	adds	r3, r7, r4
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	1978      	adds	r0, r7, r5
 800737e:	6841      	ldr	r1, [r0, #4]
 8007380:	6800      	ldr	r0, [r0, #0]
 8007382:	f7f9 fc13 	bl	8000bac <__aeabi_dadd>
 8007386:	0002      	movs	r2, r0
 8007388:	000b      	movs	r3, r1
 800738a:	1978      	adds	r0, r7, r5
 800738c:	6002      	str	r2, [r0, #0]
 800738e:	6043      	str	r3, [r0, #4]
		longitude = tempMin / 60.0;
 8007390:	2200      	movs	r2, #0
 8007392:	4b66      	ldr	r3, [pc, #408]	; (800752c <send_current_location_via_sms+0x3b8>)
 8007394:	1978      	adds	r0, r7, r5
 8007396:	6841      	ldr	r1, [r0, #4]
 8007398:	6800      	ldr	r0, [r0, #0]
 800739a:	f7f9 ff43 	bl	8001224 <__aeabi_ddiv>
 800739e:	0002      	movs	r2, r0
 80073a0:	000b      	movs	r3, r1
 80073a2:	0010      	movs	r0, r2
 80073a4:	0019      	movs	r1, r3
 80073a6:	f7fb fa2f 	bl	8002808 <__aeabi_d2f>
 80073aa:	1c03      	adds	r3, r0, #0
 80073ac:	25a8      	movs	r5, #168	; 0xa8
 80073ae:	1978      	adds	r0, r7, r5
 80073b0:	6003      	str	r3, [r0, #0]
		longitude += tempDeg;
 80073b2:	19bb      	adds	r3, r7, r6
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	0018      	movs	r0, r3
 80073b8:	f7f9 fbaa 	bl	8000b10 <__aeabi_i2f>
 80073bc:	1c03      	adds	r3, r0, #0
 80073be:	1c19      	adds	r1, r3, #0
 80073c0:	197b      	adds	r3, r7, r5
 80073c2:	6818      	ldr	r0, [r3, #0]
 80073c4:	f7f9 f920 	bl	8000608 <__aeabi_fadd>
 80073c8:	1c03      	adds	r3, r0, #0
 80073ca:	1978      	adds	r0, r7, r5
 80073cc:	6003      	str	r3, [r0, #0]
		memset(tempMsg, 0, sizeof(tempMsg));
 80073ce:	003b      	movs	r3, r7
 80073d0:	2296      	movs	r2, #150	; 0x96
 80073d2:	2100      	movs	r1, #0
 80073d4:	0018      	movs	r0, r3
 80073d6:	f006 ffe6 	bl	800e3a6 <memset>
		memset(buf, 0, sizeof(buf));
 80073da:	2498      	movs	r4, #152	; 0x98
 80073dc:	193b      	adds	r3, r7, r4
 80073de:	220f      	movs	r2, #15
 80073e0:	2100      	movs	r1, #0
 80073e2:	0018      	movs	r0, r3
 80073e4:	f006 ffdf 	bl	800e3a6 <memset>
		gcvt(latitude, 8, buf);
 80073e8:	22ac      	movs	r2, #172	; 0xac
 80073ea:	18bb      	adds	r3, r7, r2
 80073ec:	6818      	ldr	r0, [r3, #0]
 80073ee:	f7fb f9c3 	bl	8002778 <__aeabi_f2d>
 80073f2:	193b      	adds	r3, r7, r4
 80073f4:	2208      	movs	r2, #8
 80073f6:	f006 ff7d 	bl	800e2f4 <gcvt>
		strcat(tempMsg,"AT+CMGS=\"");
 80073fa:	003b      	movs	r3, r7
 80073fc:	0018      	movs	r0, r3
 80073fe:	f7f8 fe89 	bl	8000114 <strlen>
 8007402:	0003      	movs	r3, r0
 8007404:	001a      	movs	r2, r3
 8007406:	003b      	movs	r3, r7
 8007408:	189a      	adds	r2, r3, r2
 800740a:	4b49      	ldr	r3, [pc, #292]	; (8007530 <send_current_location_via_sms+0x3bc>)
 800740c:	0010      	movs	r0, r2
 800740e:	0019      	movs	r1, r3
 8007410:	230a      	movs	r3, #10
 8007412:	001a      	movs	r2, r3
 8007414:	f006 ffbe 	bl	800e394 <memcpy>
		strcat(tempMsg,validSender);
 8007418:	4a46      	ldr	r2, [pc, #280]	; (8007534 <send_current_location_via_sms+0x3c0>)
 800741a:	003b      	movs	r3, r7
 800741c:	0011      	movs	r1, r2
 800741e:	0018      	movs	r0, r3
 8007420:	f006 ffea 	bl	800e3f8 <strcat>
		strcat(tempMsg,"\"\r");
 8007424:	003b      	movs	r3, r7
 8007426:	0018      	movs	r0, r3
 8007428:	f7f8 fe74 	bl	8000114 <strlen>
 800742c:	0003      	movs	r3, r0
 800742e:	001a      	movs	r2, r3
 8007430:	003b      	movs	r3, r7
 8007432:	189a      	adds	r2, r3, r2
 8007434:	4b40      	ldr	r3, [pc, #256]	; (8007538 <send_current_location_via_sms+0x3c4>)
 8007436:	0010      	movs	r0, r2
 8007438:	0019      	movs	r1, r3
 800743a:	2303      	movs	r3, #3
 800743c:	001a      	movs	r2, r3
 800743e:	f006 ffa9 	bl	800e394 <memcpy>
//		strcat(tempMsg, "AT+CMGS=\"3322336979\"\r");
		strcat(tempMsg, buf);
 8007442:	193a      	adds	r2, r7, r4
 8007444:	003b      	movs	r3, r7
 8007446:	0011      	movs	r1, r2
 8007448:	0018      	movs	r0, r3
 800744a:	f006 ffd5 	bl	800e3f8 <strcat>
		memset(buf, 0, sizeof(buf));
 800744e:	193b      	adds	r3, r7, r4
 8007450:	220f      	movs	r2, #15
 8007452:	2100      	movs	r1, #0
 8007454:	0018      	movs	r0, r3
 8007456:	f006 ffa6 	bl	800e3a6 <memset>
		gcvt(longitude, 8, buf);
 800745a:	197b      	adds	r3, r7, r5
 800745c:	6818      	ldr	r0, [r3, #0]
 800745e:	f7fb f98b 	bl	8002778 <__aeabi_f2d>
 8007462:	193b      	adds	r3, r7, r4
 8007464:	2208      	movs	r2, #8
 8007466:	f006 ff45 	bl	800e2f4 <gcvt>
		strcat(tempMsg, ",");
 800746a:	003b      	movs	r3, r7
 800746c:	0018      	movs	r0, r3
 800746e:	f7f8 fe51 	bl	8000114 <strlen>
 8007472:	0003      	movs	r3, r0
 8007474:	001a      	movs	r2, r3
 8007476:	003b      	movs	r3, r7
 8007478:	189a      	adds	r2, r3, r2
 800747a:	4b30      	ldr	r3, [pc, #192]	; (800753c <send_current_location_via_sms+0x3c8>)
 800747c:	0010      	movs	r0, r2
 800747e:	0019      	movs	r1, r3
 8007480:	2302      	movs	r3, #2
 8007482:	001a      	movs	r2, r3
 8007484:	f006 ff86 	bl	800e394 <memcpy>
		strcat(tempMsg, buf);
 8007488:	193a      	adds	r2, r7, r4
 800748a:	003b      	movs	r3, r7
 800748c:	0011      	movs	r1, r2
 800748e:	0018      	movs	r0, r3
 8007490:	f006 ffb2 	bl	800e3f8 <strcat>
		strcat(tempMsg, ",");
 8007494:	003b      	movs	r3, r7
 8007496:	0018      	movs	r0, r3
 8007498:	f7f8 fe3c 	bl	8000114 <strlen>
 800749c:	0003      	movs	r3, r0
 800749e:	001a      	movs	r2, r3
 80074a0:	003b      	movs	r3, r7
 80074a2:	189a      	adds	r2, r3, r2
 80074a4:	4b25      	ldr	r3, [pc, #148]	; (800753c <send_current_location_via_sms+0x3c8>)
 80074a6:	0010      	movs	r0, r2
 80074a8:	0019      	movs	r1, r3
 80074aa:	2302      	movs	r3, #2
 80074ac:	001a      	movs	r2, r3
 80074ae:	f006 ff71 	bl	800e394 <memcpy>
		memset(buf, 0, sizeof(buf));
 80074b2:	193b      	adds	r3, r7, r4
 80074b4:	220f      	movs	r2, #15
 80074b6:	2100      	movs	r1, #0
 80074b8:	0018      	movs	r0, r3
 80074ba:	f006 ff74 	bl	800e3a6 <memset>
		int2string(speed, buf);
 80074be:	21d6      	movs	r1, #214	; 0xd6
 80074c0:	187b      	adds	r3, r7, r1
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	193a      	adds	r2, r7, r4
 80074c6:	0011      	movs	r1, r2
 80074c8:	0018      	movs	r0, r3
 80074ca:	f000 fa69 	bl	80079a0 <int2string>
		strcat(tempMsg, buf);
 80074ce:	193a      	adds	r2, r7, r4
 80074d0:	003b      	movs	r3, r7
 80074d2:	0011      	movs	r1, r2
 80074d4:	0018      	movs	r0, r3
 80074d6:	f006 ff8f 	bl	800e3f8 <strcat>
		uint8_t tempCount = 0;
 80074da:	23d7      	movs	r3, #215	; 0xd7
 80074dc:	18fb      	adds	r3, r7, r3
 80074de:	2200      	movs	r2, #0
 80074e0:	701a      	strb	r2, [r3, #0]

		//todo replace while with for loop
		while (tempMsg[tempCount] != NULL) {
 80074e2:	e005      	b.n	80074f0 <send_current_location_via_sms+0x37c>
			tempCount++;
 80074e4:	21d7      	movs	r1, #215	; 0xd7
 80074e6:	187b      	adds	r3, r7, r1
 80074e8:	781a      	ldrb	r2, [r3, #0]
 80074ea:	187b      	adds	r3, r7, r1
 80074ec:	3201      	adds	r2, #1
 80074ee:	701a      	strb	r2, [r3, #0]
		while (tempMsg[tempCount] != NULL) {
 80074f0:	21d7      	movs	r1, #215	; 0xd7
 80074f2:	187b      	adds	r3, r7, r1
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	003a      	movs	r2, r7
 80074f8:	5cd3      	ldrb	r3, [r2, r3]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d1f2      	bne.n	80074e4 <send_current_location_via_sms+0x370>
		}

		tempMsg[tempCount] = 26;
 80074fe:	187b      	adds	r3, r7, r1
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	003a      	movs	r2, r7
 8007504:	211a      	movs	r1, #26
 8007506:	54d1      	strb	r1, [r2, r3]
		//printf("--Sending message to mobile \n");

		send_command(tempMsg, 12005, 7, 0, 0);
 8007508:	490d      	ldr	r1, [pc, #52]	; (8007540 <send_current_location_via_sms+0x3cc>)
 800750a:	0038      	movs	r0, r7
 800750c:	2300      	movs	r3, #0
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	2300      	movs	r3, #0
 8007512:	2207      	movs	r2, #7
 8007514:	f7fe fe44 	bl	80061a0 <send_command>

		// char tecMsg[] = {'A','T','+','C','M','G','S','=','\"','3','3','2','2','3','3','6','9','7','9','\"','\r','h','e','l','l','o',26,0};

		//    send_command(tecMsg, 12005, 7, 0, 0);
	}
}
 8007518:	46c0      	nop			; (mov r8, r8)
 800751a:	46bd      	mov	sp, r7
 800751c:	b037      	add	sp, #220	; 0xdc
 800751e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007520:	200006e0 	.word	0x200006e0
 8007524:	20000024 	.word	0x20000024
 8007528:	40dd4c00 	.word	0x40dd4c00
 800752c:	404e0000 	.word	0x404e0000
 8007530:	08012a1c 	.word	0x08012a1c
 8007534:	20000004 	.word	0x20000004
 8007538:	08012a28 	.word	0x08012a28
 800753c:	08012a2c 	.word	0x08012a2c
 8007540:	00002ee5 	.word	0x00002ee5

08007544 <send_alarm_packet_via_sms>:


void send_alarm_packet_via_sms(){
 8007544:	b5b0      	push	{r4, r5, r7, lr}
 8007546:	b0a2      	sub	sp, #136	; 0x88
 8007548:	af02      	add	r7, sp, #8
	if(isSMSActive==1){
 800754a:	4b59      	ldr	r3, [pc, #356]	; (80076b0 <send_alarm_packet_via_sms+0x16c>)
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	2b01      	cmp	r3, #1
 8007550:	d000      	beq.n	8007554 <send_alarm_packet_via_sms+0x10>
 8007552:	e0a9      	b.n	80076a8 <send_alarm_packet_via_sms+0x164>
		uint8_t tempalarm[23];
		memset(tempalarm, 0, sizeof(tempalarm));
 8007554:	2364      	movs	r3, #100	; 0x64
 8007556:	18fb      	adds	r3, r7, r3
 8007558:	2217      	movs	r2, #23
 800755a:	2100      	movs	r1, #0
 800755c:	0018      	movs	r0, r3
 800755e:	f006 ff22 	bl	800e3a6 <memset>
		create_status_info();
 8007562:	f7ff fc4f 	bl	8006e04 <create_status_info>
		char temMsg[100];
		uint8_t n = 21;
 8007566:	237f      	movs	r3, #127	; 0x7f
 8007568:	18fb      	adds	r3, r7, r3
 800756a:	2215      	movs	r2, #21
 800756c:	701a      	strb	r2, [r3, #0]
		uint8_t tempCt = 0;
 800756e:	237e      	movs	r3, #126	; 0x7e
 8007570:	18fb      	adds	r3, r7, r3
 8007572:	2200      	movs	r2, #0
 8007574:	701a      	strb	r2, [r3, #0]
		memset(temMsg, 0, sizeof(temMsg));
 8007576:	003b      	movs	r3, r7
 8007578:	2264      	movs	r2, #100	; 0x64
 800757a:	2100      	movs	r1, #0
 800757c:	0018      	movs	r0, r3
 800757e:	f006 ff12 	bl	800e3a6 <memset>
		strcat(temMsg,"AT+CMGS=\"");
 8007582:	003b      	movs	r3, r7
 8007584:	0018      	movs	r0, r3
 8007586:	f7f8 fdc5 	bl	8000114 <strlen>
 800758a:	0003      	movs	r3, r0
 800758c:	001a      	movs	r2, r3
 800758e:	003b      	movs	r3, r7
 8007590:	189a      	adds	r2, r3, r2
 8007592:	4b48      	ldr	r3, [pc, #288]	; (80076b4 <send_alarm_packet_via_sms+0x170>)
 8007594:	0010      	movs	r0, r2
 8007596:	0019      	movs	r1, r3
 8007598:	230a      	movs	r3, #10
 800759a:	001a      	movs	r2, r3
 800759c:	f006 fefa 	bl	800e394 <memcpy>
		strcat(temMsg,validSender);
 80075a0:	4a45      	ldr	r2, [pc, #276]	; (80076b8 <send_alarm_packet_via_sms+0x174>)
 80075a2:	003b      	movs	r3, r7
 80075a4:	0011      	movs	r1, r2
 80075a6:	0018      	movs	r0, r3
 80075a8:	f006 ff26 	bl	800e3f8 <strcat>
		strcat(temMsg,"\"\r");
 80075ac:	003b      	movs	r3, r7
 80075ae:	0018      	movs	r0, r3
 80075b0:	f7f8 fdb0 	bl	8000114 <strlen>
 80075b4:	0003      	movs	r3, r0
 80075b6:	001a      	movs	r2, r3
 80075b8:	003b      	movs	r3, r7
 80075ba:	189a      	adds	r2, r3, r2
 80075bc:	4b3f      	ldr	r3, [pc, #252]	; (80076bc <send_alarm_packet_via_sms+0x178>)
 80075be:	0010      	movs	r0, r2
 80075c0:	0019      	movs	r1, r3
 80075c2:	2303      	movs	r3, #3
 80075c4:	001a      	movs	r2, r3
 80075c6:	f006 fee5 	bl	800e394 <memcpy>
		create_status_info();
 80075ca:	f7ff fc1b 	bl	8006e04 <create_status_info>
		for (uint8_t y = 0; y < 18; y++) {
 80075ce:	237d      	movs	r3, #125	; 0x7d
 80075d0:	18fb      	adds	r3, r7, r3
 80075d2:	2200      	movs	r2, #0
 80075d4:	701a      	strb	r2, [r3, #0]
 80075d6:	e010      	b.n	80075fa <send_alarm_packet_via_sms+0xb6>
			tempalarm[y]  = gps_info[y];
 80075d8:	4b39      	ldr	r3, [pc, #228]	; (80076c0 <send_alarm_packet_via_sms+0x17c>)
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	207d      	movs	r0, #125	; 0x7d
 80075de:	183b      	adds	r3, r7, r0
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	18d2      	adds	r2, r2, r3
 80075e4:	183b      	adds	r3, r7, r0
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	7811      	ldrb	r1, [r2, #0]
 80075ea:	2264      	movs	r2, #100	; 0x64
 80075ec:	18ba      	adds	r2, r7, r2
 80075ee:	54d1      	strb	r1, [r2, r3]
		for (uint8_t y = 0; y < 18; y++) {
 80075f0:	183b      	adds	r3, r7, r0
 80075f2:	781a      	ldrb	r2, [r3, #0]
 80075f4:	183b      	adds	r3, r7, r0
 80075f6:	3201      	adds	r2, #1
 80075f8:	701a      	strb	r2, [r3, #0]
 80075fa:	237d      	movs	r3, #125	; 0x7d
 80075fc:	18fb      	adds	r3, r7, r3
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	2b11      	cmp	r3, #17
 8007602:	d9e9      	bls.n	80075d8 <send_alarm_packet_via_sms+0x94>
		}
		tempalarm[18]=TermInfo;
 8007604:	4b2f      	ldr	r3, [pc, #188]	; (80076c4 <send_alarm_packet_via_sms+0x180>)
 8007606:	781a      	ldrb	r2, [r3, #0]
 8007608:	2164      	movs	r1, #100	; 0x64
 800760a:	187b      	adds	r3, r7, r1
 800760c:	749a      	strb	r2, [r3, #18]
		tempalarm[19]=VLvl;
 800760e:	4b2e      	ldr	r3, [pc, #184]	; (80076c8 <send_alarm_packet_via_sms+0x184>)
 8007610:	781a      	ldrb	r2, [r3, #0]
 8007612:	187b      	adds	r3, r7, r1
 8007614:	74da      	strb	r2, [r3, #19]
		tempalarm[20]=GSMSS;
 8007616:	4b2d      	ldr	r3, [pc, #180]	; (80076cc <send_alarm_packet_via_sms+0x188>)
 8007618:	781a      	ldrb	r2, [r3, #0]
 800761a:	187b      	adds	r3, r7, r1
 800761c:	751a      	strb	r2, [r3, #20]
		for (uint8_t y = 0; y < 21; y++) {
 800761e:	237c      	movs	r3, #124	; 0x7c
 8007620:	18fb      	adds	r3, r7, r3
 8007622:	2200      	movs	r2, #0
 8007624:	701a      	strb	r2, [r3, #0]
 8007626:	e01b      	b.n	8007660 <send_alarm_packet_via_sms+0x11c>
			n += sprintf(&temMsg[n], "%d", tempalarm[y]);
 8007628:	247f      	movs	r4, #127	; 0x7f
 800762a:	193b      	adds	r3, r7, r4
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	003a      	movs	r2, r7
 8007630:	18d0      	adds	r0, r2, r3
 8007632:	257c      	movs	r5, #124	; 0x7c
 8007634:	197b      	adds	r3, r7, r5
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	2264      	movs	r2, #100	; 0x64
 800763a:	18ba      	adds	r2, r7, r2
 800763c:	5cd3      	ldrb	r3, [r2, r3]
 800763e:	001a      	movs	r2, r3
 8007640:	4b23      	ldr	r3, [pc, #140]	; (80076d0 <send_alarm_packet_via_sms+0x18c>)
 8007642:	0019      	movs	r1, r3
 8007644:	f006 feb8 	bl	800e3b8 <siprintf>
 8007648:	0003      	movs	r3, r0
 800764a:	b2d9      	uxtb	r1, r3
 800764c:	193b      	adds	r3, r7, r4
 800764e:	193a      	adds	r2, r7, r4
 8007650:	7812      	ldrb	r2, [r2, #0]
 8007652:	188a      	adds	r2, r1, r2
 8007654:	701a      	strb	r2, [r3, #0]
		for (uint8_t y = 0; y < 21; y++) {
 8007656:	197b      	adds	r3, r7, r5
 8007658:	781a      	ldrb	r2, [r3, #0]
 800765a:	197b      	adds	r3, r7, r5
 800765c:	3201      	adds	r2, #1
 800765e:	701a      	strb	r2, [r3, #0]
 8007660:	237c      	movs	r3, #124	; 0x7c
 8007662:	18fb      	adds	r3, r7, r3
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	2b14      	cmp	r3, #20
 8007668:	d9de      	bls.n	8007628 <send_alarm_packet_via_sms+0xe4>
		}
		tempCt = 0;
 800766a:	237e      	movs	r3, #126	; 0x7e
 800766c:	18fb      	adds	r3, r7, r3
 800766e:	2200      	movs	r2, #0
 8007670:	701a      	strb	r2, [r3, #0]
		while (temMsg[tempCt] != NULL) {
 8007672:	e005      	b.n	8007680 <send_alarm_packet_via_sms+0x13c>
			tempCt++;
 8007674:	217e      	movs	r1, #126	; 0x7e
 8007676:	187b      	adds	r3, r7, r1
 8007678:	781a      	ldrb	r2, [r3, #0]
 800767a:	187b      	adds	r3, r7, r1
 800767c:	3201      	adds	r2, #1
 800767e:	701a      	strb	r2, [r3, #0]
		while (temMsg[tempCt] != NULL) {
 8007680:	217e      	movs	r1, #126	; 0x7e
 8007682:	187b      	adds	r3, r7, r1
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	003a      	movs	r2, r7
 8007688:	5cd3      	ldrb	r3, [r2, r3]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1f2      	bne.n	8007674 <send_alarm_packet_via_sms+0x130>
		}
		temMsg[tempCt] = 26;
 800768e:	187b      	adds	r3, r7, r1
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	003a      	movs	r2, r7
 8007694:	211a      	movs	r1, #26
 8007696:	54d1      	strb	r1, [r2, r3]
		send_command(temMsg, 12005, 7, 0, 0);
 8007698:	490e      	ldr	r1, [pc, #56]	; (80076d4 <send_alarm_packet_via_sms+0x190>)
 800769a:	0038      	movs	r0, r7
 800769c:	2300      	movs	r3, #0
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	2300      	movs	r3, #0
 80076a2:	2207      	movs	r2, #7
 80076a4:	f7fe fd7c 	bl	80061a0 <send_command>
	}
}
 80076a8:	46c0      	nop			; (mov r8, r8)
 80076aa:	46bd      	mov	sp, r7
 80076ac:	b020      	add	sp, #128	; 0x80
 80076ae:	bdb0      	pop	{r4, r5, r7, pc}
 80076b0:	200006e0 	.word	0x200006e0
 80076b4:	08012a1c 	.word	0x08012a1c
 80076b8:	20000004 	.word	0x20000004
 80076bc:	08012a28 	.word	0x08012a28
 80076c0:	20000024 	.word	0x20000024
 80076c4:	200006d8 	.word	0x200006d8
 80076c8:	200006da 	.word	0x200006da
 80076cc:	200006d9 	.word	0x200006d9
 80076d0:	08012a30 	.word	0x08012a30
 80076d4:	00002ee5 	.word	0x00002ee5

080076d8 <send_location_packet_via_sms>:

void send_location_packet_via_sms(){
 80076d8:	b5b0      	push	{r4, r5, r7, lr}
 80076da:	4c9e      	ldr	r4, [pc, #632]	; (8007954 <send_location_packet_via_sms+0x27c>)
 80076dc:	44a5      	add	sp, r4
 80076de:	af02      	add	r7, sp, #8
	if(isSMSActive==1){
 80076e0:	4b9d      	ldr	r3, [pc, #628]	; (8007958 <send_location_packet_via_sms+0x280>)
 80076e2:	781b      	ldrb	r3, [r3, #0]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d000      	beq.n	80076ea <send_location_packet_via_sms+0x12>
 80076e8:	e12e      	b.n	8007948 <send_location_packet_via_sms+0x270>
		msgCounter = 0;
 80076ea:	4b9c      	ldr	r3, [pc, #624]	; (800795c <send_location_packet_via_sms+0x284>)
 80076ec:	2200      	movs	r2, #0
 80076ee:	701a      	strb	r2, [r3, #0]
		uint8_t dataSize = 0;
 80076f0:	499b      	ldr	r1, [pc, #620]	; (8007960 <send_location_packet_via_sms+0x288>)
 80076f2:	187b      	adds	r3, r7, r1
 80076f4:	2200      	movs	r2, #0
 80076f6:	701a      	strb	r2, [r3, #0]
		dataSize = checkdatasize();
 80076f8:	187c      	adds	r4, r7, r1
 80076fa:	f7ff fa3b 	bl	8006b74 <checkdatasize>
 80076fe:	0003      	movs	r3, r0
 8007700:	7023      	strb	r3, [r4, #0]
		while (dataSize == 1 && msgCounter < msgCount) {
 8007702:	e115      	b.n	8007930 <send_location_packet_via_sms+0x258>
			stats = 6;
 8007704:	4b97      	ldr	r3, [pc, #604]	; (8007964 <send_location_packet_via_sms+0x28c>)
 8007706:	2206      	movs	r2, #6
 8007708:	701a      	strb	r2, [r3, #0]
			uint8_t loopCount = 0;
 800770a:	4b97      	ldr	r3, [pc, #604]	; (8007968 <send_location_packet_via_sms+0x290>)
 800770c:	18fb      	adds	r3, r7, r3
 800770e:	2200      	movs	r2, #0
 8007710:	701a      	strb	r2, [r3, #0]
			memset(bunchdata, 0, sizeof(bunchdata));
 8007712:	23a8      	movs	r3, #168	; 0xa8
 8007714:	009a      	lsls	r2, r3, #2
 8007716:	4b95      	ldr	r3, [pc, #596]	; (800796c <send_location_packet_via_sms+0x294>)
 8007718:	2100      	movs	r1, #0
 800771a:	0018      	movs	r0, r3
 800771c:	f006 fe43 	bl	800e3a6 <memset>
			//printf("--Sending AT+CREG?-- \n");
			send_command("AT+CREG?\r\n", 3, 3, 3, 1);
 8007720:	4893      	ldr	r0, [pc, #588]	; (8007970 <send_location_packet_via_sms+0x298>)
 8007722:	2301      	movs	r3, #1
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	2303      	movs	r3, #3
 8007728:	2203      	movs	r2, #3
 800772a:	2103      	movs	r1, #3
 800772c:	f7fe fd38 	bl	80061a0 <send_command>
			if (isReg == 1) {
 8007730:	4b90      	ldr	r3, [pc, #576]	; (8007974 <send_location_packet_via_sms+0x29c>)
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	2b01      	cmp	r3, #1
 8007736:	d000      	beq.n	800773a <send_location_packet_via_sms+0x62>
 8007738:	e105      	b.n	8007946 <send_location_packet_via_sms+0x26e>
				while (read_data_packet() == 1 && loopCount < smsBunch) {
 800773a:	e023      	b.n	8007784 <send_location_packet_via_sms+0xac>
					//printf("readed the data \n");
					for (uint8_t i = 0; i < 18; i++) {
 800773c:	4b8e      	ldr	r3, [pc, #568]	; (8007978 <send_location_packet_via_sms+0x2a0>)
 800773e:	18fb      	adds	r3, r7, r3
 8007740:	2200      	movs	r2, #0
 8007742:	701a      	strb	r2, [r3, #0]
 8007744:	e013      	b.n	800776e <send_location_packet_via_sms+0x96>
						bunchdata[loopCount][i] = readPacket[i];
 8007746:	4c8c      	ldr	r4, [pc, #560]	; (8007978 <send_location_packet_via_sms+0x2a0>)
 8007748:	193b      	adds	r3, r7, r4
 800774a:	7819      	ldrb	r1, [r3, #0]
 800774c:	4b86      	ldr	r3, [pc, #536]	; (8007968 <send_location_packet_via_sms+0x290>)
 800774e:	18fb      	adds	r3, r7, r3
 8007750:	781a      	ldrb	r2, [r3, #0]
 8007752:	193b      	adds	r3, r7, r4
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	4889      	ldr	r0, [pc, #548]	; (800797c <send_location_packet_via_sms+0x2a4>)
 8007758:	5c40      	ldrb	r0, [r0, r1]
 800775a:	4984      	ldr	r1, [pc, #528]	; (800796c <send_location_packet_via_sms+0x294>)
 800775c:	0152      	lsls	r2, r2, #5
 800775e:	188a      	adds	r2, r1, r2
 8007760:	1c01      	adds	r1, r0, #0
 8007762:	54d1      	strb	r1, [r2, r3]
					for (uint8_t i = 0; i < 18; i++) {
 8007764:	193b      	adds	r3, r7, r4
 8007766:	781a      	ldrb	r2, [r3, #0]
 8007768:	193b      	adds	r3, r7, r4
 800776a:	3201      	adds	r2, #1
 800776c:	701a      	strb	r2, [r3, #0]
 800776e:	4b82      	ldr	r3, [pc, #520]	; (8007978 <send_location_packet_via_sms+0x2a0>)
 8007770:	18fb      	adds	r3, r7, r3
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	2b11      	cmp	r3, #17
 8007776:	d9e6      	bls.n	8007746 <send_location_packet_via_sms+0x6e>
					}
					loopCount++;
 8007778:	497b      	ldr	r1, [pc, #492]	; (8007968 <send_location_packet_via_sms+0x290>)
 800777a:	187b      	adds	r3, r7, r1
 800777c:	781a      	ldrb	r2, [r3, #0]
 800777e:	187b      	adds	r3, r7, r1
 8007780:	3201      	adds	r2, #1
 8007782:	701a      	strb	r2, [r3, #0]
				while (read_data_packet() == 1 && loopCount < smsBunch) {
 8007784:	f7ff fac8 	bl	8006d18 <read_data_packet>
 8007788:	0003      	movs	r3, r0
 800778a:	2b01      	cmp	r3, #1
 800778c:	d104      	bne.n	8007798 <send_location_packet_via_sms+0xc0>
 800778e:	4b76      	ldr	r3, [pc, #472]	; (8007968 <send_location_packet_via_sms+0x290>)
 8007790:	18fb      	adds	r3, r7, r3
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	2b09      	cmp	r3, #9
 8007796:	d9d1      	bls.n	800773c <send_location_packet_via_sms+0x64>
				}
				char temMsg[1000];
				int n = 21;
 8007798:	2315      	movs	r3, #21
 800779a:	22fc      	movs	r2, #252	; 0xfc
 800779c:	0092      	lsls	r2, r2, #2
 800779e:	18ba      	adds	r2, r7, r2
 80077a0:	6013      	str	r3, [r2, #0]
				int tempCt = 0;
 80077a2:	2300      	movs	r3, #0
 80077a4:	22fb      	movs	r2, #251	; 0xfb
 80077a6:	0092      	lsls	r2, r2, #2
 80077a8:	18ba      	adds	r2, r7, r2
 80077aa:	6013      	str	r3, [r2, #0]
				memset(temMsg, 0, sizeof(temMsg));
 80077ac:	23fa      	movs	r3, #250	; 0xfa
 80077ae:	009a      	lsls	r2, r3, #2
 80077b0:	003b      	movs	r3, r7
 80077b2:	2100      	movs	r1, #0
 80077b4:	0018      	movs	r0, r3
 80077b6:	f006 fdf6 	bl	800e3a6 <memset>
				strcat(temMsg,"AT+CMGS=\"");
 80077ba:	003b      	movs	r3, r7
 80077bc:	0018      	movs	r0, r3
 80077be:	f7f8 fca9 	bl	8000114 <strlen>
 80077c2:	0003      	movs	r3, r0
 80077c4:	001a      	movs	r2, r3
 80077c6:	003b      	movs	r3, r7
 80077c8:	189a      	adds	r2, r3, r2
 80077ca:	4b6d      	ldr	r3, [pc, #436]	; (8007980 <send_location_packet_via_sms+0x2a8>)
 80077cc:	0010      	movs	r0, r2
 80077ce:	0019      	movs	r1, r3
 80077d0:	230a      	movs	r3, #10
 80077d2:	001a      	movs	r2, r3
 80077d4:	f006 fdde 	bl	800e394 <memcpy>
				strcat(temMsg,validSender);
 80077d8:	4a6a      	ldr	r2, [pc, #424]	; (8007984 <send_location_packet_via_sms+0x2ac>)
 80077da:	003b      	movs	r3, r7
 80077dc:	0011      	movs	r1, r2
 80077de:	0018      	movs	r0, r3
 80077e0:	f006 fe0a 	bl	800e3f8 <strcat>
				strcat(temMsg,"\"\r");
 80077e4:	003b      	movs	r3, r7
 80077e6:	0018      	movs	r0, r3
 80077e8:	f7f8 fc94 	bl	8000114 <strlen>
 80077ec:	0003      	movs	r3, r0
 80077ee:	001a      	movs	r2, r3
 80077f0:	003b      	movs	r3, r7
 80077f2:	189a      	adds	r2, r3, r2
 80077f4:	4b64      	ldr	r3, [pc, #400]	; (8007988 <send_location_packet_via_sms+0x2b0>)
 80077f6:	0010      	movs	r0, r2
 80077f8:	0019      	movs	r1, r3
 80077fa:	2303      	movs	r3, #3
 80077fc:	001a      	movs	r2, r3
 80077fe:	f006 fdc9 	bl	800e394 <memcpy>
	//			strcat(temMsg, "AT+CMGS=\"3322336979\"\r");
				// todo send 21 msg packet
				for (uint8_t i = 0; i < loopCount; i++) {
 8007802:	4b62      	ldr	r3, [pc, #392]	; (800798c <send_location_packet_via_sms+0x2b4>)
 8007804:	18fb      	adds	r3, r7, r3
 8007806:	2200      	movs	r2, #0
 8007808:	701a      	strb	r2, [r3, #0]
 800780a:	e053      	b.n	80078b4 <send_location_packet_via_sms+0x1dc>
					for (uint8_t y = 0; y < 18; y++) {
 800780c:	4b60      	ldr	r3, [pc, #384]	; (8007990 <send_location_packet_via_sms+0x2b8>)
 800780e:	18fb      	adds	r3, r7, r3
 8007810:	2200      	movs	r2, #0
 8007812:	701a      	strb	r2, [r3, #0]
 8007814:	e01f      	b.n	8007856 <send_location_packet_via_sms+0x17e>
						n += sprintf(&temMsg[n], "%d", bunchdata[i][y]);
 8007816:	003a      	movs	r2, r7
 8007818:	24fc      	movs	r4, #252	; 0xfc
 800781a:	00a4      	lsls	r4, r4, #2
 800781c:	193b      	adds	r3, r7, r4
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	18d0      	adds	r0, r2, r3
 8007822:	4b5a      	ldr	r3, [pc, #360]	; (800798c <send_location_packet_via_sms+0x2b4>)
 8007824:	18fb      	adds	r3, r7, r3
 8007826:	781a      	ldrb	r2, [r3, #0]
 8007828:	4d59      	ldr	r5, [pc, #356]	; (8007990 <send_location_packet_via_sms+0x2b8>)
 800782a:	197b      	adds	r3, r7, r5
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	494f      	ldr	r1, [pc, #316]	; (800796c <send_location_packet_via_sms+0x294>)
 8007830:	0152      	lsls	r2, r2, #5
 8007832:	188a      	adds	r2, r1, r2
 8007834:	5cd3      	ldrb	r3, [r2, r3]
 8007836:	001a      	movs	r2, r3
 8007838:	4b56      	ldr	r3, [pc, #344]	; (8007994 <send_location_packet_via_sms+0x2bc>)
 800783a:	0019      	movs	r1, r3
 800783c:	f006 fdbc 	bl	800e3b8 <siprintf>
 8007840:	0002      	movs	r2, r0
 8007842:	193b      	adds	r3, r7, r4
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	189b      	adds	r3, r3, r2
 8007848:	193a      	adds	r2, r7, r4
 800784a:	6013      	str	r3, [r2, #0]
					for (uint8_t y = 0; y < 18; y++) {
 800784c:	197b      	adds	r3, r7, r5
 800784e:	781a      	ldrb	r2, [r3, #0]
 8007850:	197b      	adds	r3, r7, r5
 8007852:	3201      	adds	r2, #1
 8007854:	701a      	strb	r2, [r3, #0]
 8007856:	4b4e      	ldr	r3, [pc, #312]	; (8007990 <send_location_packet_via_sms+0x2b8>)
 8007858:	18fb      	adds	r3, r7, r3
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	2b11      	cmp	r3, #17
 800785e:	d9da      	bls.n	8007816 <send_location_packet_via_sms+0x13e>
					}
					while (temMsg[tempCt] != NULL) {
 8007860:	e006      	b.n	8007870 <send_location_packet_via_sms+0x198>
						tempCt++;
 8007862:	22fb      	movs	r2, #251	; 0xfb
 8007864:	0092      	lsls	r2, r2, #2
 8007866:	18bb      	adds	r3, r7, r2
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	3301      	adds	r3, #1
 800786c:	18ba      	adds	r2, r7, r2
 800786e:	6013      	str	r3, [r2, #0]
					while (temMsg[tempCt] != NULL) {
 8007870:	4b49      	ldr	r3, [pc, #292]	; (8007998 <send_location_packet_via_sms+0x2c0>)
 8007872:	21fe      	movs	r1, #254	; 0xfe
 8007874:	0089      	lsls	r1, r1, #2
 8007876:	185b      	adds	r3, r3, r1
 8007878:	19da      	adds	r2, r3, r7
 800787a:	20fb      	movs	r0, #251	; 0xfb
 800787c:	0080      	lsls	r0, r0, #2
 800787e:	183b      	adds	r3, r7, r0
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	18d3      	adds	r3, r2, r3
 8007884:	781b      	ldrb	r3, [r3, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d1eb      	bne.n	8007862 <send_location_packet_via_sms+0x18a>
					}
					temMsg[tempCt] = ',';
 800788a:	4b43      	ldr	r3, [pc, #268]	; (8007998 <send_location_packet_via_sms+0x2c0>)
 800788c:	185b      	adds	r3, r3, r1
 800788e:	19da      	adds	r2, r3, r7
 8007890:	183b      	adds	r3, r7, r0
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	18d3      	adds	r3, r2, r3
 8007896:	222c      	movs	r2, #44	; 0x2c
 8007898:	701a      	strb	r2, [r3, #0]
					n++;
 800789a:	22fc      	movs	r2, #252	; 0xfc
 800789c:	0092      	lsls	r2, r2, #2
 800789e:	18bb      	adds	r3, r7, r2
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	3301      	adds	r3, #1
 80078a4:	18ba      	adds	r2, r7, r2
 80078a6:	6013      	str	r3, [r2, #0]
				for (uint8_t i = 0; i < loopCount; i++) {
 80078a8:	4938      	ldr	r1, [pc, #224]	; (800798c <send_location_packet_via_sms+0x2b4>)
 80078aa:	187b      	adds	r3, r7, r1
 80078ac:	781a      	ldrb	r2, [r3, #0]
 80078ae:	187b      	adds	r3, r7, r1
 80078b0:	3201      	adds	r2, #1
 80078b2:	701a      	strb	r2, [r3, #0]
 80078b4:	4b35      	ldr	r3, [pc, #212]	; (800798c <send_location_packet_via_sms+0x2b4>)
 80078b6:	18fa      	adds	r2, r7, r3
 80078b8:	4b2b      	ldr	r3, [pc, #172]	; (8007968 <send_location_packet_via_sms+0x290>)
 80078ba:	18fb      	adds	r3, r7, r3
 80078bc:	7812      	ldrb	r2, [r2, #0]
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d3a3      	bcc.n	800780c <send_location_packet_via_sms+0x134>
				}
				tempCt = 0;
 80078c4:	2300      	movs	r3, #0
 80078c6:	22fb      	movs	r2, #251	; 0xfb
 80078c8:	0092      	lsls	r2, r2, #2
 80078ca:	18ba      	adds	r2, r7, r2
 80078cc:	6013      	str	r3, [r2, #0]
				while (temMsg[tempCt] != NULL) {
 80078ce:	e006      	b.n	80078de <send_location_packet_via_sms+0x206>
					tempCt++;
 80078d0:	22fb      	movs	r2, #251	; 0xfb
 80078d2:	0092      	lsls	r2, r2, #2
 80078d4:	18bb      	adds	r3, r7, r2
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	3301      	adds	r3, #1
 80078da:	18ba      	adds	r2, r7, r2
 80078dc:	6013      	str	r3, [r2, #0]
				while (temMsg[tempCt] != NULL) {
 80078de:	4b2e      	ldr	r3, [pc, #184]	; (8007998 <send_location_packet_via_sms+0x2c0>)
 80078e0:	21fe      	movs	r1, #254	; 0xfe
 80078e2:	0089      	lsls	r1, r1, #2
 80078e4:	185b      	adds	r3, r3, r1
 80078e6:	19da      	adds	r2, r3, r7
 80078e8:	20fb      	movs	r0, #251	; 0xfb
 80078ea:	0080      	lsls	r0, r0, #2
 80078ec:	183b      	adds	r3, r7, r0
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	18d3      	adds	r3, r2, r3
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d1eb      	bne.n	80078d0 <send_location_packet_via_sms+0x1f8>
				}
				temMsg[tempCt] = 26;
 80078f8:	4b27      	ldr	r3, [pc, #156]	; (8007998 <send_location_packet_via_sms+0x2c0>)
 80078fa:	185b      	adds	r3, r3, r1
 80078fc:	19da      	adds	r2, r3, r7
 80078fe:	183b      	adds	r3, r7, r0
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	18d3      	adds	r3, r2, r3
 8007904:	221a      	movs	r2, #26
 8007906:	701a      	strb	r2, [r3, #0]
				send_command(temMsg, 12005, 7, 0, 0);
 8007908:	4924      	ldr	r1, [pc, #144]	; (800799c <send_location_packet_via_sms+0x2c4>)
 800790a:	0038      	movs	r0, r7
 800790c:	2300      	movs	r3, #0
 800790e:	9300      	str	r3, [sp, #0]
 8007910:	2300      	movs	r3, #0
 8007912:	2207      	movs	r2, #7
 8007914:	f7fe fc44 	bl	80061a0 <send_command>
				dataSize = checkdatasize();
 8007918:	4b11      	ldr	r3, [pc, #68]	; (8007960 <send_location_packet_via_sms+0x288>)
 800791a:	18fc      	adds	r4, r7, r3
 800791c:	f7ff f92a 	bl	8006b74 <checkdatasize>
 8007920:	0003      	movs	r3, r0
 8007922:	7023      	strb	r3, [r4, #0]
				msgCounter++;
 8007924:	4b0d      	ldr	r3, [pc, #52]	; (800795c <send_location_packet_via_sms+0x284>)
 8007926:	781b      	ldrb	r3, [r3, #0]
 8007928:	3301      	adds	r3, #1
 800792a:	b2da      	uxtb	r2, r3
 800792c:	4b0b      	ldr	r3, [pc, #44]	; (800795c <send_location_packet_via_sms+0x284>)
 800792e:	701a      	strb	r2, [r3, #0]
		while (dataSize == 1 && msgCounter < msgCount) {
 8007930:	4b0b      	ldr	r3, [pc, #44]	; (8007960 <send_location_packet_via_sms+0x288>)
 8007932:	18fb      	adds	r3, r7, r3
 8007934:	781b      	ldrb	r3, [r3, #0]
 8007936:	2b01      	cmp	r3, #1
 8007938:	d106      	bne.n	8007948 <send_location_packet_via_sms+0x270>
 800793a:	4b08      	ldr	r3, [pc, #32]	; (800795c <send_location_packet_via_sms+0x284>)
 800793c:	781b      	ldrb	r3, [r3, #0]
 800793e:	2b09      	cmp	r3, #9
 8007940:	d800      	bhi.n	8007944 <send_location_packet_via_sms+0x26c>
 8007942:	e6df      	b.n	8007704 <send_location_packet_via_sms+0x2c>
			} else {
				break;
			}
		}
	}
}
 8007944:	e000      	b.n	8007948 <send_location_packet_via_sms+0x270>
				break;
 8007946:	46c0      	nop			; (mov r8, r8)
}
 8007948:	46c0      	nop			; (mov r8, r8)
 800794a:	46bd      	mov	sp, r7
 800794c:	23fe      	movs	r3, #254	; 0xfe
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	449d      	add	sp, r3
 8007952:	bdb0      	pop	{r4, r5, r7, pc}
 8007954:	fffffc00 	.word	0xfffffc00
 8007958:	200006e0 	.word	0x200006e0
 800795c:	200006ed 	.word	0x200006ed
 8007960:	000003f7 	.word	0x000003f7
 8007964:	20000cbd 	.word	0x20000cbd
 8007968:	000003f6 	.word	0x000003f6
 800796c:	20000a14 	.word	0x20000a14
 8007970:	08012850 	.word	0x08012850
 8007974:	200009cd 	.word	0x200009cd
 8007978:	000003f5 	.word	0x000003f5
 800797c:	200009f4 	.word	0x200009f4
 8007980:	08012a1c 	.word	0x08012a1c
 8007984:	20000004 	.word	0x20000004
 8007988:	08012a28 	.word	0x08012a28
 800798c:	000003eb 	.word	0x000003eb
 8007990:	000003ea 	.word	0x000003ea
 8007994:	08012a30 	.word	0x08012a30
 8007998:	fffffc08 	.word	0xfffffc08
 800799c:	00002ee5 	.word	0x00002ee5

080079a0 <int2string>:
char* int2string(int num, char *str) {
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b082      	sub	sp, #8
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	6039      	str	r1, [r7, #0]
	if (str == NULL) {
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <int2string+0x14>
		return NULL;
 80079b0:	2300      	movs	r3, #0
 80079b2:	e006      	b.n	80079c2 <int2string+0x22>
	}
	sprintf(str, "%d", num);
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	4905      	ldr	r1, [pc, #20]	; (80079cc <int2string+0x2c>)
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	0018      	movs	r0, r3
 80079bc:	f006 fcfc 	bl	800e3b8 <siprintf>
	return str;
 80079c0:	683b      	ldr	r3, [r7, #0]
}
 80079c2:	0018      	movs	r0, r3
 80079c4:	46bd      	mov	sp, r7
 80079c6:	b002      	add	sp, #8
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	46c0      	nop			; (mov r8, r8)
 80079cc:	08012a30 	.word	0x08012a30

080079d0 <check_command_SERVER>:

void check_command_SERVER(char* command){
 80079d0:	b590      	push	{r4, r7, lr}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
		    //check for data integrity by counting commas.
		    //there must be 2 commas in total.
		    uint8_t commaPosition[2]={0,0};
 80079d8:	2308      	movs	r3, #8
 80079da:	18fb      	adds	r3, r7, r3
 80079dc:	2200      	movs	r2, #0
 80079de:	801a      	strh	r2, [r3, #0]
		    uint8_t totalCommas=0;
 80079e0:	230f      	movs	r3, #15
 80079e2:	18fb      	adds	r3, r7, r3
 80079e4:	2200      	movs	r2, #0
 80079e6:	701a      	strb	r2, [r3, #0]
		    for (uint8_t a=0;a<MAX_COMMAND_LEN;a++){
 80079e8:	230e      	movs	r3, #14
 80079ea:	18fb      	adds	r3, r7, r3
 80079ec:	2200      	movs	r2, #0
 80079ee:	701a      	strb	r2, [r3, #0]
 80079f0:	e01f      	b.n	8007a32 <check_command_SERVER+0x62>
		        if(command[a]==','){
 80079f2:	210e      	movs	r1, #14
 80079f4:	187b      	adds	r3, r7, r1
 80079f6:	781b      	ldrb	r3, [r3, #0]
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	18d3      	adds	r3, r2, r3
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	2b2c      	cmp	r3, #44	; 0x2c
 8007a00:	d111      	bne.n	8007a26 <check_command_SERVER+0x56>
		            if(totalCommas<2){
 8007a02:	220f      	movs	r2, #15
 8007a04:	18bb      	adds	r3, r7, r2
 8007a06:	781b      	ldrb	r3, [r3, #0]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d806      	bhi.n	8007a1a <check_command_SERVER+0x4a>
		                commaPosition[totalCommas]=a;
 8007a0c:	18bb      	adds	r3, r7, r2
 8007a0e:	781b      	ldrb	r3, [r3, #0]
 8007a10:	2208      	movs	r2, #8
 8007a12:	18ba      	adds	r2, r7, r2
 8007a14:	1879      	adds	r1, r7, r1
 8007a16:	7809      	ldrb	r1, [r1, #0]
 8007a18:	54d1      	strb	r1, [r2, r3]
		            }
		            totalCommas++;
 8007a1a:	210f      	movs	r1, #15
 8007a1c:	187b      	adds	r3, r7, r1
 8007a1e:	781a      	ldrb	r2, [r3, #0]
 8007a20:	187b      	adds	r3, r7, r1
 8007a22:	3201      	adds	r2, #1
 8007a24:	701a      	strb	r2, [r3, #0]
		    for (uint8_t a=0;a<MAX_COMMAND_LEN;a++){
 8007a26:	210e      	movs	r1, #14
 8007a28:	187b      	adds	r3, r7, r1
 8007a2a:	781a      	ldrb	r2, [r3, #0]
 8007a2c:	187b      	adds	r3, r7, r1
 8007a2e:	3201      	adds	r2, #1
 8007a30:	701a      	strb	r2, [r3, #0]
 8007a32:	230e      	movs	r3, #14
 8007a34:	18fb      	adds	r3, r7, r3
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	2b31      	cmp	r3, #49	; 0x31
 8007a3a:	d9da      	bls.n	80079f2 <check_command_SERVER+0x22>
		        }
		    }
		    if(totalCommas ==2 && commaPosition[0] == 6 ){
 8007a3c:	230f      	movs	r3, #15
 8007a3e:	18fb      	adds	r3, r7, r3
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d161      	bne.n	8007b0a <check_command_SERVER+0x13a>
 8007a46:	2408      	movs	r4, #8
 8007a48:	193b      	adds	r3, r7, r4
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	2b06      	cmp	r3, #6
 8007a4e:	d15c      	bne.n	8007b0a <check_command_SERVER+0x13a>
		        //two commas found, and first one is on 6th index.
		        //data is good.
		    	memset(portAdd,0,sizeof(portAdd));
 8007a50:	4b30      	ldr	r3, [pc, #192]	; (8007b14 <check_command_SERVER+0x144>)
 8007a52:	2206      	movs	r2, #6
 8007a54:	2100      	movs	r1, #0
 8007a56:	0018      	movs	r0, r3
 8007a58:	f006 fca5 	bl	800e3a6 <memset>
		    	memset(domainAdd,0,sizeof(domainAdd));
 8007a5c:	4b2e      	ldr	r3, [pc, #184]	; (8007b18 <check_command_SERVER+0x148>)
 8007a5e:	2233      	movs	r2, #51	; 0x33
 8007a60:	2100      	movs	r1, #0
 8007a62:	0018      	movs	r0, r3
 8007a64:	f006 fc9f 	bl	800e3a6 <memset>

		        //extract dns
	            for(uint8_t a=commaPosition[0]+1;a<commaPosition[1];a++){
 8007a68:	193b      	adds	r3, r7, r4
 8007a6a:	781a      	ldrb	r2, [r3, #0]
 8007a6c:	230d      	movs	r3, #13
 8007a6e:	18fb      	adds	r3, r7, r3
 8007a70:	3201      	adds	r2, #1
 8007a72:	701a      	strb	r2, [r3, #0]
 8007a74:	e013      	b.n	8007a9e <check_command_SERVER+0xce>
	                    domainAdd[a-(commaPosition[0]+1)]=command[a];
 8007a76:	200d      	movs	r0, #13
 8007a78:	183b      	adds	r3, r7, r0
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	18d2      	adds	r2, r2, r3
 8007a80:	183b      	adds	r3, r7, r0
 8007a82:	7819      	ldrb	r1, [r3, #0]
 8007a84:	2308      	movs	r3, #8
 8007a86:	18fb      	adds	r3, r7, r3
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	1acb      	subs	r3, r1, r3
 8007a8e:	7811      	ldrb	r1, [r2, #0]
 8007a90:	4a21      	ldr	r2, [pc, #132]	; (8007b18 <check_command_SERVER+0x148>)
 8007a92:	54d1      	strb	r1, [r2, r3]
	            for(uint8_t a=commaPosition[0]+1;a<commaPosition[1];a++){
 8007a94:	183b      	adds	r3, r7, r0
 8007a96:	781a      	ldrb	r2, [r3, #0]
 8007a98:	183b      	adds	r3, r7, r0
 8007a9a:	3201      	adds	r2, #1
 8007a9c:	701a      	strb	r2, [r3, #0]
 8007a9e:	2108      	movs	r1, #8
 8007aa0:	187b      	adds	r3, r7, r1
 8007aa2:	785b      	ldrb	r3, [r3, #1]
 8007aa4:	220d      	movs	r2, #13
 8007aa6:	18ba      	adds	r2, r7, r2
 8007aa8:	7812      	ldrb	r2, [r2, #0]
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d3e3      	bcc.n	8007a76 <check_command_SERVER+0xa6>
	                }
	            //extract port
	    	    for(uint8_t a=commaPosition[1]+1;a<commaPosition[1]+7;a++){
 8007aae:	187b      	adds	r3, r7, r1
 8007ab0:	785a      	ldrb	r2, [r3, #1]
 8007ab2:	230c      	movs	r3, #12
 8007ab4:	18fb      	adds	r3, r7, r3
 8007ab6:	3201      	adds	r2, #1
 8007ab8:	701a      	strb	r2, [r3, #0]
 8007aba:	e01b      	b.n	8007af4 <check_command_SERVER+0x124>
	    	        if(command[a]!=NULL){
 8007abc:	210c      	movs	r1, #12
 8007abe:	187b      	adds	r3, r7, r1
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	18d3      	adds	r3, r2, r3
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00d      	beq.n	8007ae8 <check_command_SERVER+0x118>
	    	            portAdd[a-(commaPosition[1]+1)] = command[a];
 8007acc:	187b      	adds	r3, r7, r1
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	18d2      	adds	r2, r2, r3
 8007ad4:	187b      	adds	r3, r7, r1
 8007ad6:	7819      	ldrb	r1, [r3, #0]
 8007ad8:	2308      	movs	r3, #8
 8007ada:	18fb      	adds	r3, r7, r3
 8007adc:	785b      	ldrb	r3, [r3, #1]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	1acb      	subs	r3, r1, r3
 8007ae2:	7811      	ldrb	r1, [r2, #0]
 8007ae4:	4a0b      	ldr	r2, [pc, #44]	; (8007b14 <check_command_SERVER+0x144>)
 8007ae6:	54d1      	strb	r1, [r2, r3]
	    	    for(uint8_t a=commaPosition[1]+1;a<commaPosition[1]+7;a++){
 8007ae8:	210c      	movs	r1, #12
 8007aea:	187b      	adds	r3, r7, r1
 8007aec:	781a      	ldrb	r2, [r3, #0]
 8007aee:	187b      	adds	r3, r7, r1
 8007af0:	3201      	adds	r2, #1
 8007af2:	701a      	strb	r2, [r3, #0]
 8007af4:	2308      	movs	r3, #8
 8007af6:	18fb      	adds	r3, r7, r3
 8007af8:	785b      	ldrb	r3, [r3, #1]
 8007afa:	1d9a      	adds	r2, r3, #6
 8007afc:	230c      	movs	r3, #12
 8007afe:	18fb      	adds	r3, r7, r3
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	dada      	bge.n	8007abc <check_command_SERVER+0xec>
	    	        }
	    	    }
	    	    save_to_flash();
 8007b06:	f7fe fa49 	bl	8005f9c <save_to_flash>
	    	    //todo save to flash please.
		    }
		    else{
//		        printf("Data is bad");
		    }
}
 8007b0a:	46c0      	nop			; (mov r8, r8)
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	b005      	add	sp, #20
 8007b10:	bd90      	pop	{r4, r7, pc}
 8007b12:	46c0      	nop			; (mov r8, r8)
 8007b14:	20000028 	.word	0x20000028
 8007b18:	20000030 	.word	0x20000030

08007b1c <check_command_TIMER>:
void check_command_TIMER(char* command){
 8007b1c:	b590      	push	{r4, r7, lr}
 8007b1e:	b089      	sub	sp, #36	; 0x24
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]

    //check for data integrity by counting commas.
    //there must be 2 commas in total.
    //t1 and t2 both must no be greater than 3 chars.

    uint8_t commaPosition[2]={0,0};
 8007b24:	230c      	movs	r3, #12
 8007b26:	18fb      	adds	r3, r7, r3
 8007b28:	2200      	movs	r2, #0
 8007b2a:	801a      	strh	r2, [r3, #0]
    uint8_t totalCommas=0;
 8007b2c:	231f      	movs	r3, #31
 8007b2e:	18fb      	adds	r3, r7, r3
 8007b30:	2200      	movs	r2, #0
 8007b32:	701a      	strb	r2, [r3, #0]
    for (uint8_t a=0;a<MAX_COMMAND_LEN;a++){
 8007b34:	231e      	movs	r3, #30
 8007b36:	18fb      	adds	r3, r7, r3
 8007b38:	2200      	movs	r2, #0
 8007b3a:	701a      	strb	r2, [r3, #0]
 8007b3c:	e01f      	b.n	8007b7e <check_command_TIMER+0x62>
        if(command[a]==','){
 8007b3e:	211e      	movs	r1, #30
 8007b40:	187b      	adds	r3, r7, r1
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	18d3      	adds	r3, r2, r3
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	2b2c      	cmp	r3, #44	; 0x2c
 8007b4c:	d111      	bne.n	8007b72 <check_command_TIMER+0x56>
            if(totalCommas<2){
 8007b4e:	221f      	movs	r2, #31
 8007b50:	18bb      	adds	r3, r7, r2
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d806      	bhi.n	8007b66 <check_command_TIMER+0x4a>
                commaPosition[totalCommas]=a;
 8007b58:	18bb      	adds	r3, r7, r2
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	220c      	movs	r2, #12
 8007b5e:	18ba      	adds	r2, r7, r2
 8007b60:	1879      	adds	r1, r7, r1
 8007b62:	7809      	ldrb	r1, [r1, #0]
 8007b64:	54d1      	strb	r1, [r2, r3]
            }
            totalCommas++;
 8007b66:	211f      	movs	r1, #31
 8007b68:	187b      	adds	r3, r7, r1
 8007b6a:	781a      	ldrb	r2, [r3, #0]
 8007b6c:	187b      	adds	r3, r7, r1
 8007b6e:	3201      	adds	r2, #1
 8007b70:	701a      	strb	r2, [r3, #0]
    for (uint8_t a=0;a<MAX_COMMAND_LEN;a++){
 8007b72:	211e      	movs	r1, #30
 8007b74:	187b      	adds	r3, r7, r1
 8007b76:	781a      	ldrb	r2, [r3, #0]
 8007b78:	187b      	adds	r3, r7, r1
 8007b7a:	3201      	adds	r2, #1
 8007b7c:	701a      	strb	r2, [r3, #0]
 8007b7e:	231e      	movs	r3, #30
 8007b80:	18fb      	adds	r3, r7, r3
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	2b31      	cmp	r3, #49	; 0x31
 8007b86:	d9da      	bls.n	8007b3e <check_command_TIMER+0x22>
        }
    }
    uint8_t comaDiff = 0;
 8007b88:	201b      	movs	r0, #27
 8007b8a:	183b      	adds	r3, r7, r0
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	701a      	strb	r2, [r3, #0]
    comaDiff = commaPosition[1] - commaPosition[0];
 8007b90:	240c      	movs	r4, #12
 8007b92:	193b      	adds	r3, r7, r4
 8007b94:	7859      	ldrb	r1, [r3, #1]
 8007b96:	193b      	adds	r3, r7, r4
 8007b98:	781a      	ldrb	r2, [r3, #0]
 8007b9a:	183b      	adds	r3, r7, r0
 8007b9c:	1a8a      	subs	r2, r1, r2
 8007b9e:	701a      	strb	r2, [r3, #0]
    if(totalCommas ==2
 8007ba0:	231f      	movs	r3, #31
 8007ba2:	18fb      	adds	r3, r7, r3
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	d000      	beq.n	8007bac <check_command_TIMER+0x90>
 8007baa:	e0ad      	b.n	8007d08 <check_command_TIMER+0x1ec>
    && commaPosition[0] == 5
 8007bac:	193b      	adds	r3, r7, r4
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	2b05      	cmp	r3, #5
 8007bb2:	d000      	beq.n	8007bb6 <check_command_TIMER+0x9a>
 8007bb4:	e0a8      	b.n	8007d08 <check_command_TIMER+0x1ec>
    && comaDiff < 5
 8007bb6:	183b      	adds	r3, r7, r0
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	2b04      	cmp	r3, #4
 8007bbc:	d900      	bls.n	8007bc0 <check_command_TIMER+0xa4>
 8007bbe:	e0a3      	b.n	8007d08 <check_command_TIMER+0x1ec>
    && comaDiff > 1){
 8007bc0:	183b      	adds	r3, r7, r0
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d800      	bhi.n	8007bca <check_command_TIMER+0xae>
 8007bc8:	e09e      	b.n	8007d08 <check_command_TIMER+0x1ec>
        //two commas found, and first one is on 5th index.
        //t1 has 1-3 chars
        //data is good.
    	memset(t1,0,sizeof(t1));
 8007bca:	2314      	movs	r3, #20
 8007bcc:	18fb      	adds	r3, r7, r3
 8007bce:	2204      	movs	r2, #4
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	0018      	movs	r0, r3
 8007bd4:	f006 fbe7 	bl	800e3a6 <memset>
    	memset(t2,0,sizeof(t2));
 8007bd8:	2310      	movs	r3, #16
 8007bda:	18fb      	adds	r3, r7, r3
 8007bdc:	2204      	movs	r2, #4
 8007bde:	2100      	movs	r1, #0
 8007be0:	0018      	movs	r0, r3
 8007be2:	f006 fbe0 	bl	800e3a6 <memset>

        //extract t1
        for(uint8_t a=commaPosition[0]+1;a<commaPosition[1];a++){
 8007be6:	193b      	adds	r3, r7, r4
 8007be8:	781a      	ldrb	r2, [r3, #0]
 8007bea:	231d      	movs	r3, #29
 8007bec:	18fb      	adds	r3, r7, r3
 8007bee:	3201      	adds	r2, #1
 8007bf0:	701a      	strb	r2, [r3, #0]
 8007bf2:	e014      	b.n	8007c1e <check_command_TIMER+0x102>
                t1[a-(commaPosition[0]+1)]=command[a];
 8007bf4:	201d      	movs	r0, #29
 8007bf6:	183b      	adds	r3, r7, r0
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	687a      	ldr	r2, [r7, #4]
 8007bfc:	18d2      	adds	r2, r2, r3
 8007bfe:	183b      	adds	r3, r7, r0
 8007c00:	7819      	ldrb	r1, [r3, #0]
 8007c02:	230c      	movs	r3, #12
 8007c04:	18fb      	adds	r3, r7, r3
 8007c06:	781b      	ldrb	r3, [r3, #0]
 8007c08:	3301      	adds	r3, #1
 8007c0a:	1acb      	subs	r3, r1, r3
 8007c0c:	7811      	ldrb	r1, [r2, #0]
 8007c0e:	2214      	movs	r2, #20
 8007c10:	18ba      	adds	r2, r7, r2
 8007c12:	54d1      	strb	r1, [r2, r3]
        for(uint8_t a=commaPosition[0]+1;a<commaPosition[1];a++){
 8007c14:	183b      	adds	r3, r7, r0
 8007c16:	781a      	ldrb	r2, [r3, #0]
 8007c18:	183b      	adds	r3, r7, r0
 8007c1a:	3201      	adds	r2, #1
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	210c      	movs	r1, #12
 8007c20:	187b      	adds	r3, r7, r1
 8007c22:	785b      	ldrb	r3, [r3, #1]
 8007c24:	221d      	movs	r2, #29
 8007c26:	18ba      	adds	r2, r7, r2
 8007c28:	7812      	ldrb	r2, [r2, #0]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d3e2      	bcc.n	8007bf4 <check_command_TIMER+0xd8>
            }
        //extract t2
	    for(uint8_t a=commaPosition[1]+1;a<commaPosition[1]+4;a++){
 8007c2e:	187b      	adds	r3, r7, r1
 8007c30:	785a      	ldrb	r2, [r3, #1]
 8007c32:	231c      	movs	r3, #28
 8007c34:	18fb      	adds	r3, r7, r3
 8007c36:	3201      	adds	r2, #1
 8007c38:	701a      	strb	r2, [r3, #0]
 8007c3a:	e01c      	b.n	8007c76 <check_command_TIMER+0x15a>
	        if(command[a]!=NULL){
 8007c3c:	211c      	movs	r1, #28
 8007c3e:	187b      	adds	r3, r7, r1
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	18d3      	adds	r3, r2, r3
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00e      	beq.n	8007c6a <check_command_TIMER+0x14e>
	            t2[a-(commaPosition[1]+1)] = command[a];
 8007c4c:	187b      	adds	r3, r7, r1
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	18d2      	adds	r2, r2, r3
 8007c54:	187b      	adds	r3, r7, r1
 8007c56:	7819      	ldrb	r1, [r3, #0]
 8007c58:	230c      	movs	r3, #12
 8007c5a:	18fb      	adds	r3, r7, r3
 8007c5c:	785b      	ldrb	r3, [r3, #1]
 8007c5e:	3301      	adds	r3, #1
 8007c60:	1acb      	subs	r3, r1, r3
 8007c62:	7811      	ldrb	r1, [r2, #0]
 8007c64:	2210      	movs	r2, #16
 8007c66:	18ba      	adds	r2, r7, r2
 8007c68:	54d1      	strb	r1, [r2, r3]
	    for(uint8_t a=commaPosition[1]+1;a<commaPosition[1]+4;a++){
 8007c6a:	211c      	movs	r1, #28
 8007c6c:	187b      	adds	r3, r7, r1
 8007c6e:	781a      	ldrb	r2, [r3, #0]
 8007c70:	187b      	adds	r3, r7, r1
 8007c72:	3201      	adds	r2, #1
 8007c74:	701a      	strb	r2, [r3, #0]
 8007c76:	230c      	movs	r3, #12
 8007c78:	18fb      	adds	r3, r7, r3
 8007c7a:	785b      	ldrb	r3, [r3, #1]
 8007c7c:	1cda      	adds	r2, r3, #3
 8007c7e:	231c      	movs	r3, #28
 8007c80:	18fb      	adds	r3, r7, r3
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	dad9      	bge.n	8007c3c <check_command_TIMER+0x120>
	        }
	    }
	    locationDataIntervalA = atoi(t1);
 8007c88:	2314      	movs	r3, #20
 8007c8a:	18fb      	adds	r3, r7, r3
 8007c8c:	0018      	movs	r0, r3
 8007c8e:	f006 fb2b 	bl	800e2e8 <atoi>
 8007c92:	0003      	movs	r3, r0
 8007c94:	b2da      	uxtb	r2, r3
 8007c96:	4b1e      	ldr	r3, [pc, #120]	; (8007d10 <check_command_TIMER+0x1f4>)
 8007c98:	701a      	strb	r2, [r3, #0]
	    locationDataIntervalB = atoi(t2);
 8007c9a:	2310      	movs	r3, #16
 8007c9c:	18fb      	adds	r3, r7, r3
 8007c9e:	0018      	movs	r0, r3
 8007ca0:	f006 fb22 	bl	800e2e8 <atoi>
 8007ca4:	0003      	movs	r3, r0
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	4b1a      	ldr	r3, [pc, #104]	; (8007d14 <check_command_TIMER+0x1f8>)
 8007caa:	701a      	strb	r2, [r3, #0]
	    locationDataIntervalA = locationDataIntervalA > 180 ? 180 : locationDataIntervalA;
 8007cac:	4b18      	ldr	r3, [pc, #96]	; (8007d10 <check_command_TIMER+0x1f4>)
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	1c1a      	adds	r2, r3, #0
 8007cb2:	b2d3      	uxtb	r3, r2
 8007cb4:	2bb4      	cmp	r3, #180	; 0xb4
 8007cb6:	d901      	bls.n	8007cbc <check_command_TIMER+0x1a0>
 8007cb8:	23b4      	movs	r3, #180	; 0xb4
 8007cba:	1c1a      	adds	r2, r3, #0
 8007cbc:	b2d2      	uxtb	r2, r2
 8007cbe:	4b14      	ldr	r3, [pc, #80]	; (8007d10 <check_command_TIMER+0x1f4>)
 8007cc0:	701a      	strb	r2, [r3, #0]
	    locationDataIntervalA = locationDataIntervalA < 5 ? 5 : locationDataIntervalA;
 8007cc2:	4b13      	ldr	r3, [pc, #76]	; (8007d10 <check_command_TIMER+0x1f4>)
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	1c1a      	adds	r2, r3, #0
 8007cc8:	b2d3      	uxtb	r3, r2
 8007cca:	2b05      	cmp	r3, #5
 8007ccc:	d201      	bcs.n	8007cd2 <check_command_TIMER+0x1b6>
 8007cce:	2305      	movs	r3, #5
 8007cd0:	1c1a      	adds	r2, r3, #0
 8007cd2:	b2d2      	uxtb	r2, r2
 8007cd4:	4b0e      	ldr	r3, [pc, #56]	; (8007d10 <check_command_TIMER+0x1f4>)
 8007cd6:	701a      	strb	r2, [r3, #0]
	    locationDataIntervalB = locationDataIntervalB > 180 ? 180 : locationDataIntervalB;
 8007cd8:	4b0e      	ldr	r3, [pc, #56]	; (8007d14 <check_command_TIMER+0x1f8>)
 8007cda:	781b      	ldrb	r3, [r3, #0]
 8007cdc:	1c1a      	adds	r2, r3, #0
 8007cde:	b2d3      	uxtb	r3, r2
 8007ce0:	2bb4      	cmp	r3, #180	; 0xb4
 8007ce2:	d901      	bls.n	8007ce8 <check_command_TIMER+0x1cc>
 8007ce4:	23b4      	movs	r3, #180	; 0xb4
 8007ce6:	1c1a      	adds	r2, r3, #0
 8007ce8:	b2d2      	uxtb	r2, r2
 8007cea:	4b0a      	ldr	r3, [pc, #40]	; (8007d14 <check_command_TIMER+0x1f8>)
 8007cec:	701a      	strb	r2, [r3, #0]
	    locationDataIntervalB = locationDataIntervalB < 5 ? 5 : locationDataIntervalB;
 8007cee:	4b09      	ldr	r3, [pc, #36]	; (8007d14 <check_command_TIMER+0x1f8>)
 8007cf0:	781b      	ldrb	r3, [r3, #0]
 8007cf2:	1c1a      	adds	r2, r3, #0
 8007cf4:	b2d3      	uxtb	r3, r2
 8007cf6:	2b05      	cmp	r3, #5
 8007cf8:	d201      	bcs.n	8007cfe <check_command_TIMER+0x1e2>
 8007cfa:	2305      	movs	r3, #5
 8007cfc:	1c1a      	adds	r2, r3, #0
 8007cfe:	b2d2      	uxtb	r2, r2
 8007d00:	4b04      	ldr	r3, [pc, #16]	; (8007d14 <check_command_TIMER+0x1f8>)
 8007d02:	701a      	strb	r2, [r3, #0]
	    //todo save to flash please.
	    save_to_flash();
 8007d04:	f7fe f94a 	bl	8005f9c <save_to_flash>
    }
    else{
//		        printf("Data is bad");
    }

}
 8007d08:	46c0      	nop			; (mov r8, r8)
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	b009      	add	sp, #36	; 0x24
 8007d0e:	bd90      	pop	{r4, r7, pc}
 8007d10:	20000000 	.word	0x20000000
 8007d14:	20000001 	.word	0x20000001

08007d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007d1c:	b672      	cpsid	i
}
 8007d1e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8007d20:	e7fe      	b.n	8007d20 <Error_Handler+0x8>
	...

08007d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b082      	sub	sp, #8
 8007d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d2a:	4b0f      	ldr	r3, [pc, #60]	; (8007d68 <HAL_MspInit+0x44>)
 8007d2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d2e:	4b0e      	ldr	r3, [pc, #56]	; (8007d68 <HAL_MspInit+0x44>)
 8007d30:	2101      	movs	r1, #1
 8007d32:	430a      	orrs	r2, r1
 8007d34:	641a      	str	r2, [r3, #64]	; 0x40
 8007d36:	4b0c      	ldr	r3, [pc, #48]	; (8007d68 <HAL_MspInit+0x44>)
 8007d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	607b      	str	r3, [r7, #4]
 8007d40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007d42:	4b09      	ldr	r3, [pc, #36]	; (8007d68 <HAL_MspInit+0x44>)
 8007d44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d46:	4b08      	ldr	r3, [pc, #32]	; (8007d68 <HAL_MspInit+0x44>)
 8007d48:	2180      	movs	r1, #128	; 0x80
 8007d4a:	0549      	lsls	r1, r1, #21
 8007d4c:	430a      	orrs	r2, r1
 8007d4e:	63da      	str	r2, [r3, #60]	; 0x3c
 8007d50:	4b05      	ldr	r3, [pc, #20]	; (8007d68 <HAL_MspInit+0x44>)
 8007d52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d54:	2380      	movs	r3, #128	; 0x80
 8007d56:	055b      	lsls	r3, r3, #21
 8007d58:	4013      	ands	r3, r2
 8007d5a:	603b      	str	r3, [r7, #0]
 8007d5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007d5e:	46c0      	nop			; (mov r8, r8)
 8007d60:	46bd      	mov	sp, r7
 8007d62:	b002      	add	sp, #8
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	46c0      	nop			; (mov r8, r8)
 8007d68:	40021000 	.word	0x40021000

08007d6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007d6c:	b590      	push	{r4, r7, lr}
 8007d6e:	b08b      	sub	sp, #44	; 0x2c
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d74:	2414      	movs	r4, #20
 8007d76:	193b      	adds	r3, r7, r4
 8007d78:	0018      	movs	r0, r3
 8007d7a:	2314      	movs	r3, #20
 8007d7c:	001a      	movs	r2, r3
 8007d7e:	2100      	movs	r1, #0
 8007d80:	f006 fb11 	bl	800e3a6 <memset>
  if(hspi->Instance==SPI1)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a1f      	ldr	r2, [pc, #124]	; (8007e08 <HAL_SPI_MspInit+0x9c>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d137      	bne.n	8007dfe <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007d8e:	4b1f      	ldr	r3, [pc, #124]	; (8007e0c <HAL_SPI_MspInit+0xa0>)
 8007d90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d92:	4b1e      	ldr	r3, [pc, #120]	; (8007e0c <HAL_SPI_MspInit+0xa0>)
 8007d94:	2180      	movs	r1, #128	; 0x80
 8007d96:	0149      	lsls	r1, r1, #5
 8007d98:	430a      	orrs	r2, r1
 8007d9a:	641a      	str	r2, [r3, #64]	; 0x40
 8007d9c:	4b1b      	ldr	r3, [pc, #108]	; (8007e0c <HAL_SPI_MspInit+0xa0>)
 8007d9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007da0:	2380      	movs	r3, #128	; 0x80
 8007da2:	015b      	lsls	r3, r3, #5
 8007da4:	4013      	ands	r3, r2
 8007da6:	613b      	str	r3, [r7, #16]
 8007da8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007daa:	4b18      	ldr	r3, [pc, #96]	; (8007e0c <HAL_SPI_MspInit+0xa0>)
 8007dac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007dae:	4b17      	ldr	r3, [pc, #92]	; (8007e0c <HAL_SPI_MspInit+0xa0>)
 8007db0:	2102      	movs	r1, #2
 8007db2:	430a      	orrs	r2, r1
 8007db4:	635a      	str	r2, [r3, #52]	; 0x34
 8007db6:	4b15      	ldr	r3, [pc, #84]	; (8007e0c <HAL_SPI_MspInit+0xa0>)
 8007db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dba:	2202      	movs	r2, #2
 8007dbc:	4013      	ands	r3, r2
 8007dbe:	60fb      	str	r3, [r7, #12]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8007dc2:	0021      	movs	r1, r4
 8007dc4:	187b      	adds	r3, r7, r1
 8007dc6:	2238      	movs	r2, #56	; 0x38
 8007dc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dca:	187b      	adds	r3, r7, r1
 8007dcc:	2202      	movs	r2, #2
 8007dce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dd0:	187b      	adds	r3, r7, r1
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007dd6:	187b      	adds	r3, r7, r1
 8007dd8:	2200      	movs	r2, #0
 8007dda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8007ddc:	187b      	adds	r3, r7, r1
 8007dde:	2200      	movs	r2, #0
 8007de0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007de2:	187b      	adds	r3, r7, r1
 8007de4:	4a0a      	ldr	r2, [pc, #40]	; (8007e10 <HAL_SPI_MspInit+0xa4>)
 8007de6:	0019      	movs	r1, r3
 8007de8:	0010      	movs	r0, r2
 8007dea:	f001 fb11 	bl	8009410 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8007dee:	2200      	movs	r2, #0
 8007df0:	2103      	movs	r1, #3
 8007df2:	2019      	movs	r0, #25
 8007df4:	f001 fa0e 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8007df8:	2019      	movs	r0, #25
 8007dfa:	f001 fa20 	bl	800923e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8007dfe:	46c0      	nop			; (mov r8, r8)
 8007e00:	46bd      	mov	sp, r7
 8007e02:	b00b      	add	sp, #44	; 0x2c
 8007e04:	bd90      	pop	{r4, r7, pc}
 8007e06:	46c0      	nop			; (mov r8, r8)
 8007e08:	40013000 	.word	0x40013000
 8007e0c:	40021000 	.word	0x40021000
 8007e10:	50000400 	.word	0x50000400

08007e14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007e14:	b590      	push	{r4, r7, lr}
 8007e16:	b08d      	sub	sp, #52	; 0x34
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e1c:	241c      	movs	r4, #28
 8007e1e:	193b      	adds	r3, r7, r4
 8007e20:	0018      	movs	r0, r3
 8007e22:	2314      	movs	r3, #20
 8007e24:	001a      	movs	r2, r3
 8007e26:	2100      	movs	r1, #0
 8007e28:	f006 fabd 	bl	800e3a6 <memset>
  if(htim_base->Instance==TIM3)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a47      	ldr	r2, [pc, #284]	; (8007f50 <HAL_TIM_Base_MspInit+0x13c>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d137      	bne.n	8007ea6 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007e36:	4b47      	ldr	r3, [pc, #284]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007e38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e3a:	4b46      	ldr	r3, [pc, #280]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007e3c:	2102      	movs	r1, #2
 8007e3e:	430a      	orrs	r2, r1
 8007e40:	63da      	str	r2, [r3, #60]	; 0x3c
 8007e42:	4b44      	ldr	r3, [pc, #272]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e46:	2202      	movs	r2, #2
 8007e48:	4013      	ands	r3, r2
 8007e4a:	61bb      	str	r3, [r7, #24]
 8007e4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e4e:	4b41      	ldr	r3, [pc, #260]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007e50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e52:	4b40      	ldr	r3, [pc, #256]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007e54:	2101      	movs	r1, #1
 8007e56:	430a      	orrs	r2, r1
 8007e58:	635a      	str	r2, [r3, #52]	; 0x34
 8007e5a:	4b3e      	ldr	r3, [pc, #248]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e5e:	2201      	movs	r2, #1
 8007e60:	4013      	ands	r3, r2
 8007e62:	617b      	str	r3, [r7, #20]
 8007e64:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = RI_Pin;
 8007e66:	0021      	movs	r1, r4
 8007e68:	187b      	adds	r3, r7, r1
 8007e6a:	2240      	movs	r2, #64	; 0x40
 8007e6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e6e:	187b      	adds	r3, r7, r1
 8007e70:	2202      	movs	r2, #2
 8007e72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007e74:	187b      	adds	r3, r7, r1
 8007e76:	2202      	movs	r2, #2
 8007e78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e7a:	187b      	adds	r3, r7, r1
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8007e80:	187b      	adds	r3, r7, r1
 8007e82:	2201      	movs	r2, #1
 8007e84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(RI_GPIO_Port, &GPIO_InitStruct);
 8007e86:	187a      	adds	r2, r7, r1
 8007e88:	23a0      	movs	r3, #160	; 0xa0
 8007e8a:	05db      	lsls	r3, r3, #23
 8007e8c:	0011      	movs	r1, r2
 8007e8e:	0018      	movs	r0, r3
 8007e90:	f001 fabe 	bl	8009410 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8007e94:	2200      	movs	r2, #0
 8007e96:	2103      	movs	r1, #3
 8007e98:	2010      	movs	r0, #16
 8007e9a:	f001 f9bb 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007e9e:	2010      	movs	r0, #16
 8007ea0:	f001 f9cd 	bl	800923e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8007ea4:	e050      	b.n	8007f48 <HAL_TIM_Base_MspInit+0x134>
  else if(htim_base->Instance==TIM6)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a2b      	ldr	r2, [pc, #172]	; (8007f58 <HAL_TIM_Base_MspInit+0x144>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d114      	bne.n	8007eda <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007eb0:	4b28      	ldr	r3, [pc, #160]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007eb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007eb4:	4b27      	ldr	r3, [pc, #156]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007eb6:	2110      	movs	r1, #16
 8007eb8:	430a      	orrs	r2, r1
 8007eba:	63da      	str	r2, [r3, #60]	; 0x3c
 8007ebc:	4b25      	ldr	r3, [pc, #148]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ec0:	2210      	movs	r2, #16
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	613b      	str	r3, [r7, #16]
 8007ec6:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 8007ec8:	2200      	movs	r2, #0
 8007eca:	2103      	movs	r1, #3
 8007ecc:	2011      	movs	r0, #17
 8007ece:	f001 f9a1 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8007ed2:	2011      	movs	r0, #17
 8007ed4:	f001 f9b3 	bl	800923e <HAL_NVIC_EnableIRQ>
}
 8007ed8:	e036      	b.n	8007f48 <HAL_TIM_Base_MspInit+0x134>
  else if(htim_base->Instance==TIM14)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a1f      	ldr	r2, [pc, #124]	; (8007f5c <HAL_TIM_Base_MspInit+0x148>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d116      	bne.n	8007f12 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8007ee4:	4b1b      	ldr	r3, [pc, #108]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007ee6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ee8:	4b1a      	ldr	r3, [pc, #104]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007eea:	2180      	movs	r1, #128	; 0x80
 8007eec:	0209      	lsls	r1, r1, #8
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	641a      	str	r2, [r3, #64]	; 0x40
 8007ef2:	4b18      	ldr	r3, [pc, #96]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007ef4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ef6:	2380      	movs	r3, #128	; 0x80
 8007ef8:	021b      	lsls	r3, r3, #8
 8007efa:	4013      	ands	r3, r2
 8007efc:	60fb      	str	r3, [r7, #12]
 8007efe:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 2, 0);
 8007f00:	2200      	movs	r2, #0
 8007f02:	2102      	movs	r1, #2
 8007f04:	2013      	movs	r0, #19
 8007f06:	f001 f985 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8007f0a:	2013      	movs	r0, #19
 8007f0c:	f001 f997 	bl	800923e <HAL_NVIC_EnableIRQ>
}
 8007f10:	e01a      	b.n	8007f48 <HAL_TIM_Base_MspInit+0x134>
  else if(htim_base->Instance==TIM17)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a12      	ldr	r2, [pc, #72]	; (8007f60 <HAL_TIM_Base_MspInit+0x14c>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d115      	bne.n	8007f48 <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8007f1c:	4b0d      	ldr	r3, [pc, #52]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007f1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f20:	4b0c      	ldr	r3, [pc, #48]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007f22:	2180      	movs	r1, #128	; 0x80
 8007f24:	02c9      	lsls	r1, r1, #11
 8007f26:	430a      	orrs	r2, r1
 8007f28:	641a      	str	r2, [r3, #64]	; 0x40
 8007f2a:	4b0a      	ldr	r3, [pc, #40]	; (8007f54 <HAL_TIM_Base_MspInit+0x140>)
 8007f2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f2e:	2380      	movs	r3, #128	; 0x80
 8007f30:	02db      	lsls	r3, r3, #11
 8007f32:	4013      	ands	r3, r2
 8007f34:	60bb      	str	r3, [r7, #8]
 8007f36:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_IRQn, 3, 0);
 8007f38:	2200      	movs	r2, #0
 8007f3a:	2103      	movs	r1, #3
 8007f3c:	2016      	movs	r0, #22
 8007f3e:	f001 f969 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8007f42:	2016      	movs	r0, #22
 8007f44:	f001 f97b 	bl	800923e <HAL_NVIC_EnableIRQ>
}
 8007f48:	46c0      	nop			; (mov r8, r8)
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	b00d      	add	sp, #52	; 0x34
 8007f4e:	bd90      	pop	{r4, r7, pc}
 8007f50:	40000400 	.word	0x40000400
 8007f54:	40021000 	.word	0x40021000
 8007f58:	40001000 	.word	0x40001000
 8007f5c:	40002000 	.word	0x40002000
 8007f60:	40014800 	.word	0x40014800

08007f64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007f64:	b590      	push	{r4, r7, lr}
 8007f66:	b099      	sub	sp, #100	; 0x64
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f6c:	234c      	movs	r3, #76	; 0x4c
 8007f6e:	18fb      	adds	r3, r7, r3
 8007f70:	0018      	movs	r0, r3
 8007f72:	2314      	movs	r3, #20
 8007f74:	001a      	movs	r2, r3
 8007f76:	2100      	movs	r1, #0
 8007f78:	f006 fa15 	bl	800e3a6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007f7c:	2430      	movs	r4, #48	; 0x30
 8007f7e:	193b      	adds	r3, r7, r4
 8007f80:	0018      	movs	r0, r3
 8007f82:	231c      	movs	r3, #28
 8007f84:	001a      	movs	r2, r3
 8007f86:	2100      	movs	r1, #0
 8007f88:	f006 fa0d 	bl	800e3a6 <memset>
  if(huart->Instance==USART1)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a9e      	ldr	r2, [pc, #632]	; (800820c <HAL_UART_MspInit+0x2a8>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d148      	bne.n	8008028 <HAL_UART_MspInit+0xc4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007f96:	193b      	adds	r3, r7, r4
 8007f98:	2201      	movs	r2, #1
 8007f9a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8007f9c:	193b      	adds	r3, r7, r4
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007fa2:	193b      	adds	r3, r7, r4
 8007fa4:	0018      	movs	r0, r3
 8007fa6:	f002 f8f3 	bl	800a190 <HAL_RCCEx_PeriphCLKConfig>
 8007faa:	1e03      	subs	r3, r0, #0
 8007fac:	d001      	beq.n	8007fb2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8007fae:	f7ff feb3 	bl	8007d18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007fb2:	4b97      	ldr	r3, [pc, #604]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8007fb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007fb6:	4b96      	ldr	r3, [pc, #600]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8007fb8:	2180      	movs	r1, #128	; 0x80
 8007fba:	01c9      	lsls	r1, r1, #7
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	641a      	str	r2, [r3, #64]	; 0x40
 8007fc0:	4b93      	ldr	r3, [pc, #588]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8007fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007fc4:	2380      	movs	r3, #128	; 0x80
 8007fc6:	01db      	lsls	r3, r3, #7
 8007fc8:	4013      	ands	r3, r2
 8007fca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007fce:	4b90      	ldr	r3, [pc, #576]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8007fd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fd2:	4b8f      	ldr	r3, [pc, #572]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8007fd4:	2101      	movs	r1, #1
 8007fd6:	430a      	orrs	r2, r1
 8007fd8:	635a      	str	r2, [r3, #52]	; 0x34
 8007fda:	4b8d      	ldr	r3, [pc, #564]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8007fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fde:	2201      	movs	r2, #1
 8007fe0:	4013      	ands	r3, r2
 8007fe2:	62bb      	str	r3, [r7, #40]	; 0x28
 8007fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007fe6:	214c      	movs	r1, #76	; 0x4c
 8007fe8:	187b      	adds	r3, r7, r1
 8007fea:	22c0      	movs	r2, #192	; 0xc0
 8007fec:	00d2      	lsls	r2, r2, #3
 8007fee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ff0:	187b      	adds	r3, r7, r1
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ff6:	187b      	adds	r3, r7, r1
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ffc:	187b      	adds	r3, r7, r1
 8007ffe:	2200      	movs	r2, #0
 8008000:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8008002:	187b      	adds	r3, r7, r1
 8008004:	2201      	movs	r2, #1
 8008006:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008008:	187a      	adds	r2, r7, r1
 800800a:	23a0      	movs	r3, #160	; 0xa0
 800800c:	05db      	lsls	r3, r3, #23
 800800e:	0011      	movs	r1, r2
 8008010:	0018      	movs	r0, r3
 8008012:	f001 f9fd 	bl	8009410 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8008016:	2200      	movs	r2, #0
 8008018:	2103      	movs	r1, #3
 800801a:	201b      	movs	r0, #27
 800801c:	f001 f8fa 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008020:	201b      	movs	r0, #27
 8008022:	f001 f90c 	bl	800923e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8008026:	e0ec      	b.n	8008202 <HAL_UART_MspInit+0x29e>
  else if(huart->Instance==USART2)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a79      	ldr	r2, [pc, #484]	; (8008214 <HAL_UART_MspInit+0x2b0>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d148      	bne.n	80080c4 <HAL_UART_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8008032:	2130      	movs	r1, #48	; 0x30
 8008034:	187b      	adds	r3, r7, r1
 8008036:	2202      	movs	r2, #2
 8008038:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800803a:	187b      	adds	r3, r7, r1
 800803c:	2200      	movs	r2, #0
 800803e:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008040:	187b      	adds	r3, r7, r1
 8008042:	0018      	movs	r0, r3
 8008044:	f002 f8a4 	bl	800a190 <HAL_RCCEx_PeriphCLKConfig>
 8008048:	1e03      	subs	r3, r0, #0
 800804a:	d001      	beq.n	8008050 <HAL_UART_MspInit+0xec>
      Error_Handler();
 800804c:	f7ff fe64 	bl	8007d18 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008050:	4b6f      	ldr	r3, [pc, #444]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008052:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008054:	4b6e      	ldr	r3, [pc, #440]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008056:	2180      	movs	r1, #128	; 0x80
 8008058:	0289      	lsls	r1, r1, #10
 800805a:	430a      	orrs	r2, r1
 800805c:	63da      	str	r2, [r3, #60]	; 0x3c
 800805e:	4b6c      	ldr	r3, [pc, #432]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008060:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008062:	2380      	movs	r3, #128	; 0x80
 8008064:	029b      	lsls	r3, r3, #10
 8008066:	4013      	ands	r3, r2
 8008068:	627b      	str	r3, [r7, #36]	; 0x24
 800806a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800806c:	4b68      	ldr	r3, [pc, #416]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 800806e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008070:	4b67      	ldr	r3, [pc, #412]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008072:	2101      	movs	r1, #1
 8008074:	430a      	orrs	r2, r1
 8008076:	635a      	str	r2, [r3, #52]	; 0x34
 8008078:	4b65      	ldr	r3, [pc, #404]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 800807a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800807c:	2201      	movs	r2, #1
 800807e:	4013      	ands	r3, r2
 8008080:	623b      	str	r3, [r7, #32]
 8008082:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GNS_TX_Pin|GNS_RX_Pin;
 8008084:	214c      	movs	r1, #76	; 0x4c
 8008086:	187b      	adds	r3, r7, r1
 8008088:	220c      	movs	r2, #12
 800808a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800808c:	187b      	adds	r3, r7, r1
 800808e:	2202      	movs	r2, #2
 8008090:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008092:	187b      	adds	r3, r7, r1
 8008094:	2200      	movs	r2, #0
 8008096:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008098:	187b      	adds	r3, r7, r1
 800809a:	2200      	movs	r2, #0
 800809c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800809e:	187b      	adds	r3, r7, r1
 80080a0:	2201      	movs	r2, #1
 80080a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80080a4:	187a      	adds	r2, r7, r1
 80080a6:	23a0      	movs	r3, #160	; 0xa0
 80080a8:	05db      	lsls	r3, r3, #23
 80080aa:	0011      	movs	r1, r2
 80080ac:	0018      	movs	r0, r3
 80080ae:	f001 f9af 	bl	8009410 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80080b2:	2200      	movs	r2, #0
 80080b4:	2103      	movs	r1, #3
 80080b6:	201c      	movs	r0, #28
 80080b8:	f001 f8ac 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80080bc:	201c      	movs	r0, #28
 80080be:	f001 f8be 	bl	800923e <HAL_NVIC_EnableIRQ>
}
 80080c2:	e09e      	b.n	8008202 <HAL_UART_MspInit+0x29e>
  else if(huart->Instance==USART3)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a53      	ldr	r2, [pc, #332]	; (8008218 <HAL_UART_MspInit+0x2b4>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d15b      	bne.n	8008186 <HAL_UART_MspInit+0x222>
    __HAL_RCC_USART3_CLK_ENABLE();
 80080ce:	4b50      	ldr	r3, [pc, #320]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80080d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080d2:	4b4f      	ldr	r3, [pc, #316]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80080d4:	2180      	movs	r1, #128	; 0x80
 80080d6:	02c9      	lsls	r1, r1, #11
 80080d8:	430a      	orrs	r2, r1
 80080da:	63da      	str	r2, [r3, #60]	; 0x3c
 80080dc:	4b4c      	ldr	r3, [pc, #304]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80080de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080e0:	2380      	movs	r3, #128	; 0x80
 80080e2:	02db      	lsls	r3, r3, #11
 80080e4:	4013      	ands	r3, r2
 80080e6:	61fb      	str	r3, [r7, #28]
 80080e8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80080ea:	4b49      	ldr	r3, [pc, #292]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80080ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080ee:	4b48      	ldr	r3, [pc, #288]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80080f0:	2101      	movs	r1, #1
 80080f2:	430a      	orrs	r2, r1
 80080f4:	635a      	str	r2, [r3, #52]	; 0x34
 80080f6:	4b46      	ldr	r3, [pc, #280]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80080f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080fa:	2201      	movs	r2, #1
 80080fc:	4013      	ands	r3, r2
 80080fe:	61bb      	str	r3, [r7, #24]
 8008100:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008102:	4b43      	ldr	r3, [pc, #268]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008104:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008106:	4b42      	ldr	r3, [pc, #264]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008108:	2102      	movs	r1, #2
 800810a:	430a      	orrs	r2, r1
 800810c:	635a      	str	r2, [r3, #52]	; 0x34
 800810e:	4b40      	ldr	r3, [pc, #256]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008112:	2202      	movs	r2, #2
 8008114:	4013      	ands	r3, r2
 8008116:	617b      	str	r3, [r7, #20]
 8008118:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800811a:	244c      	movs	r4, #76	; 0x4c
 800811c:	193b      	adds	r3, r7, r4
 800811e:	2220      	movs	r2, #32
 8008120:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008122:	193b      	adds	r3, r7, r4
 8008124:	2202      	movs	r2, #2
 8008126:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008128:	193b      	adds	r3, r7, r4
 800812a:	2200      	movs	r2, #0
 800812c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800812e:	193b      	adds	r3, r7, r4
 8008130:	2200      	movs	r2, #0
 8008132:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8008134:	193b      	adds	r3, r7, r4
 8008136:	2204      	movs	r2, #4
 8008138:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800813a:	193a      	adds	r2, r7, r4
 800813c:	23a0      	movs	r3, #160	; 0xa0
 800813e:	05db      	lsls	r3, r3, #23
 8008140:	0011      	movs	r1, r2
 8008142:	0018      	movs	r0, r3
 8008144:	f001 f964 	bl	8009410 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008148:	0021      	movs	r1, r4
 800814a:	187b      	adds	r3, r7, r1
 800814c:	2201      	movs	r2, #1
 800814e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008150:	187b      	adds	r3, r7, r1
 8008152:	2202      	movs	r2, #2
 8008154:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008156:	187b      	adds	r3, r7, r1
 8008158:	2200      	movs	r2, #0
 800815a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800815c:	187b      	adds	r3, r7, r1
 800815e:	2200      	movs	r2, #0
 8008160:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8008162:	187b      	adds	r3, r7, r1
 8008164:	2204      	movs	r2, #4
 8008166:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008168:	187b      	adds	r3, r7, r1
 800816a:	4a2c      	ldr	r2, [pc, #176]	; (800821c <HAL_UART_MspInit+0x2b8>)
 800816c:	0019      	movs	r1, r3
 800816e:	0010      	movs	r0, r2
 8008170:	f001 f94e 	bl	8009410 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 8008174:	2200      	movs	r2, #0
 8008176:	2103      	movs	r1, #3
 8008178:	201d      	movs	r0, #29
 800817a:	f001 f84b 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 800817e:	201d      	movs	r0, #29
 8008180:	f001 f85d 	bl	800923e <HAL_NVIC_EnableIRQ>
}
 8008184:	e03d      	b.n	8008202 <HAL_UART_MspInit+0x29e>
  else if(huart->Instance==USART4)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a25      	ldr	r2, [pc, #148]	; (8008220 <HAL_UART_MspInit+0x2bc>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d138      	bne.n	8008202 <HAL_UART_MspInit+0x29e>
    __HAL_RCC_USART4_CLK_ENABLE();
 8008190:	4b1f      	ldr	r3, [pc, #124]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008192:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008194:	4b1e      	ldr	r3, [pc, #120]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 8008196:	2180      	movs	r1, #128	; 0x80
 8008198:	0309      	lsls	r1, r1, #12
 800819a:	430a      	orrs	r2, r1
 800819c:	63da      	str	r2, [r3, #60]	; 0x3c
 800819e:	4b1c      	ldr	r3, [pc, #112]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80081a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081a2:	2380      	movs	r3, #128	; 0x80
 80081a4:	031b      	lsls	r3, r3, #12
 80081a6:	4013      	ands	r3, r2
 80081a8:	613b      	str	r3, [r7, #16]
 80081aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80081ac:	4b18      	ldr	r3, [pc, #96]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80081ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081b0:	4b17      	ldr	r3, [pc, #92]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80081b2:	2101      	movs	r1, #1
 80081b4:	430a      	orrs	r2, r1
 80081b6:	635a      	str	r2, [r3, #52]	; 0x34
 80081b8:	4b15      	ldr	r3, [pc, #84]	; (8008210 <HAL_UART_MspInit+0x2ac>)
 80081ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081bc:	2201      	movs	r2, #1
 80081be:	4013      	ands	r3, r2
 80081c0:	60fb      	str	r3, [r7, #12]
 80081c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DEBUG_TX_Pin|DEBUG_RX_Pin;
 80081c4:	214c      	movs	r1, #76	; 0x4c
 80081c6:	187b      	adds	r3, r7, r1
 80081c8:	2203      	movs	r2, #3
 80081ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081cc:	187b      	adds	r3, r7, r1
 80081ce:	2202      	movs	r2, #2
 80081d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081d2:	187b      	adds	r3, r7, r1
 80081d4:	2200      	movs	r2, #0
 80081d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081d8:	187b      	adds	r3, r7, r1
 80081da:	2200      	movs	r2, #0
 80081dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 80081de:	187b      	adds	r3, r7, r1
 80081e0:	2204      	movs	r2, #4
 80081e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081e4:	187a      	adds	r2, r7, r1
 80081e6:	23a0      	movs	r3, #160	; 0xa0
 80081e8:	05db      	lsls	r3, r3, #23
 80081ea:	0011      	movs	r1, r2
 80081ec:	0018      	movs	r0, r3
 80081ee:	f001 f90f 	bl	8009410 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 80081f2:	2200      	movs	r2, #0
 80081f4:	2103      	movs	r1, #3
 80081f6:	201d      	movs	r0, #29
 80081f8:	f001 f80c 	bl	8009214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 80081fc:	201d      	movs	r0, #29
 80081fe:	f001 f81e 	bl	800923e <HAL_NVIC_EnableIRQ>
}
 8008202:	46c0      	nop			; (mov r8, r8)
 8008204:	46bd      	mov	sp, r7
 8008206:	b019      	add	sp, #100	; 0x64
 8008208:	bd90      	pop	{r4, r7, pc}
 800820a:	46c0      	nop			; (mov r8, r8)
 800820c:	40013800 	.word	0x40013800
 8008210:	40021000 	.word	0x40021000
 8008214:	40004400 	.word	0x40004400
 8008218:	40004800 	.word	0x40004800
 800821c:	50000400 	.word	0x50000400
 8008220:	40004c00 	.word	0x40004c00

08008224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008228:	e7fe      	b.n	8008228 <NMI_Handler+0x4>

0800822a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800822a:	b580      	push	{r7, lr}
 800822c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800822e:	e7fe      	b.n	800822e <HardFault_Handler+0x4>

08008230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8008234:	46c0      	nop			; (mov r8, r8)
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}

0800823a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800823a:	b580      	push	{r7, lr}
 800823c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800823e:	46c0      	nop			; (mov r8, r8)
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008248:	f000 fef8 	bl	800903c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800824c:	46c0      	nop			; (mov r8, r8)
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
	...

08008254 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008258:	4b03      	ldr	r3, [pc, #12]	; (8008268 <TIM3_IRQHandler+0x14>)
 800825a:	0018      	movs	r0, r3
 800825c:	f003 fb58 	bl	800b910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8008260:	46c0      	nop			; (mov r8, r8)
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	46c0      	nop			; (mov r8, r8)
 8008268:	20000344 	.word	0x20000344

0800826c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008270:	4b03      	ldr	r3, [pc, #12]	; (8008280 <TIM6_IRQHandler+0x14>)
 8008272:	0018      	movs	r0, r3
 8008274:	f003 fb4c 	bl	800b910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8008278:	46c0      	nop			; (mov r8, r8)
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	46c0      	nop			; (mov r8, r8)
 8008280:	20000390 	.word	0x20000390

08008284 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8008288:	4b03      	ldr	r3, [pc, #12]	; (8008298 <TIM14_IRQHandler+0x14>)
 800828a:	0018      	movs	r0, r3
 800828c:	f003 fb40 	bl	800b910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8008290:	46c0      	nop			; (mov r8, r8)
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	46c0      	nop			; (mov r8, r8)
 8008298:	200003dc 	.word	0x200003dc

0800829c <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80082a0:	4b03      	ldr	r3, [pc, #12]	; (80082b0 <TIM17_IRQHandler+0x14>)
 80082a2:	0018      	movs	r0, r3
 80082a4:	f003 fb34 	bl	800b910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80082a8:	46c0      	nop			; (mov r8, r8)
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}
 80082ae:	46c0      	nop			; (mov r8, r8)
 80082b0:	20000428 	.word	0x20000428

080082b4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80082b8:	4b03      	ldr	r3, [pc, #12]	; (80082c8 <SPI1_IRQHandler+0x14>)
 80082ba:	0018      	movs	r0, r3
 80082bc:	f002 fdca 	bl	800ae54 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80082c0:	46c0      	nop			; (mov r8, r8)
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	46c0      	nop			; (mov r8, r8)
 80082c8:	200002e0 	.word	0x200002e0

080082cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80082d0:	4b03      	ldr	r3, [pc, #12]	; (80082e0 <USART1_IRQHandler+0x14>)
 80082d2:	0018      	movs	r0, r3
 80082d4:	f004 fa00 	bl	800c6d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80082d8:	46c0      	nop			; (mov r8, r8)
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
 80082de:	46c0      	nop			; (mov r8, r8)
 80082e0:	20000474 	.word	0x20000474

080082e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80082e8:	4b03      	ldr	r3, [pc, #12]	; (80082f8 <USART2_IRQHandler+0x14>)
 80082ea:	0018      	movs	r0, r3
 80082ec:	f004 f9f4 	bl	800c6d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80082f0:	46c0      	nop			; (mov r8, r8)
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
 80082f6:	46c0      	nop			; (mov r8, r8)
 80082f8:	20000508 	.word	0x20000508

080082fc <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008300:	4b05      	ldr	r3, [pc, #20]	; (8008318 <USART3_4_IRQHandler+0x1c>)
 8008302:	0018      	movs	r0, r3
 8008304:	f004 f9e8 	bl	800c6d8 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart4);
 8008308:	4b04      	ldr	r3, [pc, #16]	; (800831c <USART3_4_IRQHandler+0x20>)
 800830a:	0018      	movs	r0, r3
 800830c:	f004 f9e4 	bl	800c6d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8008310:	46c0      	nop			; (mov r8, r8)
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
 8008316:	46c0      	nop			; (mov r8, r8)
 8008318:	2000059c 	.word	0x2000059c
 800831c:	20000630 	.word	0x20000630

08008320 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	af00      	add	r7, sp, #0
	return 1;
 8008324:	2301      	movs	r3, #1
}
 8008326:	0018      	movs	r0, r3
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <_kill>:

int _kill(int pid, int sig)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b082      	sub	sp, #8
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8008336:	f006 f803 	bl	800e340 <__errno>
 800833a:	0003      	movs	r3, r0
 800833c:	2216      	movs	r2, #22
 800833e:	601a      	str	r2, [r3, #0]
	return -1;
 8008340:	2301      	movs	r3, #1
 8008342:	425b      	negs	r3, r3
}
 8008344:	0018      	movs	r0, r3
 8008346:	46bd      	mov	sp, r7
 8008348:	b002      	add	sp, #8
 800834a:	bd80      	pop	{r7, pc}

0800834c <_exit>:

void _exit (int status)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b082      	sub	sp, #8
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008354:	2301      	movs	r3, #1
 8008356:	425a      	negs	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	0011      	movs	r1, r2
 800835c:	0018      	movs	r0, r3
 800835e:	f7ff ffe5 	bl	800832c <_kill>
	while (1) {}		/* Make sure we hang here */
 8008362:	e7fe      	b.n	8008362 <_exit+0x16>

08008364 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b086      	sub	sp, #24
 8008368:	af00      	add	r7, sp, #0
 800836a:	60f8      	str	r0, [r7, #12]
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008370:	2300      	movs	r3, #0
 8008372:	617b      	str	r3, [r7, #20]
 8008374:	e00a      	b.n	800838c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008376:	e000      	b.n	800837a <_read+0x16>
 8008378:	bf00      	nop
 800837a:	0001      	movs	r1, r0
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	1c5a      	adds	r2, r3, #1
 8008380:	60ba      	str	r2, [r7, #8]
 8008382:	b2ca      	uxtb	r2, r1
 8008384:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	3301      	adds	r3, #1
 800838a:	617b      	str	r3, [r7, #20]
 800838c:	697a      	ldr	r2, [r7, #20]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	429a      	cmp	r2, r3
 8008392:	dbf0      	blt.n	8008376 <_read+0x12>
	}

return len;
 8008394:	687b      	ldr	r3, [r7, #4]
}
 8008396:	0018      	movs	r0, r3
 8008398:	46bd      	mov	sp, r7
 800839a:	b006      	add	sp, #24
 800839c:	bd80      	pop	{r7, pc}

0800839e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800839e:	b580      	push	{r7, lr}
 80083a0:	b086      	sub	sp, #24
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	60f8      	str	r0, [r7, #12]
 80083a6:	60b9      	str	r1, [r7, #8]
 80083a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80083aa:	2300      	movs	r3, #0
 80083ac:	617b      	str	r3, [r7, #20]
 80083ae:	e009      	b.n	80083c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	1c5a      	adds	r2, r3, #1
 80083b4:	60ba      	str	r2, [r7, #8]
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	0018      	movs	r0, r3
 80083ba:	e000      	b.n	80083be <_write+0x20>
 80083bc:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	3301      	adds	r3, #1
 80083c2:	617b      	str	r3, [r7, #20]
 80083c4:	697a      	ldr	r2, [r7, #20]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	429a      	cmp	r2, r3
 80083ca:	dbf1      	blt.n	80083b0 <_write+0x12>
	}
	return len;
 80083cc:	687b      	ldr	r3, [r7, #4]
}
 80083ce:	0018      	movs	r0, r3
 80083d0:	46bd      	mov	sp, r7
 80083d2:	b006      	add	sp, #24
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <_close>:

int _close(int file)
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b082      	sub	sp, #8
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
	return -1;
 80083de:	2301      	movs	r3, #1
 80083e0:	425b      	negs	r3, r3
}
 80083e2:	0018      	movs	r0, r3
 80083e4:	46bd      	mov	sp, r7
 80083e6:	b002      	add	sp, #8
 80083e8:	bd80      	pop	{r7, pc}

080083ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b082      	sub	sp, #8
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
 80083f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	2280      	movs	r2, #128	; 0x80
 80083f8:	0192      	lsls	r2, r2, #6
 80083fa:	605a      	str	r2, [r3, #4]
	return 0;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	0018      	movs	r0, r3
 8008400:	46bd      	mov	sp, r7
 8008402:	b002      	add	sp, #8
 8008404:	bd80      	pop	{r7, pc}

08008406 <_isatty>:

int _isatty(int file)
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b082      	sub	sp, #8
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
	return 1;
 800840e:	2301      	movs	r3, #1
}
 8008410:	0018      	movs	r0, r3
 8008412:	46bd      	mov	sp, r7
 8008414:	b002      	add	sp, #8
 8008416:	bd80      	pop	{r7, pc}

08008418 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	60b9      	str	r1, [r7, #8]
 8008422:	607a      	str	r2, [r7, #4]
	return 0;
 8008424:	2300      	movs	r3, #0
}
 8008426:	0018      	movs	r0, r3
 8008428:	46bd      	mov	sp, r7
 800842a:	b004      	add	sp, #16
 800842c:	bd80      	pop	{r7, pc}
	...

08008430 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b086      	sub	sp, #24
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008438:	4a14      	ldr	r2, [pc, #80]	; (800848c <_sbrk+0x5c>)
 800843a:	4b15      	ldr	r3, [pc, #84]	; (8008490 <_sbrk+0x60>)
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008444:	4b13      	ldr	r3, [pc, #76]	; (8008494 <_sbrk+0x64>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d102      	bne.n	8008452 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800844c:	4b11      	ldr	r3, [pc, #68]	; (8008494 <_sbrk+0x64>)
 800844e:	4a12      	ldr	r2, [pc, #72]	; (8008498 <_sbrk+0x68>)
 8008450:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008452:	4b10      	ldr	r3, [pc, #64]	; (8008494 <_sbrk+0x64>)
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	18d3      	adds	r3, r2, r3
 800845a:	693a      	ldr	r2, [r7, #16]
 800845c:	429a      	cmp	r2, r3
 800845e:	d207      	bcs.n	8008470 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008460:	f005 ff6e 	bl	800e340 <__errno>
 8008464:	0003      	movs	r3, r0
 8008466:	220c      	movs	r2, #12
 8008468:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800846a:	2301      	movs	r3, #1
 800846c:	425b      	negs	r3, r3
 800846e:	e009      	b.n	8008484 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008470:	4b08      	ldr	r3, [pc, #32]	; (8008494 <_sbrk+0x64>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008476:	4b07      	ldr	r3, [pc, #28]	; (8008494 <_sbrk+0x64>)
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	18d2      	adds	r2, r2, r3
 800847e:	4b05      	ldr	r3, [pc, #20]	; (8008494 <_sbrk+0x64>)
 8008480:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8008482:	68fb      	ldr	r3, [r7, #12]
}
 8008484:	0018      	movs	r0, r3
 8008486:	46bd      	mov	sp, r7
 8008488:	b006      	add	sp, #24
 800848a:	bd80      	pop	{r7, pc}
 800848c:	20009000 	.word	0x20009000
 8008490:	00000400 	.word	0x00000400
 8008494:	20000cc0 	.word	0x20000cc0
 8008498:	20000d00 	.word	0x20000d00

0800849c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80084a0:	46c0      	nop			; (mov r8, r8)
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
	...

080084a8 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 80084a8:	b590      	push	{r4, r7, lr}
 80084aa:	b087      	sub	sp, #28
 80084ac:	af02      	add	r7, sp, #8
 80084ae:	0002      	movs	r2, r0
 80084b0:	1dfb      	adds	r3, r7, #7
 80084b2:	701a      	strb	r2, [r3, #0]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 80084b4:	240f      	movs	r4, #15
 80084b6:	193a      	adds	r2, r7, r4
 80084b8:	1df9      	adds	r1, r7, #7
 80084ba:	4806      	ldr	r0, [pc, #24]	; (80084d4 <W25qxx_Spi+0x2c>)
 80084bc:	2364      	movs	r3, #100	; 0x64
 80084be:	9300      	str	r3, [sp, #0]
 80084c0:	2301      	movs	r3, #1
 80084c2:	f002 faf5 	bl	800aab0 <HAL_SPI_TransmitReceive>
	return ret;
 80084c6:	193b      	adds	r3, r7, r4
 80084c8:	781b      	ldrb	r3, [r3, #0]
}
 80084ca:	0018      	movs	r0, r3
 80084cc:	46bd      	mov	sp, r7
 80084ce:	b005      	add	sp, #20
 80084d0:	bd90      	pop	{r4, r7, pc}
 80084d2:	46c0      	nop			; (mov r8, r8)
 80084d4:	200002e0 	.word	0x200002e0

080084d8 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 80084de:	2300      	movs	r3, #0
 80084e0:	60fb      	str	r3, [r7, #12]
 80084e2:	2300      	movs	r3, #0
 80084e4:	60bb      	str	r3, [r7, #8]
 80084e6:	2300      	movs	r3, #0
 80084e8:	607b      	str	r3, [r7, #4]
 80084ea:	2300      	movs	r3, #0
 80084ec:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80084ee:	4b15      	ldr	r3, [pc, #84]	; (8008544 <W25qxx_ReadID+0x6c>)
 80084f0:	2200      	movs	r2, #0
 80084f2:	2108      	movs	r1, #8
 80084f4:	0018      	movs	r0, r3
 80084f6:	f001 f90c 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 80084fa:	209f      	movs	r0, #159	; 0x9f
 80084fc:	f7ff ffd4 	bl	80084a8 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008500:	20a5      	movs	r0, #165	; 0xa5
 8008502:	f7ff ffd1 	bl	80084a8 <W25qxx_Spi>
 8008506:	0003      	movs	r3, r0
 8008508:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800850a:	20a5      	movs	r0, #165	; 0xa5
 800850c:	f7ff ffcc 	bl	80084a8 <W25qxx_Spi>
 8008510:	0003      	movs	r3, r0
 8008512:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008514:	20a5      	movs	r0, #165	; 0xa5
 8008516:	f7ff ffc7 	bl	80084a8 <W25qxx_Spi>
 800851a:	0003      	movs	r3, r0
 800851c:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800851e:	4b09      	ldr	r3, [pc, #36]	; (8008544 <W25qxx_ReadID+0x6c>)
 8008520:	2201      	movs	r2, #1
 8008522:	2108      	movs	r1, #8
 8008524:	0018      	movs	r0, r3
 8008526:	f001 f8f4 	bl	8009712 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	041a      	lsls	r2, r3, #16
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	021b      	lsls	r3, r3, #8
 8008532:	4313      	orrs	r3, r2
 8008534:	683a      	ldr	r2, [r7, #0]
 8008536:	4313      	orrs	r3, r2
 8008538:	60fb      	str	r3, [r7, #12]
	return Temp;
 800853a:	68fb      	ldr	r3, [r7, #12]
}
 800853c:	0018      	movs	r0, r3
 800853e:	46bd      	mov	sp, r7
 8008540:	b004      	add	sp, #16
 8008542:	bd80      	pop	{r7, pc}
 8008544:	50000c00 	.word	0x50000c00

08008548 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8008548:	b590      	push	{r4, r7, lr}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800854e:	4b1d      	ldr	r3, [pc, #116]	; (80085c4 <W25qxx_ReadUniqID+0x7c>)
 8008550:	2200      	movs	r2, #0
 8008552:	2108      	movs	r1, #8
 8008554:	0018      	movs	r0, r3
 8008556:	f001 f8dc 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 800855a:	204b      	movs	r0, #75	; 0x4b
 800855c:	f7ff ffa4 	bl	80084a8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8008560:	1dfb      	adds	r3, r7, #7
 8008562:	2200      	movs	r2, #0
 8008564:	701a      	strb	r2, [r3, #0]
 8008566:	e007      	b.n	8008578 <W25qxx_ReadUniqID+0x30>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008568:	20a5      	movs	r0, #165	; 0xa5
 800856a:	f7ff ff9d 	bl	80084a8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800856e:	1dfb      	adds	r3, r7, #7
 8008570:	781a      	ldrb	r2, [r3, #0]
 8008572:	1dfb      	adds	r3, r7, #7
 8008574:	3201      	adds	r2, #1
 8008576:	701a      	strb	r2, [r3, #0]
 8008578:	1dfb      	adds	r3, r7, #7
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	2b03      	cmp	r3, #3
 800857e:	d9f3      	bls.n	8008568 <W25qxx_ReadUniqID+0x20>
	for (uint8_t i = 0; i < 8; i++)
 8008580:	1dbb      	adds	r3, r7, #6
 8008582:	2200      	movs	r2, #0
 8008584:	701a      	strb	r2, [r3, #0]
 8008586:	e00e      	b.n	80085a6 <W25qxx_ReadUniqID+0x5e>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008588:	1dbb      	adds	r3, r7, #6
 800858a:	781c      	ldrb	r4, [r3, #0]
 800858c:	20a5      	movs	r0, #165	; 0xa5
 800858e:	f7ff ff8b 	bl	80084a8 <W25qxx_Spi>
 8008592:	0003      	movs	r3, r0
 8008594:	001a      	movs	r2, r3
 8008596:	4b0c      	ldr	r3, [pc, #48]	; (80085c8 <W25qxx_ReadUniqID+0x80>)
 8008598:	191b      	adds	r3, r3, r4
 800859a:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800859c:	1dbb      	adds	r3, r7, #6
 800859e:	781a      	ldrb	r2, [r3, #0]
 80085a0:	1dbb      	adds	r3, r7, #6
 80085a2:	3201      	adds	r2, #1
 80085a4:	701a      	strb	r2, [r3, #0]
 80085a6:	1dbb      	adds	r3, r7, #6
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	2b07      	cmp	r3, #7
 80085ac:	d9ec      	bls.n	8008588 <W25qxx_ReadUniqID+0x40>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80085ae:	4b05      	ldr	r3, [pc, #20]	; (80085c4 <W25qxx_ReadUniqID+0x7c>)
 80085b0:	2201      	movs	r2, #1
 80085b2:	2108      	movs	r1, #8
 80085b4:	0018      	movs	r0, r3
 80085b6:	f001 f8ac 	bl	8009712 <HAL_GPIO_WritePin>
}
 80085ba:	46c0      	nop			; (mov r8, r8)
 80085bc:	46bd      	mov	sp, r7
 80085be:	b003      	add	sp, #12
 80085c0:	bd90      	pop	{r4, r7, pc}
 80085c2:	46c0      	nop			; (mov r8, r8)
 80085c4:	50000c00 	.word	0x50000c00
 80085c8:	20000cc4 	.word	0x20000cc4

080085cc <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80085d0:	4b0a      	ldr	r3, [pc, #40]	; (80085fc <W25qxx_WriteEnable+0x30>)
 80085d2:	2200      	movs	r2, #0
 80085d4:	2108      	movs	r1, #8
 80085d6:	0018      	movs	r0, r3
 80085d8:	f001 f89b 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 80085dc:	2006      	movs	r0, #6
 80085de:	f7ff ff63 	bl	80084a8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80085e2:	4b06      	ldr	r3, [pc, #24]	; (80085fc <W25qxx_WriteEnable+0x30>)
 80085e4:	2201      	movs	r2, #1
 80085e6:	2108      	movs	r1, #8
 80085e8:	0018      	movs	r0, r3
 80085ea:	f001 f892 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80085ee:	2001      	movs	r0, #1
 80085f0:	f000 fd40 	bl	8009074 <HAL_Delay>
}
 80085f4:	46c0      	nop			; (mov r8, r8)
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
 80085fa:	46c0      	nop			; (mov r8, r8)
 80085fc:	50000c00 	.word	0x50000c00

08008600 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8008600:	b5b0      	push	{r4, r5, r7, lr}
 8008602:	b084      	sub	sp, #16
 8008604:	af00      	add	r7, sp, #0
 8008606:	0002      	movs	r2, r0
 8008608:	1dfb      	adds	r3, r7, #7
 800860a:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800860c:	240f      	movs	r4, #15
 800860e:	193b      	adds	r3, r7, r4
 8008610:	2200      	movs	r2, #0
 8008612:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008614:	4b24      	ldr	r3, [pc, #144]	; (80086a8 <W25qxx_ReadStatusRegister+0xa8>)
 8008616:	2200      	movs	r2, #0
 8008618:	2108      	movs	r1, #8
 800861a:	0018      	movs	r0, r3
 800861c:	f001 f879 	bl	8009712 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8008620:	1dfb      	adds	r3, r7, #7
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	2b01      	cmp	r3, #1
 8008626:	d10f      	bne.n	8008648 <W25qxx_ReadStatusRegister+0x48>
	{
		W25qxx_Spi(0x05);
 8008628:	2005      	movs	r0, #5
 800862a:	f7ff ff3d 	bl	80084a8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800862e:	0025      	movs	r5, r4
 8008630:	193c      	adds	r4, r7, r4
 8008632:	20a5      	movs	r0, #165	; 0xa5
 8008634:	f7ff ff38 	bl	80084a8 <W25qxx_Spi>
 8008638:	0003      	movs	r3, r0
 800863a:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister1 = status;
 800863c:	4b1b      	ldr	r3, [pc, #108]	; (80086ac <W25qxx_ReadStatusRegister+0xac>)
 800863e:	197a      	adds	r2, r7, r5
 8008640:	2124      	movs	r1, #36	; 0x24
 8008642:	7812      	ldrb	r2, [r2, #0]
 8008644:	545a      	strb	r2, [r3, r1]
 8008646:	e022      	b.n	800868e <W25qxx_ReadStatusRegister+0x8e>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8008648:	1dfb      	adds	r3, r7, #7
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	2b02      	cmp	r3, #2
 800864e:	d10f      	bne.n	8008670 <W25qxx_ReadStatusRegister+0x70>
	{
		W25qxx_Spi(0x35);
 8008650:	2035      	movs	r0, #53	; 0x35
 8008652:	f7ff ff29 	bl	80084a8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008656:	250f      	movs	r5, #15
 8008658:	197c      	adds	r4, r7, r5
 800865a:	20a5      	movs	r0, #165	; 0xa5
 800865c:	f7ff ff24 	bl	80084a8 <W25qxx_Spi>
 8008660:	0003      	movs	r3, r0
 8008662:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister2 = status;
 8008664:	4b11      	ldr	r3, [pc, #68]	; (80086ac <W25qxx_ReadStatusRegister+0xac>)
 8008666:	197a      	adds	r2, r7, r5
 8008668:	2125      	movs	r1, #37	; 0x25
 800866a:	7812      	ldrb	r2, [r2, #0]
 800866c:	545a      	strb	r2, [r3, r1]
 800866e:	e00e      	b.n	800868e <W25qxx_ReadStatusRegister+0x8e>
	}
	else
	{
		W25qxx_Spi(0x15);
 8008670:	2015      	movs	r0, #21
 8008672:	f7ff ff19 	bl	80084a8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008676:	250f      	movs	r5, #15
 8008678:	197c      	adds	r4, r7, r5
 800867a:	20a5      	movs	r0, #165	; 0xa5
 800867c:	f7ff ff14 	bl	80084a8 <W25qxx_Spi>
 8008680:	0003      	movs	r3, r0
 8008682:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister3 = status;
 8008684:	4b09      	ldr	r3, [pc, #36]	; (80086ac <W25qxx_ReadStatusRegister+0xac>)
 8008686:	197a      	adds	r2, r7, r5
 8008688:	2126      	movs	r1, #38	; 0x26
 800868a:	7812      	ldrb	r2, [r2, #0]
 800868c:	545a      	strb	r2, [r3, r1]
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800868e:	4b06      	ldr	r3, [pc, #24]	; (80086a8 <W25qxx_ReadStatusRegister+0xa8>)
 8008690:	2201      	movs	r2, #1
 8008692:	2108      	movs	r1, #8
 8008694:	0018      	movs	r0, r3
 8008696:	f001 f83c 	bl	8009712 <HAL_GPIO_WritePin>
	return status;
 800869a:	230f      	movs	r3, #15
 800869c:	18fb      	adds	r3, r7, r3
 800869e:	781b      	ldrb	r3, [r3, #0]
}
 80086a0:	0018      	movs	r0, r3
 80086a2:	46bd      	mov	sp, r7
 80086a4:	b004      	add	sp, #16
 80086a6:	bdb0      	pop	{r4, r5, r7, pc}
 80086a8:	50000c00 	.word	0x50000c00
 80086ac:	20000cc4 	.word	0x20000cc4

080086b0 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80086b4:	2001      	movs	r0, #1
 80086b6:	f000 fcdd 	bl	8009074 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80086ba:	4b12      	ldr	r3, [pc, #72]	; (8008704 <W25qxx_WaitForWriteEnd+0x54>)
 80086bc:	2200      	movs	r2, #0
 80086be:	2108      	movs	r1, #8
 80086c0:	0018      	movs	r0, r3
 80086c2:	f001 f826 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80086c6:	2005      	movs	r0, #5
 80086c8:	f7ff feee 	bl	80084a8 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80086cc:	20a5      	movs	r0, #165	; 0xa5
 80086ce:	f7ff feeb 	bl	80084a8 <W25qxx_Spi>
 80086d2:	0003      	movs	r3, r0
 80086d4:	0019      	movs	r1, r3
 80086d6:	4b0c      	ldr	r3, [pc, #48]	; (8008708 <W25qxx_WaitForWriteEnd+0x58>)
 80086d8:	2224      	movs	r2, #36	; 0x24
 80086da:	5499      	strb	r1, [r3, r2]
		W25qxx_Delay(1);
 80086dc:	2001      	movs	r0, #1
 80086de:	f000 fcc9 	bl	8009074 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80086e2:	4b09      	ldr	r3, [pc, #36]	; (8008708 <W25qxx_WaitForWriteEnd+0x58>)
 80086e4:	2224      	movs	r2, #36	; 0x24
 80086e6:	5c9b      	ldrb	r3, [r3, r2]
 80086e8:	001a      	movs	r2, r3
 80086ea:	2301      	movs	r3, #1
 80086ec:	4013      	ands	r3, r2
 80086ee:	d1ed      	bne.n	80086cc <W25qxx_WaitForWriteEnd+0x1c>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80086f0:	4b04      	ldr	r3, [pc, #16]	; (8008704 <W25qxx_WaitForWriteEnd+0x54>)
 80086f2:	2201      	movs	r2, #1
 80086f4:	2108      	movs	r1, #8
 80086f6:	0018      	movs	r0, r3
 80086f8:	f001 f80b 	bl	8009712 <HAL_GPIO_WritePin>
}
 80086fc:	46c0      	nop			; (mov r8, r8)
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	46c0      	nop			; (mov r8, r8)
 8008704:	50000c00 	.word	0x50000c00
 8008708:	20000cc4 	.word	0x20000cc4

0800870c <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b082      	sub	sp, #8
 8008710:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8008712:	4b58      	ldr	r3, [pc, #352]	; (8008874 <W25qxx_Init+0x168>)
 8008714:	2227      	movs	r2, #39	; 0x27
 8008716:	2101      	movs	r1, #1
 8008718:	5499      	strb	r1, [r3, r2]
	while (HAL_GetTick() < 100)
 800871a:	e002      	b.n	8008722 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800871c:	2001      	movs	r0, #1
 800871e:	f000 fca9 	bl	8009074 <HAL_Delay>
	while (HAL_GetTick() < 100)
 8008722:	f000 fc9d 	bl	8009060 <HAL_GetTick>
 8008726:	0003      	movs	r3, r0
 8008728:	2b63      	cmp	r3, #99	; 0x63
 800872a:	d9f7      	bls.n	800871c <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800872c:	4b52      	ldr	r3, [pc, #328]	; (8008878 <W25qxx_Init+0x16c>)
 800872e:	2201      	movs	r2, #1
 8008730:	2108      	movs	r1, #8
 8008732:	0018      	movs	r0, r3
 8008734:	f000 ffed 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8008738:	2064      	movs	r0, #100	; 0x64
 800873a:	f000 fc9b 	bl	8009074 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 800873e:	f7ff fecb 	bl	80084d8 <W25qxx_ReadID>
 8008742:	0003      	movs	r3, r0
 8008744:	607b      	str	r3, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	22ff      	movs	r2, #255	; 0xff
 800874a:	4013      	ands	r3, r2
 800874c:	3b11      	subs	r3, #17
 800874e:	2b0f      	cmp	r3, #15
 8008750:	d84d      	bhi.n	80087ee <W25qxx_Init+0xe2>
 8008752:	009a      	lsls	r2, r3, #2
 8008754:	4b49      	ldr	r3, [pc, #292]	; (800887c <W25qxx_Init+0x170>)
 8008756:	18d3      	adds	r3, r2, r3
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	469f      	mov	pc, r3
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 800875c:	4b45      	ldr	r3, [pc, #276]	; (8008874 <W25qxx_Init+0x168>)
 800875e:	220a      	movs	r2, #10
 8008760:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8008762:	4b44      	ldr	r3, [pc, #272]	; (8008874 <W25qxx_Init+0x168>)
 8008764:	2280      	movs	r2, #128	; 0x80
 8008766:	00d2      	lsls	r2, r2, #3
 8008768:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 800876a:	e046      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 800876c:	4b41      	ldr	r3, [pc, #260]	; (8008874 <W25qxx_Init+0x168>)
 800876e:	2209      	movs	r2, #9
 8008770:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8008772:	4b40      	ldr	r3, [pc, #256]	; (8008874 <W25qxx_Init+0x168>)
 8008774:	2280      	movs	r2, #128	; 0x80
 8008776:	0092      	lsls	r2, r2, #2
 8008778:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 800877a:	e03e      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 800877c:	4b3d      	ldr	r3, [pc, #244]	; (8008874 <W25qxx_Init+0x168>)
 800877e:	2208      	movs	r2, #8
 8008780:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8008782:	4b3c      	ldr	r3, [pc, #240]	; (8008874 <W25qxx_Init+0x168>)
 8008784:	2280      	movs	r2, #128	; 0x80
 8008786:	0052      	lsls	r2, r2, #1
 8008788:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 800878a:	e036      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 800878c:	4b39      	ldr	r3, [pc, #228]	; (8008874 <W25qxx_Init+0x168>)
 800878e:	2207      	movs	r2, #7
 8008790:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8008792:	4b38      	ldr	r3, [pc, #224]	; (8008874 <W25qxx_Init+0x168>)
 8008794:	2280      	movs	r2, #128	; 0x80
 8008796:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8008798:	e02f      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 800879a:	4b36      	ldr	r3, [pc, #216]	; (8008874 <W25qxx_Init+0x168>)
 800879c:	2206      	movs	r2, #6
 800879e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 80087a0:	4b34      	ldr	r3, [pc, #208]	; (8008874 <W25qxx_Init+0x168>)
 80087a2:	2240      	movs	r2, #64	; 0x40
 80087a4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 80087a6:	e028      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 80087a8:	4b32      	ldr	r3, [pc, #200]	; (8008874 <W25qxx_Init+0x168>)
 80087aa:	2205      	movs	r2, #5
 80087ac:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 80087ae:	4b31      	ldr	r3, [pc, #196]	; (8008874 <W25qxx_Init+0x168>)
 80087b0:	2220      	movs	r2, #32
 80087b2:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 80087b4:	e021      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 80087b6:	4b2f      	ldr	r3, [pc, #188]	; (8008874 <W25qxx_Init+0x168>)
 80087b8:	2204      	movs	r2, #4
 80087ba:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 80087bc:	4b2d      	ldr	r3, [pc, #180]	; (8008874 <W25qxx_Init+0x168>)
 80087be:	2210      	movs	r2, #16
 80087c0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 80087c2:	e01a      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 80087c4:	4b2b      	ldr	r3, [pc, #172]	; (8008874 <W25qxx_Init+0x168>)
 80087c6:	2203      	movs	r2, #3
 80087c8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 80087ca:	4b2a      	ldr	r3, [pc, #168]	; (8008874 <W25qxx_Init+0x168>)
 80087cc:	2208      	movs	r2, #8
 80087ce:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 80087d0:	e013      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 80087d2:	4b28      	ldr	r3, [pc, #160]	; (8008874 <W25qxx_Init+0x168>)
 80087d4:	2202      	movs	r2, #2
 80087d6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 80087d8:	4b26      	ldr	r3, [pc, #152]	; (8008874 <W25qxx_Init+0x168>)
 80087da:	2204      	movs	r2, #4
 80087dc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 80087de:	e00c      	b.n	80087fa <W25qxx_Init+0xee>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 80087e0:	4b24      	ldr	r3, [pc, #144]	; (8008874 <W25qxx_Init+0x168>)
 80087e2:	2201      	movs	r2, #1
 80087e4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 80087e6:	4b23      	ldr	r3, [pc, #140]	; (8008874 <W25qxx_Init+0x168>)
 80087e8:	2202      	movs	r2, #2
 80087ea:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 80087ec:	e005      	b.n	80087fa <W25qxx_Init+0xee>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 80087ee:	4b21      	ldr	r3, [pc, #132]	; (8008874 <W25qxx_Init+0x168>)
 80087f0:	2227      	movs	r2, #39	; 0x27
 80087f2:	2100      	movs	r1, #0
 80087f4:	5499      	strb	r1, [r3, r2]
		return false;
 80087f6:	2300      	movs	r3, #0
 80087f8:	e038      	b.n	800886c <W25qxx_Init+0x160>
	}
	w25qxx.PageSize = 256;
 80087fa:	4b1e      	ldr	r3, [pc, #120]	; (8008874 <W25qxx_Init+0x168>)
 80087fc:	2280      	movs	r2, #128	; 0x80
 80087fe:	0052      	lsls	r2, r2, #1
 8008800:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8008802:	4b1c      	ldr	r3, [pc, #112]	; (8008874 <W25qxx_Init+0x168>)
 8008804:	2280      	movs	r2, #128	; 0x80
 8008806:	0152      	lsls	r2, r2, #5
 8008808:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 800880a:	4b1a      	ldr	r3, [pc, #104]	; (8008874 <W25qxx_Init+0x168>)
 800880c:	69db      	ldr	r3, [r3, #28]
 800880e:	011a      	lsls	r2, r3, #4
 8008810:	4b18      	ldr	r3, [pc, #96]	; (8008874 <W25qxx_Init+0x168>)
 8008812:	615a      	str	r2, [r3, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8008814:	4b17      	ldr	r3, [pc, #92]	; (8008874 <W25qxx_Init+0x168>)
 8008816:	695a      	ldr	r2, [r3, #20]
 8008818:	4b16      	ldr	r3, [pc, #88]	; (8008874 <W25qxx_Init+0x168>)
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	435a      	muls	r2, r3
 800881e:	4b15      	ldr	r3, [pc, #84]	; (8008874 <W25qxx_Init+0x168>)
 8008820:	895b      	ldrh	r3, [r3, #10]
 8008822:	0019      	movs	r1, r3
 8008824:	0010      	movs	r0, r2
 8008826:	f7f7 fc91 	bl	800014c <__udivsi3>
 800882a:	0003      	movs	r3, r0
 800882c:	001a      	movs	r2, r3
 800882e:	4b11      	ldr	r3, [pc, #68]	; (8008874 <W25qxx_Init+0x168>)
 8008830:	60da      	str	r2, [r3, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8008832:	4b10      	ldr	r3, [pc, #64]	; (8008874 <W25qxx_Init+0x168>)
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	011a      	lsls	r2, r3, #4
 8008838:	4b0e      	ldr	r3, [pc, #56]	; (8008874 <W25qxx_Init+0x168>)
 800883a:	619a      	str	r2, [r3, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 800883c:	4b0d      	ldr	r3, [pc, #52]	; (8008874 <W25qxx_Init+0x168>)
 800883e:	695a      	ldr	r2, [r3, #20]
 8008840:	4b0c      	ldr	r3, [pc, #48]	; (8008874 <W25qxx_Init+0x168>)
 8008842:	691b      	ldr	r3, [r3, #16]
 8008844:	4353      	muls	r3, r2
 8008846:	0a9a      	lsrs	r2, r3, #10
 8008848:	4b0a      	ldr	r3, [pc, #40]	; (8008874 <W25qxx_Init+0x168>)
 800884a:	621a      	str	r2, [r3, #32]
	W25qxx_ReadUniqID();
 800884c:	f7ff fe7c 	bl	8008548 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8008850:	2001      	movs	r0, #1
 8008852:	f7ff fed5 	bl	8008600 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8008856:	2002      	movs	r0, #2
 8008858:	f7ff fed2 	bl	8008600 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 800885c:	2003      	movs	r0, #3
 800885e:	f7ff fecf 	bl	8008600 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8008862:	4b04      	ldr	r3, [pc, #16]	; (8008874 <W25qxx_Init+0x168>)
 8008864:	2227      	movs	r2, #39	; 0x27
 8008866:	2100      	movs	r1, #0
 8008868:	5499      	strb	r1, [r3, r2]
	return true;
 800886a:	2301      	movs	r3, #1
}
 800886c:	0018      	movs	r0, r3
 800886e:	46bd      	mov	sp, r7
 8008870:	b002      	add	sp, #8
 8008872:	bd80      	pop	{r7, pc}
 8008874:	20000cc4 	.word	0x20000cc4
 8008878:	50000c00 	.word	0x50000c00
 800887c:	08012d14 	.word	0x08012d14

08008880 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b082      	sub	sp, #8
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8008888:	e002      	b.n	8008890 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 800888a:	2001      	movs	r0, #1
 800888c:	f000 fbf2 	bl	8009074 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8008890:	4b26      	ldr	r3, [pc, #152]	; (800892c <W25qxx_EraseSector+0xac>)
 8008892:	2227      	movs	r2, #39	; 0x27
 8008894:	5c9b      	ldrb	r3, [r3, r2]
 8008896:	2b01      	cmp	r3, #1
 8008898:	d0f7      	beq.n	800888a <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 800889a:	4b24      	ldr	r3, [pc, #144]	; (800892c <W25qxx_EraseSector+0xac>)
 800889c:	2227      	movs	r2, #39	; 0x27
 800889e:	2101      	movs	r1, #1
 80088a0:	5499      	strb	r1, [r3, r2]
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 80088a2:	f7ff ff05 	bl	80086b0 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 80088a6:	4b21      	ldr	r3, [pc, #132]	; (800892c <W25qxx_EraseSector+0xac>)
 80088a8:	691a      	ldr	r2, [r3, #16]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4353      	muls	r3, r2
 80088ae:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 80088b0:	f7ff fe8c 	bl	80085cc <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80088b4:	4b1e      	ldr	r3, [pc, #120]	; (8008930 <W25qxx_EraseSector+0xb0>)
 80088b6:	2200      	movs	r2, #0
 80088b8:	2108      	movs	r1, #8
 80088ba:	0018      	movs	r0, r3
 80088bc:	f000 ff29 	bl	8009712 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80088c0:	4b1a      	ldr	r3, [pc, #104]	; (800892c <W25qxx_EraseSector+0xac>)
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	2b08      	cmp	r3, #8
 80088c6:	d909      	bls.n	80088dc <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 80088c8:	2021      	movs	r0, #33	; 0x21
 80088ca:	f7ff fded 	bl	80084a8 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	0e1b      	lsrs	r3, r3, #24
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	0018      	movs	r0, r3
 80088d6:	f7ff fde7 	bl	80084a8 <W25qxx_Spi>
 80088da:	e002      	b.n	80088e2 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 80088dc:	2020      	movs	r0, #32
 80088de:	f7ff fde3 	bl	80084a8 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	0c1b      	lsrs	r3, r3, #16
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	0018      	movs	r0, r3
 80088ea:	f7ff fddd 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	0a1b      	lsrs	r3, r3, #8
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	0018      	movs	r0, r3
 80088f6:	f7ff fdd7 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	b2db      	uxtb	r3, r3
 80088fe:	0018      	movs	r0, r3
 8008900:	f7ff fdd2 	bl	80084a8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008904:	4b0a      	ldr	r3, [pc, #40]	; (8008930 <W25qxx_EraseSector+0xb0>)
 8008906:	2201      	movs	r2, #1
 8008908:	2108      	movs	r1, #8
 800890a:	0018      	movs	r0, r3
 800890c:	f000 ff01 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8008910:	f7ff fece 	bl	80086b0 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8008914:	2001      	movs	r0, #1
 8008916:	f000 fbad 	bl	8009074 <HAL_Delay>
	w25qxx.Lock = 0;
 800891a:	4b04      	ldr	r3, [pc, #16]	; (800892c <W25qxx_EraseSector+0xac>)
 800891c:	2227      	movs	r2, #39	; 0x27
 800891e:	2100      	movs	r1, #0
 8008920:	5499      	strb	r1, [r3, r2]
}
 8008922:	46c0      	nop			; (mov r8, r8)
 8008924:	46bd      	mov	sp, r7
 8008926:	b002      	add	sp, #8
 8008928:	bd80      	pop	{r7, pc}
 800892a:	46c0      	nop			; (mov r8, r8)
 800892c:	20000cc4 	.word	0x20000cc4
 8008930:	50000c00 	.word	0x50000c00

08008934 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 800893c:	4b07      	ldr	r3, [pc, #28]	; (800895c <W25qxx_SectorToPage+0x28>)
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	435a      	muls	r2, r3
 8008944:	4b05      	ldr	r3, [pc, #20]	; (800895c <W25qxx_SectorToPage+0x28>)
 8008946:	895b      	ldrh	r3, [r3, #10]
 8008948:	0019      	movs	r1, r3
 800894a:	0010      	movs	r0, r2
 800894c:	f7f7 fbfe 	bl	800014c <__udivsi3>
 8008950:	0003      	movs	r3, r0
}
 8008952:	0018      	movs	r0, r3
 8008954:	46bd      	mov	sp, r7
 8008956:	b002      	add	sp, #8
 8008958:	bd80      	pop	{r7, pc}
 800895a:	46c0      	nop			; (mov r8, r8)
 800895c:	20000cc4 	.word	0x20000cc4

08008960 <W25qxx_WriteByte>:
	w25qxx.Lock = 0;
	return false;
}
//###################################################################################################################
void W25qxx_WriteByte(uint8_t pBuffer, uint32_t WriteAddr_inBytes)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
 8008966:	0002      	movs	r2, r0
 8008968:	6039      	str	r1, [r7, #0]
 800896a:	1dfb      	adds	r3, r7, #7
 800896c:	701a      	strb	r2, [r3, #0]
	while (w25qxx.Lock == 1)
 800896e:	e002      	b.n	8008976 <W25qxx_WriteByte+0x16>
		W25qxx_Delay(1);
 8008970:	2001      	movs	r0, #1
 8008972:	f000 fb7f 	bl	8009074 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8008976:	4b25      	ldr	r3, [pc, #148]	; (8008a0c <W25qxx_WriteByte+0xac>)
 8008978:	2227      	movs	r2, #39	; 0x27
 800897a:	5c9b      	ldrb	r3, [r3, r2]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d0f7      	beq.n	8008970 <W25qxx_WriteByte+0x10>
	w25qxx.Lock = 1;
 8008980:	4b22      	ldr	r3, [pc, #136]	; (8008a0c <W25qxx_WriteByte+0xac>)
 8008982:	2227      	movs	r2, #39	; 0x27
 8008984:	2101      	movs	r1, #1
 8008986:	5499      	strb	r1, [r3, r2]
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx WriteByte 0x%02X at address %d begin...", pBuffer, WriteAddr_inBytes);
#endif
	W25qxx_WaitForWriteEnd();
 8008988:	f7ff fe92 	bl	80086b0 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800898c:	f7ff fe1e 	bl	80085cc <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008990:	4b1f      	ldr	r3, [pc, #124]	; (8008a10 <W25qxx_WriteByte+0xb0>)
 8008992:	2200      	movs	r2, #0
 8008994:	2108      	movs	r1, #8
 8008996:	0018      	movs	r0, r3
 8008998:	f000 febb 	bl	8009712 <HAL_GPIO_WritePin>

	if (w25qxx.ID >= W25Q256)
 800899c:	4b1b      	ldr	r3, [pc, #108]	; (8008a0c <W25qxx_WriteByte+0xac>)
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	2b08      	cmp	r3, #8
 80089a2:	d909      	bls.n	80089b8 <W25qxx_WriteByte+0x58>
	{
		W25qxx_Spi(0x12);
 80089a4:	2012      	movs	r0, #18
 80089a6:	f7ff fd7f 	bl	80084a8 <W25qxx_Spi>
		W25qxx_Spi((WriteAddr_inBytes & 0xFF000000) >> 24);
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	0e1b      	lsrs	r3, r3, #24
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	0018      	movs	r0, r3
 80089b2:	f7ff fd79 	bl	80084a8 <W25qxx_Spi>
 80089b6:	e002      	b.n	80089be <W25qxx_WriteByte+0x5e>
	}
	else
	{
		W25qxx_Spi(0x02);
 80089b8:	2002      	movs	r0, #2
 80089ba:	f7ff fd75 	bl	80084a8 <W25qxx_Spi>
	}
	W25qxx_Spi((WriteAddr_inBytes & 0xFF0000) >> 16);
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	0c1b      	lsrs	r3, r3, #16
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	0018      	movs	r0, r3
 80089c6:	f7ff fd6f 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi((WriteAddr_inBytes & 0xFF00) >> 8);
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	0a1b      	lsrs	r3, r3, #8
 80089ce:	b2db      	uxtb	r3, r3
 80089d0:	0018      	movs	r0, r3
 80089d2:	f7ff fd69 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(WriteAddr_inBytes & 0xFF);
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	0018      	movs	r0, r3
 80089dc:	f7ff fd64 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(pBuffer);
 80089e0:	1dfb      	adds	r3, r7, #7
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	0018      	movs	r0, r3
 80089e6:	f7ff fd5f 	bl	80084a8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80089ea:	4b09      	ldr	r3, [pc, #36]	; (8008a10 <W25qxx_WriteByte+0xb0>)
 80089ec:	2201      	movs	r2, #1
 80089ee:	2108      	movs	r1, #8
 80089f0:	0018      	movs	r0, r3
 80089f2:	f000 fe8e 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80089f6:	f7ff fe5b 	bl	80086b0 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WriteByte done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	w25qxx.Lock = 0;
 80089fa:	4b04      	ldr	r3, [pc, #16]	; (8008a0c <W25qxx_WriteByte+0xac>)
 80089fc:	2227      	movs	r2, #39	; 0x27
 80089fe:	2100      	movs	r1, #0
 8008a00:	5499      	strb	r1, [r3, r2]
}
 8008a02:	46c0      	nop			; (mov r8, r8)
 8008a04:	46bd      	mov	sp, r7
 8008a06:	b002      	add	sp, #8
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	46c0      	nop			; (mov r8, r8)
 8008a0c:	20000cc4 	.word	0x20000cc4
 8008a10:	50000c00 	.word	0x50000c00

08008a14 <W25qxx_WritePage>:
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	607a      	str	r2, [r7, #4]
 8008a20:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8008a22:	e002      	b.n	8008a2a <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8008a24:	2001      	movs	r0, #1
 8008a26:	f000 fb25 	bl	8009074 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8008a2a:	4b3a      	ldr	r3, [pc, #232]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008a2c:	2227      	movs	r2, #39	; 0x27
 8008a2e:	5c9b      	ldrb	r3, [r3, r2]
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d0f7      	beq.n	8008a24 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8008a34:	4b37      	ldr	r3, [pc, #220]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008a36:	2227      	movs	r2, #39	; 0x27
 8008a38:	2101      	movs	r1, #1
 8008a3a:	5499      	strb	r1, [r3, r2]
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8008a3c:	683a      	ldr	r2, [r7, #0]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	18d3      	adds	r3, r2, r3
 8008a42:	4a34      	ldr	r2, [pc, #208]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008a44:	8952      	ldrh	r2, [r2, #10]
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d802      	bhi.n	8008a50 <W25qxx_WritePage+0x3c>
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d105      	bne.n	8008a5c <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8008a50:	4b30      	ldr	r3, [pc, #192]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008a52:	895b      	ldrh	r3, [r3, #10]
 8008a54:	001a      	movs	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	1ad3      	subs	r3, r2, r3
 8008a5a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	18d3      	adds	r3, r2, r3
 8008a62:	4a2c      	ldr	r2, [pc, #176]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008a64:	8952      	ldrh	r2, [r2, #10]
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d905      	bls.n	8008a76 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8008a6a:	4b2a      	ldr	r3, [pc, #168]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008a6c:	895b      	ldrh	r3, [r3, #10]
 8008a6e:	001a      	movs	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	1ad3      	subs	r3, r2, r3
 8008a74:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8008a76:	f7ff fe1b 	bl	80086b0 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8008a7a:	f7ff fda7 	bl	80085cc <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008a7e:	4b26      	ldr	r3, [pc, #152]	; (8008b18 <W25qxx_WritePage+0x104>)
 8008a80:	2200      	movs	r2, #0
 8008a82:	2108      	movs	r1, #8
 8008a84:	0018      	movs	r0, r3
 8008a86:	f000 fe44 	bl	8009712 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8008a8a:	4b22      	ldr	r3, [pc, #136]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008a8c:	895b      	ldrh	r3, [r3, #10]
 8008a8e:	001a      	movs	r2, r3
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	4353      	muls	r3, r2
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	18d3      	adds	r3, r2, r3
 8008a98:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8008a9a:	4b1e      	ldr	r3, [pc, #120]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	2b08      	cmp	r3, #8
 8008aa0:	d909      	bls.n	8008ab6 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8008aa2:	2012      	movs	r0, #18
 8008aa4:	f7ff fd00 	bl	80084a8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	0e1b      	lsrs	r3, r3, #24
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	0018      	movs	r0, r3
 8008ab0:	f7ff fcfa 	bl	80084a8 <W25qxx_Spi>
 8008ab4:	e002      	b.n	8008abc <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8008ab6:	2002      	movs	r0, #2
 8008ab8:	f7ff fcf6 	bl	80084a8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	0c1b      	lsrs	r3, r3, #16
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	0018      	movs	r0, r3
 8008ac4:	f7ff fcf0 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	0a1b      	lsrs	r3, r3, #8
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	0018      	movs	r0, r3
 8008ad0:	f7ff fcea 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	0018      	movs	r0, r3
 8008ada:	f7ff fce5 	bl	80084a8 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	b29a      	uxth	r2, r3
 8008ae2:	68f9      	ldr	r1, [r7, #12]
 8008ae4:	480d      	ldr	r0, [pc, #52]	; (8008b1c <W25qxx_WritePage+0x108>)
 8008ae6:	2364      	movs	r3, #100	; 0x64
 8008ae8:	f001 fd3e 	bl	800a568 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008aec:	4b0a      	ldr	r3, [pc, #40]	; (8008b18 <W25qxx_WritePage+0x104>)
 8008aee:	2201      	movs	r2, #1
 8008af0:	2108      	movs	r1, #8
 8008af2:	0018      	movs	r0, r3
 8008af4:	f000 fe0d 	bl	8009712 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8008af8:	f7ff fdda 	bl	80086b0 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8008afc:	2001      	movs	r0, #1
 8008afe:	f000 fab9 	bl	8009074 <HAL_Delay>
	w25qxx.Lock = 0;
 8008b02:	4b04      	ldr	r3, [pc, #16]	; (8008b14 <W25qxx_WritePage+0x100>)
 8008b04:	2227      	movs	r2, #39	; 0x27
 8008b06:	2100      	movs	r1, #0
 8008b08:	5499      	strb	r1, [r3, r2]
}
 8008b0a:	46c0      	nop			; (mov r8, r8)
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	b004      	add	sp, #16
 8008b10:	bd80      	pop	{r7, pc}
 8008b12:	46c0      	nop			; (mov r8, r8)
 8008b14:	20000cc4 	.word	0x20000cc4
 8008b18:	50000c00 	.word	0x50000c00
 8008b1c:	200002e0 	.word	0x200002e0

08008b20 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8008b20:	b590      	push	{r4, r7, lr}
 8008b22:	b089      	sub	sp, #36	; 0x24
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	60f8      	str	r0, [r7, #12]
 8008b28:	60b9      	str	r1, [r7, #8]
 8008b2a:	607a      	str	r2, [r7, #4]
 8008b2c:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8008b2e:	4b2d      	ldr	r3, [pc, #180]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	683a      	ldr	r2, [r7, #0]
 8008b34:	429a      	cmp	r2, r3
 8008b36:	d802      	bhi.n	8008b3e <W25qxx_WriteSector+0x1e>
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d102      	bne.n	8008b44 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8008b3e:	4b29      	ldr	r3, [pc, #164]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8008b44:	4b27      	ldr	r3, [pc, #156]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008b46:	691b      	ldr	r3, [r3, #16]
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d245      	bcs.n	8008bda <W25qxx_WriteSector+0xba>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	18d2      	adds	r2, r2, r3
 8008b54:	4b23      	ldr	r3, [pc, #140]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008b56:	691b      	ldr	r3, [r3, #16]
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d905      	bls.n	8008b68 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8008b5c:	4b21      	ldr	r3, [pc, #132]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008b5e:	691a      	ldr	r2, [r3, #16]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	61bb      	str	r3, [r7, #24]
 8008b66:	e001      	b.n	8008b6c <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	0018      	movs	r0, r3
 8008b70:	f7ff fee0 	bl	8008934 <W25qxx_SectorToPage>
 8008b74:	0004      	movs	r4, r0
 8008b76:	4b1b      	ldr	r3, [pc, #108]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008b78:	895b      	ldrh	r3, [r3, #10]
 8008b7a:	0019      	movs	r1, r3
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f7f7 fae5 	bl	800014c <__udivsi3>
 8008b82:	0003      	movs	r3, r0
 8008b84:	18e3      	adds	r3, r4, r3
 8008b86:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8008b88:	4b16      	ldr	r3, [pc, #88]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008b8a:	895b      	ldrh	r3, [r3, #10]
 8008b8c:	001a      	movs	r2, r3
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	0011      	movs	r1, r2
 8008b92:	0018      	movs	r0, r3
 8008b94:	f7f7 fb60 	bl	8000258 <__aeabi_uidivmod>
 8008b98:	000b      	movs	r3, r1
 8008b9a:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8008b9c:	69bb      	ldr	r3, [r7, #24]
 8008b9e:	697a      	ldr	r2, [r7, #20]
 8008ba0:	69f9      	ldr	r1, [r7, #28]
 8008ba2:	68f8      	ldr	r0, [r7, #12]
 8008ba4:	f7ff ff36 	bl	8008a14 <W25qxx_WritePage>
		StartPage++;
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	3301      	adds	r3, #1
 8008bac:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8008bae:	4b0d      	ldr	r3, [pc, #52]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008bb0:	895b      	ldrh	r3, [r3, #10]
 8008bb2:	001a      	movs	r2, r3
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	1a9a      	subs	r2, r3, r2
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	18d3      	adds	r3, r2, r3
 8008bbc:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8008bbe:	4b09      	ldr	r3, [pc, #36]	; (8008be4 <W25qxx_WriteSector+0xc4>)
 8008bc0:	895b      	ldrh	r3, [r3, #10]
 8008bc2:	001a      	movs	r2, r3
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	1ad3      	subs	r3, r2, r3
 8008bc8:	68fa      	ldr	r2, [r7, #12]
 8008bca:	18d3      	adds	r3, r2, r3
 8008bcc:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	dce1      	bgt.n	8008b9c <W25qxx_WriteSector+0x7c>
 8008bd8:	e000      	b.n	8008bdc <W25qxx_WriteSector+0xbc>
		return;
 8008bda:	46c0      	nop			; (mov r8, r8)
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	b009      	add	sp, #36	; 0x24
 8008be0:	bd90      	pop	{r4, r7, pc}
 8008be2:	46c0      	nop			; (mov r8, r8)
 8008be4:	20000cc4 	.word	0x20000cc4

08008be8 <W25qxx_ReadByte>:
	W25qxx_Delay(100);
#endif
}
//###################################################################################################################
void W25qxx_ReadByte(uint8_t *pBuffer, uint32_t Bytes_Address)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b082      	sub	sp, #8
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
	while (w25qxx.Lock == 1)
 8008bf2:	e002      	b.n	8008bfa <W25qxx_ReadByte+0x12>
		W25qxx_Delay(1);
 8008bf4:	2001      	movs	r0, #1
 8008bf6:	f000 fa3d 	bl	8009074 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8008bfa:	4b24      	ldr	r3, [pc, #144]	; (8008c8c <W25qxx_ReadByte+0xa4>)
 8008bfc:	2227      	movs	r2, #39	; 0x27
 8008bfe:	5c9b      	ldrb	r3, [r3, r2]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d0f7      	beq.n	8008bf4 <W25qxx_ReadByte+0xc>
	w25qxx.Lock = 1;
 8008c04:	4b21      	ldr	r3, [pc, #132]	; (8008c8c <W25qxx_ReadByte+0xa4>)
 8008c06:	2227      	movs	r2, #39	; 0x27
 8008c08:	2101      	movs	r1, #1
 8008c0a:	5499      	strb	r1, [r3, r2]
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx ReadByte at address %d begin...\r\n", Bytes_Address);
#endif
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008c0c:	4b20      	ldr	r3, [pc, #128]	; (8008c90 <W25qxx_ReadByte+0xa8>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	2108      	movs	r1, #8
 8008c12:	0018      	movs	r0, r3
 8008c14:	f000 fd7d 	bl	8009712 <HAL_GPIO_WritePin>

	if (w25qxx.ID >= W25Q256)
 8008c18:	4b1c      	ldr	r3, [pc, #112]	; (8008c8c <W25qxx_ReadByte+0xa4>)
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	2b08      	cmp	r3, #8
 8008c1e:	d909      	bls.n	8008c34 <W25qxx_ReadByte+0x4c>
	{
		W25qxx_Spi(0x0C);
 8008c20:	200c      	movs	r0, #12
 8008c22:	f7ff fc41 	bl	80084a8 <W25qxx_Spi>
		W25qxx_Spi((Bytes_Address & 0xFF000000) >> 24);
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	0e1b      	lsrs	r3, r3, #24
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	0018      	movs	r0, r3
 8008c2e:	f7ff fc3b 	bl	80084a8 <W25qxx_Spi>
 8008c32:	e002      	b.n	8008c3a <W25qxx_ReadByte+0x52>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8008c34:	200b      	movs	r0, #11
 8008c36:	f7ff fc37 	bl	80084a8 <W25qxx_Spi>
	}
	W25qxx_Spi((Bytes_Address & 0xFF0000) >> 16);
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	0c1b      	lsrs	r3, r3, #16
 8008c3e:	b2db      	uxtb	r3, r3
 8008c40:	0018      	movs	r0, r3
 8008c42:	f7ff fc31 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi((Bytes_Address & 0xFF00) >> 8);
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	0a1b      	lsrs	r3, r3, #8
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	0018      	movs	r0, r3
 8008c4e:	f7ff fc2b 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(Bytes_Address & 0xFF);
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	0018      	movs	r0, r3
 8008c58:	f7ff fc26 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(0);
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	f7ff fc23 	bl	80084a8 <W25qxx_Spi>
	*pBuffer = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008c62:	20a5      	movs	r0, #165	; 0xa5
 8008c64:	f7ff fc20 	bl	80084a8 <W25qxx_Spi>
 8008c68:	0003      	movs	r3, r0
 8008c6a:	001a      	movs	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008c70:	4b07      	ldr	r3, [pc, #28]	; (8008c90 <W25qxx_ReadByte+0xa8>)
 8008c72:	2201      	movs	r2, #1
 8008c74:	2108      	movs	r1, #8
 8008c76:	0018      	movs	r0, r3
 8008c78:	f000 fd4b 	bl	8009712 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadByte 0x%02X done after %d ms\r\n", *pBuffer, HAL_GetTick() - StartTime);
#endif
	w25qxx.Lock = 0;
 8008c7c:	4b03      	ldr	r3, [pc, #12]	; (8008c8c <W25qxx_ReadByte+0xa4>)
 8008c7e:	2227      	movs	r2, #39	; 0x27
 8008c80:	2100      	movs	r1, #0
 8008c82:	5499      	strb	r1, [r3, r2]
}
 8008c84:	46c0      	nop			; (mov r8, r8)
 8008c86:	46bd      	mov	sp, r7
 8008c88:	b002      	add	sp, #8
 8008c8a:	bd80      	pop	{r7, pc}
 8008c8c:	20000cc4 	.word	0x20000cc4
 8008c90:	50000c00 	.word	0x50000c00

08008c94 <W25qxx_ReadBytes>:
//###################################################################################################################
void W25qxx_ReadBytes(uint8_t *pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b084      	sub	sp, #16
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	60f8      	str	r0, [r7, #12]
 8008c9c:	60b9      	str	r1, [r7, #8]
 8008c9e:	607a      	str	r2, [r7, #4]
	while (w25qxx.Lock == 1)
 8008ca0:	e002      	b.n	8008ca8 <W25qxx_ReadBytes+0x14>
		W25qxx_Delay(1);
 8008ca2:	2001      	movs	r0, #1
 8008ca4:	f000 f9e6 	bl	8009074 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8008ca8:	4b26      	ldr	r3, [pc, #152]	; (8008d44 <W25qxx_ReadBytes+0xb0>)
 8008caa:	2227      	movs	r2, #39	; 0x27
 8008cac:	5c9b      	ldrb	r3, [r3, r2]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d0f7      	beq.n	8008ca2 <W25qxx_ReadBytes+0xe>
	w25qxx.Lock = 1;
 8008cb2:	4b24      	ldr	r3, [pc, #144]	; (8008d44 <W25qxx_ReadBytes+0xb0>)
 8008cb4:	2227      	movs	r2, #39	; 0x27
 8008cb6:	2101      	movs	r1, #1
 8008cb8:	5499      	strb	r1, [r3, r2]
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n", ReadAddr, NumByteToRead);
#endif
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008cba:	4b23      	ldr	r3, [pc, #140]	; (8008d48 <W25qxx_ReadBytes+0xb4>)
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	2108      	movs	r1, #8
 8008cc0:	0018      	movs	r0, r3
 8008cc2:	f000 fd26 	bl	8009712 <HAL_GPIO_WritePin>

	if (w25qxx.ID >= W25Q256)
 8008cc6:	4b1f      	ldr	r3, [pc, #124]	; (8008d44 <W25qxx_ReadBytes+0xb0>)
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	2b08      	cmp	r3, #8
 8008ccc:	d909      	bls.n	8008ce2 <W25qxx_ReadBytes+0x4e>
	{
		W25qxx_Spi(0x0C);
 8008cce:	200c      	movs	r0, #12
 8008cd0:	f7ff fbea 	bl	80084a8 <W25qxx_Spi>
		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	0e1b      	lsrs	r3, r3, #24
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	0018      	movs	r0, r3
 8008cdc:	f7ff fbe4 	bl	80084a8 <W25qxx_Spi>
 8008ce0:	e002      	b.n	8008ce8 <W25qxx_ReadBytes+0x54>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8008ce2:	200b      	movs	r0, #11
 8008ce4:	f7ff fbe0 	bl	80084a8 <W25qxx_Spi>
	}
	W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	0c1b      	lsrs	r3, r3, #16
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	0018      	movs	r0, r3
 8008cf0:	f7ff fbda 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi((ReadAddr & 0xFF00) >> 8);
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	0a1b      	lsrs	r3, r3, #8
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	0018      	movs	r0, r3
 8008cfc:	f7ff fbd4 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(ReadAddr & 0xFF);
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	0018      	movs	r0, r3
 8008d06:	f7ff fbcf 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(0);
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	f7ff fbcc 	bl	80084a8 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead, 2000);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	b29a      	uxth	r2, r3
 8008d14:	23fa      	movs	r3, #250	; 0xfa
 8008d16:	00db      	lsls	r3, r3, #3
 8008d18:	68f9      	ldr	r1, [r7, #12]
 8008d1a:	480c      	ldr	r0, [pc, #48]	; (8008d4c <W25qxx_ReadBytes+0xb8>)
 8008d1c:	f001 fd7c 	bl	800a818 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008d20:	4b09      	ldr	r3, [pc, #36]	; (8008d48 <W25qxx_ReadBytes+0xb4>)
 8008d22:	2201      	movs	r2, #1
 8008d24:	2108      	movs	r1, #8
 8008d26:	0018      	movs	r0, r3
 8008d28:	f000 fcf3 	bl	8009712 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadBytes done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8008d2c:	2001      	movs	r0, #1
 8008d2e:	f000 f9a1 	bl	8009074 <HAL_Delay>
	w25qxx.Lock = 0;
 8008d32:	4b04      	ldr	r3, [pc, #16]	; (8008d44 <W25qxx_ReadBytes+0xb0>)
 8008d34:	2227      	movs	r2, #39	; 0x27
 8008d36:	2100      	movs	r1, #0
 8008d38:	5499      	strb	r1, [r3, r2]
}
 8008d3a:	46c0      	nop			; (mov r8, r8)
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	b004      	add	sp, #16
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	46c0      	nop			; (mov r8, r8)
 8008d44:	20000cc4 	.word	0x20000cc4
 8008d48:	50000c00 	.word	0x50000c00
 8008d4c:	200002e0 	.word	0x200002e0

08008d50 <W25qxx_ReadPage>:
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	60f8      	str	r0, [r7, #12]
 8008d58:	60b9      	str	r1, [r7, #8]
 8008d5a:	607a      	str	r2, [r7, #4]
 8008d5c:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8008d5e:	e002      	b.n	8008d66 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8008d60:	2001      	movs	r0, #1
 8008d62:	f000 f987 	bl	8009074 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8008d66:	4b36      	ldr	r3, [pc, #216]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008d68:	2227      	movs	r2, #39	; 0x27
 8008d6a:	5c9b      	ldrb	r3, [r3, r2]
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d0f7      	beq.n	8008d60 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8008d70:	4b33      	ldr	r3, [pc, #204]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008d72:	2227      	movs	r2, #39	; 0x27
 8008d74:	2101      	movs	r1, #1
 8008d76:	5499      	strb	r1, [r3, r2]
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8008d78:	4b31      	ldr	r3, [pc, #196]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008d7a:	895b      	ldrh	r3, [r3, #10]
 8008d7c:	001a      	movs	r2, r3
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d802      	bhi.n	8008d8a <W25qxx_ReadPage+0x3a>
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d102      	bne.n	8008d90 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8008d8a:	4b2d      	ldr	r3, [pc, #180]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008d8c:	895b      	ldrh	r3, [r3, #10]
 8008d8e:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	18d3      	adds	r3, r2, r3
 8008d96:	4a2a      	ldr	r2, [pc, #168]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008d98:	8952      	ldrh	r2, [r2, #10]
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d905      	bls.n	8008daa <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8008d9e:	4b28      	ldr	r3, [pc, #160]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008da0:	895b      	ldrh	r3, [r3, #10]
 8008da2:	001a      	movs	r2, r3
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	1ad3      	subs	r3, r2, r3
 8008da8:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8008daa:	4b25      	ldr	r3, [pc, #148]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008dac:	895b      	ldrh	r3, [r3, #10]
 8008dae:	001a      	movs	r2, r3
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	4353      	muls	r3, r2
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	18d3      	adds	r3, r2, r3
 8008db8:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008dba:	4b22      	ldr	r3, [pc, #136]	; (8008e44 <W25qxx_ReadPage+0xf4>)
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	2108      	movs	r1, #8
 8008dc0:	0018      	movs	r0, r3
 8008dc2:	f000 fca6 	bl	8009712 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8008dc6:	4b1e      	ldr	r3, [pc, #120]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	2b08      	cmp	r3, #8
 8008dcc:	d909      	bls.n	8008de2 <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8008dce:	200c      	movs	r0, #12
 8008dd0:	f7ff fb6a 	bl	80084a8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	0e1b      	lsrs	r3, r3, #24
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	0018      	movs	r0, r3
 8008ddc:	f7ff fb64 	bl	80084a8 <W25qxx_Spi>
 8008de0:	e002      	b.n	8008de8 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8008de2:	200b      	movs	r0, #11
 8008de4:	f7ff fb60 	bl	80084a8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	0c1b      	lsrs	r3, r3, #16
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	0018      	movs	r0, r3
 8008df0:	f7ff fb5a 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	0a1b      	lsrs	r3, r3, #8
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	0018      	movs	r0, r3
 8008dfc:	f7ff fb54 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	0018      	movs	r0, r3
 8008e06:	f7ff fb4f 	bl	80084a8 <W25qxx_Spi>
	W25qxx_Spi(0);
 8008e0a:	2000      	movs	r0, #0
 8008e0c:	f7ff fb4c 	bl	80084a8 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	b29a      	uxth	r2, r3
 8008e14:	68f9      	ldr	r1, [r7, #12]
 8008e16:	480c      	ldr	r0, [pc, #48]	; (8008e48 <W25qxx_ReadPage+0xf8>)
 8008e18:	2364      	movs	r3, #100	; 0x64
 8008e1a:	f001 fcfd 	bl	800a818 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008e1e:	4b09      	ldr	r3, [pc, #36]	; (8008e44 <W25qxx_ReadPage+0xf4>)
 8008e20:	2201      	movs	r2, #1
 8008e22:	2108      	movs	r1, #8
 8008e24:	0018      	movs	r0, r3
 8008e26:	f000 fc74 	bl	8009712 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8008e2a:	2001      	movs	r0, #1
 8008e2c:	f000 f922 	bl	8009074 <HAL_Delay>
	w25qxx.Lock = 0;
 8008e30:	4b03      	ldr	r3, [pc, #12]	; (8008e40 <W25qxx_ReadPage+0xf0>)
 8008e32:	2227      	movs	r2, #39	; 0x27
 8008e34:	2100      	movs	r1, #0
 8008e36:	5499      	strb	r1, [r3, r2]
}
 8008e38:	46c0      	nop			; (mov r8, r8)
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	b004      	add	sp, #16
 8008e3e:	bd80      	pop	{r7, pc}
 8008e40:	20000cc4 	.word	0x20000cc4
 8008e44:	50000c00 	.word	0x50000c00
 8008e48:	200002e0 	.word	0x200002e0

08008e4c <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8008e4c:	b590      	push	{r4, r7, lr}
 8008e4e:	b089      	sub	sp, #36	; 0x24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	60b9      	str	r1, [r7, #8]
 8008e56:	607a      	str	r2, [r7, #4]
 8008e58:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8008e5a:	4b2d      	ldr	r3, [pc, #180]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008e5c:	691b      	ldr	r3, [r3, #16]
 8008e5e:	683a      	ldr	r2, [r7, #0]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d802      	bhi.n	8008e6a <W25qxx_ReadSector+0x1e>
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d102      	bne.n	8008e70 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8008e6a:	4b29      	ldr	r3, [pc, #164]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008e6c:	691b      	ldr	r3, [r3, #16]
 8008e6e:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8008e70:	4b27      	ldr	r3, [pc, #156]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d245      	bcs.n	8008f06 <W25qxx_ReadSector+0xba>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8008e7a:	687a      	ldr	r2, [r7, #4]
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	18d2      	adds	r2, r2, r3
 8008e80:	4b23      	ldr	r3, [pc, #140]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d905      	bls.n	8008e94 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8008e88:	4b21      	ldr	r3, [pc, #132]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008e8a:	691a      	ldr	r2, [r3, #16]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	61bb      	str	r3, [r7, #24]
 8008e92:	e001      	b.n	8008e98 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	0018      	movs	r0, r3
 8008e9c:	f7ff fd4a 	bl	8008934 <W25qxx_SectorToPage>
 8008ea0:	0004      	movs	r4, r0
 8008ea2:	4b1b      	ldr	r3, [pc, #108]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008ea4:	895b      	ldrh	r3, [r3, #10]
 8008ea6:	0019      	movs	r1, r3
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f7f7 f94f 	bl	800014c <__udivsi3>
 8008eae:	0003      	movs	r3, r0
 8008eb0:	18e3      	adds	r3, r4, r3
 8008eb2:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8008eb4:	4b16      	ldr	r3, [pc, #88]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008eb6:	895b      	ldrh	r3, [r3, #10]
 8008eb8:	001a      	movs	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	0011      	movs	r1, r2
 8008ebe:	0018      	movs	r0, r3
 8008ec0:	f7f7 f9ca 	bl	8000258 <__aeabi_uidivmod>
 8008ec4:	000b      	movs	r3, r1
 8008ec6:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	697a      	ldr	r2, [r7, #20]
 8008ecc:	69f9      	ldr	r1, [r7, #28]
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f7ff ff3e 	bl	8008d50 <W25qxx_ReadPage>
		StartPage++;
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8008eda:	4b0d      	ldr	r3, [pc, #52]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008edc:	895b      	ldrh	r3, [r3, #10]
 8008ede:	001a      	movs	r2, r3
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	1a9a      	subs	r2, r3, r2
 8008ee4:	69bb      	ldr	r3, [r7, #24]
 8008ee6:	18d3      	adds	r3, r2, r3
 8008ee8:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8008eea:	4b09      	ldr	r3, [pc, #36]	; (8008f10 <W25qxx_ReadSector+0xc4>)
 8008eec:	895b      	ldrh	r3, [r3, #10]
 8008eee:	001a      	movs	r2, r3
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	1ad3      	subs	r3, r2, r3
 8008ef4:	68fa      	ldr	r2, [r7, #12]
 8008ef6:	18d3      	adds	r3, r2, r3
 8008ef8:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8008efa:	2300      	movs	r3, #0
 8008efc:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8008efe:	69bb      	ldr	r3, [r7, #24]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	dce1      	bgt.n	8008ec8 <W25qxx_ReadSector+0x7c>
 8008f04:	e000      	b.n	8008f08 <W25qxx_ReadSector+0xbc>
		return;
 8008f06:	46c0      	nop			; (mov r8, r8)
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif

}
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	b009      	add	sp, #36	; 0x24
 8008f0c:	bd90      	pop	{r4, r7, pc}
 8008f0e:	46c0      	nop			; (mov r8, r8)
 8008f10:	20000cc4 	.word	0x20000cc4

08008f14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008f14:	480d      	ldr	r0, [pc, #52]	; (8008f4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008f16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008f18:	f7ff fac0 	bl	800849c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008f1c:	480c      	ldr	r0, [pc, #48]	; (8008f50 <LoopForever+0x6>)
  ldr r1, =_edata
 8008f1e:	490d      	ldr	r1, [pc, #52]	; (8008f54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008f20:	4a0d      	ldr	r2, [pc, #52]	; (8008f58 <LoopForever+0xe>)
  movs r3, #0
 8008f22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008f24:	e002      	b.n	8008f2c <LoopCopyDataInit>

08008f26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008f26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008f28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008f2a:	3304      	adds	r3, #4

08008f2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008f2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008f2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008f30:	d3f9      	bcc.n	8008f26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008f32:	4a0a      	ldr	r2, [pc, #40]	; (8008f5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008f34:	4c0a      	ldr	r4, [pc, #40]	; (8008f60 <LoopForever+0x16>)
  movs r3, #0
 8008f36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008f38:	e001      	b.n	8008f3e <LoopFillZerobss>

08008f3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008f3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008f3c:	3204      	adds	r2, #4

08008f3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008f3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008f40:	d3fb      	bcc.n	8008f3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008f42:	f005 fa03 	bl	800e34c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008f46:	f7fa fc4f 	bl	80037e8 <main>

08008f4a <LoopForever>:

LoopForever:
  b LoopForever
 8008f4a:	e7fe      	b.n	8008f4a <LoopForever>
  ldr   r0, =_estack
 8008f4c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8008f50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008f54:	200002b0 	.word	0x200002b0
  ldr r2, =_sidata
 8008f58:	08013218 	.word	0x08013218
  ldr r2, =_sbss
 8008f5c:	200002b0 	.word	0x200002b0
  ldr r4, =_ebss
 8008f60:	20000d00 	.word	0x20000d00

08008f64 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008f64:	e7fe      	b.n	8008f64 <ADC1_IRQHandler>
	...

08008f68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b082      	sub	sp, #8
 8008f6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008f6e:	1dfb      	adds	r3, r7, #7
 8008f70:	2200      	movs	r2, #0
 8008f72:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008f74:	4b0b      	ldr	r3, [pc, #44]	; (8008fa4 <HAL_Init+0x3c>)
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	4b0a      	ldr	r3, [pc, #40]	; (8008fa4 <HAL_Init+0x3c>)
 8008f7a:	2180      	movs	r1, #128	; 0x80
 8008f7c:	0049      	lsls	r1, r1, #1
 8008f7e:	430a      	orrs	r2, r1
 8008f80:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008f82:	2000      	movs	r0, #0
 8008f84:	f000 f810 	bl	8008fa8 <HAL_InitTick>
 8008f88:	1e03      	subs	r3, r0, #0
 8008f8a:	d003      	beq.n	8008f94 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008f8c:	1dfb      	adds	r3, r7, #7
 8008f8e:	2201      	movs	r2, #1
 8008f90:	701a      	strb	r2, [r3, #0]
 8008f92:	e001      	b.n	8008f98 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008f94:	f7fe fec6 	bl	8007d24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008f98:	1dfb      	adds	r3, r7, #7
 8008f9a:	781b      	ldrb	r3, [r3, #0]
}
 8008f9c:	0018      	movs	r0, r3
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	b002      	add	sp, #8
 8008fa2:	bd80      	pop	{r7, pc}
 8008fa4:	40022000 	.word	0x40022000

08008fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008fa8:	b590      	push	{r4, r7, lr}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008fb0:	230f      	movs	r3, #15
 8008fb2:	18fb      	adds	r3, r7, r3
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8008fb8:	4b1d      	ldr	r3, [pc, #116]	; (8009030 <HAL_InitTick+0x88>)
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d02b      	beq.n	8009018 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8008fc0:	4b1c      	ldr	r3, [pc, #112]	; (8009034 <HAL_InitTick+0x8c>)
 8008fc2:	681c      	ldr	r4, [r3, #0]
 8008fc4:	4b1a      	ldr	r3, [pc, #104]	; (8009030 <HAL_InitTick+0x88>)
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	0019      	movs	r1, r3
 8008fca:	23fa      	movs	r3, #250	; 0xfa
 8008fcc:	0098      	lsls	r0, r3, #2
 8008fce:	f7f7 f8bd 	bl	800014c <__udivsi3>
 8008fd2:	0003      	movs	r3, r0
 8008fd4:	0019      	movs	r1, r3
 8008fd6:	0020      	movs	r0, r4
 8008fd8:	f7f7 f8b8 	bl	800014c <__udivsi3>
 8008fdc:	0003      	movs	r3, r0
 8008fde:	0018      	movs	r0, r3
 8008fe0:	f000 f93d 	bl	800925e <HAL_SYSTICK_Config>
 8008fe4:	1e03      	subs	r3, r0, #0
 8008fe6:	d112      	bne.n	800900e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2b03      	cmp	r3, #3
 8008fec:	d80a      	bhi.n	8009004 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008fee:	6879      	ldr	r1, [r7, #4]
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	425b      	negs	r3, r3
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	0018      	movs	r0, r3
 8008ff8:	f000 f90c 	bl	8009214 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008ffc:	4b0e      	ldr	r3, [pc, #56]	; (8009038 <HAL_InitTick+0x90>)
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	601a      	str	r2, [r3, #0]
 8009002:	e00d      	b.n	8009020 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8009004:	230f      	movs	r3, #15
 8009006:	18fb      	adds	r3, r7, r3
 8009008:	2201      	movs	r2, #1
 800900a:	701a      	strb	r2, [r3, #0]
 800900c:	e008      	b.n	8009020 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800900e:	230f      	movs	r3, #15
 8009010:	18fb      	adds	r3, r7, r3
 8009012:	2201      	movs	r2, #1
 8009014:	701a      	strb	r2, [r3, #0]
 8009016:	e003      	b.n	8009020 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009018:	230f      	movs	r3, #15
 800901a:	18fb      	adds	r3, r7, r3
 800901c:	2201      	movs	r2, #1
 800901e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8009020:	230f      	movs	r3, #15
 8009022:	18fb      	adds	r3, r7, r3
 8009024:	781b      	ldrb	r3, [r3, #0]
}
 8009026:	0018      	movs	r0, r3
 8009028:	46bd      	mov	sp, r7
 800902a:	b005      	add	sp, #20
 800902c:	bd90      	pop	{r4, r7, pc}
 800902e:	46c0      	nop			; (mov r8, r8)
 8009030:	200000d8 	.word	0x200000d8
 8009034:	200000d0 	.word	0x200000d0
 8009038:	200000d4 	.word	0x200000d4

0800903c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009040:	4b05      	ldr	r3, [pc, #20]	; (8009058 <HAL_IncTick+0x1c>)
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	001a      	movs	r2, r3
 8009046:	4b05      	ldr	r3, [pc, #20]	; (800905c <HAL_IncTick+0x20>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	18d2      	adds	r2, r2, r3
 800904c:	4b03      	ldr	r3, [pc, #12]	; (800905c <HAL_IncTick+0x20>)
 800904e:	601a      	str	r2, [r3, #0]
}
 8009050:	46c0      	nop			; (mov r8, r8)
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	46c0      	nop			; (mov r8, r8)
 8009058:	200000d8 	.word	0x200000d8
 800905c:	20000cec 	.word	0x20000cec

08009060 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	af00      	add	r7, sp, #0
  return uwTick;
 8009064:	4b02      	ldr	r3, [pc, #8]	; (8009070 <HAL_GetTick+0x10>)
 8009066:	681b      	ldr	r3, [r3, #0]
}
 8009068:	0018      	movs	r0, r3
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	46c0      	nop			; (mov r8, r8)
 8009070:	20000cec 	.word	0x20000cec

08009074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800907c:	f7ff fff0 	bl	8009060 <HAL_GetTick>
 8009080:	0003      	movs	r3, r0
 8009082:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	3301      	adds	r3, #1
 800908c:	d005      	beq.n	800909a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800908e:	4b0a      	ldr	r3, [pc, #40]	; (80090b8 <HAL_Delay+0x44>)
 8009090:	781b      	ldrb	r3, [r3, #0]
 8009092:	001a      	movs	r2, r3
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	189b      	adds	r3, r3, r2
 8009098:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800909a:	46c0      	nop			; (mov r8, r8)
 800909c:	f7ff ffe0 	bl	8009060 <HAL_GetTick>
 80090a0:	0002      	movs	r2, r0
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	1ad3      	subs	r3, r2, r3
 80090a6:	68fa      	ldr	r2, [r7, #12]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d8f7      	bhi.n	800909c <HAL_Delay+0x28>
  {
  }
}
 80090ac:	46c0      	nop			; (mov r8, r8)
 80090ae:	46c0      	nop			; (mov r8, r8)
 80090b0:	46bd      	mov	sp, r7
 80090b2:	b004      	add	sp, #16
 80090b4:	bd80      	pop	{r7, pc}
 80090b6:	46c0      	nop			; (mov r8, r8)
 80090b8:	200000d8 	.word	0x200000d8

080090bc <__NVIC_EnableIRQ>:
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	0002      	movs	r2, r0
 80090c4:	1dfb      	adds	r3, r7, #7
 80090c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80090c8:	1dfb      	adds	r3, r7, #7
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	2b7f      	cmp	r3, #127	; 0x7f
 80090ce:	d809      	bhi.n	80090e4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80090d0:	1dfb      	adds	r3, r7, #7
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	001a      	movs	r2, r3
 80090d6:	231f      	movs	r3, #31
 80090d8:	401a      	ands	r2, r3
 80090da:	4b04      	ldr	r3, [pc, #16]	; (80090ec <__NVIC_EnableIRQ+0x30>)
 80090dc:	2101      	movs	r1, #1
 80090de:	4091      	lsls	r1, r2
 80090e0:	000a      	movs	r2, r1
 80090e2:	601a      	str	r2, [r3, #0]
}
 80090e4:	46c0      	nop			; (mov r8, r8)
 80090e6:	46bd      	mov	sp, r7
 80090e8:	b002      	add	sp, #8
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	e000e100 	.word	0xe000e100

080090f0 <__NVIC_SetPriority>:
{
 80090f0:	b590      	push	{r4, r7, lr}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	0002      	movs	r2, r0
 80090f8:	6039      	str	r1, [r7, #0]
 80090fa:	1dfb      	adds	r3, r7, #7
 80090fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80090fe:	1dfb      	adds	r3, r7, #7
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	2b7f      	cmp	r3, #127	; 0x7f
 8009104:	d828      	bhi.n	8009158 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009106:	4a2f      	ldr	r2, [pc, #188]	; (80091c4 <__NVIC_SetPriority+0xd4>)
 8009108:	1dfb      	adds	r3, r7, #7
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	b25b      	sxtb	r3, r3
 800910e:	089b      	lsrs	r3, r3, #2
 8009110:	33c0      	adds	r3, #192	; 0xc0
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	589b      	ldr	r3, [r3, r2]
 8009116:	1dfa      	adds	r2, r7, #7
 8009118:	7812      	ldrb	r2, [r2, #0]
 800911a:	0011      	movs	r1, r2
 800911c:	2203      	movs	r2, #3
 800911e:	400a      	ands	r2, r1
 8009120:	00d2      	lsls	r2, r2, #3
 8009122:	21ff      	movs	r1, #255	; 0xff
 8009124:	4091      	lsls	r1, r2
 8009126:	000a      	movs	r2, r1
 8009128:	43d2      	mvns	r2, r2
 800912a:	401a      	ands	r2, r3
 800912c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	019b      	lsls	r3, r3, #6
 8009132:	22ff      	movs	r2, #255	; 0xff
 8009134:	401a      	ands	r2, r3
 8009136:	1dfb      	adds	r3, r7, #7
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	0018      	movs	r0, r3
 800913c:	2303      	movs	r3, #3
 800913e:	4003      	ands	r3, r0
 8009140:	00db      	lsls	r3, r3, #3
 8009142:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009144:	481f      	ldr	r0, [pc, #124]	; (80091c4 <__NVIC_SetPriority+0xd4>)
 8009146:	1dfb      	adds	r3, r7, #7
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	b25b      	sxtb	r3, r3
 800914c:	089b      	lsrs	r3, r3, #2
 800914e:	430a      	orrs	r2, r1
 8009150:	33c0      	adds	r3, #192	; 0xc0
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	501a      	str	r2, [r3, r0]
}
 8009156:	e031      	b.n	80091bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009158:	4a1b      	ldr	r2, [pc, #108]	; (80091c8 <__NVIC_SetPriority+0xd8>)
 800915a:	1dfb      	adds	r3, r7, #7
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	0019      	movs	r1, r3
 8009160:	230f      	movs	r3, #15
 8009162:	400b      	ands	r3, r1
 8009164:	3b08      	subs	r3, #8
 8009166:	089b      	lsrs	r3, r3, #2
 8009168:	3306      	adds	r3, #6
 800916a:	009b      	lsls	r3, r3, #2
 800916c:	18d3      	adds	r3, r2, r3
 800916e:	3304      	adds	r3, #4
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	1dfa      	adds	r2, r7, #7
 8009174:	7812      	ldrb	r2, [r2, #0]
 8009176:	0011      	movs	r1, r2
 8009178:	2203      	movs	r2, #3
 800917a:	400a      	ands	r2, r1
 800917c:	00d2      	lsls	r2, r2, #3
 800917e:	21ff      	movs	r1, #255	; 0xff
 8009180:	4091      	lsls	r1, r2
 8009182:	000a      	movs	r2, r1
 8009184:	43d2      	mvns	r2, r2
 8009186:	401a      	ands	r2, r3
 8009188:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	019b      	lsls	r3, r3, #6
 800918e:	22ff      	movs	r2, #255	; 0xff
 8009190:	401a      	ands	r2, r3
 8009192:	1dfb      	adds	r3, r7, #7
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	0018      	movs	r0, r3
 8009198:	2303      	movs	r3, #3
 800919a:	4003      	ands	r3, r0
 800919c:	00db      	lsls	r3, r3, #3
 800919e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80091a0:	4809      	ldr	r0, [pc, #36]	; (80091c8 <__NVIC_SetPriority+0xd8>)
 80091a2:	1dfb      	adds	r3, r7, #7
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	001c      	movs	r4, r3
 80091a8:	230f      	movs	r3, #15
 80091aa:	4023      	ands	r3, r4
 80091ac:	3b08      	subs	r3, #8
 80091ae:	089b      	lsrs	r3, r3, #2
 80091b0:	430a      	orrs	r2, r1
 80091b2:	3306      	adds	r3, #6
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	18c3      	adds	r3, r0, r3
 80091b8:	3304      	adds	r3, #4
 80091ba:	601a      	str	r2, [r3, #0]
}
 80091bc:	46c0      	nop			; (mov r8, r8)
 80091be:	46bd      	mov	sp, r7
 80091c0:	b003      	add	sp, #12
 80091c2:	bd90      	pop	{r4, r7, pc}
 80091c4:	e000e100 	.word	0xe000e100
 80091c8:	e000ed00 	.word	0xe000ed00

080091cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b082      	sub	sp, #8
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	1e5a      	subs	r2, r3, #1
 80091d8:	2380      	movs	r3, #128	; 0x80
 80091da:	045b      	lsls	r3, r3, #17
 80091dc:	429a      	cmp	r2, r3
 80091de:	d301      	bcc.n	80091e4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80091e0:	2301      	movs	r3, #1
 80091e2:	e010      	b.n	8009206 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80091e4:	4b0a      	ldr	r3, [pc, #40]	; (8009210 <SysTick_Config+0x44>)
 80091e6:	687a      	ldr	r2, [r7, #4]
 80091e8:	3a01      	subs	r2, #1
 80091ea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80091ec:	2301      	movs	r3, #1
 80091ee:	425b      	negs	r3, r3
 80091f0:	2103      	movs	r1, #3
 80091f2:	0018      	movs	r0, r3
 80091f4:	f7ff ff7c 	bl	80090f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80091f8:	4b05      	ldr	r3, [pc, #20]	; (8009210 <SysTick_Config+0x44>)
 80091fa:	2200      	movs	r2, #0
 80091fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80091fe:	4b04      	ldr	r3, [pc, #16]	; (8009210 <SysTick_Config+0x44>)
 8009200:	2207      	movs	r2, #7
 8009202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009204:	2300      	movs	r3, #0
}
 8009206:	0018      	movs	r0, r3
 8009208:	46bd      	mov	sp, r7
 800920a:	b002      	add	sp, #8
 800920c:	bd80      	pop	{r7, pc}
 800920e:	46c0      	nop			; (mov r8, r8)
 8009210:	e000e010 	.word	0xe000e010

08009214 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	60b9      	str	r1, [r7, #8]
 800921c:	607a      	str	r2, [r7, #4]
 800921e:	210f      	movs	r1, #15
 8009220:	187b      	adds	r3, r7, r1
 8009222:	1c02      	adds	r2, r0, #0
 8009224:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8009226:	68ba      	ldr	r2, [r7, #8]
 8009228:	187b      	adds	r3, r7, r1
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	b25b      	sxtb	r3, r3
 800922e:	0011      	movs	r1, r2
 8009230:	0018      	movs	r0, r3
 8009232:	f7ff ff5d 	bl	80090f0 <__NVIC_SetPriority>
}
 8009236:	46c0      	nop			; (mov r8, r8)
 8009238:	46bd      	mov	sp, r7
 800923a:	b004      	add	sp, #16
 800923c:	bd80      	pop	{r7, pc}

0800923e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b082      	sub	sp, #8
 8009242:	af00      	add	r7, sp, #0
 8009244:	0002      	movs	r2, r0
 8009246:	1dfb      	adds	r3, r7, #7
 8009248:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800924a:	1dfb      	adds	r3, r7, #7
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	b25b      	sxtb	r3, r3
 8009250:	0018      	movs	r0, r3
 8009252:	f7ff ff33 	bl	80090bc <__NVIC_EnableIRQ>
}
 8009256:	46c0      	nop			; (mov r8, r8)
 8009258:	46bd      	mov	sp, r7
 800925a:	b002      	add	sp, #8
 800925c:	bd80      	pop	{r7, pc}

0800925e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b082      	sub	sp, #8
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	0018      	movs	r0, r3
 800926a:	f7ff ffaf 	bl	80091cc <SysTick_Config>
 800926e:	0003      	movs	r3, r0
}
 8009270:	0018      	movs	r0, r3
 8009272:	46bd      	mov	sp, r7
 8009274:	b002      	add	sp, #8
 8009276:	bd80      	pop	{r7, pc}

08009278 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b082      	sub	sp, #8
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d101      	bne.n	800928a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8009286:	2301      	movs	r3, #1
 8009288:	e050      	b.n	800932c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2225      	movs	r2, #37	; 0x25
 800928e:	5c9b      	ldrb	r3, [r3, r2]
 8009290:	b2db      	uxtb	r3, r3
 8009292:	2b02      	cmp	r3, #2
 8009294:	d008      	beq.n	80092a8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2204      	movs	r2, #4
 800929a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2224      	movs	r2, #36	; 0x24
 80092a0:	2100      	movs	r1, #0
 80092a2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80092a4:	2301      	movs	r3, #1
 80092a6:	e041      	b.n	800932c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	210e      	movs	r1, #14
 80092b4:	438a      	bics	r2, r1
 80092b6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092bc:	681a      	ldr	r2, [r3, #0]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092c2:	491c      	ldr	r1, [pc, #112]	; (8009334 <HAL_DMA_Abort+0xbc>)
 80092c4:	400a      	ands	r2, r1
 80092c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	2101      	movs	r1, #1
 80092d4:	438a      	bics	r2, r1
 80092d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80092d8:	4b17      	ldr	r3, [pc, #92]	; (8009338 <HAL_DMA_Abort+0xc0>)
 80092da:	6859      	ldr	r1, [r3, #4]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092e0:	221c      	movs	r2, #28
 80092e2:	4013      	ands	r3, r2
 80092e4:	2201      	movs	r2, #1
 80092e6:	409a      	lsls	r2, r3
 80092e8:	4b13      	ldr	r3, [pc, #76]	; (8009338 <HAL_DMA_Abort+0xc0>)
 80092ea:	430a      	orrs	r2, r1
 80092ec:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80092f6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d00c      	beq.n	800931a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800930a:	490a      	ldr	r1, [pc, #40]	; (8009334 <HAL_DMA_Abort+0xbc>)
 800930c:	400a      	ands	r2, r1
 800930e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009318:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2225      	movs	r2, #37	; 0x25
 800931e:	2101      	movs	r1, #1
 8009320:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2224      	movs	r2, #36	; 0x24
 8009326:	2100      	movs	r1, #0
 8009328:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800932a:	2300      	movs	r3, #0
}
 800932c:	0018      	movs	r0, r3
 800932e:	46bd      	mov	sp, r7
 8009330:	b002      	add	sp, #8
 8009332:	bd80      	pop	{r7, pc}
 8009334:	fffffeff 	.word	0xfffffeff
 8009338:	40020000 	.word	0x40020000

0800933c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b084      	sub	sp, #16
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009344:	210f      	movs	r1, #15
 8009346:	187b      	adds	r3, r7, r1
 8009348:	2200      	movs	r2, #0
 800934a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2225      	movs	r2, #37	; 0x25
 8009350:	5c9b      	ldrb	r3, [r3, r2]
 8009352:	b2db      	uxtb	r3, r3
 8009354:	2b02      	cmp	r3, #2
 8009356:	d006      	beq.n	8009366 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2204      	movs	r2, #4
 800935c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800935e:	187b      	adds	r3, r7, r1
 8009360:	2201      	movs	r2, #1
 8009362:	701a      	strb	r2, [r3, #0]
 8009364:	e049      	b.n	80093fa <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	210e      	movs	r1, #14
 8009372:	438a      	bics	r2, r1
 8009374:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	681a      	ldr	r2, [r3, #0]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2101      	movs	r1, #1
 8009382:	438a      	bics	r2, r1
 8009384:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009390:	491d      	ldr	r1, [pc, #116]	; (8009408 <HAL_DMA_Abort_IT+0xcc>)
 8009392:	400a      	ands	r2, r1
 8009394:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8009396:	4b1d      	ldr	r3, [pc, #116]	; (800940c <HAL_DMA_Abort_IT+0xd0>)
 8009398:	6859      	ldr	r1, [r3, #4]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800939e:	221c      	movs	r2, #28
 80093a0:	4013      	ands	r3, r2
 80093a2:	2201      	movs	r2, #1
 80093a4:	409a      	lsls	r2, r3
 80093a6:	4b19      	ldr	r3, [pc, #100]	; (800940c <HAL_DMA_Abort_IT+0xd0>)
 80093a8:	430a      	orrs	r2, r1
 80093aa:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80093b4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00c      	beq.n	80093d8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093c8:	490f      	ldr	r1, [pc, #60]	; (8009408 <HAL_DMA_Abort_IT+0xcc>)
 80093ca:	400a      	ands	r2, r1
 80093cc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80093d6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2225      	movs	r2, #37	; 0x25
 80093dc:	2101      	movs	r1, #1
 80093de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2224      	movs	r2, #36	; 0x24
 80093e4:	2100      	movs	r1, #0
 80093e6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d004      	beq.n	80093fa <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	0010      	movs	r0, r2
 80093f8:	4798      	blx	r3
    }
  }
  return status;
 80093fa:	230f      	movs	r3, #15
 80093fc:	18fb      	adds	r3, r7, r3
 80093fe:	781b      	ldrb	r3, [r3, #0]
}
 8009400:	0018      	movs	r0, r3
 8009402:	46bd      	mov	sp, r7
 8009404:	b004      	add	sp, #16
 8009406:	bd80      	pop	{r7, pc}
 8009408:	fffffeff 	.word	0xfffffeff
 800940c:	40020000 	.word	0x40020000

08009410 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800941a:	2300      	movs	r3, #0
 800941c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800941e:	e147      	b.n	80096b0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2101      	movs	r1, #1
 8009426:	697a      	ldr	r2, [r7, #20]
 8009428:	4091      	lsls	r1, r2
 800942a:	000a      	movs	r2, r1
 800942c:	4013      	ands	r3, r2
 800942e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d100      	bne.n	8009438 <HAL_GPIO_Init+0x28>
 8009436:	e138      	b.n	80096aa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	2203      	movs	r2, #3
 800943e:	4013      	ands	r3, r2
 8009440:	2b01      	cmp	r3, #1
 8009442:	d005      	beq.n	8009450 <HAL_GPIO_Init+0x40>
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	2203      	movs	r2, #3
 800944a:	4013      	ands	r3, r2
 800944c:	2b02      	cmp	r3, #2
 800944e:	d130      	bne.n	80094b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	005b      	lsls	r3, r3, #1
 800945a:	2203      	movs	r2, #3
 800945c:	409a      	lsls	r2, r3
 800945e:	0013      	movs	r3, r2
 8009460:	43da      	mvns	r2, r3
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	4013      	ands	r3, r2
 8009466:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	68da      	ldr	r2, [r3, #12]
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	005b      	lsls	r3, r3, #1
 8009470:	409a      	lsls	r2, r3
 8009472:	0013      	movs	r3, r2
 8009474:	693a      	ldr	r2, [r7, #16]
 8009476:	4313      	orrs	r3, r2
 8009478:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	693a      	ldr	r2, [r7, #16]
 800947e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	685b      	ldr	r3, [r3, #4]
 8009484:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009486:	2201      	movs	r2, #1
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	409a      	lsls	r2, r3
 800948c:	0013      	movs	r3, r2
 800948e:	43da      	mvns	r2, r3
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	4013      	ands	r3, r2
 8009494:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	091b      	lsrs	r3, r3, #4
 800949c:	2201      	movs	r2, #1
 800949e:	401a      	ands	r2, r3
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	409a      	lsls	r2, r3
 80094a4:	0013      	movs	r3, r2
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	693a      	ldr	r2, [r7, #16]
 80094b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	2203      	movs	r2, #3
 80094b8:	4013      	ands	r3, r2
 80094ba:	2b03      	cmp	r3, #3
 80094bc:	d017      	beq.n	80094ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	68db      	ldr	r3, [r3, #12]
 80094c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	005b      	lsls	r3, r3, #1
 80094c8:	2203      	movs	r2, #3
 80094ca:	409a      	lsls	r2, r3
 80094cc:	0013      	movs	r3, r2
 80094ce:	43da      	mvns	r2, r3
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	4013      	ands	r3, r2
 80094d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	689a      	ldr	r2, [r3, #8]
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	005b      	lsls	r3, r3, #1
 80094de:	409a      	lsls	r2, r3
 80094e0:	0013      	movs	r3, r2
 80094e2:	693a      	ldr	r2, [r7, #16]
 80094e4:	4313      	orrs	r3, r2
 80094e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	693a      	ldr	r2, [r7, #16]
 80094ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	685b      	ldr	r3, [r3, #4]
 80094f2:	2203      	movs	r2, #3
 80094f4:	4013      	ands	r3, r2
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	d123      	bne.n	8009542 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	08da      	lsrs	r2, r3, #3
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	3208      	adds	r2, #8
 8009502:	0092      	lsls	r2, r2, #2
 8009504:	58d3      	ldr	r3, [r2, r3]
 8009506:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	2207      	movs	r2, #7
 800950c:	4013      	ands	r3, r2
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	220f      	movs	r2, #15
 8009512:	409a      	lsls	r2, r3
 8009514:	0013      	movs	r3, r2
 8009516:	43da      	mvns	r2, r3
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	4013      	ands	r3, r2
 800951c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	691a      	ldr	r2, [r3, #16]
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	2107      	movs	r1, #7
 8009526:	400b      	ands	r3, r1
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	409a      	lsls	r2, r3
 800952c:	0013      	movs	r3, r2
 800952e:	693a      	ldr	r2, [r7, #16]
 8009530:	4313      	orrs	r3, r2
 8009532:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009534:	697b      	ldr	r3, [r7, #20]
 8009536:	08da      	lsrs	r2, r3, #3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	3208      	adds	r2, #8
 800953c:	0092      	lsls	r2, r2, #2
 800953e:	6939      	ldr	r1, [r7, #16]
 8009540:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	005b      	lsls	r3, r3, #1
 800954c:	2203      	movs	r2, #3
 800954e:	409a      	lsls	r2, r3
 8009550:	0013      	movs	r3, r2
 8009552:	43da      	mvns	r2, r3
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	4013      	ands	r3, r2
 8009558:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	2203      	movs	r2, #3
 8009560:	401a      	ands	r2, r3
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	005b      	lsls	r3, r3, #1
 8009566:	409a      	lsls	r2, r3
 8009568:	0013      	movs	r3, r2
 800956a:	693a      	ldr	r2, [r7, #16]
 800956c:	4313      	orrs	r3, r2
 800956e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	693a      	ldr	r2, [r7, #16]
 8009574:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	685a      	ldr	r2, [r3, #4]
 800957a:	23c0      	movs	r3, #192	; 0xc0
 800957c:	029b      	lsls	r3, r3, #10
 800957e:	4013      	ands	r3, r2
 8009580:	d100      	bne.n	8009584 <HAL_GPIO_Init+0x174>
 8009582:	e092      	b.n	80096aa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8009584:	4a50      	ldr	r2, [pc, #320]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	089b      	lsrs	r3, r3, #2
 800958a:	3318      	adds	r3, #24
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	589b      	ldr	r3, [r3, r2]
 8009590:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	2203      	movs	r2, #3
 8009596:	4013      	ands	r3, r2
 8009598:	00db      	lsls	r3, r3, #3
 800959a:	220f      	movs	r2, #15
 800959c:	409a      	lsls	r2, r3
 800959e:	0013      	movs	r3, r2
 80095a0:	43da      	mvns	r2, r3
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	4013      	ands	r3, r2
 80095a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	23a0      	movs	r3, #160	; 0xa0
 80095ac:	05db      	lsls	r3, r3, #23
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d013      	beq.n	80095da <HAL_GPIO_Init+0x1ca>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	4a45      	ldr	r2, [pc, #276]	; (80096cc <HAL_GPIO_Init+0x2bc>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d00d      	beq.n	80095d6 <HAL_GPIO_Init+0x1c6>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	4a44      	ldr	r2, [pc, #272]	; (80096d0 <HAL_GPIO_Init+0x2c0>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d007      	beq.n	80095d2 <HAL_GPIO_Init+0x1c2>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	4a43      	ldr	r2, [pc, #268]	; (80096d4 <HAL_GPIO_Init+0x2c4>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d101      	bne.n	80095ce <HAL_GPIO_Init+0x1be>
 80095ca:	2303      	movs	r3, #3
 80095cc:	e006      	b.n	80095dc <HAL_GPIO_Init+0x1cc>
 80095ce:	2305      	movs	r3, #5
 80095d0:	e004      	b.n	80095dc <HAL_GPIO_Init+0x1cc>
 80095d2:	2302      	movs	r3, #2
 80095d4:	e002      	b.n	80095dc <HAL_GPIO_Init+0x1cc>
 80095d6:	2301      	movs	r3, #1
 80095d8:	e000      	b.n	80095dc <HAL_GPIO_Init+0x1cc>
 80095da:	2300      	movs	r3, #0
 80095dc:	697a      	ldr	r2, [r7, #20]
 80095de:	2103      	movs	r1, #3
 80095e0:	400a      	ands	r2, r1
 80095e2:	00d2      	lsls	r2, r2, #3
 80095e4:	4093      	lsls	r3, r2
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	4313      	orrs	r3, r2
 80095ea:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80095ec:	4936      	ldr	r1, [pc, #216]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	089b      	lsrs	r3, r3, #2
 80095f2:	3318      	adds	r3, #24
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	693a      	ldr	r2, [r7, #16]
 80095f8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80095fa:	4b33      	ldr	r3, [pc, #204]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	43da      	mvns	r2, r3
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	4013      	ands	r3, r2
 8009608:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	685a      	ldr	r2, [r3, #4]
 800960e:	2380      	movs	r3, #128	; 0x80
 8009610:	035b      	lsls	r3, r3, #13
 8009612:	4013      	ands	r3, r2
 8009614:	d003      	beq.n	800961e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8009616:	693a      	ldr	r2, [r7, #16]
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	4313      	orrs	r3, r2
 800961c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800961e:	4b2a      	ldr	r3, [pc, #168]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 8009620:	693a      	ldr	r2, [r7, #16]
 8009622:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8009624:	4b28      	ldr	r3, [pc, #160]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	43da      	mvns	r2, r3
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	4013      	ands	r3, r2
 8009632:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	685a      	ldr	r2, [r3, #4]
 8009638:	2380      	movs	r3, #128	; 0x80
 800963a:	039b      	lsls	r3, r3, #14
 800963c:	4013      	ands	r3, r2
 800963e:	d003      	beq.n	8009648 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8009640:	693a      	ldr	r2, [r7, #16]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	4313      	orrs	r3, r2
 8009646:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009648:	4b1f      	ldr	r3, [pc, #124]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 800964a:	693a      	ldr	r2, [r7, #16]
 800964c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800964e:	4a1e      	ldr	r2, [pc, #120]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 8009650:	2384      	movs	r3, #132	; 0x84
 8009652:	58d3      	ldr	r3, [r2, r3]
 8009654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	43da      	mvns	r2, r3
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	4013      	ands	r3, r2
 800965e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	685a      	ldr	r2, [r3, #4]
 8009664:	2380      	movs	r3, #128	; 0x80
 8009666:	029b      	lsls	r3, r3, #10
 8009668:	4013      	ands	r3, r2
 800966a:	d003      	beq.n	8009674 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800966c:	693a      	ldr	r2, [r7, #16]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	4313      	orrs	r3, r2
 8009672:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009674:	4914      	ldr	r1, [pc, #80]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 8009676:	2284      	movs	r2, #132	; 0x84
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800967c:	4a12      	ldr	r2, [pc, #72]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 800967e:	2380      	movs	r3, #128	; 0x80
 8009680:	58d3      	ldr	r3, [r2, r3]
 8009682:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	43da      	mvns	r2, r3
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	4013      	ands	r3, r2
 800968c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	685a      	ldr	r2, [r3, #4]
 8009692:	2380      	movs	r3, #128	; 0x80
 8009694:	025b      	lsls	r3, r3, #9
 8009696:	4013      	ands	r3, r2
 8009698:	d003      	beq.n	80096a2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800969a:	693a      	ldr	r2, [r7, #16]
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	4313      	orrs	r3, r2
 80096a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80096a2:	4909      	ldr	r1, [pc, #36]	; (80096c8 <HAL_GPIO_Init+0x2b8>)
 80096a4:	2280      	movs	r2, #128	; 0x80
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	3301      	adds	r3, #1
 80096ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	40da      	lsrs	r2, r3
 80096b8:	1e13      	subs	r3, r2, #0
 80096ba:	d000      	beq.n	80096be <HAL_GPIO_Init+0x2ae>
 80096bc:	e6b0      	b.n	8009420 <HAL_GPIO_Init+0x10>
  }
}
 80096be:	46c0      	nop			; (mov r8, r8)
 80096c0:	46c0      	nop			; (mov r8, r8)
 80096c2:	46bd      	mov	sp, r7
 80096c4:	b006      	add	sp, #24
 80096c6:	bd80      	pop	{r7, pc}
 80096c8:	40021800 	.word	0x40021800
 80096cc:	50000400 	.word	0x50000400
 80096d0:	50000800 	.word	0x50000800
 80096d4:	50000c00 	.word	0x50000c00

080096d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	000a      	movs	r2, r1
 80096e2:	1cbb      	adds	r3, r7, #2
 80096e4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	691b      	ldr	r3, [r3, #16]
 80096ea:	1cba      	adds	r2, r7, #2
 80096ec:	8812      	ldrh	r2, [r2, #0]
 80096ee:	4013      	ands	r3, r2
 80096f0:	d004      	beq.n	80096fc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80096f2:	230f      	movs	r3, #15
 80096f4:	18fb      	adds	r3, r7, r3
 80096f6:	2201      	movs	r2, #1
 80096f8:	701a      	strb	r2, [r3, #0]
 80096fa:	e003      	b.n	8009704 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80096fc:	230f      	movs	r3, #15
 80096fe:	18fb      	adds	r3, r7, r3
 8009700:	2200      	movs	r2, #0
 8009702:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8009704:	230f      	movs	r3, #15
 8009706:	18fb      	adds	r3, r7, r3
 8009708:	781b      	ldrb	r3, [r3, #0]
}
 800970a:	0018      	movs	r0, r3
 800970c:	46bd      	mov	sp, r7
 800970e:	b004      	add	sp, #16
 8009710:	bd80      	pop	{r7, pc}

08009712 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b082      	sub	sp, #8
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
 800971a:	0008      	movs	r0, r1
 800971c:	0011      	movs	r1, r2
 800971e:	1cbb      	adds	r3, r7, #2
 8009720:	1c02      	adds	r2, r0, #0
 8009722:	801a      	strh	r2, [r3, #0]
 8009724:	1c7b      	adds	r3, r7, #1
 8009726:	1c0a      	adds	r2, r1, #0
 8009728:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800972a:	1c7b      	adds	r3, r7, #1
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d004      	beq.n	800973c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009732:	1cbb      	adds	r3, r7, #2
 8009734:	881a      	ldrh	r2, [r3, #0]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800973a:	e003      	b.n	8009744 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800973c:	1cbb      	adds	r3, r7, #2
 800973e:	881a      	ldrh	r2, [r3, #0]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009744:	46c0      	nop			; (mov r8, r8)
 8009746:	46bd      	mov	sp, r7
 8009748:	b002      	add	sp, #8
 800974a:	bd80      	pop	{r7, pc}

0800974c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	000a      	movs	r2, r1
 8009756:	1cbb      	adds	r3, r7, #2
 8009758:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	695b      	ldr	r3, [r3, #20]
 800975e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009760:	1cbb      	adds	r3, r7, #2
 8009762:	881b      	ldrh	r3, [r3, #0]
 8009764:	68fa      	ldr	r2, [r7, #12]
 8009766:	4013      	ands	r3, r2
 8009768:	041a      	lsls	r2, r3, #16
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	43db      	mvns	r3, r3
 800976e:	1cb9      	adds	r1, r7, #2
 8009770:	8809      	ldrh	r1, [r1, #0]
 8009772:	400b      	ands	r3, r1
 8009774:	431a      	orrs	r2, r3
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	619a      	str	r2, [r3, #24]
}
 800977a:	46c0      	nop			; (mov r8, r8)
 800977c:	46bd      	mov	sp, r7
 800977e:	b004      	add	sp, #16
 8009780:	bd80      	pop	{r7, pc}
	...

08009784 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800978c:	4b19      	ldr	r3, [pc, #100]	; (80097f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4a19      	ldr	r2, [pc, #100]	; (80097f8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8009792:	4013      	ands	r3, r2
 8009794:	0019      	movs	r1, r3
 8009796:	4b17      	ldr	r3, [pc, #92]	; (80097f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8009798:	687a      	ldr	r2, [r7, #4]
 800979a:	430a      	orrs	r2, r1
 800979c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	2380      	movs	r3, #128	; 0x80
 80097a2:	009b      	lsls	r3, r3, #2
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d11f      	bne.n	80097e8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80097a8:	4b14      	ldr	r3, [pc, #80]	; (80097fc <HAL_PWREx_ControlVoltageScaling+0x78>)
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	0013      	movs	r3, r2
 80097ae:	005b      	lsls	r3, r3, #1
 80097b0:	189b      	adds	r3, r3, r2
 80097b2:	005b      	lsls	r3, r3, #1
 80097b4:	4912      	ldr	r1, [pc, #72]	; (8009800 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80097b6:	0018      	movs	r0, r3
 80097b8:	f7f6 fcc8 	bl	800014c <__udivsi3>
 80097bc:	0003      	movs	r3, r0
 80097be:	3301      	adds	r3, #1
 80097c0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80097c2:	e008      	b.n	80097d6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d003      	beq.n	80097d2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	3b01      	subs	r3, #1
 80097ce:	60fb      	str	r3, [r7, #12]
 80097d0:	e001      	b.n	80097d6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80097d2:	2303      	movs	r3, #3
 80097d4:	e009      	b.n	80097ea <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80097d6:	4b07      	ldr	r3, [pc, #28]	; (80097f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80097d8:	695a      	ldr	r2, [r3, #20]
 80097da:	2380      	movs	r3, #128	; 0x80
 80097dc:	00db      	lsls	r3, r3, #3
 80097de:	401a      	ands	r2, r3
 80097e0:	2380      	movs	r3, #128	; 0x80
 80097e2:	00db      	lsls	r3, r3, #3
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d0ed      	beq.n	80097c4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80097e8:	2300      	movs	r3, #0
}
 80097ea:	0018      	movs	r0, r3
 80097ec:	46bd      	mov	sp, r7
 80097ee:	b004      	add	sp, #16
 80097f0:	bd80      	pop	{r7, pc}
 80097f2:	46c0      	nop			; (mov r8, r8)
 80097f4:	40007000 	.word	0x40007000
 80097f8:	fffff9ff 	.word	0xfffff9ff
 80097fc:	200000d0 	.word	0x200000d0
 8009800:	000f4240 	.word	0x000f4240

08009804 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8009808:	4b03      	ldr	r3, [pc, #12]	; (8009818 <LL_RCC_GetAPB1Prescaler+0x14>)
 800980a:	689a      	ldr	r2, [r3, #8]
 800980c:	23e0      	movs	r3, #224	; 0xe0
 800980e:	01db      	lsls	r3, r3, #7
 8009810:	4013      	ands	r3, r2
}
 8009812:	0018      	movs	r0, r3
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	40021000 	.word	0x40021000

0800981c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b088      	sub	sp, #32
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d101      	bne.n	800982e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800982a:	2301      	movs	r3, #1
 800982c:	e2f3      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2201      	movs	r2, #1
 8009834:	4013      	ands	r3, r2
 8009836:	d100      	bne.n	800983a <HAL_RCC_OscConfig+0x1e>
 8009838:	e07c      	b.n	8009934 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800983a:	4bc3      	ldr	r3, [pc, #780]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 800983c:	689b      	ldr	r3, [r3, #8]
 800983e:	2238      	movs	r2, #56	; 0x38
 8009840:	4013      	ands	r3, r2
 8009842:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009844:	4bc0      	ldr	r3, [pc, #768]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009846:	68db      	ldr	r3, [r3, #12]
 8009848:	2203      	movs	r2, #3
 800984a:	4013      	ands	r3, r2
 800984c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800984e:	69bb      	ldr	r3, [r7, #24]
 8009850:	2b10      	cmp	r3, #16
 8009852:	d102      	bne.n	800985a <HAL_RCC_OscConfig+0x3e>
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	2b03      	cmp	r3, #3
 8009858:	d002      	beq.n	8009860 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800985a:	69bb      	ldr	r3, [r7, #24]
 800985c:	2b08      	cmp	r3, #8
 800985e:	d10b      	bne.n	8009878 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009860:	4bb9      	ldr	r3, [pc, #740]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	2380      	movs	r3, #128	; 0x80
 8009866:	029b      	lsls	r3, r3, #10
 8009868:	4013      	ands	r3, r2
 800986a:	d062      	beq.n	8009932 <HAL_RCC_OscConfig+0x116>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d15e      	bne.n	8009932 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8009874:	2301      	movs	r3, #1
 8009876:	e2ce      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	685a      	ldr	r2, [r3, #4]
 800987c:	2380      	movs	r3, #128	; 0x80
 800987e:	025b      	lsls	r3, r3, #9
 8009880:	429a      	cmp	r2, r3
 8009882:	d107      	bne.n	8009894 <HAL_RCC_OscConfig+0x78>
 8009884:	4bb0      	ldr	r3, [pc, #704]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009886:	681a      	ldr	r2, [r3, #0]
 8009888:	4baf      	ldr	r3, [pc, #700]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 800988a:	2180      	movs	r1, #128	; 0x80
 800988c:	0249      	lsls	r1, r1, #9
 800988e:	430a      	orrs	r2, r1
 8009890:	601a      	str	r2, [r3, #0]
 8009892:	e020      	b.n	80098d6 <HAL_RCC_OscConfig+0xba>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	685a      	ldr	r2, [r3, #4]
 8009898:	23a0      	movs	r3, #160	; 0xa0
 800989a:	02db      	lsls	r3, r3, #11
 800989c:	429a      	cmp	r2, r3
 800989e:	d10e      	bne.n	80098be <HAL_RCC_OscConfig+0xa2>
 80098a0:	4ba9      	ldr	r3, [pc, #676]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	4ba8      	ldr	r3, [pc, #672]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098a6:	2180      	movs	r1, #128	; 0x80
 80098a8:	02c9      	lsls	r1, r1, #11
 80098aa:	430a      	orrs	r2, r1
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	4ba6      	ldr	r3, [pc, #664]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	4ba5      	ldr	r3, [pc, #660]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098b4:	2180      	movs	r1, #128	; 0x80
 80098b6:	0249      	lsls	r1, r1, #9
 80098b8:	430a      	orrs	r2, r1
 80098ba:	601a      	str	r2, [r3, #0]
 80098bc:	e00b      	b.n	80098d6 <HAL_RCC_OscConfig+0xba>
 80098be:	4ba2      	ldr	r3, [pc, #648]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	4ba1      	ldr	r3, [pc, #644]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098c4:	49a1      	ldr	r1, [pc, #644]	; (8009b4c <HAL_RCC_OscConfig+0x330>)
 80098c6:	400a      	ands	r2, r1
 80098c8:	601a      	str	r2, [r3, #0]
 80098ca:	4b9f      	ldr	r3, [pc, #636]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098cc:	681a      	ldr	r2, [r3, #0]
 80098ce:	4b9e      	ldr	r3, [pc, #632]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098d0:	499f      	ldr	r1, [pc, #636]	; (8009b50 <HAL_RCC_OscConfig+0x334>)
 80098d2:	400a      	ands	r2, r1
 80098d4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d014      	beq.n	8009908 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098de:	f7ff fbbf 	bl	8009060 <HAL_GetTick>
 80098e2:	0003      	movs	r3, r0
 80098e4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80098e6:	e008      	b.n	80098fa <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80098e8:	f7ff fbba 	bl	8009060 <HAL_GetTick>
 80098ec:	0002      	movs	r2, r0
 80098ee:	693b      	ldr	r3, [r7, #16]
 80098f0:	1ad3      	subs	r3, r2, r3
 80098f2:	2b64      	cmp	r3, #100	; 0x64
 80098f4:	d901      	bls.n	80098fa <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e28d      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80098fa:	4b93      	ldr	r3, [pc, #588]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	2380      	movs	r3, #128	; 0x80
 8009900:	029b      	lsls	r3, r3, #10
 8009902:	4013      	ands	r3, r2
 8009904:	d0f0      	beq.n	80098e8 <HAL_RCC_OscConfig+0xcc>
 8009906:	e015      	b.n	8009934 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009908:	f7ff fbaa 	bl	8009060 <HAL_GetTick>
 800990c:	0003      	movs	r3, r0
 800990e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009910:	e008      	b.n	8009924 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009912:	f7ff fba5 	bl	8009060 <HAL_GetTick>
 8009916:	0002      	movs	r2, r0
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	1ad3      	subs	r3, r2, r3
 800991c:	2b64      	cmp	r3, #100	; 0x64
 800991e:	d901      	bls.n	8009924 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8009920:	2303      	movs	r3, #3
 8009922:	e278      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009924:	4b88      	ldr	r3, [pc, #544]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	2380      	movs	r3, #128	; 0x80
 800992a:	029b      	lsls	r3, r3, #10
 800992c:	4013      	ands	r3, r2
 800992e:	d1f0      	bne.n	8009912 <HAL_RCC_OscConfig+0xf6>
 8009930:	e000      	b.n	8009934 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009932:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2202      	movs	r2, #2
 800993a:	4013      	ands	r3, r2
 800993c:	d100      	bne.n	8009940 <HAL_RCC_OscConfig+0x124>
 800993e:	e099      	b.n	8009a74 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009940:	4b81      	ldr	r3, [pc, #516]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	2238      	movs	r2, #56	; 0x38
 8009946:	4013      	ands	r3, r2
 8009948:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800994a:	4b7f      	ldr	r3, [pc, #508]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	2203      	movs	r2, #3
 8009950:	4013      	ands	r3, r2
 8009952:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	2b10      	cmp	r3, #16
 8009958:	d102      	bne.n	8009960 <HAL_RCC_OscConfig+0x144>
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	2b02      	cmp	r3, #2
 800995e:	d002      	beq.n	8009966 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d135      	bne.n	80099d2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009966:	4b78      	ldr	r3, [pc, #480]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009968:	681a      	ldr	r2, [r3, #0]
 800996a:	2380      	movs	r3, #128	; 0x80
 800996c:	00db      	lsls	r3, r3, #3
 800996e:	4013      	ands	r3, r2
 8009970:	d005      	beq.n	800997e <HAL_RCC_OscConfig+0x162>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	68db      	ldr	r3, [r3, #12]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e24b      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800997e:	4b72      	ldr	r3, [pc, #456]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009980:	685b      	ldr	r3, [r3, #4]
 8009982:	4a74      	ldr	r2, [pc, #464]	; (8009b54 <HAL_RCC_OscConfig+0x338>)
 8009984:	4013      	ands	r3, r2
 8009986:	0019      	movs	r1, r3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	695b      	ldr	r3, [r3, #20]
 800998c:	021a      	lsls	r2, r3, #8
 800998e:	4b6e      	ldr	r3, [pc, #440]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009990:	430a      	orrs	r2, r1
 8009992:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009994:	69bb      	ldr	r3, [r7, #24]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d112      	bne.n	80099c0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800999a:	4b6b      	ldr	r3, [pc, #428]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a6e      	ldr	r2, [pc, #440]	; (8009b58 <HAL_RCC_OscConfig+0x33c>)
 80099a0:	4013      	ands	r3, r2
 80099a2:	0019      	movs	r1, r3
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	691a      	ldr	r2, [r3, #16]
 80099a8:	4b67      	ldr	r3, [pc, #412]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80099aa:	430a      	orrs	r2, r1
 80099ac:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80099ae:	4b66      	ldr	r3, [pc, #408]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	0adb      	lsrs	r3, r3, #11
 80099b4:	2207      	movs	r2, #7
 80099b6:	4013      	ands	r3, r2
 80099b8:	4a68      	ldr	r2, [pc, #416]	; (8009b5c <HAL_RCC_OscConfig+0x340>)
 80099ba:	40da      	lsrs	r2, r3
 80099bc:	4b68      	ldr	r3, [pc, #416]	; (8009b60 <HAL_RCC_OscConfig+0x344>)
 80099be:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80099c0:	4b68      	ldr	r3, [pc, #416]	; (8009b64 <HAL_RCC_OscConfig+0x348>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	0018      	movs	r0, r3
 80099c6:	f7ff faef 	bl	8008fa8 <HAL_InitTick>
 80099ca:	1e03      	subs	r3, r0, #0
 80099cc:	d051      	beq.n	8009a72 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80099ce:	2301      	movs	r3, #1
 80099d0:	e221      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d030      	beq.n	8009a3c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80099da:	4b5b      	ldr	r3, [pc, #364]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a5e      	ldr	r2, [pc, #376]	; (8009b58 <HAL_RCC_OscConfig+0x33c>)
 80099e0:	4013      	ands	r3, r2
 80099e2:	0019      	movs	r1, r3
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	691a      	ldr	r2, [r3, #16]
 80099e8:	4b57      	ldr	r3, [pc, #348]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80099ea:	430a      	orrs	r2, r1
 80099ec:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80099ee:	4b56      	ldr	r3, [pc, #344]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	4b55      	ldr	r3, [pc, #340]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 80099f4:	2180      	movs	r1, #128	; 0x80
 80099f6:	0049      	lsls	r1, r1, #1
 80099f8:	430a      	orrs	r2, r1
 80099fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099fc:	f7ff fb30 	bl	8009060 <HAL_GetTick>
 8009a00:	0003      	movs	r3, r0
 8009a02:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009a04:	e008      	b.n	8009a18 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a06:	f7ff fb2b 	bl	8009060 <HAL_GetTick>
 8009a0a:	0002      	movs	r2, r0
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	1ad3      	subs	r3, r2, r3
 8009a10:	2b02      	cmp	r3, #2
 8009a12:	d901      	bls.n	8009a18 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009a14:	2303      	movs	r3, #3
 8009a16:	e1fe      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009a18:	4b4b      	ldr	r3, [pc, #300]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009a1a:	681a      	ldr	r2, [r3, #0]
 8009a1c:	2380      	movs	r3, #128	; 0x80
 8009a1e:	00db      	lsls	r3, r3, #3
 8009a20:	4013      	ands	r3, r2
 8009a22:	d0f0      	beq.n	8009a06 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a24:	4b48      	ldr	r3, [pc, #288]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	4a4a      	ldr	r2, [pc, #296]	; (8009b54 <HAL_RCC_OscConfig+0x338>)
 8009a2a:	4013      	ands	r3, r2
 8009a2c:	0019      	movs	r1, r3
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	695b      	ldr	r3, [r3, #20]
 8009a32:	021a      	lsls	r2, r3, #8
 8009a34:	4b44      	ldr	r3, [pc, #272]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009a36:	430a      	orrs	r2, r1
 8009a38:	605a      	str	r2, [r3, #4]
 8009a3a:	e01b      	b.n	8009a74 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8009a3c:	4b42      	ldr	r3, [pc, #264]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	4b41      	ldr	r3, [pc, #260]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009a42:	4949      	ldr	r1, [pc, #292]	; (8009b68 <HAL_RCC_OscConfig+0x34c>)
 8009a44:	400a      	ands	r2, r1
 8009a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a48:	f7ff fb0a 	bl	8009060 <HAL_GetTick>
 8009a4c:	0003      	movs	r3, r0
 8009a4e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009a50:	e008      	b.n	8009a64 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a52:	f7ff fb05 	bl	8009060 <HAL_GetTick>
 8009a56:	0002      	movs	r2, r0
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	1ad3      	subs	r3, r2, r3
 8009a5c:	2b02      	cmp	r3, #2
 8009a5e:	d901      	bls.n	8009a64 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009a60:	2303      	movs	r3, #3
 8009a62:	e1d8      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009a64:	4b38      	ldr	r3, [pc, #224]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009a66:	681a      	ldr	r2, [r3, #0]
 8009a68:	2380      	movs	r3, #128	; 0x80
 8009a6a:	00db      	lsls	r3, r3, #3
 8009a6c:	4013      	ands	r3, r2
 8009a6e:	d1f0      	bne.n	8009a52 <HAL_RCC_OscConfig+0x236>
 8009a70:	e000      	b.n	8009a74 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a72:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	2208      	movs	r2, #8
 8009a7a:	4013      	ands	r3, r2
 8009a7c:	d047      	beq.n	8009b0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009a7e:	4b32      	ldr	r3, [pc, #200]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	2238      	movs	r2, #56	; 0x38
 8009a84:	4013      	ands	r3, r2
 8009a86:	2b18      	cmp	r3, #24
 8009a88:	d10a      	bne.n	8009aa0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009a8a:	4b2f      	ldr	r3, [pc, #188]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a8e:	2202      	movs	r2, #2
 8009a90:	4013      	ands	r3, r2
 8009a92:	d03c      	beq.n	8009b0e <HAL_RCC_OscConfig+0x2f2>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	699b      	ldr	r3, [r3, #24]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d138      	bne.n	8009b0e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	e1ba      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	699b      	ldr	r3, [r3, #24]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d019      	beq.n	8009adc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009aa8:	4b27      	ldr	r3, [pc, #156]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009aaa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009aac:	4b26      	ldr	r3, [pc, #152]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009aae:	2101      	movs	r1, #1
 8009ab0:	430a      	orrs	r2, r1
 8009ab2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ab4:	f7ff fad4 	bl	8009060 <HAL_GetTick>
 8009ab8:	0003      	movs	r3, r0
 8009aba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009abc:	e008      	b.n	8009ad0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009abe:	f7ff facf 	bl	8009060 <HAL_GetTick>
 8009ac2:	0002      	movs	r2, r0
 8009ac4:	693b      	ldr	r3, [r7, #16]
 8009ac6:	1ad3      	subs	r3, r2, r3
 8009ac8:	2b02      	cmp	r3, #2
 8009aca:	d901      	bls.n	8009ad0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8009acc:	2303      	movs	r3, #3
 8009ace:	e1a2      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ad0:	4b1d      	ldr	r3, [pc, #116]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009ad2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ad4:	2202      	movs	r2, #2
 8009ad6:	4013      	ands	r3, r2
 8009ad8:	d0f1      	beq.n	8009abe <HAL_RCC_OscConfig+0x2a2>
 8009ada:	e018      	b.n	8009b0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009adc:	4b1a      	ldr	r3, [pc, #104]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009ade:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009ae0:	4b19      	ldr	r3, [pc, #100]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009ae2:	2101      	movs	r1, #1
 8009ae4:	438a      	bics	r2, r1
 8009ae6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ae8:	f7ff faba 	bl	8009060 <HAL_GetTick>
 8009aec:	0003      	movs	r3, r0
 8009aee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009af0:	e008      	b.n	8009b04 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009af2:	f7ff fab5 	bl	8009060 <HAL_GetTick>
 8009af6:	0002      	movs	r2, r0
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	1ad3      	subs	r3, r2, r3
 8009afc:	2b02      	cmp	r3, #2
 8009afe:	d901      	bls.n	8009b04 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8009b00:	2303      	movs	r3, #3
 8009b02:	e188      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009b04:	4b10      	ldr	r3, [pc, #64]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b08:	2202      	movs	r2, #2
 8009b0a:	4013      	ands	r3, r2
 8009b0c:	d1f1      	bne.n	8009af2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2204      	movs	r2, #4
 8009b14:	4013      	ands	r3, r2
 8009b16:	d100      	bne.n	8009b1a <HAL_RCC_OscConfig+0x2fe>
 8009b18:	e0c6      	b.n	8009ca8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009b1a:	231f      	movs	r3, #31
 8009b1c:	18fb      	adds	r3, r7, r3
 8009b1e:	2200      	movs	r2, #0
 8009b20:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009b22:	4b09      	ldr	r3, [pc, #36]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009b24:	689b      	ldr	r3, [r3, #8]
 8009b26:	2238      	movs	r2, #56	; 0x38
 8009b28:	4013      	ands	r3, r2
 8009b2a:	2b20      	cmp	r3, #32
 8009b2c:	d11e      	bne.n	8009b6c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8009b2e:	4b06      	ldr	r3, [pc, #24]	; (8009b48 <HAL_RCC_OscConfig+0x32c>)
 8009b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b32:	2202      	movs	r2, #2
 8009b34:	4013      	ands	r3, r2
 8009b36:	d100      	bne.n	8009b3a <HAL_RCC_OscConfig+0x31e>
 8009b38:	e0b6      	b.n	8009ca8 <HAL_RCC_OscConfig+0x48c>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d000      	beq.n	8009b44 <HAL_RCC_OscConfig+0x328>
 8009b42:	e0b1      	b.n	8009ca8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8009b44:	2301      	movs	r3, #1
 8009b46:	e166      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
 8009b48:	40021000 	.word	0x40021000
 8009b4c:	fffeffff 	.word	0xfffeffff
 8009b50:	fffbffff 	.word	0xfffbffff
 8009b54:	ffff80ff 	.word	0xffff80ff
 8009b58:	ffffc7ff 	.word	0xffffc7ff
 8009b5c:	00f42400 	.word	0x00f42400
 8009b60:	200000d0 	.word	0x200000d0
 8009b64:	200000d4 	.word	0x200000d4
 8009b68:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009b6c:	4bac      	ldr	r3, [pc, #688]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009b6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b70:	2380      	movs	r3, #128	; 0x80
 8009b72:	055b      	lsls	r3, r3, #21
 8009b74:	4013      	ands	r3, r2
 8009b76:	d101      	bne.n	8009b7c <HAL_RCC_OscConfig+0x360>
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e000      	b.n	8009b7e <HAL_RCC_OscConfig+0x362>
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d011      	beq.n	8009ba6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009b82:	4ba7      	ldr	r3, [pc, #668]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009b84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b86:	4ba6      	ldr	r3, [pc, #664]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009b88:	2180      	movs	r1, #128	; 0x80
 8009b8a:	0549      	lsls	r1, r1, #21
 8009b8c:	430a      	orrs	r2, r1
 8009b8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8009b90:	4ba3      	ldr	r3, [pc, #652]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009b92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b94:	2380      	movs	r3, #128	; 0x80
 8009b96:	055b      	lsls	r3, r3, #21
 8009b98:	4013      	ands	r3, r2
 8009b9a:	60fb      	str	r3, [r7, #12]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009b9e:	231f      	movs	r3, #31
 8009ba0:	18fb      	adds	r3, r7, r3
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009ba6:	4b9f      	ldr	r3, [pc, #636]	; (8009e24 <HAL_RCC_OscConfig+0x608>)
 8009ba8:	681a      	ldr	r2, [r3, #0]
 8009baa:	2380      	movs	r3, #128	; 0x80
 8009bac:	005b      	lsls	r3, r3, #1
 8009bae:	4013      	ands	r3, r2
 8009bb0:	d11a      	bne.n	8009be8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009bb2:	4b9c      	ldr	r3, [pc, #624]	; (8009e24 <HAL_RCC_OscConfig+0x608>)
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	4b9b      	ldr	r3, [pc, #620]	; (8009e24 <HAL_RCC_OscConfig+0x608>)
 8009bb8:	2180      	movs	r1, #128	; 0x80
 8009bba:	0049      	lsls	r1, r1, #1
 8009bbc:	430a      	orrs	r2, r1
 8009bbe:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009bc0:	f7ff fa4e 	bl	8009060 <HAL_GetTick>
 8009bc4:	0003      	movs	r3, r0
 8009bc6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009bc8:	e008      	b.n	8009bdc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009bca:	f7ff fa49 	bl	8009060 <HAL_GetTick>
 8009bce:	0002      	movs	r2, r0
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	1ad3      	subs	r3, r2, r3
 8009bd4:	2b02      	cmp	r3, #2
 8009bd6:	d901      	bls.n	8009bdc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e11c      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009bdc:	4b91      	ldr	r3, [pc, #580]	; (8009e24 <HAL_RCC_OscConfig+0x608>)
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	2380      	movs	r3, #128	; 0x80
 8009be2:	005b      	lsls	r3, r3, #1
 8009be4:	4013      	ands	r3, r2
 8009be6:	d0f0      	beq.n	8009bca <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d106      	bne.n	8009bfe <HAL_RCC_OscConfig+0x3e2>
 8009bf0:	4b8b      	ldr	r3, [pc, #556]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009bf2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009bf4:	4b8a      	ldr	r3, [pc, #552]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009bf6:	2101      	movs	r1, #1
 8009bf8:	430a      	orrs	r2, r1
 8009bfa:	65da      	str	r2, [r3, #92]	; 0x5c
 8009bfc:	e01c      	b.n	8009c38 <HAL_RCC_OscConfig+0x41c>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	689b      	ldr	r3, [r3, #8]
 8009c02:	2b05      	cmp	r3, #5
 8009c04:	d10c      	bne.n	8009c20 <HAL_RCC_OscConfig+0x404>
 8009c06:	4b86      	ldr	r3, [pc, #536]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009c0a:	4b85      	ldr	r3, [pc, #532]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c0c:	2104      	movs	r1, #4
 8009c0e:	430a      	orrs	r2, r1
 8009c10:	65da      	str	r2, [r3, #92]	; 0x5c
 8009c12:	4b83      	ldr	r3, [pc, #524]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c14:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009c16:	4b82      	ldr	r3, [pc, #520]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c18:	2101      	movs	r1, #1
 8009c1a:	430a      	orrs	r2, r1
 8009c1c:	65da      	str	r2, [r3, #92]	; 0x5c
 8009c1e:	e00b      	b.n	8009c38 <HAL_RCC_OscConfig+0x41c>
 8009c20:	4b7f      	ldr	r3, [pc, #508]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c22:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009c24:	4b7e      	ldr	r3, [pc, #504]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c26:	2101      	movs	r1, #1
 8009c28:	438a      	bics	r2, r1
 8009c2a:	65da      	str	r2, [r3, #92]	; 0x5c
 8009c2c:	4b7c      	ldr	r3, [pc, #496]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009c30:	4b7b      	ldr	r3, [pc, #492]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c32:	2104      	movs	r1, #4
 8009c34:	438a      	bics	r2, r1
 8009c36:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d014      	beq.n	8009c6a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c40:	f7ff fa0e 	bl	8009060 <HAL_GetTick>
 8009c44:	0003      	movs	r3, r0
 8009c46:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009c48:	e009      	b.n	8009c5e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c4a:	f7ff fa09 	bl	8009060 <HAL_GetTick>
 8009c4e:	0002      	movs	r2, r0
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	1ad3      	subs	r3, r2, r3
 8009c54:	4a74      	ldr	r2, [pc, #464]	; (8009e28 <HAL_RCC_OscConfig+0x60c>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d901      	bls.n	8009c5e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8009c5a:	2303      	movs	r3, #3
 8009c5c:	e0db      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009c5e:	4b70      	ldr	r3, [pc, #448]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c62:	2202      	movs	r2, #2
 8009c64:	4013      	ands	r3, r2
 8009c66:	d0f0      	beq.n	8009c4a <HAL_RCC_OscConfig+0x42e>
 8009c68:	e013      	b.n	8009c92 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c6a:	f7ff f9f9 	bl	8009060 <HAL_GetTick>
 8009c6e:	0003      	movs	r3, r0
 8009c70:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009c72:	e009      	b.n	8009c88 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c74:	f7ff f9f4 	bl	8009060 <HAL_GetTick>
 8009c78:	0002      	movs	r2, r0
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	1ad3      	subs	r3, r2, r3
 8009c7e:	4a6a      	ldr	r2, [pc, #424]	; (8009e28 <HAL_RCC_OscConfig+0x60c>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d901      	bls.n	8009c88 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8009c84:	2303      	movs	r3, #3
 8009c86:	e0c6      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009c88:	4b65      	ldr	r3, [pc, #404]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c8c:	2202      	movs	r2, #2
 8009c8e:	4013      	ands	r3, r2
 8009c90:	d1f0      	bne.n	8009c74 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009c92:	231f      	movs	r3, #31
 8009c94:	18fb      	adds	r3, r7, r3
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	d105      	bne.n	8009ca8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009c9c:	4b60      	ldr	r3, [pc, #384]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009c9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ca0:	4b5f      	ldr	r3, [pc, #380]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009ca2:	4962      	ldr	r1, [pc, #392]	; (8009e2c <HAL_RCC_OscConfig+0x610>)
 8009ca4:	400a      	ands	r2, r1
 8009ca6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	69db      	ldr	r3, [r3, #28]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d100      	bne.n	8009cb2 <HAL_RCC_OscConfig+0x496>
 8009cb0:	e0b0      	b.n	8009e14 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009cb2:	4b5b      	ldr	r3, [pc, #364]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	2238      	movs	r2, #56	; 0x38
 8009cb8:	4013      	ands	r3, r2
 8009cba:	2b10      	cmp	r3, #16
 8009cbc:	d100      	bne.n	8009cc0 <HAL_RCC_OscConfig+0x4a4>
 8009cbe:	e078      	b.n	8009db2 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	69db      	ldr	r3, [r3, #28]
 8009cc4:	2b02      	cmp	r3, #2
 8009cc6:	d153      	bne.n	8009d70 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009cc8:	4b55      	ldr	r3, [pc, #340]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009cca:	681a      	ldr	r2, [r3, #0]
 8009ccc:	4b54      	ldr	r3, [pc, #336]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009cce:	4958      	ldr	r1, [pc, #352]	; (8009e30 <HAL_RCC_OscConfig+0x614>)
 8009cd0:	400a      	ands	r2, r1
 8009cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cd4:	f7ff f9c4 	bl	8009060 <HAL_GetTick>
 8009cd8:	0003      	movs	r3, r0
 8009cda:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009cdc:	e008      	b.n	8009cf0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009cde:	f7ff f9bf 	bl	8009060 <HAL_GetTick>
 8009ce2:	0002      	movs	r2, r0
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	1ad3      	subs	r3, r2, r3
 8009ce8:	2b02      	cmp	r3, #2
 8009cea:	d901      	bls.n	8009cf0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8009cec:	2303      	movs	r3, #3
 8009cee:	e092      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009cf0:	4b4b      	ldr	r3, [pc, #300]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	2380      	movs	r3, #128	; 0x80
 8009cf6:	049b      	lsls	r3, r3, #18
 8009cf8:	4013      	ands	r3, r2
 8009cfa:	d1f0      	bne.n	8009cde <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009cfc:	4b48      	ldr	r3, [pc, #288]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	4a4c      	ldr	r2, [pc, #304]	; (8009e34 <HAL_RCC_OscConfig+0x618>)
 8009d02:	4013      	ands	r3, r2
 8009d04:	0019      	movs	r1, r3
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6a1a      	ldr	r2, [r3, #32]
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d0e:	431a      	orrs	r2, r3
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d14:	021b      	lsls	r3, r3, #8
 8009d16:	431a      	orrs	r2, r3
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d1c:	431a      	orrs	r2, r3
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d22:	431a      	orrs	r2, r3
 8009d24:	4b3e      	ldr	r3, [pc, #248]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d26:	430a      	orrs	r2, r1
 8009d28:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009d2a:	4b3d      	ldr	r3, [pc, #244]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d2c:	681a      	ldr	r2, [r3, #0]
 8009d2e:	4b3c      	ldr	r3, [pc, #240]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d30:	2180      	movs	r1, #128	; 0x80
 8009d32:	0449      	lsls	r1, r1, #17
 8009d34:	430a      	orrs	r2, r1
 8009d36:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8009d38:	4b39      	ldr	r3, [pc, #228]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d3a:	68da      	ldr	r2, [r3, #12]
 8009d3c:	4b38      	ldr	r3, [pc, #224]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d3e:	2180      	movs	r1, #128	; 0x80
 8009d40:	0549      	lsls	r1, r1, #21
 8009d42:	430a      	orrs	r2, r1
 8009d44:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d46:	f7ff f98b 	bl	8009060 <HAL_GetTick>
 8009d4a:	0003      	movs	r3, r0
 8009d4c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d4e:	e008      	b.n	8009d62 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009d50:	f7ff f986 	bl	8009060 <HAL_GetTick>
 8009d54:	0002      	movs	r2, r0
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	1ad3      	subs	r3, r2, r3
 8009d5a:	2b02      	cmp	r3, #2
 8009d5c:	d901      	bls.n	8009d62 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8009d5e:	2303      	movs	r3, #3
 8009d60:	e059      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d62:	4b2f      	ldr	r3, [pc, #188]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	2380      	movs	r3, #128	; 0x80
 8009d68:	049b      	lsls	r3, r3, #18
 8009d6a:	4013      	ands	r3, r2
 8009d6c:	d0f0      	beq.n	8009d50 <HAL_RCC_OscConfig+0x534>
 8009d6e:	e051      	b.n	8009e14 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d70:	4b2b      	ldr	r3, [pc, #172]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	4b2a      	ldr	r3, [pc, #168]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d76:	492e      	ldr	r1, [pc, #184]	; (8009e30 <HAL_RCC_OscConfig+0x614>)
 8009d78:	400a      	ands	r2, r1
 8009d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d7c:	f7ff f970 	bl	8009060 <HAL_GetTick>
 8009d80:	0003      	movs	r3, r0
 8009d82:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009d84:	e008      	b.n	8009d98 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009d86:	f7ff f96b 	bl	8009060 <HAL_GetTick>
 8009d8a:	0002      	movs	r2, r0
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	1ad3      	subs	r3, r2, r3
 8009d90:	2b02      	cmp	r3, #2
 8009d92:	d901      	bls.n	8009d98 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8009d94:	2303      	movs	r3, #3
 8009d96:	e03e      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009d98:	4b21      	ldr	r3, [pc, #132]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	2380      	movs	r3, #128	; 0x80
 8009d9e:	049b      	lsls	r3, r3, #18
 8009da0:	4013      	ands	r3, r2
 8009da2:	d1f0      	bne.n	8009d86 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8009da4:	4b1e      	ldr	r3, [pc, #120]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009da6:	68da      	ldr	r2, [r3, #12]
 8009da8:	4b1d      	ldr	r3, [pc, #116]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009daa:	4923      	ldr	r1, [pc, #140]	; (8009e38 <HAL_RCC_OscConfig+0x61c>)
 8009dac:	400a      	ands	r2, r1
 8009dae:	60da      	str	r2, [r3, #12]
 8009db0:	e030      	b.n	8009e14 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	69db      	ldr	r3, [r3, #28]
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d101      	bne.n	8009dbe <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	e02b      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8009dbe:	4b18      	ldr	r3, [pc, #96]	; (8009e20 <HAL_RCC_OscConfig+0x604>)
 8009dc0:	68db      	ldr	r3, [r3, #12]
 8009dc2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	2203      	movs	r2, #3
 8009dc8:	401a      	ands	r2, r3
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6a1b      	ldr	r3, [r3, #32]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d11e      	bne.n	8009e10 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	2270      	movs	r2, #112	; 0x70
 8009dd6:	401a      	ands	r2, r3
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	d117      	bne.n	8009e10 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009de0:	697a      	ldr	r2, [r7, #20]
 8009de2:	23fe      	movs	r3, #254	; 0xfe
 8009de4:	01db      	lsls	r3, r3, #7
 8009de6:	401a      	ands	r2, r3
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dec:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d10e      	bne.n	8009e10 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009df2:	697a      	ldr	r2, [r7, #20]
 8009df4:	23f8      	movs	r3, #248	; 0xf8
 8009df6:	039b      	lsls	r3, r3, #14
 8009df8:	401a      	ands	r2, r3
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009dfe:	429a      	cmp	r2, r3
 8009e00:	d106      	bne.n	8009e10 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	0f5b      	lsrs	r3, r3, #29
 8009e06:	075a      	lsls	r2, r3, #29
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d001      	beq.n	8009e14 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e000      	b.n	8009e16 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8009e14:	2300      	movs	r3, #0
}
 8009e16:	0018      	movs	r0, r3
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	b008      	add	sp, #32
 8009e1c:	bd80      	pop	{r7, pc}
 8009e1e:	46c0      	nop			; (mov r8, r8)
 8009e20:	40021000 	.word	0x40021000
 8009e24:	40007000 	.word	0x40007000
 8009e28:	00001388 	.word	0x00001388
 8009e2c:	efffffff 	.word	0xefffffff
 8009e30:	feffffff 	.word	0xfeffffff
 8009e34:	1fc1808c 	.word	0x1fc1808c
 8009e38:	effefffc 	.word	0xeffefffc

08009e3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b084      	sub	sp, #16
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d101      	bne.n	8009e50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	e0e9      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009e50:	4b76      	ldr	r3, [pc, #472]	; (800a02c <HAL_RCC_ClockConfig+0x1f0>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	2207      	movs	r2, #7
 8009e56:	4013      	ands	r3, r2
 8009e58:	683a      	ldr	r2, [r7, #0]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d91e      	bls.n	8009e9c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e5e:	4b73      	ldr	r3, [pc, #460]	; (800a02c <HAL_RCC_ClockConfig+0x1f0>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2207      	movs	r2, #7
 8009e64:	4393      	bics	r3, r2
 8009e66:	0019      	movs	r1, r3
 8009e68:	4b70      	ldr	r3, [pc, #448]	; (800a02c <HAL_RCC_ClockConfig+0x1f0>)
 8009e6a:	683a      	ldr	r2, [r7, #0]
 8009e6c:	430a      	orrs	r2, r1
 8009e6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009e70:	f7ff f8f6 	bl	8009060 <HAL_GetTick>
 8009e74:	0003      	movs	r3, r0
 8009e76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009e78:	e009      	b.n	8009e8e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e7a:	f7ff f8f1 	bl	8009060 <HAL_GetTick>
 8009e7e:	0002      	movs	r2, r0
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	1ad3      	subs	r3, r2, r3
 8009e84:	4a6a      	ldr	r2, [pc, #424]	; (800a030 <HAL_RCC_ClockConfig+0x1f4>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d901      	bls.n	8009e8e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	e0ca      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009e8e:	4b67      	ldr	r3, [pc, #412]	; (800a02c <HAL_RCC_ClockConfig+0x1f0>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	2207      	movs	r2, #7
 8009e94:	4013      	ands	r3, r2
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d1ee      	bne.n	8009e7a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	2202      	movs	r2, #2
 8009ea2:	4013      	ands	r3, r2
 8009ea4:	d015      	beq.n	8009ed2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	2204      	movs	r2, #4
 8009eac:	4013      	ands	r3, r2
 8009eae:	d006      	beq.n	8009ebe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8009eb0:	4b60      	ldr	r3, [pc, #384]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009eb2:	689a      	ldr	r2, [r3, #8]
 8009eb4:	4b5f      	ldr	r3, [pc, #380]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009eb6:	21e0      	movs	r1, #224	; 0xe0
 8009eb8:	01c9      	lsls	r1, r1, #7
 8009eba:	430a      	orrs	r2, r1
 8009ebc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009ebe:	4b5d      	ldr	r3, [pc, #372]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	4a5d      	ldr	r2, [pc, #372]	; (800a038 <HAL_RCC_ClockConfig+0x1fc>)
 8009ec4:	4013      	ands	r3, r2
 8009ec6:	0019      	movs	r1, r3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	689a      	ldr	r2, [r3, #8]
 8009ecc:	4b59      	ldr	r3, [pc, #356]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009ece:	430a      	orrs	r2, r1
 8009ed0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	4013      	ands	r3, r2
 8009eda:	d057      	beq.n	8009f8c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d107      	bne.n	8009ef4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009ee4:	4b53      	ldr	r3, [pc, #332]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	2380      	movs	r3, #128	; 0x80
 8009eea:	029b      	lsls	r3, r3, #10
 8009eec:	4013      	ands	r3, r2
 8009eee:	d12b      	bne.n	8009f48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	e097      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	d107      	bne.n	8009f0c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009efc:	4b4d      	ldr	r3, [pc, #308]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009efe:	681a      	ldr	r2, [r3, #0]
 8009f00:	2380      	movs	r3, #128	; 0x80
 8009f02:	049b      	lsls	r3, r3, #18
 8009f04:	4013      	ands	r3, r2
 8009f06:	d11f      	bne.n	8009f48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009f08:	2301      	movs	r3, #1
 8009f0a:	e08b      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d107      	bne.n	8009f24 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009f14:	4b47      	ldr	r3, [pc, #284]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009f16:	681a      	ldr	r2, [r3, #0]
 8009f18:	2380      	movs	r3, #128	; 0x80
 8009f1a:	00db      	lsls	r3, r3, #3
 8009f1c:	4013      	ands	r3, r2
 8009f1e:	d113      	bne.n	8009f48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009f20:	2301      	movs	r3, #1
 8009f22:	e07f      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	2b03      	cmp	r3, #3
 8009f2a:	d106      	bne.n	8009f3a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009f2c:	4b41      	ldr	r3, [pc, #260]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f30:	2202      	movs	r2, #2
 8009f32:	4013      	ands	r3, r2
 8009f34:	d108      	bne.n	8009f48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009f36:	2301      	movs	r3, #1
 8009f38:	e074      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009f3a:	4b3e      	ldr	r3, [pc, #248]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f3e:	2202      	movs	r2, #2
 8009f40:	4013      	ands	r3, r2
 8009f42:	d101      	bne.n	8009f48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009f44:	2301      	movs	r3, #1
 8009f46:	e06d      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009f48:	4b3a      	ldr	r3, [pc, #232]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009f4a:	689b      	ldr	r3, [r3, #8]
 8009f4c:	2207      	movs	r2, #7
 8009f4e:	4393      	bics	r3, r2
 8009f50:	0019      	movs	r1, r3
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	685a      	ldr	r2, [r3, #4]
 8009f56:	4b37      	ldr	r3, [pc, #220]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009f58:	430a      	orrs	r2, r1
 8009f5a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009f5c:	f7ff f880 	bl	8009060 <HAL_GetTick>
 8009f60:	0003      	movs	r3, r0
 8009f62:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f64:	e009      	b.n	8009f7a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f66:	f7ff f87b 	bl	8009060 <HAL_GetTick>
 8009f6a:	0002      	movs	r2, r0
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	1ad3      	subs	r3, r2, r3
 8009f70:	4a2f      	ldr	r2, [pc, #188]	; (800a030 <HAL_RCC_ClockConfig+0x1f4>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d901      	bls.n	8009f7a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8009f76:	2303      	movs	r3, #3
 8009f78:	e054      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f7a:	4b2e      	ldr	r3, [pc, #184]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009f7c:	689b      	ldr	r3, [r3, #8]
 8009f7e:	2238      	movs	r2, #56	; 0x38
 8009f80:	401a      	ands	r2, r3
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	00db      	lsls	r3, r3, #3
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d1ec      	bne.n	8009f66 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009f8c:	4b27      	ldr	r3, [pc, #156]	; (800a02c <HAL_RCC_ClockConfig+0x1f0>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2207      	movs	r2, #7
 8009f92:	4013      	ands	r3, r2
 8009f94:	683a      	ldr	r2, [r7, #0]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d21e      	bcs.n	8009fd8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f9a:	4b24      	ldr	r3, [pc, #144]	; (800a02c <HAL_RCC_ClockConfig+0x1f0>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2207      	movs	r2, #7
 8009fa0:	4393      	bics	r3, r2
 8009fa2:	0019      	movs	r1, r3
 8009fa4:	4b21      	ldr	r3, [pc, #132]	; (800a02c <HAL_RCC_ClockConfig+0x1f0>)
 8009fa6:	683a      	ldr	r2, [r7, #0]
 8009fa8:	430a      	orrs	r2, r1
 8009faa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009fac:	f7ff f858 	bl	8009060 <HAL_GetTick>
 8009fb0:	0003      	movs	r3, r0
 8009fb2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009fb4:	e009      	b.n	8009fca <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009fb6:	f7ff f853 	bl	8009060 <HAL_GetTick>
 8009fba:	0002      	movs	r2, r0
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	1ad3      	subs	r3, r2, r3
 8009fc0:	4a1b      	ldr	r2, [pc, #108]	; (800a030 <HAL_RCC_ClockConfig+0x1f4>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d901      	bls.n	8009fca <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8009fc6:	2303      	movs	r3, #3
 8009fc8:	e02c      	b.n	800a024 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009fca:	4b18      	ldr	r3, [pc, #96]	; (800a02c <HAL_RCC_ClockConfig+0x1f0>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	2207      	movs	r2, #7
 8009fd0:	4013      	ands	r3, r2
 8009fd2:	683a      	ldr	r2, [r7, #0]
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d1ee      	bne.n	8009fb6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	2204      	movs	r2, #4
 8009fde:	4013      	ands	r3, r2
 8009fe0:	d009      	beq.n	8009ff6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8009fe2:	4b14      	ldr	r3, [pc, #80]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009fe4:	689b      	ldr	r3, [r3, #8]
 8009fe6:	4a15      	ldr	r2, [pc, #84]	; (800a03c <HAL_RCC_ClockConfig+0x200>)
 8009fe8:	4013      	ands	r3, r2
 8009fea:	0019      	movs	r1, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	68da      	ldr	r2, [r3, #12]
 8009ff0:	4b10      	ldr	r3, [pc, #64]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009ff2:	430a      	orrs	r2, r1
 8009ff4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8009ff6:	f000 f829 	bl	800a04c <HAL_RCC_GetSysClockFreq>
 8009ffa:	0001      	movs	r1, r0
 8009ffc:	4b0d      	ldr	r3, [pc, #52]	; (800a034 <HAL_RCC_ClockConfig+0x1f8>)
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	0a1b      	lsrs	r3, r3, #8
 800a002:	220f      	movs	r2, #15
 800a004:	401a      	ands	r2, r3
 800a006:	4b0e      	ldr	r3, [pc, #56]	; (800a040 <HAL_RCC_ClockConfig+0x204>)
 800a008:	0092      	lsls	r2, r2, #2
 800a00a:	58d3      	ldr	r3, [r2, r3]
 800a00c:	221f      	movs	r2, #31
 800a00e:	4013      	ands	r3, r2
 800a010:	000a      	movs	r2, r1
 800a012:	40da      	lsrs	r2, r3
 800a014:	4b0b      	ldr	r3, [pc, #44]	; (800a044 <HAL_RCC_ClockConfig+0x208>)
 800a016:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a018:	4b0b      	ldr	r3, [pc, #44]	; (800a048 <HAL_RCC_ClockConfig+0x20c>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	0018      	movs	r0, r3
 800a01e:	f7fe ffc3 	bl	8008fa8 <HAL_InitTick>
 800a022:	0003      	movs	r3, r0
}
 800a024:	0018      	movs	r0, r3
 800a026:	46bd      	mov	sp, r7
 800a028:	b004      	add	sp, #16
 800a02a:	bd80      	pop	{r7, pc}
 800a02c:	40022000 	.word	0x40022000
 800a030:	00001388 	.word	0x00001388
 800a034:	40021000 	.word	0x40021000
 800a038:	fffff0ff 	.word	0xfffff0ff
 800a03c:	ffff8fff 	.word	0xffff8fff
 800a040:	08012cb4 	.word	0x08012cb4
 800a044:	200000d0 	.word	0x200000d0
 800a048:	200000d4 	.word	0x200000d4

0800a04c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b086      	sub	sp, #24
 800a050:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a052:	4b3c      	ldr	r3, [pc, #240]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a054:	689b      	ldr	r3, [r3, #8]
 800a056:	2238      	movs	r2, #56	; 0x38
 800a058:	4013      	ands	r3, r2
 800a05a:	d10f      	bne.n	800a07c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a05c:	4b39      	ldr	r3, [pc, #228]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	0adb      	lsrs	r3, r3, #11
 800a062:	2207      	movs	r2, #7
 800a064:	4013      	ands	r3, r2
 800a066:	2201      	movs	r2, #1
 800a068:	409a      	lsls	r2, r3
 800a06a:	0013      	movs	r3, r2
 800a06c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a06e:	6839      	ldr	r1, [r7, #0]
 800a070:	4835      	ldr	r0, [pc, #212]	; (800a148 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a072:	f7f6 f86b 	bl	800014c <__udivsi3>
 800a076:	0003      	movs	r3, r0
 800a078:	613b      	str	r3, [r7, #16]
 800a07a:	e05d      	b.n	800a138 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a07c:	4b31      	ldr	r3, [pc, #196]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a07e:	689b      	ldr	r3, [r3, #8]
 800a080:	2238      	movs	r2, #56	; 0x38
 800a082:	4013      	ands	r3, r2
 800a084:	2b08      	cmp	r3, #8
 800a086:	d102      	bne.n	800a08e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a088:	4b30      	ldr	r3, [pc, #192]	; (800a14c <HAL_RCC_GetSysClockFreq+0x100>)
 800a08a:	613b      	str	r3, [r7, #16]
 800a08c:	e054      	b.n	800a138 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a08e:	4b2d      	ldr	r3, [pc, #180]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	2238      	movs	r2, #56	; 0x38
 800a094:	4013      	ands	r3, r2
 800a096:	2b10      	cmp	r3, #16
 800a098:	d138      	bne.n	800a10c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a09a:	4b2a      	ldr	r3, [pc, #168]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a09c:	68db      	ldr	r3, [r3, #12]
 800a09e:	2203      	movs	r2, #3
 800a0a0:	4013      	ands	r3, r2
 800a0a2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a0a4:	4b27      	ldr	r3, [pc, #156]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a0a6:	68db      	ldr	r3, [r3, #12]
 800a0a8:	091b      	lsrs	r3, r3, #4
 800a0aa:	2207      	movs	r2, #7
 800a0ac:	4013      	ands	r3, r2
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2b03      	cmp	r3, #3
 800a0b6:	d10d      	bne.n	800a0d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a0b8:	68b9      	ldr	r1, [r7, #8]
 800a0ba:	4824      	ldr	r0, [pc, #144]	; (800a14c <HAL_RCC_GetSysClockFreq+0x100>)
 800a0bc:	f7f6 f846 	bl	800014c <__udivsi3>
 800a0c0:	0003      	movs	r3, r0
 800a0c2:	0019      	movs	r1, r3
 800a0c4:	4b1f      	ldr	r3, [pc, #124]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a0c6:	68db      	ldr	r3, [r3, #12]
 800a0c8:	0a1b      	lsrs	r3, r3, #8
 800a0ca:	227f      	movs	r2, #127	; 0x7f
 800a0cc:	4013      	ands	r3, r2
 800a0ce:	434b      	muls	r3, r1
 800a0d0:	617b      	str	r3, [r7, #20]
        break;
 800a0d2:	e00d      	b.n	800a0f0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a0d4:	68b9      	ldr	r1, [r7, #8]
 800a0d6:	481c      	ldr	r0, [pc, #112]	; (800a148 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a0d8:	f7f6 f838 	bl	800014c <__udivsi3>
 800a0dc:	0003      	movs	r3, r0
 800a0de:	0019      	movs	r1, r3
 800a0e0:	4b18      	ldr	r3, [pc, #96]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	0a1b      	lsrs	r3, r3, #8
 800a0e6:	227f      	movs	r2, #127	; 0x7f
 800a0e8:	4013      	ands	r3, r2
 800a0ea:	434b      	muls	r3, r1
 800a0ec:	617b      	str	r3, [r7, #20]
        break;
 800a0ee:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a0f0:	4b14      	ldr	r3, [pc, #80]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a0f2:	68db      	ldr	r3, [r3, #12]
 800a0f4:	0f5b      	lsrs	r3, r3, #29
 800a0f6:	2207      	movs	r2, #7
 800a0f8:	4013      	ands	r3, r2
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a0fe:	6879      	ldr	r1, [r7, #4]
 800a100:	6978      	ldr	r0, [r7, #20]
 800a102:	f7f6 f823 	bl	800014c <__udivsi3>
 800a106:	0003      	movs	r3, r0
 800a108:	613b      	str	r3, [r7, #16]
 800a10a:	e015      	b.n	800a138 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a10c:	4b0d      	ldr	r3, [pc, #52]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a10e:	689b      	ldr	r3, [r3, #8]
 800a110:	2238      	movs	r2, #56	; 0x38
 800a112:	4013      	ands	r3, r2
 800a114:	2b20      	cmp	r3, #32
 800a116:	d103      	bne.n	800a120 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a118:	2380      	movs	r3, #128	; 0x80
 800a11a:	021b      	lsls	r3, r3, #8
 800a11c:	613b      	str	r3, [r7, #16]
 800a11e:	e00b      	b.n	800a138 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a120:	4b08      	ldr	r3, [pc, #32]	; (800a144 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a122:	689b      	ldr	r3, [r3, #8]
 800a124:	2238      	movs	r2, #56	; 0x38
 800a126:	4013      	ands	r3, r2
 800a128:	2b18      	cmp	r3, #24
 800a12a:	d103      	bne.n	800a134 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a12c:	23fa      	movs	r3, #250	; 0xfa
 800a12e:	01db      	lsls	r3, r3, #7
 800a130:	613b      	str	r3, [r7, #16]
 800a132:	e001      	b.n	800a138 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a134:	2300      	movs	r3, #0
 800a136:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a138:	693b      	ldr	r3, [r7, #16]
}
 800a13a:	0018      	movs	r0, r3
 800a13c:	46bd      	mov	sp, r7
 800a13e:	b006      	add	sp, #24
 800a140:	bd80      	pop	{r7, pc}
 800a142:	46c0      	nop			; (mov r8, r8)
 800a144:	40021000 	.word	0x40021000
 800a148:	00f42400 	.word	0x00f42400
 800a14c:	007a1200 	.word	0x007a1200

0800a150 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a154:	4b02      	ldr	r3, [pc, #8]	; (800a160 <HAL_RCC_GetHCLKFreq+0x10>)
 800a156:	681b      	ldr	r3, [r3, #0]
}
 800a158:	0018      	movs	r0, r3
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
 800a15e:	46c0      	nop			; (mov r8, r8)
 800a160:	200000d0 	.word	0x200000d0

0800a164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a164:	b5b0      	push	{r4, r5, r7, lr}
 800a166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a168:	f7ff fff2 	bl	800a150 <HAL_RCC_GetHCLKFreq>
 800a16c:	0004      	movs	r4, r0
 800a16e:	f7ff fb49 	bl	8009804 <LL_RCC_GetAPB1Prescaler>
 800a172:	0003      	movs	r3, r0
 800a174:	0b1a      	lsrs	r2, r3, #12
 800a176:	4b05      	ldr	r3, [pc, #20]	; (800a18c <HAL_RCC_GetPCLK1Freq+0x28>)
 800a178:	0092      	lsls	r2, r2, #2
 800a17a:	58d3      	ldr	r3, [r2, r3]
 800a17c:	221f      	movs	r2, #31
 800a17e:	4013      	ands	r3, r2
 800a180:	40dc      	lsrs	r4, r3
 800a182:	0023      	movs	r3, r4
}
 800a184:	0018      	movs	r0, r3
 800a186:	46bd      	mov	sp, r7
 800a188:	bdb0      	pop	{r4, r5, r7, pc}
 800a18a:	46c0      	nop			; (mov r8, r8)
 800a18c:	08012cf4 	.word	0x08012cf4

0800a190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b086      	sub	sp, #24
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a198:	2313      	movs	r3, #19
 800a19a:	18fb      	adds	r3, r7, r3
 800a19c:	2200      	movs	r2, #0
 800a19e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a1a0:	2312      	movs	r3, #18
 800a1a2:	18fb      	adds	r3, r7, r3
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	2380      	movs	r3, #128	; 0x80
 800a1ae:	029b      	lsls	r3, r3, #10
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	d100      	bne.n	800a1b6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a1b4:	e0a3      	b.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a1b6:	2011      	movs	r0, #17
 800a1b8:	183b      	adds	r3, r7, r0
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a1be:	4b86      	ldr	r3, [pc, #536]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a1c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a1c2:	2380      	movs	r3, #128	; 0x80
 800a1c4:	055b      	lsls	r3, r3, #21
 800a1c6:	4013      	ands	r3, r2
 800a1c8:	d110      	bne.n	800a1ec <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a1ca:	4b83      	ldr	r3, [pc, #524]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a1cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a1ce:	4b82      	ldr	r3, [pc, #520]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a1d0:	2180      	movs	r1, #128	; 0x80
 800a1d2:	0549      	lsls	r1, r1, #21
 800a1d4:	430a      	orrs	r2, r1
 800a1d6:	63da      	str	r2, [r3, #60]	; 0x3c
 800a1d8:	4b7f      	ldr	r3, [pc, #508]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a1da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a1dc:	2380      	movs	r3, #128	; 0x80
 800a1de:	055b      	lsls	r3, r3, #21
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	60bb      	str	r3, [r7, #8]
 800a1e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a1e6:	183b      	adds	r3, r7, r0
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a1ec:	4b7b      	ldr	r3, [pc, #492]	; (800a3dc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	4b7a      	ldr	r3, [pc, #488]	; (800a3dc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800a1f2:	2180      	movs	r1, #128	; 0x80
 800a1f4:	0049      	lsls	r1, r1, #1
 800a1f6:	430a      	orrs	r2, r1
 800a1f8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a1fa:	f7fe ff31 	bl	8009060 <HAL_GetTick>
 800a1fe:	0003      	movs	r3, r0
 800a200:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a202:	e00b      	b.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a204:	f7fe ff2c 	bl	8009060 <HAL_GetTick>
 800a208:	0002      	movs	r2, r0
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	1ad3      	subs	r3, r2, r3
 800a20e:	2b02      	cmp	r3, #2
 800a210:	d904      	bls.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800a212:	2313      	movs	r3, #19
 800a214:	18fb      	adds	r3, r7, r3
 800a216:	2203      	movs	r2, #3
 800a218:	701a      	strb	r2, [r3, #0]
        break;
 800a21a:	e005      	b.n	800a228 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a21c:	4b6f      	ldr	r3, [pc, #444]	; (800a3dc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	2380      	movs	r3, #128	; 0x80
 800a222:	005b      	lsls	r3, r3, #1
 800a224:	4013      	ands	r3, r2
 800a226:	d0ed      	beq.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800a228:	2313      	movs	r3, #19
 800a22a:	18fb      	adds	r3, r7, r3
 800a22c:	781b      	ldrb	r3, [r3, #0]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d154      	bne.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a232:	4b69      	ldr	r3, [pc, #420]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a234:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a236:	23c0      	movs	r3, #192	; 0xc0
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	4013      	ands	r3, r2
 800a23c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d019      	beq.n	800a278 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	699b      	ldr	r3, [r3, #24]
 800a248:	697a      	ldr	r2, [r7, #20]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d014      	beq.n	800a278 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a24e:	4b62      	ldr	r3, [pc, #392]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a252:	4a63      	ldr	r2, [pc, #396]	; (800a3e0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a254:	4013      	ands	r3, r2
 800a256:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a258:	4b5f      	ldr	r3, [pc, #380]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a25a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a25c:	4b5e      	ldr	r3, [pc, #376]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a25e:	2180      	movs	r1, #128	; 0x80
 800a260:	0249      	lsls	r1, r1, #9
 800a262:	430a      	orrs	r2, r1
 800a264:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a266:	4b5c      	ldr	r3, [pc, #368]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a268:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a26a:	4b5b      	ldr	r3, [pc, #364]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a26c:	495d      	ldr	r1, [pc, #372]	; (800a3e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a26e:	400a      	ands	r2, r1
 800a270:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a272:	4b59      	ldr	r3, [pc, #356]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a274:	697a      	ldr	r2, [r7, #20]
 800a276:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	2201      	movs	r2, #1
 800a27c:	4013      	ands	r3, r2
 800a27e:	d016      	beq.n	800a2ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a280:	f7fe feee 	bl	8009060 <HAL_GetTick>
 800a284:	0003      	movs	r3, r0
 800a286:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a288:	e00c      	b.n	800a2a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a28a:	f7fe fee9 	bl	8009060 <HAL_GetTick>
 800a28e:	0002      	movs	r2, r0
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	1ad3      	subs	r3, r2, r3
 800a294:	4a54      	ldr	r2, [pc, #336]	; (800a3e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d904      	bls.n	800a2a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800a29a:	2313      	movs	r3, #19
 800a29c:	18fb      	adds	r3, r7, r3
 800a29e:	2203      	movs	r2, #3
 800a2a0:	701a      	strb	r2, [r3, #0]
            break;
 800a2a2:	e004      	b.n	800a2ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a2a4:	4b4c      	ldr	r3, [pc, #304]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2a8:	2202      	movs	r2, #2
 800a2aa:	4013      	ands	r3, r2
 800a2ac:	d0ed      	beq.n	800a28a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800a2ae:	2313      	movs	r3, #19
 800a2b0:	18fb      	adds	r3, r7, r3
 800a2b2:	781b      	ldrb	r3, [r3, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d10a      	bne.n	800a2ce <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a2b8:	4b47      	ldr	r3, [pc, #284]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2bc:	4a48      	ldr	r2, [pc, #288]	; (800a3e0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a2be:	4013      	ands	r3, r2
 800a2c0:	0019      	movs	r1, r3
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	699a      	ldr	r2, [r3, #24]
 800a2c6:	4b44      	ldr	r3, [pc, #272]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2c8:	430a      	orrs	r2, r1
 800a2ca:	65da      	str	r2, [r3, #92]	; 0x5c
 800a2cc:	e00c      	b.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a2ce:	2312      	movs	r3, #18
 800a2d0:	18fb      	adds	r3, r7, r3
 800a2d2:	2213      	movs	r2, #19
 800a2d4:	18ba      	adds	r2, r7, r2
 800a2d6:	7812      	ldrb	r2, [r2, #0]
 800a2d8:	701a      	strb	r2, [r3, #0]
 800a2da:	e005      	b.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2dc:	2312      	movs	r3, #18
 800a2de:	18fb      	adds	r3, r7, r3
 800a2e0:	2213      	movs	r2, #19
 800a2e2:	18ba      	adds	r2, r7, r2
 800a2e4:	7812      	ldrb	r2, [r2, #0]
 800a2e6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a2e8:	2311      	movs	r3, #17
 800a2ea:	18fb      	adds	r3, r7, r3
 800a2ec:	781b      	ldrb	r3, [r3, #0]
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d105      	bne.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a2f2:	4b39      	ldr	r3, [pc, #228]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2f6:	4b38      	ldr	r3, [pc, #224]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2f8:	493c      	ldr	r1, [pc, #240]	; (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800a2fa:	400a      	ands	r2, r1
 800a2fc:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	2201      	movs	r2, #1
 800a304:	4013      	ands	r3, r2
 800a306:	d009      	beq.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a308:	4b33      	ldr	r3, [pc, #204]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a30a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a30c:	2203      	movs	r2, #3
 800a30e:	4393      	bics	r3, r2
 800a310:	0019      	movs	r1, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	685a      	ldr	r2, [r3, #4]
 800a316:	4b30      	ldr	r3, [pc, #192]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a318:	430a      	orrs	r2, r1
 800a31a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2202      	movs	r2, #2
 800a322:	4013      	ands	r3, r2
 800a324:	d009      	beq.n	800a33a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a326:	4b2c      	ldr	r3, [pc, #176]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a32a:	220c      	movs	r2, #12
 800a32c:	4393      	bics	r3, r2
 800a32e:	0019      	movs	r1, r3
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	689a      	ldr	r2, [r3, #8]
 800a334:	4b28      	ldr	r3, [pc, #160]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a336:	430a      	orrs	r2, r1
 800a338:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2220      	movs	r2, #32
 800a340:	4013      	ands	r3, r2
 800a342:	d009      	beq.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a344:	4b24      	ldr	r3, [pc, #144]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a348:	4a29      	ldr	r2, [pc, #164]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a34a:	4013      	ands	r3, r2
 800a34c:	0019      	movs	r1, r3
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	68da      	ldr	r2, [r3, #12]
 800a352:	4b21      	ldr	r3, [pc, #132]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a354:	430a      	orrs	r2, r1
 800a356:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681a      	ldr	r2, [r3, #0]
 800a35c:	2380      	movs	r3, #128	; 0x80
 800a35e:	01db      	lsls	r3, r3, #7
 800a360:	4013      	ands	r3, r2
 800a362:	d015      	beq.n	800a390 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a364:	4b1c      	ldr	r3, [pc, #112]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	0899      	lsrs	r1, r3, #2
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	695a      	ldr	r2, [r3, #20]
 800a370:	4b19      	ldr	r3, [pc, #100]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a372:	430a      	orrs	r2, r1
 800a374:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	695a      	ldr	r2, [r3, #20]
 800a37a:	2380      	movs	r3, #128	; 0x80
 800a37c:	05db      	lsls	r3, r3, #23
 800a37e:	429a      	cmp	r2, r3
 800a380:	d106      	bne.n	800a390 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a382:	4b15      	ldr	r3, [pc, #84]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a384:	68da      	ldr	r2, [r3, #12]
 800a386:	4b14      	ldr	r3, [pc, #80]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a388:	2180      	movs	r1, #128	; 0x80
 800a38a:	0249      	lsls	r1, r1, #9
 800a38c:	430a      	orrs	r2, r1
 800a38e:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681a      	ldr	r2, [r3, #0]
 800a394:	2380      	movs	r3, #128	; 0x80
 800a396:	011b      	lsls	r3, r3, #4
 800a398:	4013      	ands	r3, r2
 800a39a:	d016      	beq.n	800a3ca <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800a39c:	4b0e      	ldr	r3, [pc, #56]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a39e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3a0:	4a14      	ldr	r2, [pc, #80]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a3a2:	4013      	ands	r3, r2
 800a3a4:	0019      	movs	r1, r3
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	691a      	ldr	r2, [r3, #16]
 800a3aa:	4b0b      	ldr	r3, [pc, #44]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a3ac:	430a      	orrs	r2, r1
 800a3ae:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	691a      	ldr	r2, [r3, #16]
 800a3b4:	2380      	movs	r3, #128	; 0x80
 800a3b6:	01db      	lsls	r3, r3, #7
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d106      	bne.n	800a3ca <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a3bc:	4b06      	ldr	r3, [pc, #24]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a3be:	68da      	ldr	r2, [r3, #12]
 800a3c0:	4b05      	ldr	r3, [pc, #20]	; (800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a3c2:	2180      	movs	r1, #128	; 0x80
 800a3c4:	0249      	lsls	r1, r1, #9
 800a3c6:	430a      	orrs	r2, r1
 800a3c8:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800a3ca:	2312      	movs	r3, #18
 800a3cc:	18fb      	adds	r3, r7, r3
 800a3ce:	781b      	ldrb	r3, [r3, #0]
}
 800a3d0:	0018      	movs	r0, r3
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	b006      	add	sp, #24
 800a3d6:	bd80      	pop	{r7, pc}
 800a3d8:	40021000 	.word	0x40021000
 800a3dc:	40007000 	.word	0x40007000
 800a3e0:	fffffcff 	.word	0xfffffcff
 800a3e4:	fffeffff 	.word	0xfffeffff
 800a3e8:	00001388 	.word	0x00001388
 800a3ec:	efffffff 	.word	0xefffffff
 800a3f0:	ffffcfff 	.word	0xffffcfff
 800a3f4:	ffff3fff 	.word	0xffff3fff

0800a3f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b084      	sub	sp, #16
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d101      	bne.n	800a40a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	e0a8      	b.n	800a55c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d109      	bne.n	800a426 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	685a      	ldr	r2, [r3, #4]
 800a416:	2382      	movs	r3, #130	; 0x82
 800a418:	005b      	lsls	r3, r3, #1
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d009      	beq.n	800a432 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2200      	movs	r2, #0
 800a422:	61da      	str	r2, [r3, #28]
 800a424:	e005      	b.n	800a432 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2200      	movs	r2, #0
 800a42a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2200      	movs	r2, #0
 800a430:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2200      	movs	r2, #0
 800a436:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	225d      	movs	r2, #93	; 0x5d
 800a43c:	5c9b      	ldrb	r3, [r3, r2]
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	2b00      	cmp	r3, #0
 800a442:	d107      	bne.n	800a454 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	225c      	movs	r2, #92	; 0x5c
 800a448:	2100      	movs	r1, #0
 800a44a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	0018      	movs	r0, r3
 800a450:	f7fd fc8c 	bl	8007d6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	225d      	movs	r2, #93	; 0x5d
 800a458:	2102      	movs	r1, #2
 800a45a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	681a      	ldr	r2, [r3, #0]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	2140      	movs	r1, #64	; 0x40
 800a468:	438a      	bics	r2, r1
 800a46a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	68da      	ldr	r2, [r3, #12]
 800a470:	23e0      	movs	r3, #224	; 0xe0
 800a472:	00db      	lsls	r3, r3, #3
 800a474:	429a      	cmp	r2, r3
 800a476:	d902      	bls.n	800a47e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a478:	2300      	movs	r3, #0
 800a47a:	60fb      	str	r3, [r7, #12]
 800a47c:	e002      	b.n	800a484 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a47e:	2380      	movs	r3, #128	; 0x80
 800a480:	015b      	lsls	r3, r3, #5
 800a482:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	68da      	ldr	r2, [r3, #12]
 800a488:	23f0      	movs	r3, #240	; 0xf0
 800a48a:	011b      	lsls	r3, r3, #4
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d008      	beq.n	800a4a2 <HAL_SPI_Init+0xaa>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	68da      	ldr	r2, [r3, #12]
 800a494:	23e0      	movs	r3, #224	; 0xe0
 800a496:	00db      	lsls	r3, r3, #3
 800a498:	429a      	cmp	r2, r3
 800a49a:	d002      	beq.n	800a4a2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	685a      	ldr	r2, [r3, #4]
 800a4a6:	2382      	movs	r3, #130	; 0x82
 800a4a8:	005b      	lsls	r3, r3, #1
 800a4aa:	401a      	ands	r2, r3
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6899      	ldr	r1, [r3, #8]
 800a4b0:	2384      	movs	r3, #132	; 0x84
 800a4b2:	021b      	lsls	r3, r3, #8
 800a4b4:	400b      	ands	r3, r1
 800a4b6:	431a      	orrs	r2, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	2102      	movs	r1, #2
 800a4be:	400b      	ands	r3, r1
 800a4c0:	431a      	orrs	r2, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	695b      	ldr	r3, [r3, #20]
 800a4c6:	2101      	movs	r1, #1
 800a4c8:	400b      	ands	r3, r1
 800a4ca:	431a      	orrs	r2, r3
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6999      	ldr	r1, [r3, #24]
 800a4d0:	2380      	movs	r3, #128	; 0x80
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	400b      	ands	r3, r1
 800a4d6:	431a      	orrs	r2, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	69db      	ldr	r3, [r3, #28]
 800a4dc:	2138      	movs	r1, #56	; 0x38
 800a4de:	400b      	ands	r3, r1
 800a4e0:	431a      	orrs	r2, r3
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6a1b      	ldr	r3, [r3, #32]
 800a4e6:	2180      	movs	r1, #128	; 0x80
 800a4e8:	400b      	ands	r3, r1
 800a4ea:	431a      	orrs	r2, r3
 800a4ec:	0011      	movs	r1, r2
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a4f2:	2380      	movs	r3, #128	; 0x80
 800a4f4:	019b      	lsls	r3, r3, #6
 800a4f6:	401a      	ands	r2, r3
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	430a      	orrs	r2, r1
 800a4fe:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	699b      	ldr	r3, [r3, #24]
 800a504:	0c1b      	lsrs	r3, r3, #16
 800a506:	2204      	movs	r2, #4
 800a508:	401a      	ands	r2, r3
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a50e:	2110      	movs	r1, #16
 800a510:	400b      	ands	r3, r1
 800a512:	431a      	orrs	r2, r3
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a518:	2108      	movs	r1, #8
 800a51a:	400b      	ands	r3, r1
 800a51c:	431a      	orrs	r2, r3
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	68d9      	ldr	r1, [r3, #12]
 800a522:	23f0      	movs	r3, #240	; 0xf0
 800a524:	011b      	lsls	r3, r3, #4
 800a526:	400b      	ands	r3, r1
 800a528:	431a      	orrs	r2, r3
 800a52a:	0011      	movs	r1, r2
 800a52c:	68fa      	ldr	r2, [r7, #12]
 800a52e:	2380      	movs	r3, #128	; 0x80
 800a530:	015b      	lsls	r3, r3, #5
 800a532:	401a      	ands	r2, r3
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	430a      	orrs	r2, r1
 800a53a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	69da      	ldr	r2, [r3, #28]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4907      	ldr	r1, [pc, #28]	; (800a564 <HAL_SPI_Init+0x16c>)
 800a548:	400a      	ands	r2, r1
 800a54a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2200      	movs	r2, #0
 800a550:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	225d      	movs	r2, #93	; 0x5d
 800a556:	2101      	movs	r1, #1
 800a558:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a55a:	2300      	movs	r3, #0
}
 800a55c:	0018      	movs	r0, r3
 800a55e:	46bd      	mov	sp, r7
 800a560:	b004      	add	sp, #16
 800a562:	bd80      	pop	{r7, pc}
 800a564:	fffff7ff 	.word	0xfffff7ff

0800a568 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b088      	sub	sp, #32
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	603b      	str	r3, [r7, #0]
 800a574:	1dbb      	adds	r3, r7, #6
 800a576:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a578:	231f      	movs	r3, #31
 800a57a:	18fb      	adds	r3, r7, r3
 800a57c:	2200      	movs	r2, #0
 800a57e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	225c      	movs	r2, #92	; 0x5c
 800a584:	5c9b      	ldrb	r3, [r3, r2]
 800a586:	2b01      	cmp	r3, #1
 800a588:	d101      	bne.n	800a58e <HAL_SPI_Transmit+0x26>
 800a58a:	2302      	movs	r3, #2
 800a58c:	e140      	b.n	800a810 <HAL_SPI_Transmit+0x2a8>
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	225c      	movs	r2, #92	; 0x5c
 800a592:	2101      	movs	r1, #1
 800a594:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a596:	f7fe fd63 	bl	8009060 <HAL_GetTick>
 800a59a:	0003      	movs	r3, r0
 800a59c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a59e:	2316      	movs	r3, #22
 800a5a0:	18fb      	adds	r3, r7, r3
 800a5a2:	1dba      	adds	r2, r7, #6
 800a5a4:	8812      	ldrh	r2, [r2, #0]
 800a5a6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	225d      	movs	r2, #93	; 0x5d
 800a5ac:	5c9b      	ldrb	r3, [r3, r2]
 800a5ae:	b2db      	uxtb	r3, r3
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	d004      	beq.n	800a5be <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800a5b4:	231f      	movs	r3, #31
 800a5b6:	18fb      	adds	r3, r7, r3
 800a5b8:	2202      	movs	r2, #2
 800a5ba:	701a      	strb	r2, [r3, #0]
    goto error;
 800a5bc:	e11d      	b.n	800a7fa <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d003      	beq.n	800a5cc <HAL_SPI_Transmit+0x64>
 800a5c4:	1dbb      	adds	r3, r7, #6
 800a5c6:	881b      	ldrh	r3, [r3, #0]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d104      	bne.n	800a5d6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800a5cc:	231f      	movs	r3, #31
 800a5ce:	18fb      	adds	r3, r7, r3
 800a5d0:	2201      	movs	r2, #1
 800a5d2:	701a      	strb	r2, [r3, #0]
    goto error;
 800a5d4:	e111      	b.n	800a7fa <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	225d      	movs	r2, #93	; 0x5d
 800a5da:	2103      	movs	r1, #3
 800a5dc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	68ba      	ldr	r2, [r7, #8]
 800a5e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	1dba      	adds	r2, r7, #6
 800a5ee:	8812      	ldrh	r2, [r2, #0]
 800a5f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	1dba      	adds	r2, r7, #6
 800a5f6:	8812      	ldrh	r2, [r2, #0]
 800a5f8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2244      	movs	r2, #68	; 0x44
 800a604:	2100      	movs	r1, #0
 800a606:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2246      	movs	r2, #70	; 0x46
 800a60c:	2100      	movs	r1, #0
 800a60e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2200      	movs	r2, #0
 800a614:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	2200      	movs	r2, #0
 800a61a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	689a      	ldr	r2, [r3, #8]
 800a620:	2380      	movs	r3, #128	; 0x80
 800a622:	021b      	lsls	r3, r3, #8
 800a624:	429a      	cmp	r2, r3
 800a626:	d110      	bne.n	800a64a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	681a      	ldr	r2, [r3, #0]
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	2140      	movs	r1, #64	; 0x40
 800a634:	438a      	bics	r2, r1
 800a636:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	681a      	ldr	r2, [r3, #0]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	2180      	movs	r1, #128	; 0x80
 800a644:	01c9      	lsls	r1, r1, #7
 800a646:	430a      	orrs	r2, r1
 800a648:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	2240      	movs	r2, #64	; 0x40
 800a652:	4013      	ands	r3, r2
 800a654:	2b40      	cmp	r3, #64	; 0x40
 800a656:	d007      	beq.n	800a668 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	681a      	ldr	r2, [r3, #0]
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	2140      	movs	r1, #64	; 0x40
 800a664:	430a      	orrs	r2, r1
 800a666:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	68da      	ldr	r2, [r3, #12]
 800a66c:	23e0      	movs	r3, #224	; 0xe0
 800a66e:	00db      	lsls	r3, r3, #3
 800a670:	429a      	cmp	r2, r3
 800a672:	d94e      	bls.n	800a712 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d004      	beq.n	800a686 <HAL_SPI_Transmit+0x11e>
 800a67c:	2316      	movs	r3, #22
 800a67e:	18fb      	adds	r3, r7, r3
 800a680:	881b      	ldrh	r3, [r3, #0]
 800a682:	2b01      	cmp	r3, #1
 800a684:	d13f      	bne.n	800a706 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a68a:	881a      	ldrh	r2, [r3, #0]
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a696:	1c9a      	adds	r2, r3, #2
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a6a0:	b29b      	uxth	r3, r3
 800a6a2:	3b01      	subs	r3, #1
 800a6a4:	b29a      	uxth	r2, r3
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a6aa:	e02c      	b.n	800a706 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	2202      	movs	r2, #2
 800a6b4:	4013      	ands	r3, r2
 800a6b6:	2b02      	cmp	r3, #2
 800a6b8:	d112      	bne.n	800a6e0 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6be:	881a      	ldrh	r2, [r3, #0]
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6ca:	1c9a      	adds	r2, r3, #2
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a6d4:	b29b      	uxth	r3, r3
 800a6d6:	3b01      	subs	r3, #1
 800a6d8:	b29a      	uxth	r2, r3
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a6de:	e012      	b.n	800a706 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a6e0:	f7fe fcbe 	bl	8009060 <HAL_GetTick>
 800a6e4:	0002      	movs	r2, r0
 800a6e6:	69bb      	ldr	r3, [r7, #24]
 800a6e8:	1ad3      	subs	r3, r2, r3
 800a6ea:	683a      	ldr	r2, [r7, #0]
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d802      	bhi.n	800a6f6 <HAL_SPI_Transmit+0x18e>
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	d102      	bne.n	800a6fc <HAL_SPI_Transmit+0x194>
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d104      	bne.n	800a706 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800a6fc:	231f      	movs	r3, #31
 800a6fe:	18fb      	adds	r3, r7, r3
 800a700:	2203      	movs	r2, #3
 800a702:	701a      	strb	r2, [r3, #0]
          goto error;
 800a704:	e079      	b.n	800a7fa <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d1cd      	bne.n	800a6ac <HAL_SPI_Transmit+0x144>
 800a710:	e04f      	b.n	800a7b2 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	685b      	ldr	r3, [r3, #4]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d004      	beq.n	800a724 <HAL_SPI_Transmit+0x1bc>
 800a71a:	2316      	movs	r3, #22
 800a71c:	18fb      	adds	r3, r7, r3
 800a71e:	881b      	ldrh	r3, [r3, #0]
 800a720:	2b01      	cmp	r3, #1
 800a722:	d141      	bne.n	800a7a8 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	330c      	adds	r3, #12
 800a72e:	7812      	ldrb	r2, [r2, #0]
 800a730:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a736:	1c5a      	adds	r2, r3, #1
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a740:	b29b      	uxth	r3, r3
 800a742:	3b01      	subs	r3, #1
 800a744:	b29a      	uxth	r2, r3
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800a74a:	e02d      	b.n	800a7a8 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	2202      	movs	r2, #2
 800a754:	4013      	ands	r3, r2
 800a756:	2b02      	cmp	r3, #2
 800a758:	d113      	bne.n	800a782 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	330c      	adds	r3, #12
 800a764:	7812      	ldrb	r2, [r2, #0]
 800a766:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a76c:	1c5a      	adds	r2, r3, #1
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a776:	b29b      	uxth	r3, r3
 800a778:	3b01      	subs	r3, #1
 800a77a:	b29a      	uxth	r2, r3
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a780:	e012      	b.n	800a7a8 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a782:	f7fe fc6d 	bl	8009060 <HAL_GetTick>
 800a786:	0002      	movs	r2, r0
 800a788:	69bb      	ldr	r3, [r7, #24]
 800a78a:	1ad3      	subs	r3, r2, r3
 800a78c:	683a      	ldr	r2, [r7, #0]
 800a78e:	429a      	cmp	r2, r3
 800a790:	d802      	bhi.n	800a798 <HAL_SPI_Transmit+0x230>
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	3301      	adds	r3, #1
 800a796:	d102      	bne.n	800a79e <HAL_SPI_Transmit+0x236>
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d104      	bne.n	800a7a8 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800a79e:	231f      	movs	r3, #31
 800a7a0:	18fb      	adds	r3, r7, r3
 800a7a2:	2203      	movs	r2, #3
 800a7a4:	701a      	strb	r2, [r3, #0]
          goto error;
 800a7a6:	e028      	b.n	800a7fa <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1cc      	bne.n	800a74c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a7b2:	69ba      	ldr	r2, [r7, #24]
 800a7b4:	6839      	ldr	r1, [r7, #0]
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	0018      	movs	r0, r3
 800a7ba:	f000 fdf5 	bl	800b3a8 <SPI_EndRxTxTransaction>
 800a7be:	1e03      	subs	r3, r0, #0
 800a7c0:	d002      	beq.n	800a7c8 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2220      	movs	r2, #32
 800a7c6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	689b      	ldr	r3, [r3, #8]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d10a      	bne.n	800a7e6 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	613b      	str	r3, [r7, #16]
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	613b      	str	r3, [r7, #16]
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	689b      	ldr	r3, [r3, #8]
 800a7e2:	613b      	str	r3, [r7, #16]
 800a7e4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d004      	beq.n	800a7f8 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800a7ee:	231f      	movs	r3, #31
 800a7f0:	18fb      	adds	r3, r7, r3
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	701a      	strb	r2, [r3, #0]
 800a7f6:	e000      	b.n	800a7fa <HAL_SPI_Transmit+0x292>
  }

error:
 800a7f8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	225d      	movs	r2, #93	; 0x5d
 800a7fe:	2101      	movs	r1, #1
 800a800:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	225c      	movs	r2, #92	; 0x5c
 800a806:	2100      	movs	r1, #0
 800a808:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800a80a:	231f      	movs	r3, #31
 800a80c:	18fb      	adds	r3, r7, r3
 800a80e:	781b      	ldrb	r3, [r3, #0]
}
 800a810:	0018      	movs	r0, r3
 800a812:	46bd      	mov	sp, r7
 800a814:	b008      	add	sp, #32
 800a816:	bd80      	pop	{r7, pc}

0800a818 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a818:	b590      	push	{r4, r7, lr}
 800a81a:	b089      	sub	sp, #36	; 0x24
 800a81c:	af02      	add	r7, sp, #8
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	60b9      	str	r1, [r7, #8]
 800a822:	603b      	str	r3, [r7, #0]
 800a824:	1dbb      	adds	r3, r7, #6
 800a826:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a828:	2317      	movs	r3, #23
 800a82a:	18fb      	adds	r3, r7, r3
 800a82c:	2200      	movs	r2, #0
 800a82e:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	685a      	ldr	r2, [r3, #4]
 800a834:	2382      	movs	r3, #130	; 0x82
 800a836:	005b      	lsls	r3, r3, #1
 800a838:	429a      	cmp	r2, r3
 800a83a:	d113      	bne.n	800a864 <HAL_SPI_Receive+0x4c>
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d10f      	bne.n	800a864 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	225d      	movs	r2, #93	; 0x5d
 800a848:	2104      	movs	r1, #4
 800a84a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a84c:	1dbb      	adds	r3, r7, #6
 800a84e:	881c      	ldrh	r4, [r3, #0]
 800a850:	68ba      	ldr	r2, [r7, #8]
 800a852:	68b9      	ldr	r1, [r7, #8]
 800a854:	68f8      	ldr	r0, [r7, #12]
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	9300      	str	r3, [sp, #0]
 800a85a:	0023      	movs	r3, r4
 800a85c:	f000 f928 	bl	800aab0 <HAL_SPI_TransmitReceive>
 800a860:	0003      	movs	r3, r0
 800a862:	e11c      	b.n	800aa9e <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	225c      	movs	r2, #92	; 0x5c
 800a868:	5c9b      	ldrb	r3, [r3, r2]
 800a86a:	2b01      	cmp	r3, #1
 800a86c:	d101      	bne.n	800a872 <HAL_SPI_Receive+0x5a>
 800a86e:	2302      	movs	r3, #2
 800a870:	e115      	b.n	800aa9e <HAL_SPI_Receive+0x286>
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	225c      	movs	r2, #92	; 0x5c
 800a876:	2101      	movs	r1, #1
 800a878:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a87a:	f7fe fbf1 	bl	8009060 <HAL_GetTick>
 800a87e:	0003      	movs	r3, r0
 800a880:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	225d      	movs	r2, #93	; 0x5d
 800a886:	5c9b      	ldrb	r3, [r3, r2]
 800a888:	b2db      	uxtb	r3, r3
 800a88a:	2b01      	cmp	r3, #1
 800a88c:	d004      	beq.n	800a898 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800a88e:	2317      	movs	r3, #23
 800a890:	18fb      	adds	r3, r7, r3
 800a892:	2202      	movs	r2, #2
 800a894:	701a      	strb	r2, [r3, #0]
    goto error;
 800a896:	e0f7      	b.n	800aa88 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d003      	beq.n	800a8a6 <HAL_SPI_Receive+0x8e>
 800a89e:	1dbb      	adds	r3, r7, #6
 800a8a0:	881b      	ldrh	r3, [r3, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d104      	bne.n	800a8b0 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800a8a6:	2317      	movs	r3, #23
 800a8a8:	18fb      	adds	r3, r7, r3
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	701a      	strb	r2, [r3, #0]
    goto error;
 800a8ae:	e0eb      	b.n	800aa88 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	225d      	movs	r2, #93	; 0x5d
 800a8b4:	2104      	movs	r1, #4
 800a8b6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	68ba      	ldr	r2, [r7, #8]
 800a8c2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	1dba      	adds	r2, r7, #6
 800a8c8:	2144      	movs	r1, #68	; 0x44
 800a8ca:	8812      	ldrh	r2, [r2, #0]
 800a8cc:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	1dba      	adds	r2, r7, #6
 800a8d2:	2146      	movs	r1, #70	; 0x46
 800a8d4:	8812      	ldrh	r2, [r2, #0]
 800a8d6:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2200      	movs	r2, #0
 800a8dc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	68da      	ldr	r2, [r3, #12]
 800a8fa:	23e0      	movs	r3, #224	; 0xe0
 800a8fc:	00db      	lsls	r3, r3, #3
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d908      	bls.n	800a914 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	685a      	ldr	r2, [r3, #4]
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4966      	ldr	r1, [pc, #408]	; (800aaa8 <HAL_SPI_Receive+0x290>)
 800a90e:	400a      	ands	r2, r1
 800a910:	605a      	str	r2, [r3, #4]
 800a912:	e008      	b.n	800a926 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	685a      	ldr	r2, [r3, #4]
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	2180      	movs	r1, #128	; 0x80
 800a920:	0149      	lsls	r1, r1, #5
 800a922:	430a      	orrs	r2, r1
 800a924:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	689a      	ldr	r2, [r3, #8]
 800a92a:	2380      	movs	r3, #128	; 0x80
 800a92c:	021b      	lsls	r3, r3, #8
 800a92e:	429a      	cmp	r2, r3
 800a930:	d10f      	bne.n	800a952 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	2140      	movs	r1, #64	; 0x40
 800a93e:	438a      	bics	r2, r1
 800a940:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	681a      	ldr	r2, [r3, #0]
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4957      	ldr	r1, [pc, #348]	; (800aaac <HAL_SPI_Receive+0x294>)
 800a94e:	400a      	ands	r2, r1
 800a950:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	2240      	movs	r2, #64	; 0x40
 800a95a:	4013      	ands	r3, r2
 800a95c:	2b40      	cmp	r3, #64	; 0x40
 800a95e:	d007      	beq.n	800a970 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	681a      	ldr	r2, [r3, #0]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	2140      	movs	r1, #64	; 0x40
 800a96c:	430a      	orrs	r2, r1
 800a96e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	68da      	ldr	r2, [r3, #12]
 800a974:	23e0      	movs	r3, #224	; 0xe0
 800a976:	00db      	lsls	r3, r3, #3
 800a978:	429a      	cmp	r2, r3
 800a97a:	d900      	bls.n	800a97e <HAL_SPI_Receive+0x166>
 800a97c:	e069      	b.n	800aa52 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a97e:	e031      	b.n	800a9e4 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	2201      	movs	r2, #1
 800a988:	4013      	ands	r3, r2
 800a98a:	2b01      	cmp	r3, #1
 800a98c:	d117      	bne.n	800a9be <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	330c      	adds	r3, #12
 800a994:	001a      	movs	r2, r3
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a99a:	7812      	ldrb	r2, [r2, #0]
 800a99c:	b2d2      	uxtb	r2, r2
 800a99e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9a4:	1c5a      	adds	r2, r3, #1
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	2246      	movs	r2, #70	; 0x46
 800a9ae:	5a9b      	ldrh	r3, [r3, r2]
 800a9b0:	b29b      	uxth	r3, r3
 800a9b2:	3b01      	subs	r3, #1
 800a9b4:	b299      	uxth	r1, r3
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2246      	movs	r2, #70	; 0x46
 800a9ba:	5299      	strh	r1, [r3, r2]
 800a9bc:	e012      	b.n	800a9e4 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a9be:	f7fe fb4f 	bl	8009060 <HAL_GetTick>
 800a9c2:	0002      	movs	r2, r0
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	1ad3      	subs	r3, r2, r3
 800a9c8:	683a      	ldr	r2, [r7, #0]
 800a9ca:	429a      	cmp	r2, r3
 800a9cc:	d802      	bhi.n	800a9d4 <HAL_SPI_Receive+0x1bc>
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	3301      	adds	r3, #1
 800a9d2:	d102      	bne.n	800a9da <HAL_SPI_Receive+0x1c2>
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d104      	bne.n	800a9e4 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 800a9da:	2317      	movs	r3, #23
 800a9dc:	18fb      	adds	r3, r7, r3
 800a9de:	2203      	movs	r2, #3
 800a9e0:	701a      	strb	r2, [r3, #0]
          goto error;
 800a9e2:	e051      	b.n	800aa88 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2246      	movs	r2, #70	; 0x46
 800a9e8:	5a9b      	ldrh	r3, [r3, r2]
 800a9ea:	b29b      	uxth	r3, r3
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d1c7      	bne.n	800a980 <HAL_SPI_Receive+0x168>
 800a9f0:	e035      	b.n	800aa5e <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	689b      	ldr	r3, [r3, #8]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	4013      	ands	r3, r2
 800a9fc:	2b01      	cmp	r3, #1
 800a9fe:	d115      	bne.n	800aa2c <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	68da      	ldr	r2, [r3, #12]
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa0a:	b292      	uxth	r2, r2
 800aa0c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa12:	1c9a      	adds	r2, r3, #2
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2246      	movs	r2, #70	; 0x46
 800aa1c:	5a9b      	ldrh	r3, [r3, r2]
 800aa1e:	b29b      	uxth	r3, r3
 800aa20:	3b01      	subs	r3, #1
 800aa22:	b299      	uxth	r1, r3
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2246      	movs	r2, #70	; 0x46
 800aa28:	5299      	strh	r1, [r3, r2]
 800aa2a:	e012      	b.n	800aa52 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa2c:	f7fe fb18 	bl	8009060 <HAL_GetTick>
 800aa30:	0002      	movs	r2, r0
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	1ad3      	subs	r3, r2, r3
 800aa36:	683a      	ldr	r2, [r7, #0]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d802      	bhi.n	800aa42 <HAL_SPI_Receive+0x22a>
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	d102      	bne.n	800aa48 <HAL_SPI_Receive+0x230>
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d104      	bne.n	800aa52 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 800aa48:	2317      	movs	r3, #23
 800aa4a:	18fb      	adds	r3, r7, r3
 800aa4c:	2203      	movs	r2, #3
 800aa4e:	701a      	strb	r2, [r3, #0]
          goto error;
 800aa50:	e01a      	b.n	800aa88 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	2246      	movs	r2, #70	; 0x46
 800aa56:	5a9b      	ldrh	r3, [r3, r2]
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d1c9      	bne.n	800a9f2 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aa5e:	693a      	ldr	r2, [r7, #16]
 800aa60:	6839      	ldr	r1, [r7, #0]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	0018      	movs	r0, r3
 800aa66:	f000 fc41 	bl	800b2ec <SPI_EndRxTransaction>
 800aa6a:	1e03      	subs	r3, r0, #0
 800aa6c:	d002      	beq.n	800aa74 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2220      	movs	r2, #32
 800aa72:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d004      	beq.n	800aa86 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 800aa7c:	2317      	movs	r3, #23
 800aa7e:	18fb      	adds	r3, r7, r3
 800aa80:	2201      	movs	r2, #1
 800aa82:	701a      	strb	r2, [r3, #0]
 800aa84:	e000      	b.n	800aa88 <HAL_SPI_Receive+0x270>
  }

error :
 800aa86:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	225d      	movs	r2, #93	; 0x5d
 800aa8c:	2101      	movs	r1, #1
 800aa8e:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	225c      	movs	r2, #92	; 0x5c
 800aa94:	2100      	movs	r1, #0
 800aa96:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800aa98:	2317      	movs	r3, #23
 800aa9a:	18fb      	adds	r3, r7, r3
 800aa9c:	781b      	ldrb	r3, [r3, #0]
}
 800aa9e:	0018      	movs	r0, r3
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	b007      	add	sp, #28
 800aaa4:	bd90      	pop	{r4, r7, pc}
 800aaa6:	46c0      	nop			; (mov r8, r8)
 800aaa8:	ffffefff 	.word	0xffffefff
 800aaac:	ffffbfff 	.word	0xffffbfff

0800aab0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b08a      	sub	sp, #40	; 0x28
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	60f8      	str	r0, [r7, #12]
 800aab8:	60b9      	str	r1, [r7, #8]
 800aaba:	607a      	str	r2, [r7, #4]
 800aabc:	001a      	movs	r2, r3
 800aabe:	1cbb      	adds	r3, r7, #2
 800aac0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800aac2:	2301      	movs	r3, #1
 800aac4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800aac6:	2323      	movs	r3, #35	; 0x23
 800aac8:	18fb      	adds	r3, r7, r3
 800aaca:	2200      	movs	r2, #0
 800aacc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	225c      	movs	r2, #92	; 0x5c
 800aad2:	5c9b      	ldrb	r3, [r3, r2]
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d101      	bne.n	800aadc <HAL_SPI_TransmitReceive+0x2c>
 800aad8:	2302      	movs	r3, #2
 800aada:	e1b5      	b.n	800ae48 <HAL_SPI_TransmitReceive+0x398>
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	225c      	movs	r2, #92	; 0x5c
 800aae0:	2101      	movs	r1, #1
 800aae2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aae4:	f7fe fabc 	bl	8009060 <HAL_GetTick>
 800aae8:	0003      	movs	r3, r0
 800aaea:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800aaec:	201b      	movs	r0, #27
 800aaee:	183b      	adds	r3, r7, r0
 800aaf0:	68fa      	ldr	r2, [r7, #12]
 800aaf2:	215d      	movs	r1, #93	; 0x5d
 800aaf4:	5c52      	ldrb	r2, [r2, r1]
 800aaf6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800aafe:	2312      	movs	r3, #18
 800ab00:	18fb      	adds	r3, r7, r3
 800ab02:	1cba      	adds	r2, r7, #2
 800ab04:	8812      	ldrh	r2, [r2, #0]
 800ab06:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ab08:	183b      	adds	r3, r7, r0
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	2b01      	cmp	r3, #1
 800ab0e:	d011      	beq.n	800ab34 <HAL_SPI_TransmitReceive+0x84>
 800ab10:	697a      	ldr	r2, [r7, #20]
 800ab12:	2382      	movs	r3, #130	; 0x82
 800ab14:	005b      	lsls	r3, r3, #1
 800ab16:	429a      	cmp	r2, r3
 800ab18:	d107      	bne.n	800ab2a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	689b      	ldr	r3, [r3, #8]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d103      	bne.n	800ab2a <HAL_SPI_TransmitReceive+0x7a>
 800ab22:	183b      	adds	r3, r7, r0
 800ab24:	781b      	ldrb	r3, [r3, #0]
 800ab26:	2b04      	cmp	r3, #4
 800ab28:	d004      	beq.n	800ab34 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800ab2a:	2323      	movs	r3, #35	; 0x23
 800ab2c:	18fb      	adds	r3, r7, r3
 800ab2e:	2202      	movs	r2, #2
 800ab30:	701a      	strb	r2, [r3, #0]
    goto error;
 800ab32:	e17e      	b.n	800ae32 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d006      	beq.n	800ab48 <HAL_SPI_TransmitReceive+0x98>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d003      	beq.n	800ab48 <HAL_SPI_TransmitReceive+0x98>
 800ab40:	1cbb      	adds	r3, r7, #2
 800ab42:	881b      	ldrh	r3, [r3, #0]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d104      	bne.n	800ab52 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800ab48:	2323      	movs	r3, #35	; 0x23
 800ab4a:	18fb      	adds	r3, r7, r3
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	701a      	strb	r2, [r3, #0]
    goto error;
 800ab50:	e16f      	b.n	800ae32 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	225d      	movs	r2, #93	; 0x5d
 800ab56:	5c9b      	ldrb	r3, [r3, r2]
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	2b04      	cmp	r3, #4
 800ab5c:	d003      	beq.n	800ab66 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	225d      	movs	r2, #93	; 0x5d
 800ab62:	2105      	movs	r1, #5
 800ab64:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	1cba      	adds	r2, r7, #2
 800ab76:	2146      	movs	r1, #70	; 0x46
 800ab78:	8812      	ldrh	r2, [r2, #0]
 800ab7a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	1cba      	adds	r2, r7, #2
 800ab80:	2144      	movs	r1, #68	; 0x44
 800ab82:	8812      	ldrh	r2, [r2, #0]
 800ab84:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	68ba      	ldr	r2, [r7, #8]
 800ab8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	1cba      	adds	r2, r7, #2
 800ab90:	8812      	ldrh	r2, [r2, #0]
 800ab92:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	1cba      	adds	r2, r7, #2
 800ab98:	8812      	ldrh	r2, [r2, #0]
 800ab9a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2200      	movs	r2, #0
 800aba6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	68da      	ldr	r2, [r3, #12]
 800abac:	23e0      	movs	r3, #224	; 0xe0
 800abae:	00db      	lsls	r3, r3, #3
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d908      	bls.n	800abc6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	685a      	ldr	r2, [r3, #4]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	49a4      	ldr	r1, [pc, #656]	; (800ae50 <HAL_SPI_TransmitReceive+0x3a0>)
 800abc0:	400a      	ands	r2, r1
 800abc2:	605a      	str	r2, [r3, #4]
 800abc4:	e008      	b.n	800abd8 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	685a      	ldr	r2, [r3, #4]
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	2180      	movs	r1, #128	; 0x80
 800abd2:	0149      	lsls	r1, r1, #5
 800abd4:	430a      	orrs	r2, r1
 800abd6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	2240      	movs	r2, #64	; 0x40
 800abe0:	4013      	ands	r3, r2
 800abe2:	2b40      	cmp	r3, #64	; 0x40
 800abe4:	d007      	beq.n	800abf6 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	681a      	ldr	r2, [r3, #0]
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	2140      	movs	r1, #64	; 0x40
 800abf2:	430a      	orrs	r2, r1
 800abf4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	68da      	ldr	r2, [r3, #12]
 800abfa:	23e0      	movs	r3, #224	; 0xe0
 800abfc:	00db      	lsls	r3, r3, #3
 800abfe:	429a      	cmp	r2, r3
 800ac00:	d800      	bhi.n	800ac04 <HAL_SPI_TransmitReceive+0x154>
 800ac02:	e07f      	b.n	800ad04 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d005      	beq.n	800ac18 <HAL_SPI_TransmitReceive+0x168>
 800ac0c:	2312      	movs	r3, #18
 800ac0e:	18fb      	adds	r3, r7, r3
 800ac10:	881b      	ldrh	r3, [r3, #0]
 800ac12:	2b01      	cmp	r3, #1
 800ac14:	d000      	beq.n	800ac18 <HAL_SPI_TransmitReceive+0x168>
 800ac16:	e069      	b.n	800acec <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac1c:	881a      	ldrh	r2, [r3, #0]
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac28:	1c9a      	adds	r2, r3, #2
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	3b01      	subs	r3, #1
 800ac36:	b29a      	uxth	r2, r3
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ac3c:	e056      	b.n	800acec <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	2202      	movs	r2, #2
 800ac46:	4013      	ands	r3, r2
 800ac48:	2b02      	cmp	r3, #2
 800ac4a:	d11b      	bne.n	800ac84 <HAL_SPI_TransmitReceive+0x1d4>
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d016      	beq.n	800ac84 <HAL_SPI_TransmitReceive+0x1d4>
 800ac56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	d113      	bne.n	800ac84 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac60:	881a      	ldrh	r2, [r3, #0]
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac6c:	1c9a      	adds	r2, r3, #2
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac76:	b29b      	uxth	r3, r3
 800ac78:	3b01      	subs	r3, #1
 800ac7a:	b29a      	uxth	r2, r3
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ac80:	2300      	movs	r3, #0
 800ac82:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	689b      	ldr	r3, [r3, #8]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	2b01      	cmp	r3, #1
 800ac90:	d11c      	bne.n	800accc <HAL_SPI_TransmitReceive+0x21c>
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2246      	movs	r2, #70	; 0x46
 800ac96:	5a9b      	ldrh	r3, [r3, r2]
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d016      	beq.n	800accc <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	68da      	ldr	r2, [r3, #12]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aca8:	b292      	uxth	r2, r2
 800acaa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb0:	1c9a      	adds	r2, r3, #2
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2246      	movs	r2, #70	; 0x46
 800acba:	5a9b      	ldrh	r3, [r3, r2]
 800acbc:	b29b      	uxth	r3, r3
 800acbe:	3b01      	subs	r3, #1
 800acc0:	b299      	uxth	r1, r3
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	2246      	movs	r2, #70	; 0x46
 800acc6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800acc8:	2301      	movs	r3, #1
 800acca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800accc:	f7fe f9c8 	bl	8009060 <HAL_GetTick>
 800acd0:	0002      	movs	r2, r0
 800acd2:	69fb      	ldr	r3, [r7, #28]
 800acd4:	1ad3      	subs	r3, r2, r3
 800acd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800acd8:	429a      	cmp	r2, r3
 800acda:	d807      	bhi.n	800acec <HAL_SPI_TransmitReceive+0x23c>
 800acdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acde:	3301      	adds	r3, #1
 800ace0:	d004      	beq.n	800acec <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800ace2:	2323      	movs	r3, #35	; 0x23
 800ace4:	18fb      	adds	r3, r7, r3
 800ace6:	2203      	movs	r2, #3
 800ace8:	701a      	strb	r2, [r3, #0]
        goto error;
 800acea:	e0a2      	b.n	800ae32 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800acf0:	b29b      	uxth	r3, r3
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d1a3      	bne.n	800ac3e <HAL_SPI_TransmitReceive+0x18e>
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2246      	movs	r2, #70	; 0x46
 800acfa:	5a9b      	ldrh	r3, [r3, r2]
 800acfc:	b29b      	uxth	r3, r3
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d19d      	bne.n	800ac3e <HAL_SPI_TransmitReceive+0x18e>
 800ad02:	e085      	b.n	800ae10 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d005      	beq.n	800ad18 <HAL_SPI_TransmitReceive+0x268>
 800ad0c:	2312      	movs	r3, #18
 800ad0e:	18fb      	adds	r3, r7, r3
 800ad10:	881b      	ldrh	r3, [r3, #0]
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d000      	beq.n	800ad18 <HAL_SPI_TransmitReceive+0x268>
 800ad16:	e070      	b.n	800adfa <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	330c      	adds	r3, #12
 800ad22:	7812      	ldrb	r2, [r2, #0]
 800ad24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad2a:	1c5a      	adds	r2, r3, #1
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad34:	b29b      	uxth	r3, r3
 800ad36:	3b01      	subs	r3, #1
 800ad38:	b29a      	uxth	r2, r3
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ad3e:	e05c      	b.n	800adfa <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	689b      	ldr	r3, [r3, #8]
 800ad46:	2202      	movs	r2, #2
 800ad48:	4013      	ands	r3, r2
 800ad4a:	2b02      	cmp	r3, #2
 800ad4c:	d11c      	bne.n	800ad88 <HAL_SPI_TransmitReceive+0x2d8>
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d017      	beq.n	800ad88 <HAL_SPI_TransmitReceive+0x2d8>
 800ad58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d114      	bne.n	800ad88 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	330c      	adds	r3, #12
 800ad68:	7812      	ldrb	r2, [r2, #0]
 800ad6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad70:	1c5a      	adds	r2, r3, #1
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad7a:	b29b      	uxth	r3, r3
 800ad7c:	3b01      	subs	r3, #1
 800ad7e:	b29a      	uxth	r2, r3
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ad84:	2300      	movs	r3, #0
 800ad86:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	689b      	ldr	r3, [r3, #8]
 800ad8e:	2201      	movs	r2, #1
 800ad90:	4013      	ands	r3, r2
 800ad92:	2b01      	cmp	r3, #1
 800ad94:	d11e      	bne.n	800add4 <HAL_SPI_TransmitReceive+0x324>
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2246      	movs	r2, #70	; 0x46
 800ad9a:	5a9b      	ldrh	r3, [r3, r2]
 800ad9c:	b29b      	uxth	r3, r3
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d018      	beq.n	800add4 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	330c      	adds	r3, #12
 800ada8:	001a      	movs	r2, r3
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adae:	7812      	ldrb	r2, [r2, #0]
 800adb0:	b2d2      	uxtb	r2, r2
 800adb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb8:	1c5a      	adds	r2, r3, #1
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2246      	movs	r2, #70	; 0x46
 800adc2:	5a9b      	ldrh	r3, [r3, r2]
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	3b01      	subs	r3, #1
 800adc8:	b299      	uxth	r1, r3
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2246      	movs	r2, #70	; 0x46
 800adce:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800add0:	2301      	movs	r3, #1
 800add2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800add4:	f7fe f944 	bl	8009060 <HAL_GetTick>
 800add8:	0002      	movs	r2, r0
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	1ad3      	subs	r3, r2, r3
 800adde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ade0:	429a      	cmp	r2, r3
 800ade2:	d802      	bhi.n	800adea <HAL_SPI_TransmitReceive+0x33a>
 800ade4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade6:	3301      	adds	r3, #1
 800ade8:	d102      	bne.n	800adf0 <HAL_SPI_TransmitReceive+0x340>
 800adea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adec:	2b00      	cmp	r3, #0
 800adee:	d104      	bne.n	800adfa <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 800adf0:	2323      	movs	r3, #35	; 0x23
 800adf2:	18fb      	adds	r3, r7, r3
 800adf4:	2203      	movs	r2, #3
 800adf6:	701a      	strb	r2, [r3, #0]
        goto error;
 800adf8:	e01b      	b.n	800ae32 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adfe:	b29b      	uxth	r3, r3
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d19d      	bne.n	800ad40 <HAL_SPI_TransmitReceive+0x290>
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2246      	movs	r2, #70	; 0x46
 800ae08:	5a9b      	ldrh	r3, [r3, r2]
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d197      	bne.n	800ad40 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ae10:	69fa      	ldr	r2, [r7, #28]
 800ae12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	0018      	movs	r0, r3
 800ae18:	f000 fac6 	bl	800b3a8 <SPI_EndRxTxTransaction>
 800ae1c:	1e03      	subs	r3, r0, #0
 800ae1e:	d007      	beq.n	800ae30 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 800ae20:	2323      	movs	r3, #35	; 0x23
 800ae22:	18fb      	adds	r3, r7, r3
 800ae24:	2201      	movs	r2, #1
 800ae26:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2220      	movs	r2, #32
 800ae2c:	661a      	str	r2, [r3, #96]	; 0x60
 800ae2e:	e000      	b.n	800ae32 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 800ae30:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	225d      	movs	r2, #93	; 0x5d
 800ae36:	2101      	movs	r1, #1
 800ae38:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	225c      	movs	r2, #92	; 0x5c
 800ae3e:	2100      	movs	r1, #0
 800ae40:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800ae42:	2323      	movs	r3, #35	; 0x23
 800ae44:	18fb      	adds	r3, r7, r3
 800ae46:	781b      	ldrb	r3, [r3, #0]
}
 800ae48:	0018      	movs	r0, r3
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	b00a      	add	sp, #40	; 0x28
 800ae4e:	bd80      	pop	{r7, pc}
 800ae50:	ffffefff 	.word	0xffffefff

0800ae54 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b088      	sub	sp, #32
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	099b      	lsrs	r3, r3, #6
 800ae70:	001a      	movs	r2, r3
 800ae72:	2301      	movs	r3, #1
 800ae74:	4013      	ands	r3, r2
 800ae76:	d10f      	bne.n	800ae98 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ae7e:	d00b      	beq.n	800ae98 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ae80:	69fb      	ldr	r3, [r7, #28]
 800ae82:	099b      	lsrs	r3, r3, #6
 800ae84:	001a      	movs	r2, r3
 800ae86:	2301      	movs	r3, #1
 800ae88:	4013      	ands	r3, r2
 800ae8a:	d005      	beq.n	800ae98 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	0010      	movs	r0, r2
 800ae94:	4798      	blx	r3
    return;
 800ae96:	e0d5      	b.n	800b044 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	085b      	lsrs	r3, r3, #1
 800ae9c:	001a      	movs	r2, r3
 800ae9e:	2301      	movs	r3, #1
 800aea0:	4013      	ands	r3, r2
 800aea2:	d00b      	beq.n	800aebc <HAL_SPI_IRQHandler+0x68>
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	09db      	lsrs	r3, r3, #7
 800aea8:	001a      	movs	r2, r3
 800aeaa:	2301      	movs	r3, #1
 800aeac:	4013      	ands	r3, r2
 800aeae:	d005      	beq.n	800aebc <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	0010      	movs	r0, r2
 800aeb8:	4798      	blx	r3
    return;
 800aeba:	e0c3      	b.n	800b044 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800aebc:	69bb      	ldr	r3, [r7, #24]
 800aebe:	095b      	lsrs	r3, r3, #5
 800aec0:	001a      	movs	r2, r3
 800aec2:	2301      	movs	r3, #1
 800aec4:	4013      	ands	r3, r2
 800aec6:	d10c      	bne.n	800aee2 <HAL_SPI_IRQHandler+0x8e>
 800aec8:	69bb      	ldr	r3, [r7, #24]
 800aeca:	099b      	lsrs	r3, r3, #6
 800aecc:	001a      	movs	r2, r3
 800aece:	2301      	movs	r3, #1
 800aed0:	4013      	ands	r3, r2
 800aed2:	d106      	bne.n	800aee2 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	0a1b      	lsrs	r3, r3, #8
 800aed8:	001a      	movs	r2, r3
 800aeda:	2301      	movs	r3, #1
 800aedc:	4013      	ands	r3, r2
 800aede:	d100      	bne.n	800aee2 <HAL_SPI_IRQHandler+0x8e>
 800aee0:	e0b0      	b.n	800b044 <HAL_SPI_IRQHandler+0x1f0>
 800aee2:	69fb      	ldr	r3, [r7, #28]
 800aee4:	095b      	lsrs	r3, r3, #5
 800aee6:	001a      	movs	r2, r3
 800aee8:	2301      	movs	r3, #1
 800aeea:	4013      	ands	r3, r2
 800aeec:	d100      	bne.n	800aef0 <HAL_SPI_IRQHandler+0x9c>
 800aeee:	e0a9      	b.n	800b044 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800aef0:	69bb      	ldr	r3, [r7, #24]
 800aef2:	099b      	lsrs	r3, r3, #6
 800aef4:	001a      	movs	r2, r3
 800aef6:	2301      	movs	r3, #1
 800aef8:	4013      	ands	r3, r2
 800aefa:	d023      	beq.n	800af44 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	225d      	movs	r2, #93	; 0x5d
 800af00:	5c9b      	ldrb	r3, [r3, r2]
 800af02:	b2db      	uxtb	r3, r3
 800af04:	2b03      	cmp	r3, #3
 800af06:	d011      	beq.n	800af2c <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af0c:	2204      	movs	r2, #4
 800af0e:	431a      	orrs	r2, r3
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800af14:	2300      	movs	r3, #0
 800af16:	617b      	str	r3, [r7, #20]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	68db      	ldr	r3, [r3, #12]
 800af1e:	617b      	str	r3, [r7, #20]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	689b      	ldr	r3, [r3, #8]
 800af26:	617b      	str	r3, [r7, #20]
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	e00b      	b.n	800af44 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800af2c:	2300      	movs	r3, #0
 800af2e:	613b      	str	r3, [r7, #16]
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	68db      	ldr	r3, [r3, #12]
 800af36:	613b      	str	r3, [r7, #16]
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	613b      	str	r3, [r7, #16]
 800af40:	693b      	ldr	r3, [r7, #16]
        return;
 800af42:	e07f      	b.n	800b044 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800af44:	69bb      	ldr	r3, [r7, #24]
 800af46:	095b      	lsrs	r3, r3, #5
 800af48:	001a      	movs	r2, r3
 800af4a:	2301      	movs	r3, #1
 800af4c:	4013      	ands	r3, r2
 800af4e:	d014      	beq.n	800af7a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af54:	2201      	movs	r2, #1
 800af56:	431a      	orrs	r2, r3
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800af5c:	2300      	movs	r3, #0
 800af5e:	60fb      	str	r3, [r7, #12]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	689b      	ldr	r3, [r3, #8]
 800af66:	60fb      	str	r3, [r7, #12]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	681a      	ldr	r2, [r3, #0]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	2140      	movs	r1, #64	; 0x40
 800af74:	438a      	bics	r2, r1
 800af76:	601a      	str	r2, [r3, #0]
 800af78:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	0a1b      	lsrs	r3, r3, #8
 800af7e:	001a      	movs	r2, r3
 800af80:	2301      	movs	r3, #1
 800af82:	4013      	ands	r3, r2
 800af84:	d00c      	beq.n	800afa0 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af8a:	2208      	movs	r2, #8
 800af8c:	431a      	orrs	r2, r3
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800af92:	2300      	movs	r3, #0
 800af94:	60bb      	str	r3, [r7, #8]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	689b      	ldr	r3, [r3, #8]
 800af9c:	60bb      	str	r3, [r7, #8]
 800af9e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d04c      	beq.n	800b042 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	685a      	ldr	r2, [r3, #4]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	21e0      	movs	r1, #224	; 0xe0
 800afb4:	438a      	bics	r2, r1
 800afb6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	225d      	movs	r2, #93	; 0x5d
 800afbc:	2101      	movs	r1, #1
 800afbe:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	2202      	movs	r2, #2
 800afc4:	4013      	ands	r3, r2
 800afc6:	d103      	bne.n	800afd0 <HAL_SPI_IRQHandler+0x17c>
 800afc8:	69fb      	ldr	r3, [r7, #28]
 800afca:	2201      	movs	r2, #1
 800afcc:	4013      	ands	r3, r2
 800afce:	d032      	beq.n	800b036 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	685a      	ldr	r2, [r3, #4]
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	2103      	movs	r1, #3
 800afdc:	438a      	bics	r2, r1
 800afde:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d010      	beq.n	800b00a <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afec:	4a17      	ldr	r2, [pc, #92]	; (800b04c <HAL_SPI_IRQHandler+0x1f8>)
 800afee:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aff4:	0018      	movs	r0, r3
 800aff6:	f7fe f9a1 	bl	800933c <HAL_DMA_Abort_IT>
 800affa:	1e03      	subs	r3, r0, #0
 800affc:	d005      	beq.n	800b00a <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b002:	2240      	movs	r2, #64	; 0x40
 800b004:	431a      	orrs	r2, r3
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d016      	beq.n	800b040 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b016:	4a0d      	ldr	r2, [pc, #52]	; (800b04c <HAL_SPI_IRQHandler+0x1f8>)
 800b018:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b01e:	0018      	movs	r0, r3
 800b020:	f7fe f98c 	bl	800933c <HAL_DMA_Abort_IT>
 800b024:	1e03      	subs	r3, r0, #0
 800b026:	d00b      	beq.n	800b040 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b02c:	2240      	movs	r2, #64	; 0x40
 800b02e:	431a      	orrs	r2, r3
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800b034:	e004      	b.n	800b040 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	0018      	movs	r0, r3
 800b03a:	f000 f809 	bl	800b050 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b03e:	e000      	b.n	800b042 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800b040:	46c0      	nop			; (mov r8, r8)
    return;
 800b042:	46c0      	nop			; (mov r8, r8)
  }
}
 800b044:	46bd      	mov	sp, r7
 800b046:	b008      	add	sp, #32
 800b048:	bd80      	pop	{r7, pc}
 800b04a:	46c0      	nop			; (mov r8, r8)
 800b04c:	0800b061 	.word	0x0800b061

0800b050 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b082      	sub	sp, #8
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b058:	46c0      	nop			; (mov r8, r8)
 800b05a:	46bd      	mov	sp, r7
 800b05c:	b002      	add	sp, #8
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b084      	sub	sp, #16
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b06c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	2246      	movs	r2, #70	; 0x46
 800b072:	2100      	movs	r1, #0
 800b074:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	2200      	movs	r2, #0
 800b07a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	0018      	movs	r0, r3
 800b080:	f7ff ffe6 	bl	800b050 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b084:	46c0      	nop			; (mov r8, r8)
 800b086:	46bd      	mov	sp, r7
 800b088:	b004      	add	sp, #16
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b088      	sub	sp, #32
 800b090:	af00      	add	r7, sp, #0
 800b092:	60f8      	str	r0, [r7, #12]
 800b094:	60b9      	str	r1, [r7, #8]
 800b096:	603b      	str	r3, [r7, #0]
 800b098:	1dfb      	adds	r3, r7, #7
 800b09a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b09c:	f7fd ffe0 	bl	8009060 <HAL_GetTick>
 800b0a0:	0002      	movs	r2, r0
 800b0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0a4:	1a9b      	subs	r3, r3, r2
 800b0a6:	683a      	ldr	r2, [r7, #0]
 800b0a8:	18d3      	adds	r3, r2, r3
 800b0aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b0ac:	f7fd ffd8 	bl	8009060 <HAL_GetTick>
 800b0b0:	0003      	movs	r3, r0
 800b0b2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b0b4:	4b3a      	ldr	r3, [pc, #232]	; (800b1a0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	015b      	lsls	r3, r3, #5
 800b0ba:	0d1b      	lsrs	r3, r3, #20
 800b0bc:	69fa      	ldr	r2, [r7, #28]
 800b0be:	4353      	muls	r3, r2
 800b0c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b0c2:	e058      	b.n	800b176 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	d055      	beq.n	800b176 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b0ca:	f7fd ffc9 	bl	8009060 <HAL_GetTick>
 800b0ce:	0002      	movs	r2, r0
 800b0d0:	69bb      	ldr	r3, [r7, #24]
 800b0d2:	1ad3      	subs	r3, r2, r3
 800b0d4:	69fa      	ldr	r2, [r7, #28]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d902      	bls.n	800b0e0 <SPI_WaitFlagStateUntilTimeout+0x54>
 800b0da:	69fb      	ldr	r3, [r7, #28]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d142      	bne.n	800b166 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	685a      	ldr	r2, [r3, #4]
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	21e0      	movs	r1, #224	; 0xe0
 800b0ec:	438a      	bics	r2, r1
 800b0ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	685a      	ldr	r2, [r3, #4]
 800b0f4:	2382      	movs	r3, #130	; 0x82
 800b0f6:	005b      	lsls	r3, r3, #1
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d113      	bne.n	800b124 <SPI_WaitFlagStateUntilTimeout+0x98>
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	689a      	ldr	r2, [r3, #8]
 800b100:	2380      	movs	r3, #128	; 0x80
 800b102:	021b      	lsls	r3, r3, #8
 800b104:	429a      	cmp	r2, r3
 800b106:	d005      	beq.n	800b114 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	689a      	ldr	r2, [r3, #8]
 800b10c:	2380      	movs	r3, #128	; 0x80
 800b10e:	00db      	lsls	r3, r3, #3
 800b110:	429a      	cmp	r2, r3
 800b112:	d107      	bne.n	800b124 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	681a      	ldr	r2, [r3, #0]
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	2140      	movs	r1, #64	; 0x40
 800b120:	438a      	bics	r2, r1
 800b122:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b128:	2380      	movs	r3, #128	; 0x80
 800b12a:	019b      	lsls	r3, r3, #6
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d110      	bne.n	800b152 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	681a      	ldr	r2, [r3, #0]
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	491a      	ldr	r1, [pc, #104]	; (800b1a4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800b13c:	400a      	ands	r2, r1
 800b13e:	601a      	str	r2, [r3, #0]
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	681a      	ldr	r2, [r3, #0]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	2180      	movs	r1, #128	; 0x80
 800b14c:	0189      	lsls	r1, r1, #6
 800b14e:	430a      	orrs	r2, r1
 800b150:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	225d      	movs	r2, #93	; 0x5d
 800b156:	2101      	movs	r1, #1
 800b158:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	225c      	movs	r2, #92	; 0x5c
 800b15e:	2100      	movs	r1, #0
 800b160:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b162:	2303      	movs	r3, #3
 800b164:	e017      	b.n	800b196 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d101      	bne.n	800b170 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800b16c:	2300      	movs	r3, #0
 800b16e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	3b01      	subs	r3, #1
 800b174:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	68ba      	ldr	r2, [r7, #8]
 800b17e:	4013      	ands	r3, r2
 800b180:	68ba      	ldr	r2, [r7, #8]
 800b182:	1ad3      	subs	r3, r2, r3
 800b184:	425a      	negs	r2, r3
 800b186:	4153      	adcs	r3, r2
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	001a      	movs	r2, r3
 800b18c:	1dfb      	adds	r3, r7, #7
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	429a      	cmp	r2, r3
 800b192:	d197      	bne.n	800b0c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b194:	2300      	movs	r3, #0
}
 800b196:	0018      	movs	r0, r3
 800b198:	46bd      	mov	sp, r7
 800b19a:	b008      	add	sp, #32
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	46c0      	nop			; (mov r8, r8)
 800b1a0:	200000d0 	.word	0x200000d0
 800b1a4:	ffffdfff 	.word	0xffffdfff

0800b1a8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b08a      	sub	sp, #40	; 0x28
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	60f8      	str	r0, [r7, #12]
 800b1b0:	60b9      	str	r1, [r7, #8]
 800b1b2:	607a      	str	r2, [r7, #4]
 800b1b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b1b6:	2317      	movs	r3, #23
 800b1b8:	18fb      	adds	r3, r7, r3
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b1be:	f7fd ff4f 	bl	8009060 <HAL_GetTick>
 800b1c2:	0002      	movs	r2, r0
 800b1c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1c6:	1a9b      	subs	r3, r3, r2
 800b1c8:	683a      	ldr	r2, [r7, #0]
 800b1ca:	18d3      	adds	r3, r2, r3
 800b1cc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800b1ce:	f7fd ff47 	bl	8009060 <HAL_GetTick>
 800b1d2:	0003      	movs	r3, r0
 800b1d4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	330c      	adds	r3, #12
 800b1dc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b1de:	4b41      	ldr	r3, [pc, #260]	; (800b2e4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800b1e0:	681a      	ldr	r2, [r3, #0]
 800b1e2:	0013      	movs	r3, r2
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	189b      	adds	r3, r3, r2
 800b1e8:	00da      	lsls	r2, r3, #3
 800b1ea:	1ad3      	subs	r3, r2, r3
 800b1ec:	0d1b      	lsrs	r3, r3, #20
 800b1ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1f0:	4353      	muls	r3, r2
 800b1f2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b1f4:	e068      	b.n	800b2c8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b1f6:	68ba      	ldr	r2, [r7, #8]
 800b1f8:	23c0      	movs	r3, #192	; 0xc0
 800b1fa:	00db      	lsls	r3, r3, #3
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d10a      	bne.n	800b216 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d107      	bne.n	800b216 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b206:	69fb      	ldr	r3, [r7, #28]
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	b2da      	uxtb	r2, r3
 800b20c:	2117      	movs	r1, #23
 800b20e:	187b      	adds	r3, r7, r1
 800b210:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b212:	187b      	adds	r3, r7, r1
 800b214:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	3301      	adds	r3, #1
 800b21a:	d055      	beq.n	800b2c8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b21c:	f7fd ff20 	bl	8009060 <HAL_GetTick>
 800b220:	0002      	movs	r2, r0
 800b222:	6a3b      	ldr	r3, [r7, #32]
 800b224:	1ad3      	subs	r3, r2, r3
 800b226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b228:	429a      	cmp	r2, r3
 800b22a:	d902      	bls.n	800b232 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800b22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d142      	bne.n	800b2b8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	685a      	ldr	r2, [r3, #4]
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	21e0      	movs	r1, #224	; 0xe0
 800b23e:	438a      	bics	r2, r1
 800b240:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	685a      	ldr	r2, [r3, #4]
 800b246:	2382      	movs	r3, #130	; 0x82
 800b248:	005b      	lsls	r3, r3, #1
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d113      	bne.n	800b276 <SPI_WaitFifoStateUntilTimeout+0xce>
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	689a      	ldr	r2, [r3, #8]
 800b252:	2380      	movs	r3, #128	; 0x80
 800b254:	021b      	lsls	r3, r3, #8
 800b256:	429a      	cmp	r2, r3
 800b258:	d005      	beq.n	800b266 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	689a      	ldr	r2, [r3, #8]
 800b25e:	2380      	movs	r3, #128	; 0x80
 800b260:	00db      	lsls	r3, r3, #3
 800b262:	429a      	cmp	r2, r3
 800b264:	d107      	bne.n	800b276 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	681a      	ldr	r2, [r3, #0]
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	2140      	movs	r1, #64	; 0x40
 800b272:	438a      	bics	r2, r1
 800b274:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b27a:	2380      	movs	r3, #128	; 0x80
 800b27c:	019b      	lsls	r3, r3, #6
 800b27e:	429a      	cmp	r2, r3
 800b280:	d110      	bne.n	800b2a4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	681a      	ldr	r2, [r3, #0]
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	4916      	ldr	r1, [pc, #88]	; (800b2e8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800b28e:	400a      	ands	r2, r1
 800b290:	601a      	str	r2, [r3, #0]
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	681a      	ldr	r2, [r3, #0]
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	2180      	movs	r1, #128	; 0x80
 800b29e:	0189      	lsls	r1, r1, #6
 800b2a0:	430a      	orrs	r2, r1
 800b2a2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	225d      	movs	r2, #93	; 0x5d
 800b2a8:	2101      	movs	r1, #1
 800b2aa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	225c      	movs	r2, #92	; 0x5c
 800b2b0:	2100      	movs	r1, #0
 800b2b2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b2b4:	2303      	movs	r3, #3
 800b2b6:	e010      	b.n	800b2da <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b2b8:	69bb      	ldr	r3, [r7, #24]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d101      	bne.n	800b2c2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800b2be:	2300      	movs	r3, #0
 800b2c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800b2c2:	69bb      	ldr	r3, [r7, #24]
 800b2c4:	3b01      	subs	r3, #1
 800b2c6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	689b      	ldr	r3, [r3, #8]
 800b2ce:	68ba      	ldr	r2, [r7, #8]
 800b2d0:	4013      	ands	r3, r2
 800b2d2:	687a      	ldr	r2, [r7, #4]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d18e      	bne.n	800b1f6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800b2d8:	2300      	movs	r3, #0
}
 800b2da:	0018      	movs	r0, r3
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	b00a      	add	sp, #40	; 0x28
 800b2e0:	bd80      	pop	{r7, pc}
 800b2e2:	46c0      	nop			; (mov r8, r8)
 800b2e4:	200000d0 	.word	0x200000d0
 800b2e8:	ffffdfff 	.word	0xffffdfff

0800b2ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b086      	sub	sp, #24
 800b2f0:	af02      	add	r7, sp, #8
 800b2f2:	60f8      	str	r0, [r7, #12]
 800b2f4:	60b9      	str	r1, [r7, #8]
 800b2f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	685a      	ldr	r2, [r3, #4]
 800b2fc:	2382      	movs	r3, #130	; 0x82
 800b2fe:	005b      	lsls	r3, r3, #1
 800b300:	429a      	cmp	r2, r3
 800b302:	d113      	bne.n	800b32c <SPI_EndRxTransaction+0x40>
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	689a      	ldr	r2, [r3, #8]
 800b308:	2380      	movs	r3, #128	; 0x80
 800b30a:	021b      	lsls	r3, r3, #8
 800b30c:	429a      	cmp	r2, r3
 800b30e:	d005      	beq.n	800b31c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	689a      	ldr	r2, [r3, #8]
 800b314:	2380      	movs	r3, #128	; 0x80
 800b316:	00db      	lsls	r3, r3, #3
 800b318:	429a      	cmp	r2, r3
 800b31a:	d107      	bne.n	800b32c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	681a      	ldr	r2, [r3, #0]
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	2140      	movs	r1, #64	; 0x40
 800b328:	438a      	bics	r2, r1
 800b32a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b32c:	68ba      	ldr	r2, [r7, #8]
 800b32e:	68f8      	ldr	r0, [r7, #12]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	9300      	str	r3, [sp, #0]
 800b334:	0013      	movs	r3, r2
 800b336:	2200      	movs	r2, #0
 800b338:	2180      	movs	r1, #128	; 0x80
 800b33a:	f7ff fea7 	bl	800b08c <SPI_WaitFlagStateUntilTimeout>
 800b33e:	1e03      	subs	r3, r0, #0
 800b340:	d007      	beq.n	800b352 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b346:	2220      	movs	r2, #32
 800b348:	431a      	orrs	r2, r3
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b34e:	2303      	movs	r3, #3
 800b350:	e026      	b.n	800b3a0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	685a      	ldr	r2, [r3, #4]
 800b356:	2382      	movs	r3, #130	; 0x82
 800b358:	005b      	lsls	r3, r3, #1
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d11f      	bne.n	800b39e <SPI_EndRxTransaction+0xb2>
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	689a      	ldr	r2, [r3, #8]
 800b362:	2380      	movs	r3, #128	; 0x80
 800b364:	021b      	lsls	r3, r3, #8
 800b366:	429a      	cmp	r2, r3
 800b368:	d005      	beq.n	800b376 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	689a      	ldr	r2, [r3, #8]
 800b36e:	2380      	movs	r3, #128	; 0x80
 800b370:	00db      	lsls	r3, r3, #3
 800b372:	429a      	cmp	r2, r3
 800b374:	d113      	bne.n	800b39e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b376:	68ba      	ldr	r2, [r7, #8]
 800b378:	23c0      	movs	r3, #192	; 0xc0
 800b37a:	00d9      	lsls	r1, r3, #3
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	9300      	str	r3, [sp, #0]
 800b382:	0013      	movs	r3, r2
 800b384:	2200      	movs	r2, #0
 800b386:	f7ff ff0f 	bl	800b1a8 <SPI_WaitFifoStateUntilTimeout>
 800b38a:	1e03      	subs	r3, r0, #0
 800b38c:	d007      	beq.n	800b39e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b392:	2220      	movs	r2, #32
 800b394:	431a      	orrs	r2, r3
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800b39a:	2303      	movs	r3, #3
 800b39c:	e000      	b.n	800b3a0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800b39e:	2300      	movs	r3, #0
}
 800b3a0:	0018      	movs	r0, r3
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	b004      	add	sp, #16
 800b3a6:	bd80      	pop	{r7, pc}

0800b3a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b086      	sub	sp, #24
 800b3ac:	af02      	add	r7, sp, #8
 800b3ae:	60f8      	str	r0, [r7, #12]
 800b3b0:	60b9      	str	r1, [r7, #8]
 800b3b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b3b4:	68ba      	ldr	r2, [r7, #8]
 800b3b6:	23c0      	movs	r3, #192	; 0xc0
 800b3b8:	0159      	lsls	r1, r3, #5
 800b3ba:	68f8      	ldr	r0, [r7, #12]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	9300      	str	r3, [sp, #0]
 800b3c0:	0013      	movs	r3, r2
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f7ff fef0 	bl	800b1a8 <SPI_WaitFifoStateUntilTimeout>
 800b3c8:	1e03      	subs	r3, r0, #0
 800b3ca:	d007      	beq.n	800b3dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3d0:	2220      	movs	r2, #32
 800b3d2:	431a      	orrs	r2, r3
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b3d8:	2303      	movs	r3, #3
 800b3da:	e027      	b.n	800b42c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b3dc:	68ba      	ldr	r2, [r7, #8]
 800b3de:	68f8      	ldr	r0, [r7, #12]
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	9300      	str	r3, [sp, #0]
 800b3e4:	0013      	movs	r3, r2
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	2180      	movs	r1, #128	; 0x80
 800b3ea:	f7ff fe4f 	bl	800b08c <SPI_WaitFlagStateUntilTimeout>
 800b3ee:	1e03      	subs	r3, r0, #0
 800b3f0:	d007      	beq.n	800b402 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3f6:	2220      	movs	r2, #32
 800b3f8:	431a      	orrs	r2, r3
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b3fe:	2303      	movs	r3, #3
 800b400:	e014      	b.n	800b42c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b402:	68ba      	ldr	r2, [r7, #8]
 800b404:	23c0      	movs	r3, #192	; 0xc0
 800b406:	00d9      	lsls	r1, r3, #3
 800b408:	68f8      	ldr	r0, [r7, #12]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	9300      	str	r3, [sp, #0]
 800b40e:	0013      	movs	r3, r2
 800b410:	2200      	movs	r2, #0
 800b412:	f7ff fec9 	bl	800b1a8 <SPI_WaitFifoStateUntilTimeout>
 800b416:	1e03      	subs	r3, r0, #0
 800b418:	d007      	beq.n	800b42a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b41e:	2220      	movs	r2, #32
 800b420:	431a      	orrs	r2, r3
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b426:	2303      	movs	r3, #3
 800b428:	e000      	b.n	800b42c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b42a:	2300      	movs	r3, #0
}
 800b42c:	0018      	movs	r0, r3
 800b42e:	46bd      	mov	sp, r7
 800b430:	b004      	add	sp, #16
 800b432:	bd80      	pop	{r7, pc}

0800b434 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d101      	bne.n	800b446 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b442:	2301      	movs	r3, #1
 800b444:	e04a      	b.n	800b4dc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	223d      	movs	r2, #61	; 0x3d
 800b44a:	5c9b      	ldrb	r3, [r3, r2]
 800b44c:	b2db      	uxtb	r3, r3
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d107      	bne.n	800b462 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	223c      	movs	r2, #60	; 0x3c
 800b456:	2100      	movs	r1, #0
 800b458:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	0018      	movs	r0, r3
 800b45e:	f7fc fcd9 	bl	8007e14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	223d      	movs	r2, #61	; 0x3d
 800b466:	2102      	movs	r1, #2
 800b468:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681a      	ldr	r2, [r3, #0]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	3304      	adds	r3, #4
 800b472:	0019      	movs	r1, r3
 800b474:	0010      	movs	r0, r2
 800b476:	f000 fd0f 	bl	800be98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2248      	movs	r2, #72	; 0x48
 800b47e:	2101      	movs	r1, #1
 800b480:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	223e      	movs	r2, #62	; 0x3e
 800b486:	2101      	movs	r1, #1
 800b488:	5499      	strb	r1, [r3, r2]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	223f      	movs	r2, #63	; 0x3f
 800b48e:	2101      	movs	r1, #1
 800b490:	5499      	strb	r1, [r3, r2]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2240      	movs	r2, #64	; 0x40
 800b496:	2101      	movs	r1, #1
 800b498:	5499      	strb	r1, [r3, r2]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2241      	movs	r2, #65	; 0x41
 800b49e:	2101      	movs	r1, #1
 800b4a0:	5499      	strb	r1, [r3, r2]
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2242      	movs	r2, #66	; 0x42
 800b4a6:	2101      	movs	r1, #1
 800b4a8:	5499      	strb	r1, [r3, r2]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2243      	movs	r2, #67	; 0x43
 800b4ae:	2101      	movs	r1, #1
 800b4b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2244      	movs	r2, #68	; 0x44
 800b4b6:	2101      	movs	r1, #1
 800b4b8:	5499      	strb	r1, [r3, r2]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2245      	movs	r2, #69	; 0x45
 800b4be:	2101      	movs	r1, #1
 800b4c0:	5499      	strb	r1, [r3, r2]
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2246      	movs	r2, #70	; 0x46
 800b4c6:	2101      	movs	r1, #1
 800b4c8:	5499      	strb	r1, [r3, r2]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2247      	movs	r2, #71	; 0x47
 800b4ce:	2101      	movs	r1, #1
 800b4d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	223d      	movs	r2, #61	; 0x3d
 800b4d6:	2101      	movs	r1, #1
 800b4d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b4da:	2300      	movs	r3, #0
}
 800b4dc:	0018      	movs	r0, r3
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	b002      	add	sp, #8
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b084      	sub	sp, #16
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	223d      	movs	r2, #61	; 0x3d
 800b4f0:	5c9b      	ldrb	r3, [r3, r2]
 800b4f2:	b2db      	uxtb	r3, r3
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d001      	beq.n	800b4fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	e03c      	b.n	800b576 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	223d      	movs	r2, #61	; 0x3d
 800b500:	2102      	movs	r1, #2
 800b502:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	68da      	ldr	r2, [r3, #12]
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2101      	movs	r1, #1
 800b510:	430a      	orrs	r2, r1
 800b512:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	4a19      	ldr	r2, [pc, #100]	; (800b580 <HAL_TIM_Base_Start_IT+0x9c>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d009      	beq.n	800b532 <HAL_TIM_Base_Start_IT+0x4e>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	4a18      	ldr	r2, [pc, #96]	; (800b584 <HAL_TIM_Base_Start_IT+0xa0>)
 800b524:	4293      	cmp	r3, r2
 800b526:	d004      	beq.n	800b532 <HAL_TIM_Base_Start_IT+0x4e>
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	4a16      	ldr	r2, [pc, #88]	; (800b588 <HAL_TIM_Base_Start_IT+0xa4>)
 800b52e:	4293      	cmp	r3, r2
 800b530:	d116      	bne.n	800b560 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	689b      	ldr	r3, [r3, #8]
 800b538:	4a14      	ldr	r2, [pc, #80]	; (800b58c <HAL_TIM_Base_Start_IT+0xa8>)
 800b53a:	4013      	ands	r3, r2
 800b53c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	2b06      	cmp	r3, #6
 800b542:	d016      	beq.n	800b572 <HAL_TIM_Base_Start_IT+0x8e>
 800b544:	68fa      	ldr	r2, [r7, #12]
 800b546:	2380      	movs	r3, #128	; 0x80
 800b548:	025b      	lsls	r3, r3, #9
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d011      	beq.n	800b572 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	681a      	ldr	r2, [r3, #0]
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	2101      	movs	r1, #1
 800b55a:	430a      	orrs	r2, r1
 800b55c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b55e:	e008      	b.n	800b572 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	681a      	ldr	r2, [r3, #0]
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	2101      	movs	r1, #1
 800b56c:	430a      	orrs	r2, r1
 800b56e:	601a      	str	r2, [r3, #0]
 800b570:	e000      	b.n	800b574 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b572:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800b574:	2300      	movs	r3, #0
}
 800b576:	0018      	movs	r0, r3
 800b578:	46bd      	mov	sp, r7
 800b57a:	b004      	add	sp, #16
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	46c0      	nop			; (mov r8, r8)
 800b580:	40012c00 	.word	0x40012c00
 800b584:	40000400 	.word	0x40000400
 800b588:	40014000 	.word	0x40014000
 800b58c:	00010007 	.word	0x00010007

0800b590 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b082      	sub	sp, #8
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	68da      	ldr	r2, [r3, #12]
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	2101      	movs	r1, #1
 800b5a4:	438a      	bics	r2, r1
 800b5a6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	6a1b      	ldr	r3, [r3, #32]
 800b5ae:	4a0d      	ldr	r2, [pc, #52]	; (800b5e4 <HAL_TIM_Base_Stop_IT+0x54>)
 800b5b0:	4013      	ands	r3, r2
 800b5b2:	d10d      	bne.n	800b5d0 <HAL_TIM_Base_Stop_IT+0x40>
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	6a1b      	ldr	r3, [r3, #32]
 800b5ba:	4a0b      	ldr	r2, [pc, #44]	; (800b5e8 <HAL_TIM_Base_Stop_IT+0x58>)
 800b5bc:	4013      	ands	r3, r2
 800b5be:	d107      	bne.n	800b5d0 <HAL_TIM_Base_Stop_IT+0x40>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	681a      	ldr	r2, [r3, #0]
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	2101      	movs	r1, #1
 800b5cc:	438a      	bics	r2, r1
 800b5ce:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	223d      	movs	r2, #61	; 0x3d
 800b5d4:	2101      	movs	r1, #1
 800b5d6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800b5d8:	2300      	movs	r3, #0
}
 800b5da:	0018      	movs	r0, r3
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	b002      	add	sp, #8
 800b5e0:	bd80      	pop	{r7, pc}
 800b5e2:	46c0      	nop			; (mov r8, r8)
 800b5e4:	00001111 	.word	0x00001111
 800b5e8:	00000444 	.word	0x00000444

0800b5ec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b082      	sub	sp, #8
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d101      	bne.n	800b5fe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	e04a      	b.n	800b694 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	223d      	movs	r2, #61	; 0x3d
 800b602:	5c9b      	ldrb	r3, [r3, r2]
 800b604:	b2db      	uxtb	r3, r3
 800b606:	2b00      	cmp	r3, #0
 800b608:	d107      	bne.n	800b61a <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	223c      	movs	r2, #60	; 0x3c
 800b60e:	2100      	movs	r1, #0
 800b610:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	0018      	movs	r0, r3
 800b616:	f000 f841 	bl	800b69c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	223d      	movs	r2, #61	; 0x3d
 800b61e:	2102      	movs	r1, #2
 800b620:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681a      	ldr	r2, [r3, #0]
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	3304      	adds	r3, #4
 800b62a:	0019      	movs	r1, r3
 800b62c:	0010      	movs	r0, r2
 800b62e:	f000 fc33 	bl	800be98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2248      	movs	r2, #72	; 0x48
 800b636:	2101      	movs	r1, #1
 800b638:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	223e      	movs	r2, #62	; 0x3e
 800b63e:	2101      	movs	r1, #1
 800b640:	5499      	strb	r1, [r3, r2]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	223f      	movs	r2, #63	; 0x3f
 800b646:	2101      	movs	r1, #1
 800b648:	5499      	strb	r1, [r3, r2]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2240      	movs	r2, #64	; 0x40
 800b64e:	2101      	movs	r1, #1
 800b650:	5499      	strb	r1, [r3, r2]
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2241      	movs	r2, #65	; 0x41
 800b656:	2101      	movs	r1, #1
 800b658:	5499      	strb	r1, [r3, r2]
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2242      	movs	r2, #66	; 0x42
 800b65e:	2101      	movs	r1, #1
 800b660:	5499      	strb	r1, [r3, r2]
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2243      	movs	r2, #67	; 0x43
 800b666:	2101      	movs	r1, #1
 800b668:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2244      	movs	r2, #68	; 0x44
 800b66e:	2101      	movs	r1, #1
 800b670:	5499      	strb	r1, [r3, r2]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	2245      	movs	r2, #69	; 0x45
 800b676:	2101      	movs	r1, #1
 800b678:	5499      	strb	r1, [r3, r2]
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	2246      	movs	r2, #70	; 0x46
 800b67e:	2101      	movs	r1, #1
 800b680:	5499      	strb	r1, [r3, r2]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2247      	movs	r2, #71	; 0x47
 800b686:	2101      	movs	r1, #1
 800b688:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	223d      	movs	r2, #61	; 0x3d
 800b68e:	2101      	movs	r1, #1
 800b690:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b692:	2300      	movs	r3, #0
}
 800b694:	0018      	movs	r0, r3
 800b696:	46bd      	mov	sp, r7
 800b698:	b002      	add	sp, #8
 800b69a:	bd80      	pop	{r7, pc}

0800b69c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b082      	sub	sp, #8
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800b6a4:	46c0      	nop			; (mov r8, r8)
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	b002      	add	sp, #8
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b6b6:	230f      	movs	r3, #15
 800b6b8:	18fb      	adds	r3, r7, r3
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d104      	bne.n	800b6ce <HAL_TIM_IC_Start_IT+0x22>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	223e      	movs	r2, #62	; 0x3e
 800b6c8:	5c9b      	ldrb	r3, [r3, r2]
 800b6ca:	b2db      	uxtb	r3, r3
 800b6cc:	e023      	b.n	800b716 <HAL_TIM_IC_Start_IT+0x6a>
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	2b04      	cmp	r3, #4
 800b6d2:	d104      	bne.n	800b6de <HAL_TIM_IC_Start_IT+0x32>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	223f      	movs	r2, #63	; 0x3f
 800b6d8:	5c9b      	ldrb	r3, [r3, r2]
 800b6da:	b2db      	uxtb	r3, r3
 800b6dc:	e01b      	b.n	800b716 <HAL_TIM_IC_Start_IT+0x6a>
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	2b08      	cmp	r3, #8
 800b6e2:	d104      	bne.n	800b6ee <HAL_TIM_IC_Start_IT+0x42>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2240      	movs	r2, #64	; 0x40
 800b6e8:	5c9b      	ldrb	r3, [r3, r2]
 800b6ea:	b2db      	uxtb	r3, r3
 800b6ec:	e013      	b.n	800b716 <HAL_TIM_IC_Start_IT+0x6a>
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	2b0c      	cmp	r3, #12
 800b6f2:	d104      	bne.n	800b6fe <HAL_TIM_IC_Start_IT+0x52>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2241      	movs	r2, #65	; 0x41
 800b6f8:	5c9b      	ldrb	r3, [r3, r2]
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	e00b      	b.n	800b716 <HAL_TIM_IC_Start_IT+0x6a>
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	2b10      	cmp	r3, #16
 800b702:	d104      	bne.n	800b70e <HAL_TIM_IC_Start_IT+0x62>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2242      	movs	r2, #66	; 0x42
 800b708:	5c9b      	ldrb	r3, [r3, r2]
 800b70a:	b2db      	uxtb	r3, r3
 800b70c:	e003      	b.n	800b716 <HAL_TIM_IC_Start_IT+0x6a>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2243      	movs	r2, #67	; 0x43
 800b712:	5c9b      	ldrb	r3, [r3, r2]
 800b714:	b2db      	uxtb	r3, r3
 800b716:	220e      	movs	r2, #14
 800b718:	18ba      	adds	r2, r7, r2
 800b71a:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d104      	bne.n	800b72c <HAL_TIM_IC_Start_IT+0x80>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2244      	movs	r2, #68	; 0x44
 800b726:	5c9b      	ldrb	r3, [r3, r2]
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	e013      	b.n	800b754 <HAL_TIM_IC_Start_IT+0xa8>
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	2b04      	cmp	r3, #4
 800b730:	d104      	bne.n	800b73c <HAL_TIM_IC_Start_IT+0x90>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2245      	movs	r2, #69	; 0x45
 800b736:	5c9b      	ldrb	r3, [r3, r2]
 800b738:	b2db      	uxtb	r3, r3
 800b73a:	e00b      	b.n	800b754 <HAL_TIM_IC_Start_IT+0xa8>
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	2b08      	cmp	r3, #8
 800b740:	d104      	bne.n	800b74c <HAL_TIM_IC_Start_IT+0xa0>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	2246      	movs	r2, #70	; 0x46
 800b746:	5c9b      	ldrb	r3, [r3, r2]
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	e003      	b.n	800b754 <HAL_TIM_IC_Start_IT+0xa8>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2247      	movs	r2, #71	; 0x47
 800b750:	5c9b      	ldrb	r3, [r3, r2]
 800b752:	b2db      	uxtb	r3, r3
 800b754:	210d      	movs	r1, #13
 800b756:	187a      	adds	r2, r7, r1
 800b758:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800b75a:	230e      	movs	r3, #14
 800b75c:	18fb      	adds	r3, r7, r3
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	2b01      	cmp	r3, #1
 800b762:	d103      	bne.n	800b76c <HAL_TIM_IC_Start_IT+0xc0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800b764:	187b      	adds	r3, r7, r1
 800b766:	781b      	ldrb	r3, [r3, #0]
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d001      	beq.n	800b770 <HAL_TIM_IC_Start_IT+0xc4>
  {
    return HAL_ERROR;
 800b76c:	2301      	movs	r3, #1
 800b76e:	e0c2      	b.n	800b8f6 <HAL_TIM_IC_Start_IT+0x24a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d104      	bne.n	800b780 <HAL_TIM_IC_Start_IT+0xd4>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	223e      	movs	r2, #62	; 0x3e
 800b77a:	2102      	movs	r1, #2
 800b77c:	5499      	strb	r1, [r3, r2]
 800b77e:	e023      	b.n	800b7c8 <HAL_TIM_IC_Start_IT+0x11c>
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	2b04      	cmp	r3, #4
 800b784:	d104      	bne.n	800b790 <HAL_TIM_IC_Start_IT+0xe4>
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	223f      	movs	r2, #63	; 0x3f
 800b78a:	2102      	movs	r1, #2
 800b78c:	5499      	strb	r1, [r3, r2]
 800b78e:	e01b      	b.n	800b7c8 <HAL_TIM_IC_Start_IT+0x11c>
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	2b08      	cmp	r3, #8
 800b794:	d104      	bne.n	800b7a0 <HAL_TIM_IC_Start_IT+0xf4>
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2240      	movs	r2, #64	; 0x40
 800b79a:	2102      	movs	r1, #2
 800b79c:	5499      	strb	r1, [r3, r2]
 800b79e:	e013      	b.n	800b7c8 <HAL_TIM_IC_Start_IT+0x11c>
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	2b0c      	cmp	r3, #12
 800b7a4:	d104      	bne.n	800b7b0 <HAL_TIM_IC_Start_IT+0x104>
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2241      	movs	r2, #65	; 0x41
 800b7aa:	2102      	movs	r1, #2
 800b7ac:	5499      	strb	r1, [r3, r2]
 800b7ae:	e00b      	b.n	800b7c8 <HAL_TIM_IC_Start_IT+0x11c>
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	2b10      	cmp	r3, #16
 800b7b4:	d104      	bne.n	800b7c0 <HAL_TIM_IC_Start_IT+0x114>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2242      	movs	r2, #66	; 0x42
 800b7ba:	2102      	movs	r1, #2
 800b7bc:	5499      	strb	r1, [r3, r2]
 800b7be:	e003      	b.n	800b7c8 <HAL_TIM_IC_Start_IT+0x11c>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2243      	movs	r2, #67	; 0x43
 800b7c4:	2102      	movs	r1, #2
 800b7c6:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d104      	bne.n	800b7d8 <HAL_TIM_IC_Start_IT+0x12c>
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2244      	movs	r2, #68	; 0x44
 800b7d2:	2102      	movs	r1, #2
 800b7d4:	5499      	strb	r1, [r3, r2]
 800b7d6:	e013      	b.n	800b800 <HAL_TIM_IC_Start_IT+0x154>
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	2b04      	cmp	r3, #4
 800b7dc:	d104      	bne.n	800b7e8 <HAL_TIM_IC_Start_IT+0x13c>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2245      	movs	r2, #69	; 0x45
 800b7e2:	2102      	movs	r1, #2
 800b7e4:	5499      	strb	r1, [r3, r2]
 800b7e6:	e00b      	b.n	800b800 <HAL_TIM_IC_Start_IT+0x154>
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	2b08      	cmp	r3, #8
 800b7ec:	d104      	bne.n	800b7f8 <HAL_TIM_IC_Start_IT+0x14c>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2246      	movs	r2, #70	; 0x46
 800b7f2:	2102      	movs	r1, #2
 800b7f4:	5499      	strb	r1, [r3, r2]
 800b7f6:	e003      	b.n	800b800 <HAL_TIM_IC_Start_IT+0x154>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2247      	movs	r2, #71	; 0x47
 800b7fc:	2102      	movs	r1, #2
 800b7fe:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	2b0c      	cmp	r3, #12
 800b804:	d02a      	beq.n	800b85c <HAL_TIM_IC_Start_IT+0x1b0>
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	2b0c      	cmp	r3, #12
 800b80a:	d830      	bhi.n	800b86e <HAL_TIM_IC_Start_IT+0x1c2>
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	2b08      	cmp	r3, #8
 800b810:	d01b      	beq.n	800b84a <HAL_TIM_IC_Start_IT+0x19e>
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	2b08      	cmp	r3, #8
 800b816:	d82a      	bhi.n	800b86e <HAL_TIM_IC_Start_IT+0x1c2>
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d003      	beq.n	800b826 <HAL_TIM_IC_Start_IT+0x17a>
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	2b04      	cmp	r3, #4
 800b822:	d009      	beq.n	800b838 <HAL_TIM_IC_Start_IT+0x18c>
 800b824:	e023      	b.n	800b86e <HAL_TIM_IC_Start_IT+0x1c2>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	68da      	ldr	r2, [r3, #12]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	2102      	movs	r1, #2
 800b832:	430a      	orrs	r2, r1
 800b834:	60da      	str	r2, [r3, #12]
      break;
 800b836:	e01f      	b.n	800b878 <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	68da      	ldr	r2, [r3, #12]
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	2104      	movs	r1, #4
 800b844:	430a      	orrs	r2, r1
 800b846:	60da      	str	r2, [r3, #12]
      break;
 800b848:	e016      	b.n	800b878 <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	68da      	ldr	r2, [r3, #12]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	2108      	movs	r1, #8
 800b856:	430a      	orrs	r2, r1
 800b858:	60da      	str	r2, [r3, #12]
      break;
 800b85a:	e00d      	b.n	800b878 <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	68da      	ldr	r2, [r3, #12]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	2110      	movs	r1, #16
 800b868:	430a      	orrs	r2, r1
 800b86a:	60da      	str	r2, [r3, #12]
      break;
 800b86c:	e004      	b.n	800b878 <HAL_TIM_IC_Start_IT+0x1cc>
    }

    default:
      status = HAL_ERROR;
 800b86e:	230f      	movs	r3, #15
 800b870:	18fb      	adds	r3, r7, r3
 800b872:	2201      	movs	r2, #1
 800b874:	701a      	strb	r2, [r3, #0]
      break;
 800b876:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800b878:	230f      	movs	r3, #15
 800b87a:	18fb      	adds	r3, r7, r3
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d136      	bne.n	800b8f0 <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	6839      	ldr	r1, [r7, #0]
 800b888:	2201      	movs	r2, #1
 800b88a:	0018      	movs	r0, r3
 800b88c:	f000 fd36 	bl	800c2fc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	4a1a      	ldr	r2, [pc, #104]	; (800b900 <HAL_TIM_IC_Start_IT+0x254>)
 800b896:	4293      	cmp	r3, r2
 800b898:	d009      	beq.n	800b8ae <HAL_TIM_IC_Start_IT+0x202>
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	4a19      	ldr	r2, [pc, #100]	; (800b904 <HAL_TIM_IC_Start_IT+0x258>)
 800b8a0:	4293      	cmp	r3, r2
 800b8a2:	d004      	beq.n	800b8ae <HAL_TIM_IC_Start_IT+0x202>
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4a17      	ldr	r2, [pc, #92]	; (800b908 <HAL_TIM_IC_Start_IT+0x25c>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d116      	bne.n	800b8dc <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	689b      	ldr	r3, [r3, #8]
 800b8b4:	4a15      	ldr	r2, [pc, #84]	; (800b90c <HAL_TIM_IC_Start_IT+0x260>)
 800b8b6:	4013      	ands	r3, r2
 800b8b8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	2b06      	cmp	r3, #6
 800b8be:	d016      	beq.n	800b8ee <HAL_TIM_IC_Start_IT+0x242>
 800b8c0:	68ba      	ldr	r2, [r7, #8]
 800b8c2:	2380      	movs	r3, #128	; 0x80
 800b8c4:	025b      	lsls	r3, r3, #9
 800b8c6:	429a      	cmp	r2, r3
 800b8c8:	d011      	beq.n	800b8ee <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	681a      	ldr	r2, [r3, #0]
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	2101      	movs	r1, #1
 800b8d6:	430a      	orrs	r2, r1
 800b8d8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8da:	e008      	b.n	800b8ee <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	681a      	ldr	r2, [r3, #0]
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	2101      	movs	r1, #1
 800b8e8:	430a      	orrs	r2, r1
 800b8ea:	601a      	str	r2, [r3, #0]
 800b8ec:	e000      	b.n	800b8f0 <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8ee:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 800b8f0:	230f      	movs	r3, #15
 800b8f2:	18fb      	adds	r3, r7, r3
 800b8f4:	781b      	ldrb	r3, [r3, #0]
}
 800b8f6:	0018      	movs	r0, r3
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	b004      	add	sp, #16
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	46c0      	nop			; (mov r8, r8)
 800b900:	40012c00 	.word	0x40012c00
 800b904:	40000400 	.word	0x40000400
 800b908:	40014000 	.word	0x40014000
 800b90c:	00010007 	.word	0x00010007

0800b910 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	691b      	ldr	r3, [r3, #16]
 800b91e:	2202      	movs	r2, #2
 800b920:	4013      	ands	r3, r2
 800b922:	2b02      	cmp	r3, #2
 800b924:	d124      	bne.n	800b970 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	68db      	ldr	r3, [r3, #12]
 800b92c:	2202      	movs	r2, #2
 800b92e:	4013      	ands	r3, r2
 800b930:	2b02      	cmp	r3, #2
 800b932:	d11d      	bne.n	800b970 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	2203      	movs	r2, #3
 800b93a:	4252      	negs	r2, r2
 800b93c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2201      	movs	r2, #1
 800b942:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	699b      	ldr	r3, [r3, #24]
 800b94a:	2203      	movs	r2, #3
 800b94c:	4013      	ands	r3, r2
 800b94e:	d004      	beq.n	800b95a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	0018      	movs	r0, r3
 800b954:	f7fb fb8a 	bl	800706c <HAL_TIM_IC_CaptureCallback>
 800b958:	e007      	b.n	800b96a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	0018      	movs	r0, r3
 800b95e:	f000 fa83 	bl	800be68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	0018      	movs	r0, r3
 800b966:	f000 fa87 	bl	800be78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2200      	movs	r2, #0
 800b96e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	691b      	ldr	r3, [r3, #16]
 800b976:	2204      	movs	r2, #4
 800b978:	4013      	ands	r3, r2
 800b97a:	2b04      	cmp	r3, #4
 800b97c:	d125      	bne.n	800b9ca <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	68db      	ldr	r3, [r3, #12]
 800b984:	2204      	movs	r2, #4
 800b986:	4013      	ands	r3, r2
 800b988:	2b04      	cmp	r3, #4
 800b98a:	d11e      	bne.n	800b9ca <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	2205      	movs	r2, #5
 800b992:	4252      	negs	r2, r2
 800b994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2202      	movs	r2, #2
 800b99a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	699a      	ldr	r2, [r3, #24]
 800b9a2:	23c0      	movs	r3, #192	; 0xc0
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	4013      	ands	r3, r2
 800b9a8:	d004      	beq.n	800b9b4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	0018      	movs	r0, r3
 800b9ae:	f7fb fb5d 	bl	800706c <HAL_TIM_IC_CaptureCallback>
 800b9b2:	e007      	b.n	800b9c4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	0018      	movs	r0, r3
 800b9b8:	f000 fa56 	bl	800be68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	0018      	movs	r0, r3
 800b9c0:	f000 fa5a 	bl	800be78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	691b      	ldr	r3, [r3, #16]
 800b9d0:	2208      	movs	r2, #8
 800b9d2:	4013      	ands	r3, r2
 800b9d4:	2b08      	cmp	r3, #8
 800b9d6:	d124      	bne.n	800ba22 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	68db      	ldr	r3, [r3, #12]
 800b9de:	2208      	movs	r2, #8
 800b9e0:	4013      	ands	r3, r2
 800b9e2:	2b08      	cmp	r3, #8
 800b9e4:	d11d      	bne.n	800ba22 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	2209      	movs	r2, #9
 800b9ec:	4252      	negs	r2, r2
 800b9ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2204      	movs	r2, #4
 800b9f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	69db      	ldr	r3, [r3, #28]
 800b9fc:	2203      	movs	r2, #3
 800b9fe:	4013      	ands	r3, r2
 800ba00:	d004      	beq.n	800ba0c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	0018      	movs	r0, r3
 800ba06:	f7fb fb31 	bl	800706c <HAL_TIM_IC_CaptureCallback>
 800ba0a:	e007      	b.n	800ba1c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	0018      	movs	r0, r3
 800ba10:	f000 fa2a 	bl	800be68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	0018      	movs	r0, r3
 800ba18:	f000 fa2e 	bl	800be78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	691b      	ldr	r3, [r3, #16]
 800ba28:	2210      	movs	r2, #16
 800ba2a:	4013      	ands	r3, r2
 800ba2c:	2b10      	cmp	r3, #16
 800ba2e:	d125      	bne.n	800ba7c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	68db      	ldr	r3, [r3, #12]
 800ba36:	2210      	movs	r2, #16
 800ba38:	4013      	ands	r3, r2
 800ba3a:	2b10      	cmp	r3, #16
 800ba3c:	d11e      	bne.n	800ba7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	2211      	movs	r2, #17
 800ba44:	4252      	negs	r2, r2
 800ba46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2208      	movs	r2, #8
 800ba4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	69da      	ldr	r2, [r3, #28]
 800ba54:	23c0      	movs	r3, #192	; 0xc0
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	4013      	ands	r3, r2
 800ba5a:	d004      	beq.n	800ba66 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	0018      	movs	r0, r3
 800ba60:	f7fb fb04 	bl	800706c <HAL_TIM_IC_CaptureCallback>
 800ba64:	e007      	b.n	800ba76 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	0018      	movs	r0, r3
 800ba6a:	f000 f9fd 	bl	800be68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	0018      	movs	r0, r3
 800ba72:	f000 fa01 	bl	800be78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	691b      	ldr	r3, [r3, #16]
 800ba82:	2201      	movs	r2, #1
 800ba84:	4013      	ands	r3, r2
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d10f      	bne.n	800baaa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	68db      	ldr	r3, [r3, #12]
 800ba90:	2201      	movs	r2, #1
 800ba92:	4013      	ands	r3, r2
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	d108      	bne.n	800baaa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	2202      	movs	r2, #2
 800ba9e:	4252      	negs	r2, r2
 800baa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	0018      	movs	r0, r3
 800baa6:	f7f8 ff5f 	bl	8004968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	691b      	ldr	r3, [r3, #16]
 800bab0:	2280      	movs	r2, #128	; 0x80
 800bab2:	4013      	ands	r3, r2
 800bab4:	2b80      	cmp	r3, #128	; 0x80
 800bab6:	d10f      	bne.n	800bad8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	68db      	ldr	r3, [r3, #12]
 800babe:	2280      	movs	r2, #128	; 0x80
 800bac0:	4013      	ands	r3, r2
 800bac2:	2b80      	cmp	r3, #128	; 0x80
 800bac4:	d108      	bne.n	800bad8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	2281      	movs	r2, #129	; 0x81
 800bacc:	4252      	negs	r2, r2
 800bace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	0018      	movs	r0, r3
 800bad4:	f000 fca6 	bl	800c424 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	691a      	ldr	r2, [r3, #16]
 800bade:	2380      	movs	r3, #128	; 0x80
 800bae0:	005b      	lsls	r3, r3, #1
 800bae2:	401a      	ands	r2, r3
 800bae4:	2380      	movs	r3, #128	; 0x80
 800bae6:	005b      	lsls	r3, r3, #1
 800bae8:	429a      	cmp	r2, r3
 800baea:	d10e      	bne.n	800bb0a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	68db      	ldr	r3, [r3, #12]
 800baf2:	2280      	movs	r2, #128	; 0x80
 800baf4:	4013      	ands	r3, r2
 800baf6:	2b80      	cmp	r3, #128	; 0x80
 800baf8:	d107      	bne.n	800bb0a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	4a1c      	ldr	r2, [pc, #112]	; (800bb70 <HAL_TIM_IRQHandler+0x260>)
 800bb00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	0018      	movs	r0, r3
 800bb06:	f000 fc95 	bl	800c434 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	691b      	ldr	r3, [r3, #16]
 800bb10:	2240      	movs	r2, #64	; 0x40
 800bb12:	4013      	ands	r3, r2
 800bb14:	2b40      	cmp	r3, #64	; 0x40
 800bb16:	d10f      	bne.n	800bb38 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	68db      	ldr	r3, [r3, #12]
 800bb1e:	2240      	movs	r2, #64	; 0x40
 800bb20:	4013      	ands	r3, r2
 800bb22:	2b40      	cmp	r3, #64	; 0x40
 800bb24:	d108      	bne.n	800bb38 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	2241      	movs	r2, #65	; 0x41
 800bb2c:	4252      	negs	r2, r2
 800bb2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	0018      	movs	r0, r3
 800bb34:	f000 f9a8 	bl	800be88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	691b      	ldr	r3, [r3, #16]
 800bb3e:	2220      	movs	r2, #32
 800bb40:	4013      	ands	r3, r2
 800bb42:	2b20      	cmp	r3, #32
 800bb44:	d10f      	bne.n	800bb66 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	68db      	ldr	r3, [r3, #12]
 800bb4c:	2220      	movs	r2, #32
 800bb4e:	4013      	ands	r3, r2
 800bb50:	2b20      	cmp	r3, #32
 800bb52:	d108      	bne.n	800bb66 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	2221      	movs	r2, #33	; 0x21
 800bb5a:	4252      	negs	r2, r2
 800bb5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	0018      	movs	r0, r3
 800bb62:	f000 fc57 	bl	800c414 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bb66:	46c0      	nop			; (mov r8, r8)
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	b002      	add	sp, #8
 800bb6c:	bd80      	pop	{r7, pc}
 800bb6e:	46c0      	nop			; (mov r8, r8)
 800bb70:	fffffeff 	.word	0xfffffeff

0800bb74 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b086      	sub	sp, #24
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	60f8      	str	r0, [r7, #12]
 800bb7c:	60b9      	str	r1, [r7, #8]
 800bb7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bb80:	2317      	movs	r3, #23
 800bb82:	18fb      	adds	r3, r7, r3
 800bb84:	2200      	movs	r2, #0
 800bb86:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	223c      	movs	r2, #60	; 0x3c
 800bb8c:	5c9b      	ldrb	r3, [r3, r2]
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d101      	bne.n	800bb96 <HAL_TIM_IC_ConfigChannel+0x22>
 800bb92:	2302      	movs	r3, #2
 800bb94:	e08c      	b.n	800bcb0 <HAL_TIM_IC_ConfigChannel+0x13c>
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	223c      	movs	r2, #60	; 0x3c
 800bb9a:	2101      	movs	r1, #1
 800bb9c:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d11b      	bne.n	800bbdc <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6818      	ldr	r0, [r3, #0]
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	6819      	ldr	r1, [r3, #0]
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	685a      	ldr	r2, [r3, #4]
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	68db      	ldr	r3, [r3, #12]
 800bbb4:	f000 f9e6 	bl	800bf84 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	699a      	ldr	r2, [r3, #24]
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	210c      	movs	r1, #12
 800bbc4:	438a      	bics	r2, r1
 800bbc6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	6999      	ldr	r1, [r3, #24]
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	689a      	ldr	r2, [r3, #8]
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	430a      	orrs	r2, r1
 800bbd8:	619a      	str	r2, [r3, #24]
 800bbda:	e062      	b.n	800bca2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2b04      	cmp	r3, #4
 800bbe0:	d11c      	bne.n	800bc1c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	6818      	ldr	r0, [r3, #0]
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	6819      	ldr	r1, [r3, #0]
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	685a      	ldr	r2, [r3, #4]
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	68db      	ldr	r3, [r3, #12]
 800bbf2:	f000 fa4d 	bl	800c090 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	699a      	ldr	r2, [r3, #24]
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	492d      	ldr	r1, [pc, #180]	; (800bcb8 <HAL_TIM_IC_ConfigChannel+0x144>)
 800bc02:	400a      	ands	r2, r1
 800bc04:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	6999      	ldr	r1, [r3, #24]
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	689b      	ldr	r3, [r3, #8]
 800bc10:	021a      	lsls	r2, r3, #8
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	430a      	orrs	r2, r1
 800bc18:	619a      	str	r2, [r3, #24]
 800bc1a:	e042      	b.n	800bca2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2b08      	cmp	r3, #8
 800bc20:	d11b      	bne.n	800bc5a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	6818      	ldr	r0, [r3, #0]
 800bc26:	68bb      	ldr	r3, [r7, #8]
 800bc28:	6819      	ldr	r1, [r3, #0]
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	685a      	ldr	r2, [r3, #4]
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	68db      	ldr	r3, [r3, #12]
 800bc32:	f000 faa1 	bl	800c178 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	69da      	ldr	r2, [r3, #28]
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	210c      	movs	r1, #12
 800bc42:	438a      	bics	r2, r1
 800bc44:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	69d9      	ldr	r1, [r3, #28]
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	689a      	ldr	r2, [r3, #8]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	430a      	orrs	r2, r1
 800bc56:	61da      	str	r2, [r3, #28]
 800bc58:	e023      	b.n	800bca2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2b0c      	cmp	r3, #12
 800bc5e:	d11c      	bne.n	800bc9a <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	6818      	ldr	r0, [r3, #0]
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	6819      	ldr	r1, [r3, #0]
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	685a      	ldr	r2, [r3, #4]
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	68db      	ldr	r3, [r3, #12]
 800bc70:	f000 fac2 	bl	800c1f8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	69da      	ldr	r2, [r3, #28]
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	490e      	ldr	r1, [pc, #56]	; (800bcb8 <HAL_TIM_IC_ConfigChannel+0x144>)
 800bc80:	400a      	ands	r2, r1
 800bc82:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	69d9      	ldr	r1, [r3, #28]
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	689b      	ldr	r3, [r3, #8]
 800bc8e:	021a      	lsls	r2, r3, #8
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	430a      	orrs	r2, r1
 800bc96:	61da      	str	r2, [r3, #28]
 800bc98:	e003      	b.n	800bca2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800bc9a:	2317      	movs	r3, #23
 800bc9c:	18fb      	adds	r3, r7, r3
 800bc9e:	2201      	movs	r2, #1
 800bca0:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	223c      	movs	r2, #60	; 0x3c
 800bca6:	2100      	movs	r1, #0
 800bca8:	5499      	strb	r1, [r3, r2]

  return status;
 800bcaa:	2317      	movs	r3, #23
 800bcac:	18fb      	adds	r3, r7, r3
 800bcae:	781b      	ldrb	r3, [r3, #0]
}
 800bcb0:	0018      	movs	r0, r3
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	b006      	add	sp, #24
 800bcb6:	bd80      	pop	{r7, pc}
 800bcb8:	fffff3ff 	.word	0xfffff3ff

0800bcbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b084      	sub	sp, #16
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
 800bcc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bcc6:	230f      	movs	r3, #15
 800bcc8:	18fb      	adds	r3, r7, r3
 800bcca:	2200      	movs	r2, #0
 800bccc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	223c      	movs	r2, #60	; 0x3c
 800bcd2:	5c9b      	ldrb	r3, [r3, r2]
 800bcd4:	2b01      	cmp	r3, #1
 800bcd6:	d101      	bne.n	800bcdc <HAL_TIM_ConfigClockSource+0x20>
 800bcd8:	2302      	movs	r3, #2
 800bcda:	e0bc      	b.n	800be56 <HAL_TIM_ConfigClockSource+0x19a>
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	223c      	movs	r2, #60	; 0x3c
 800bce0:	2101      	movs	r1, #1
 800bce2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	223d      	movs	r2, #61	; 0x3d
 800bce8:	2102      	movs	r1, #2
 800bcea:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	689b      	ldr	r3, [r3, #8]
 800bcf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bcf4:	68bb      	ldr	r3, [r7, #8]
 800bcf6:	4a5a      	ldr	r2, [pc, #360]	; (800be60 <HAL_TIM_ConfigClockSource+0x1a4>)
 800bcf8:	4013      	ands	r3, r2
 800bcfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	4a59      	ldr	r2, [pc, #356]	; (800be64 <HAL_TIM_ConfigClockSource+0x1a8>)
 800bd00:	4013      	ands	r3, r2
 800bd02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	68ba      	ldr	r2, [r7, #8]
 800bd0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	2280      	movs	r2, #128	; 0x80
 800bd12:	0192      	lsls	r2, r2, #6
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d040      	beq.n	800bd9a <HAL_TIM_ConfigClockSource+0xde>
 800bd18:	2280      	movs	r2, #128	; 0x80
 800bd1a:	0192      	lsls	r2, r2, #6
 800bd1c:	4293      	cmp	r3, r2
 800bd1e:	d900      	bls.n	800bd22 <HAL_TIM_ConfigClockSource+0x66>
 800bd20:	e088      	b.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
 800bd22:	2280      	movs	r2, #128	; 0x80
 800bd24:	0152      	lsls	r2, r2, #5
 800bd26:	4293      	cmp	r3, r2
 800bd28:	d100      	bne.n	800bd2c <HAL_TIM_ConfigClockSource+0x70>
 800bd2a:	e088      	b.n	800be3e <HAL_TIM_ConfigClockSource+0x182>
 800bd2c:	2280      	movs	r2, #128	; 0x80
 800bd2e:	0152      	lsls	r2, r2, #5
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d900      	bls.n	800bd36 <HAL_TIM_ConfigClockSource+0x7a>
 800bd34:	e07e      	b.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
 800bd36:	2b70      	cmp	r3, #112	; 0x70
 800bd38:	d018      	beq.n	800bd6c <HAL_TIM_ConfigClockSource+0xb0>
 800bd3a:	d900      	bls.n	800bd3e <HAL_TIM_ConfigClockSource+0x82>
 800bd3c:	e07a      	b.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
 800bd3e:	2b60      	cmp	r3, #96	; 0x60
 800bd40:	d04f      	beq.n	800bde2 <HAL_TIM_ConfigClockSource+0x126>
 800bd42:	d900      	bls.n	800bd46 <HAL_TIM_ConfigClockSource+0x8a>
 800bd44:	e076      	b.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
 800bd46:	2b50      	cmp	r3, #80	; 0x50
 800bd48:	d03b      	beq.n	800bdc2 <HAL_TIM_ConfigClockSource+0x106>
 800bd4a:	d900      	bls.n	800bd4e <HAL_TIM_ConfigClockSource+0x92>
 800bd4c:	e072      	b.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
 800bd4e:	2b40      	cmp	r3, #64	; 0x40
 800bd50:	d057      	beq.n	800be02 <HAL_TIM_ConfigClockSource+0x146>
 800bd52:	d900      	bls.n	800bd56 <HAL_TIM_ConfigClockSource+0x9a>
 800bd54:	e06e      	b.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
 800bd56:	2b30      	cmp	r3, #48	; 0x30
 800bd58:	d063      	beq.n	800be22 <HAL_TIM_ConfigClockSource+0x166>
 800bd5a:	d86b      	bhi.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
 800bd5c:	2b20      	cmp	r3, #32
 800bd5e:	d060      	beq.n	800be22 <HAL_TIM_ConfigClockSource+0x166>
 800bd60:	d868      	bhi.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d05d      	beq.n	800be22 <HAL_TIM_ConfigClockSource+0x166>
 800bd66:	2b10      	cmp	r3, #16
 800bd68:	d05b      	beq.n	800be22 <HAL_TIM_ConfigClockSource+0x166>
 800bd6a:	e063      	b.n	800be34 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6818      	ldr	r0, [r3, #0]
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	6899      	ldr	r1, [r3, #8]
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	685a      	ldr	r2, [r3, #4]
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	68db      	ldr	r3, [r3, #12]
 800bd7c:	f000 fa9e 	bl	800c2bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	689b      	ldr	r3, [r3, #8]
 800bd86:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	2277      	movs	r2, #119	; 0x77
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	68ba      	ldr	r2, [r7, #8]
 800bd96:	609a      	str	r2, [r3, #8]
      break;
 800bd98:	e052      	b.n	800be40 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6818      	ldr	r0, [r3, #0]
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	6899      	ldr	r1, [r3, #8]
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	685a      	ldr	r2, [r3, #4]
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	68db      	ldr	r3, [r3, #12]
 800bdaa:	f000 fa87 	bl	800c2bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	689a      	ldr	r2, [r3, #8]
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	2180      	movs	r1, #128	; 0x80
 800bdba:	01c9      	lsls	r1, r1, #7
 800bdbc:	430a      	orrs	r2, r1
 800bdbe:	609a      	str	r2, [r3, #8]
      break;
 800bdc0:	e03e      	b.n	800be40 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6818      	ldr	r0, [r3, #0]
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	6859      	ldr	r1, [r3, #4]
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	68db      	ldr	r3, [r3, #12]
 800bdce:	001a      	movs	r2, r3
 800bdd0:	f000 f930 	bl	800c034 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	2150      	movs	r1, #80	; 0x50
 800bdda:	0018      	movs	r0, r3
 800bddc:	f000 fa52 	bl	800c284 <TIM_ITRx_SetConfig>
      break;
 800bde0:	e02e      	b.n	800be40 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	6818      	ldr	r0, [r3, #0]
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	6859      	ldr	r1, [r3, #4]
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	68db      	ldr	r3, [r3, #12]
 800bdee:	001a      	movs	r2, r3
 800bdf0:	f000 f990 	bl	800c114 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	2160      	movs	r1, #96	; 0x60
 800bdfa:	0018      	movs	r0, r3
 800bdfc:	f000 fa42 	bl	800c284 <TIM_ITRx_SetConfig>
      break;
 800be00:	e01e      	b.n	800be40 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6818      	ldr	r0, [r3, #0]
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	6859      	ldr	r1, [r3, #4]
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	68db      	ldr	r3, [r3, #12]
 800be0e:	001a      	movs	r2, r3
 800be10:	f000 f910 	bl	800c034 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	2140      	movs	r1, #64	; 0x40
 800be1a:	0018      	movs	r0, r3
 800be1c:	f000 fa32 	bl	800c284 <TIM_ITRx_SetConfig>
      break;
 800be20:	e00e      	b.n	800be40 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681a      	ldr	r2, [r3, #0]
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	0019      	movs	r1, r3
 800be2c:	0010      	movs	r0, r2
 800be2e:	f000 fa29 	bl	800c284 <TIM_ITRx_SetConfig>
      break;
 800be32:	e005      	b.n	800be40 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800be34:	230f      	movs	r3, #15
 800be36:	18fb      	adds	r3, r7, r3
 800be38:	2201      	movs	r2, #1
 800be3a:	701a      	strb	r2, [r3, #0]
      break;
 800be3c:	e000      	b.n	800be40 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800be3e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	223d      	movs	r2, #61	; 0x3d
 800be44:	2101      	movs	r1, #1
 800be46:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	223c      	movs	r2, #60	; 0x3c
 800be4c:	2100      	movs	r1, #0
 800be4e:	5499      	strb	r1, [r3, r2]

  return status;
 800be50:	230f      	movs	r3, #15
 800be52:	18fb      	adds	r3, r7, r3
 800be54:	781b      	ldrb	r3, [r3, #0]
}
 800be56:	0018      	movs	r0, r3
 800be58:	46bd      	mov	sp, r7
 800be5a:	b004      	add	sp, #16
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	46c0      	nop			; (mov r8, r8)
 800be60:	ffceff88 	.word	0xffceff88
 800be64:	ffff00ff 	.word	0xffff00ff

0800be68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b082      	sub	sp, #8
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800be70:	46c0      	nop			; (mov r8, r8)
 800be72:	46bd      	mov	sp, r7
 800be74:	b002      	add	sp, #8
 800be76:	bd80      	pop	{r7, pc}

0800be78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b082      	sub	sp, #8
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800be80:	46c0      	nop			; (mov r8, r8)
 800be82:	46bd      	mov	sp, r7
 800be84:	b002      	add	sp, #8
 800be86:	bd80      	pop	{r7, pc}

0800be88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b082      	sub	sp, #8
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800be90:	46c0      	nop			; (mov r8, r8)
 800be92:	46bd      	mov	sp, r7
 800be94:	b002      	add	sp, #8
 800be96:	bd80      	pop	{r7, pc}

0800be98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b084      	sub	sp, #16
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
 800bea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	4a2f      	ldr	r2, [pc, #188]	; (800bf68 <TIM_Base_SetConfig+0xd0>)
 800beac:	4293      	cmp	r3, r2
 800beae:	d003      	beq.n	800beb8 <TIM_Base_SetConfig+0x20>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	4a2e      	ldr	r2, [pc, #184]	; (800bf6c <TIM_Base_SetConfig+0xd4>)
 800beb4:	4293      	cmp	r3, r2
 800beb6:	d108      	bne.n	800beca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	2270      	movs	r2, #112	; 0x70
 800bebc:	4393      	bics	r3, r2
 800bebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	685b      	ldr	r3, [r3, #4]
 800bec4:	68fa      	ldr	r2, [r7, #12]
 800bec6:	4313      	orrs	r3, r2
 800bec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	4a26      	ldr	r2, [pc, #152]	; (800bf68 <TIM_Base_SetConfig+0xd0>)
 800bece:	4293      	cmp	r3, r2
 800bed0:	d013      	beq.n	800befa <TIM_Base_SetConfig+0x62>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	4a25      	ldr	r2, [pc, #148]	; (800bf6c <TIM_Base_SetConfig+0xd4>)
 800bed6:	4293      	cmp	r3, r2
 800bed8:	d00f      	beq.n	800befa <TIM_Base_SetConfig+0x62>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	4a24      	ldr	r2, [pc, #144]	; (800bf70 <TIM_Base_SetConfig+0xd8>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d00b      	beq.n	800befa <TIM_Base_SetConfig+0x62>
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	4a23      	ldr	r2, [pc, #140]	; (800bf74 <TIM_Base_SetConfig+0xdc>)
 800bee6:	4293      	cmp	r3, r2
 800bee8:	d007      	beq.n	800befa <TIM_Base_SetConfig+0x62>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	4a22      	ldr	r2, [pc, #136]	; (800bf78 <TIM_Base_SetConfig+0xe0>)
 800beee:	4293      	cmp	r3, r2
 800bef0:	d003      	beq.n	800befa <TIM_Base_SetConfig+0x62>
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	4a21      	ldr	r2, [pc, #132]	; (800bf7c <TIM_Base_SetConfig+0xe4>)
 800bef6:	4293      	cmp	r3, r2
 800bef8:	d108      	bne.n	800bf0c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	4a20      	ldr	r2, [pc, #128]	; (800bf80 <TIM_Base_SetConfig+0xe8>)
 800befe:	4013      	ands	r3, r2
 800bf00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	68db      	ldr	r3, [r3, #12]
 800bf06:	68fa      	ldr	r2, [r7, #12]
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2280      	movs	r2, #128	; 0x80
 800bf10:	4393      	bics	r3, r2
 800bf12:	001a      	movs	r2, r3
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	695b      	ldr	r3, [r3, #20]
 800bf18:	4313      	orrs	r3, r2
 800bf1a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	68fa      	ldr	r2, [r7, #12]
 800bf20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	689a      	ldr	r2, [r3, #8]
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	681a      	ldr	r2, [r3, #0]
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	4a0c      	ldr	r2, [pc, #48]	; (800bf68 <TIM_Base_SetConfig+0xd0>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d00b      	beq.n	800bf52 <TIM_Base_SetConfig+0xba>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	4a0d      	ldr	r2, [pc, #52]	; (800bf74 <TIM_Base_SetConfig+0xdc>)
 800bf3e:	4293      	cmp	r3, r2
 800bf40:	d007      	beq.n	800bf52 <TIM_Base_SetConfig+0xba>
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	4a0c      	ldr	r2, [pc, #48]	; (800bf78 <TIM_Base_SetConfig+0xe0>)
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d003      	beq.n	800bf52 <TIM_Base_SetConfig+0xba>
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	4a0b      	ldr	r2, [pc, #44]	; (800bf7c <TIM_Base_SetConfig+0xe4>)
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	d103      	bne.n	800bf5a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	691a      	ldr	r2, [r3, #16]
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2201      	movs	r2, #1
 800bf5e:	615a      	str	r2, [r3, #20]
}
 800bf60:	46c0      	nop			; (mov r8, r8)
 800bf62:	46bd      	mov	sp, r7
 800bf64:	b004      	add	sp, #16
 800bf66:	bd80      	pop	{r7, pc}
 800bf68:	40012c00 	.word	0x40012c00
 800bf6c:	40000400 	.word	0x40000400
 800bf70:	40002000 	.word	0x40002000
 800bf74:	40014000 	.word	0x40014000
 800bf78:	40014400 	.word	0x40014400
 800bf7c:	40014800 	.word	0x40014800
 800bf80:	fffffcff 	.word	0xfffffcff

0800bf84 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b086      	sub	sp, #24
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	60f8      	str	r0, [r7, #12]
 800bf8c:	60b9      	str	r1, [r7, #8]
 800bf8e:	607a      	str	r2, [r7, #4]
 800bf90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	6a1b      	ldr	r3, [r3, #32]
 800bf96:	2201      	movs	r2, #1
 800bf98:	4393      	bics	r3, r2
 800bf9a:	001a      	movs	r2, r3
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	699b      	ldr	r3, [r3, #24]
 800bfa4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	6a1b      	ldr	r3, [r3, #32]
 800bfaa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	4a1e      	ldr	r2, [pc, #120]	; (800c028 <TIM_TI1_SetConfig+0xa4>)
 800bfb0:	4293      	cmp	r3, r2
 800bfb2:	d007      	beq.n	800bfc4 <TIM_TI1_SetConfig+0x40>
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	4a1d      	ldr	r2, [pc, #116]	; (800c02c <TIM_TI1_SetConfig+0xa8>)
 800bfb8:	4293      	cmp	r3, r2
 800bfba:	d003      	beq.n	800bfc4 <TIM_TI1_SetConfig+0x40>
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	4a1c      	ldr	r2, [pc, #112]	; (800c030 <TIM_TI1_SetConfig+0xac>)
 800bfc0:	4293      	cmp	r3, r2
 800bfc2:	d101      	bne.n	800bfc8 <TIM_TI1_SetConfig+0x44>
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	e000      	b.n	800bfca <TIM_TI1_SetConfig+0x46>
 800bfc8:	2300      	movs	r3, #0
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d008      	beq.n	800bfe0 <TIM_TI1_SetConfig+0x5c>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	2203      	movs	r2, #3
 800bfd2:	4393      	bics	r3, r2
 800bfd4:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800bfd6:	697a      	ldr	r2, [r7, #20]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	4313      	orrs	r3, r2
 800bfdc:	617b      	str	r3, [r7, #20]
 800bfde:	e003      	b.n	800bfe8 <TIM_TI1_SetConfig+0x64>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	4313      	orrs	r3, r2
 800bfe6:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	22f0      	movs	r2, #240	; 0xf0
 800bfec:	4393      	bics	r3, r2
 800bfee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	011b      	lsls	r3, r3, #4
 800bff4:	22ff      	movs	r2, #255	; 0xff
 800bff6:	4013      	ands	r3, r2
 800bff8:	697a      	ldr	r2, [r7, #20]
 800bffa:	4313      	orrs	r3, r2
 800bffc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	220a      	movs	r2, #10
 800c002:	4393      	bics	r3, r2
 800c004:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	220a      	movs	r2, #10
 800c00a:	4013      	ands	r3, r2
 800c00c:	693a      	ldr	r2, [r7, #16]
 800c00e:	4313      	orrs	r3, r2
 800c010:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	697a      	ldr	r2, [r7, #20]
 800c016:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	693a      	ldr	r2, [r7, #16]
 800c01c:	621a      	str	r2, [r3, #32]
}
 800c01e:	46c0      	nop			; (mov r8, r8)
 800c020:	46bd      	mov	sp, r7
 800c022:	b006      	add	sp, #24
 800c024:	bd80      	pop	{r7, pc}
 800c026:	46c0      	nop			; (mov r8, r8)
 800c028:	40012c00 	.word	0x40012c00
 800c02c:	40000400 	.word	0x40000400
 800c030:	40014000 	.word	0x40014000

0800c034 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b086      	sub	sp, #24
 800c038:	af00      	add	r7, sp, #0
 800c03a:	60f8      	str	r0, [r7, #12]
 800c03c:	60b9      	str	r1, [r7, #8]
 800c03e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	6a1b      	ldr	r3, [r3, #32]
 800c044:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	6a1b      	ldr	r3, [r3, #32]
 800c04a:	2201      	movs	r2, #1
 800c04c:	4393      	bics	r3, r2
 800c04e:	001a      	movs	r2, r3
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	699b      	ldr	r3, [r3, #24]
 800c058:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c05a:	693b      	ldr	r3, [r7, #16]
 800c05c:	22f0      	movs	r2, #240	; 0xf0
 800c05e:	4393      	bics	r3, r2
 800c060:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	011b      	lsls	r3, r3, #4
 800c066:	693a      	ldr	r2, [r7, #16]
 800c068:	4313      	orrs	r3, r2
 800c06a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	220a      	movs	r2, #10
 800c070:	4393      	bics	r3, r2
 800c072:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c074:	697a      	ldr	r2, [r7, #20]
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	4313      	orrs	r3, r2
 800c07a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	693a      	ldr	r2, [r7, #16]
 800c080:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	697a      	ldr	r2, [r7, #20]
 800c086:	621a      	str	r2, [r3, #32]
}
 800c088:	46c0      	nop			; (mov r8, r8)
 800c08a:	46bd      	mov	sp, r7
 800c08c:	b006      	add	sp, #24
 800c08e:	bd80      	pop	{r7, pc}

0800c090 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b086      	sub	sp, #24
 800c094:	af00      	add	r7, sp, #0
 800c096:	60f8      	str	r0, [r7, #12]
 800c098:	60b9      	str	r1, [r7, #8]
 800c09a:	607a      	str	r2, [r7, #4]
 800c09c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	6a1b      	ldr	r3, [r3, #32]
 800c0a2:	2210      	movs	r2, #16
 800c0a4:	4393      	bics	r3, r2
 800c0a6:	001a      	movs	r2, r3
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	699b      	ldr	r3, [r3, #24]
 800c0b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	6a1b      	ldr	r3, [r3, #32]
 800c0b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	4a14      	ldr	r2, [pc, #80]	; (800c10c <TIM_TI2_SetConfig+0x7c>)
 800c0bc:	4013      	ands	r3, r2
 800c0be:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	021b      	lsls	r3, r3, #8
 800c0c4:	697a      	ldr	r2, [r7, #20]
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	4a10      	ldr	r2, [pc, #64]	; (800c110 <TIM_TI2_SetConfig+0x80>)
 800c0ce:	4013      	ands	r3, r2
 800c0d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	031b      	lsls	r3, r3, #12
 800c0d6:	041b      	lsls	r3, r3, #16
 800c0d8:	0c1b      	lsrs	r3, r3, #16
 800c0da:	697a      	ldr	r2, [r7, #20]
 800c0dc:	4313      	orrs	r3, r2
 800c0de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	22a0      	movs	r2, #160	; 0xa0
 800c0e4:	4393      	bics	r3, r2
 800c0e6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	011b      	lsls	r3, r3, #4
 800c0ec:	22a0      	movs	r2, #160	; 0xa0
 800c0ee:	4013      	ands	r3, r2
 800c0f0:	693a      	ldr	r2, [r7, #16]
 800c0f2:	4313      	orrs	r3, r2
 800c0f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	697a      	ldr	r2, [r7, #20]
 800c0fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	693a      	ldr	r2, [r7, #16]
 800c100:	621a      	str	r2, [r3, #32]
}
 800c102:	46c0      	nop			; (mov r8, r8)
 800c104:	46bd      	mov	sp, r7
 800c106:	b006      	add	sp, #24
 800c108:	bd80      	pop	{r7, pc}
 800c10a:	46c0      	nop			; (mov r8, r8)
 800c10c:	fffffcff 	.word	0xfffffcff
 800c110:	ffff0fff 	.word	0xffff0fff

0800c114 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b086      	sub	sp, #24
 800c118:	af00      	add	r7, sp, #0
 800c11a:	60f8      	str	r0, [r7, #12]
 800c11c:	60b9      	str	r1, [r7, #8]
 800c11e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	6a1b      	ldr	r3, [r3, #32]
 800c124:	2210      	movs	r2, #16
 800c126:	4393      	bics	r3, r2
 800c128:	001a      	movs	r2, r3
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	699b      	ldr	r3, [r3, #24]
 800c132:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	6a1b      	ldr	r3, [r3, #32]
 800c138:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c13a:	697b      	ldr	r3, [r7, #20]
 800c13c:	4a0d      	ldr	r2, [pc, #52]	; (800c174 <TIM_TI2_ConfigInputStage+0x60>)
 800c13e:	4013      	ands	r3, r2
 800c140:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	031b      	lsls	r3, r3, #12
 800c146:	697a      	ldr	r2, [r7, #20]
 800c148:	4313      	orrs	r3, r2
 800c14a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	22a0      	movs	r2, #160	; 0xa0
 800c150:	4393      	bics	r3, r2
 800c152:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	011b      	lsls	r3, r3, #4
 800c158:	693a      	ldr	r2, [r7, #16]
 800c15a:	4313      	orrs	r3, r2
 800c15c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	697a      	ldr	r2, [r7, #20]
 800c162:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	693a      	ldr	r2, [r7, #16]
 800c168:	621a      	str	r2, [r3, #32]
}
 800c16a:	46c0      	nop			; (mov r8, r8)
 800c16c:	46bd      	mov	sp, r7
 800c16e:	b006      	add	sp, #24
 800c170:	bd80      	pop	{r7, pc}
 800c172:	46c0      	nop			; (mov r8, r8)
 800c174:	ffff0fff 	.word	0xffff0fff

0800c178 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b086      	sub	sp, #24
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	60f8      	str	r0, [r7, #12]
 800c180:	60b9      	str	r1, [r7, #8]
 800c182:	607a      	str	r2, [r7, #4]
 800c184:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	6a1b      	ldr	r3, [r3, #32]
 800c18a:	4a19      	ldr	r2, [pc, #100]	; (800c1f0 <TIM_TI3_SetConfig+0x78>)
 800c18c:	401a      	ands	r2, r3
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	69db      	ldr	r3, [r3, #28]
 800c196:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	6a1b      	ldr	r3, [r3, #32]
 800c19c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	2203      	movs	r2, #3
 800c1a2:	4393      	bics	r3, r2
 800c1a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800c1a6:	697a      	ldr	r2, [r7, #20]
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	4313      	orrs	r3, r2
 800c1ac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	22f0      	movs	r2, #240	; 0xf0
 800c1b2:	4393      	bics	r3, r2
 800c1b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	011b      	lsls	r3, r3, #4
 800c1ba:	22ff      	movs	r2, #255	; 0xff
 800c1bc:	4013      	ands	r3, r2
 800c1be:	697a      	ldr	r2, [r7, #20]
 800c1c0:	4313      	orrs	r3, r2
 800c1c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800c1c4:	693b      	ldr	r3, [r7, #16]
 800c1c6:	4a0b      	ldr	r2, [pc, #44]	; (800c1f4 <TIM_TI3_SetConfig+0x7c>)
 800c1c8:	4013      	ands	r3, r2
 800c1ca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800c1cc:	68bb      	ldr	r3, [r7, #8]
 800c1ce:	021a      	lsls	r2, r3, #8
 800c1d0:	23a0      	movs	r3, #160	; 0xa0
 800c1d2:	011b      	lsls	r3, r3, #4
 800c1d4:	4013      	ands	r3, r2
 800c1d6:	693a      	ldr	r2, [r7, #16]
 800c1d8:	4313      	orrs	r3, r2
 800c1da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	697a      	ldr	r2, [r7, #20]
 800c1e0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	693a      	ldr	r2, [r7, #16]
 800c1e6:	621a      	str	r2, [r3, #32]
}
 800c1e8:	46c0      	nop			; (mov r8, r8)
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	b006      	add	sp, #24
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	fffffeff 	.word	0xfffffeff
 800c1f4:	fffff5ff 	.word	0xfffff5ff

0800c1f8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b086      	sub	sp, #24
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	60f8      	str	r0, [r7, #12]
 800c200:	60b9      	str	r1, [r7, #8]
 800c202:	607a      	str	r2, [r7, #4]
 800c204:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	6a1b      	ldr	r3, [r3, #32]
 800c20a:	4a1a      	ldr	r2, [pc, #104]	; (800c274 <TIM_TI4_SetConfig+0x7c>)
 800c20c:	401a      	ands	r2, r3
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	69db      	ldr	r3, [r3, #28]
 800c216:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	6a1b      	ldr	r3, [r3, #32]
 800c21c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800c21e:	697b      	ldr	r3, [r7, #20]
 800c220:	4a15      	ldr	r2, [pc, #84]	; (800c278 <TIM_TI4_SetConfig+0x80>)
 800c222:	4013      	ands	r3, r2
 800c224:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	021b      	lsls	r3, r3, #8
 800c22a:	697a      	ldr	r2, [r7, #20]
 800c22c:	4313      	orrs	r3, r2
 800c22e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800c230:	697b      	ldr	r3, [r7, #20]
 800c232:	4a12      	ldr	r2, [pc, #72]	; (800c27c <TIM_TI4_SetConfig+0x84>)
 800c234:	4013      	ands	r3, r2
 800c236:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	031b      	lsls	r3, r3, #12
 800c23c:	041b      	lsls	r3, r3, #16
 800c23e:	0c1b      	lsrs	r3, r3, #16
 800c240:	697a      	ldr	r2, [r7, #20]
 800c242:	4313      	orrs	r3, r2
 800c244:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	4a0d      	ldr	r2, [pc, #52]	; (800c280 <TIM_TI4_SetConfig+0x88>)
 800c24a:	4013      	ands	r3, r2
 800c24c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800c24e:	68bb      	ldr	r3, [r7, #8]
 800c250:	031a      	lsls	r2, r3, #12
 800c252:	23a0      	movs	r3, #160	; 0xa0
 800c254:	021b      	lsls	r3, r3, #8
 800c256:	4013      	ands	r3, r2
 800c258:	693a      	ldr	r2, [r7, #16]
 800c25a:	4313      	orrs	r3, r2
 800c25c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	697a      	ldr	r2, [r7, #20]
 800c262:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	693a      	ldr	r2, [r7, #16]
 800c268:	621a      	str	r2, [r3, #32]
}
 800c26a:	46c0      	nop			; (mov r8, r8)
 800c26c:	46bd      	mov	sp, r7
 800c26e:	b006      	add	sp, #24
 800c270:	bd80      	pop	{r7, pc}
 800c272:	46c0      	nop			; (mov r8, r8)
 800c274:	ffffefff 	.word	0xffffefff
 800c278:	fffffcff 	.word	0xfffffcff
 800c27c:	ffff0fff 	.word	0xffff0fff
 800c280:	ffff5fff 	.word	0xffff5fff

0800c284 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b084      	sub	sp, #16
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
 800c28c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	689b      	ldr	r3, [r3, #8]
 800c292:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	4a08      	ldr	r2, [pc, #32]	; (800c2b8 <TIM_ITRx_SetConfig+0x34>)
 800c298:	4013      	ands	r3, r2
 800c29a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c29c:	683a      	ldr	r2, [r7, #0]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	2207      	movs	r2, #7
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	68fa      	ldr	r2, [r7, #12]
 800c2ac:	609a      	str	r2, [r3, #8]
}
 800c2ae:	46c0      	nop			; (mov r8, r8)
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	b004      	add	sp, #16
 800c2b4:	bd80      	pop	{r7, pc}
 800c2b6:	46c0      	nop			; (mov r8, r8)
 800c2b8:	ffcfff8f 	.word	0xffcfff8f

0800c2bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b086      	sub	sp, #24
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	60f8      	str	r0, [r7, #12]
 800c2c4:	60b9      	str	r1, [r7, #8]
 800c2c6:	607a      	str	r2, [r7, #4]
 800c2c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	689b      	ldr	r3, [r3, #8]
 800c2ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	4a09      	ldr	r2, [pc, #36]	; (800c2f8 <TIM_ETR_SetConfig+0x3c>)
 800c2d4:	4013      	ands	r3, r2
 800c2d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	021a      	lsls	r2, r3, #8
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	431a      	orrs	r2, r3
 800c2e0:	68bb      	ldr	r3, [r7, #8]
 800c2e2:	4313      	orrs	r3, r2
 800c2e4:	697a      	ldr	r2, [r7, #20]
 800c2e6:	4313      	orrs	r3, r2
 800c2e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	697a      	ldr	r2, [r7, #20]
 800c2ee:	609a      	str	r2, [r3, #8]
}
 800c2f0:	46c0      	nop			; (mov r8, r8)
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	b006      	add	sp, #24
 800c2f6:	bd80      	pop	{r7, pc}
 800c2f8:	ffff00ff 	.word	0xffff00ff

0800c2fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b086      	sub	sp, #24
 800c300:	af00      	add	r7, sp, #0
 800c302:	60f8      	str	r0, [r7, #12]
 800c304:	60b9      	str	r1, [r7, #8]
 800c306:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	221f      	movs	r2, #31
 800c30c:	4013      	ands	r3, r2
 800c30e:	2201      	movs	r2, #1
 800c310:	409a      	lsls	r2, r3
 800c312:	0013      	movs	r3, r2
 800c314:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	6a1b      	ldr	r3, [r3, #32]
 800c31a:	697a      	ldr	r2, [r7, #20]
 800c31c:	43d2      	mvns	r2, r2
 800c31e:	401a      	ands	r2, r3
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	6a1a      	ldr	r2, [r3, #32]
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	211f      	movs	r1, #31
 800c32c:	400b      	ands	r3, r1
 800c32e:	6879      	ldr	r1, [r7, #4]
 800c330:	4099      	lsls	r1, r3
 800c332:	000b      	movs	r3, r1
 800c334:	431a      	orrs	r2, r3
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	621a      	str	r2, [r3, #32]
}
 800c33a:	46c0      	nop			; (mov r8, r8)
 800c33c:	46bd      	mov	sp, r7
 800c33e:	b006      	add	sp, #24
 800c340:	bd80      	pop	{r7, pc}
	...

0800c344 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b084      	sub	sp, #16
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
 800c34c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	223c      	movs	r2, #60	; 0x3c
 800c352:	5c9b      	ldrb	r3, [r3, r2]
 800c354:	2b01      	cmp	r3, #1
 800c356:	d101      	bne.n	800c35c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c358:	2302      	movs	r3, #2
 800c35a:	e04f      	b.n	800c3fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	223c      	movs	r2, #60	; 0x3c
 800c360:	2101      	movs	r1, #1
 800c362:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	223d      	movs	r2, #61	; 0x3d
 800c368:	2102      	movs	r1, #2
 800c36a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	685b      	ldr	r3, [r3, #4]
 800c372:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	689b      	ldr	r3, [r3, #8]
 800c37a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	4a20      	ldr	r2, [pc, #128]	; (800c404 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800c382:	4293      	cmp	r3, r2
 800c384:	d108      	bne.n	800c398 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	4a1f      	ldr	r2, [pc, #124]	; (800c408 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800c38a:	4013      	ands	r3, r2
 800c38c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	685b      	ldr	r3, [r3, #4]
 800c392:	68fa      	ldr	r2, [r7, #12]
 800c394:	4313      	orrs	r3, r2
 800c396:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	2270      	movs	r2, #112	; 0x70
 800c39c:	4393      	bics	r3, r2
 800c39e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	68fa      	ldr	r2, [r7, #12]
 800c3a6:	4313      	orrs	r3, r2
 800c3a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	68fa      	ldr	r2, [r7, #12]
 800c3b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	4a13      	ldr	r2, [pc, #76]	; (800c404 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d009      	beq.n	800c3d0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	4a12      	ldr	r2, [pc, #72]	; (800c40c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800c3c2:	4293      	cmp	r3, r2
 800c3c4:	d004      	beq.n	800c3d0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	4a11      	ldr	r2, [pc, #68]	; (800c410 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d10c      	bne.n	800c3ea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c3d0:	68bb      	ldr	r3, [r7, #8]
 800c3d2:	2280      	movs	r2, #128	; 0x80
 800c3d4:	4393      	bics	r3, r2
 800c3d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	689b      	ldr	r3, [r3, #8]
 800c3dc:	68ba      	ldr	r2, [r7, #8]
 800c3de:	4313      	orrs	r3, r2
 800c3e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	68ba      	ldr	r2, [r7, #8]
 800c3e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	223d      	movs	r2, #61	; 0x3d
 800c3ee:	2101      	movs	r1, #1
 800c3f0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	223c      	movs	r2, #60	; 0x3c
 800c3f6:	2100      	movs	r1, #0
 800c3f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c3fa:	2300      	movs	r3, #0
}
 800c3fc:	0018      	movs	r0, r3
 800c3fe:	46bd      	mov	sp, r7
 800c400:	b004      	add	sp, #16
 800c402:	bd80      	pop	{r7, pc}
 800c404:	40012c00 	.word	0x40012c00
 800c408:	ff0fffff 	.word	0xff0fffff
 800c40c:	40000400 	.word	0x40000400
 800c410:	40014000 	.word	0x40014000

0800c414 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b082      	sub	sp, #8
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c41c:	46c0      	nop			; (mov r8, r8)
 800c41e:	46bd      	mov	sp, r7
 800c420:	b002      	add	sp, #8
 800c422:	bd80      	pop	{r7, pc}

0800c424 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b082      	sub	sp, #8
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c42c:	46c0      	nop			; (mov r8, r8)
 800c42e:	46bd      	mov	sp, r7
 800c430:	b002      	add	sp, #8
 800c432:	bd80      	pop	{r7, pc}

0800c434 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b082      	sub	sp, #8
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c43c:	46c0      	nop			; (mov r8, r8)
 800c43e:	46bd      	mov	sp, r7
 800c440:	b002      	add	sp, #8
 800c442:	bd80      	pop	{r7, pc}

0800c444 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b082      	sub	sp, #8
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d101      	bne.n	800c456 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c452:	2301      	movs	r3, #1
 800c454:	e046      	b.n	800c4e4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2288      	movs	r2, #136	; 0x88
 800c45a:	589b      	ldr	r3, [r3, r2]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d107      	bne.n	800c470 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2284      	movs	r2, #132	; 0x84
 800c464:	2100      	movs	r1, #0
 800c466:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	0018      	movs	r0, r3
 800c46c:	f7fb fd7a 	bl	8007f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2288      	movs	r2, #136	; 0x88
 800c474:	2124      	movs	r1, #36	; 0x24
 800c476:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	681a      	ldr	r2, [r3, #0]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	2101      	movs	r1, #1
 800c484:	438a      	bics	r2, r1
 800c486:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	0018      	movs	r0, r3
 800c48c:	f000 fc5e 	bl	800cd4c <UART_SetConfig>
 800c490:	0003      	movs	r3, r0
 800c492:	2b01      	cmp	r3, #1
 800c494:	d101      	bne.n	800c49a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800c496:	2301      	movs	r3, #1
 800c498:	e024      	b.n	800c4e4 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d003      	beq.n	800c4aa <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	0018      	movs	r0, r3
 800c4a6:	f000 fdf5 	bl	800d094 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	685a      	ldr	r2, [r3, #4]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	490d      	ldr	r1, [pc, #52]	; (800c4ec <HAL_UART_Init+0xa8>)
 800c4b6:	400a      	ands	r2, r1
 800c4b8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	689a      	ldr	r2, [r3, #8]
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	212a      	movs	r1, #42	; 0x2a
 800c4c6:	438a      	bics	r2, r1
 800c4c8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	681a      	ldr	r2, [r3, #0]
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	2101      	movs	r1, #1
 800c4d6:	430a      	orrs	r2, r1
 800c4d8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	0018      	movs	r0, r3
 800c4de:	f000 fe8d 	bl	800d1fc <UART_CheckIdleState>
 800c4e2:	0003      	movs	r3, r0
}
 800c4e4:	0018      	movs	r0, r3
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	b002      	add	sp, #8
 800c4ea:	bd80      	pop	{r7, pc}
 800c4ec:	ffffb7ff 	.word	0xffffb7ff

0800c4f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b08a      	sub	sp, #40	; 0x28
 800c4f4:	af02      	add	r7, sp, #8
 800c4f6:	60f8      	str	r0, [r7, #12]
 800c4f8:	60b9      	str	r1, [r7, #8]
 800c4fa:	603b      	str	r3, [r7, #0]
 800c4fc:	1dbb      	adds	r3, r7, #6
 800c4fe:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2288      	movs	r2, #136	; 0x88
 800c504:	589b      	ldr	r3, [r3, r2]
 800c506:	2b20      	cmp	r3, #32
 800c508:	d000      	beq.n	800c50c <HAL_UART_Transmit+0x1c>
 800c50a:	e088      	b.n	800c61e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d003      	beq.n	800c51a <HAL_UART_Transmit+0x2a>
 800c512:	1dbb      	adds	r3, r7, #6
 800c514:	881b      	ldrh	r3, [r3, #0]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d101      	bne.n	800c51e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800c51a:	2301      	movs	r3, #1
 800c51c:	e080      	b.n	800c620 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	689a      	ldr	r2, [r3, #8]
 800c522:	2380      	movs	r3, #128	; 0x80
 800c524:	015b      	lsls	r3, r3, #5
 800c526:	429a      	cmp	r2, r3
 800c528:	d109      	bne.n	800c53e <HAL_UART_Transmit+0x4e>
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	691b      	ldr	r3, [r3, #16]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d105      	bne.n	800c53e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	2201      	movs	r2, #1
 800c536:	4013      	ands	r3, r2
 800c538:	d001      	beq.n	800c53e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800c53a:	2301      	movs	r3, #1
 800c53c:	e070      	b.n	800c620 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	2290      	movs	r2, #144	; 0x90
 800c542:	2100      	movs	r1, #0
 800c544:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	2288      	movs	r2, #136	; 0x88
 800c54a:	2121      	movs	r1, #33	; 0x21
 800c54c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c54e:	f7fc fd87 	bl	8009060 <HAL_GetTick>
 800c552:	0003      	movs	r3, r0
 800c554:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	1dba      	adds	r2, r7, #6
 800c55a:	2154      	movs	r1, #84	; 0x54
 800c55c:	8812      	ldrh	r2, [r2, #0]
 800c55e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	1dba      	adds	r2, r7, #6
 800c564:	2156      	movs	r1, #86	; 0x56
 800c566:	8812      	ldrh	r2, [r2, #0]
 800c568:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	689a      	ldr	r2, [r3, #8]
 800c56e:	2380      	movs	r3, #128	; 0x80
 800c570:	015b      	lsls	r3, r3, #5
 800c572:	429a      	cmp	r2, r3
 800c574:	d108      	bne.n	800c588 <HAL_UART_Transmit+0x98>
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	691b      	ldr	r3, [r3, #16]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d104      	bne.n	800c588 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800c57e:	2300      	movs	r3, #0
 800c580:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	61bb      	str	r3, [r7, #24]
 800c586:	e003      	b.n	800c590 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c58c:	2300      	movs	r3, #0
 800c58e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c590:	e02c      	b.n	800c5ec <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c592:	697a      	ldr	r2, [r7, #20]
 800c594:	68f8      	ldr	r0, [r7, #12]
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	9300      	str	r3, [sp, #0]
 800c59a:	0013      	movs	r3, r2
 800c59c:	2200      	movs	r2, #0
 800c59e:	2180      	movs	r1, #128	; 0x80
 800c5a0:	f000 fe7a 	bl	800d298 <UART_WaitOnFlagUntilTimeout>
 800c5a4:	1e03      	subs	r3, r0, #0
 800c5a6:	d001      	beq.n	800c5ac <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 800c5a8:	2303      	movs	r3, #3
 800c5aa:	e039      	b.n	800c620 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 800c5ac:	69fb      	ldr	r3, [r7, #28]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d10b      	bne.n	800c5ca <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c5b2:	69bb      	ldr	r3, [r7, #24]
 800c5b4:	881b      	ldrh	r3, [r3, #0]
 800c5b6:	001a      	movs	r2, r3
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	05d2      	lsls	r2, r2, #23
 800c5be:	0dd2      	lsrs	r2, r2, #23
 800c5c0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c5c2:	69bb      	ldr	r3, [r7, #24]
 800c5c4:	3302      	adds	r3, #2
 800c5c6:	61bb      	str	r3, [r7, #24]
 800c5c8:	e007      	b.n	800c5da <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c5ca:	69fb      	ldr	r3, [r7, #28]
 800c5cc:	781a      	ldrb	r2, [r3, #0]
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c5d4:	69fb      	ldr	r3, [r7, #28]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	2256      	movs	r2, #86	; 0x56
 800c5de:	5a9b      	ldrh	r3, [r3, r2]
 800c5e0:	b29b      	uxth	r3, r3
 800c5e2:	3b01      	subs	r3, #1
 800c5e4:	b299      	uxth	r1, r3
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	2256      	movs	r2, #86	; 0x56
 800c5ea:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	2256      	movs	r2, #86	; 0x56
 800c5f0:	5a9b      	ldrh	r3, [r3, r2]
 800c5f2:	b29b      	uxth	r3, r3
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d1cc      	bne.n	800c592 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c5f8:	697a      	ldr	r2, [r7, #20]
 800c5fa:	68f8      	ldr	r0, [r7, #12]
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	9300      	str	r3, [sp, #0]
 800c600:	0013      	movs	r3, r2
 800c602:	2200      	movs	r2, #0
 800c604:	2140      	movs	r1, #64	; 0x40
 800c606:	f000 fe47 	bl	800d298 <UART_WaitOnFlagUntilTimeout>
 800c60a:	1e03      	subs	r3, r0, #0
 800c60c:	d001      	beq.n	800c612 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800c60e:	2303      	movs	r3, #3
 800c610:	e006      	b.n	800c620 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	2288      	movs	r2, #136	; 0x88
 800c616:	2120      	movs	r1, #32
 800c618:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800c61a:	2300      	movs	r3, #0
 800c61c:	e000      	b.n	800c620 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800c61e:	2302      	movs	r3, #2
  }
}
 800c620:	0018      	movs	r0, r3
 800c622:	46bd      	mov	sp, r7
 800c624:	b008      	add	sp, #32
 800c626:	bd80      	pop	{r7, pc}

0800c628 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b088      	sub	sp, #32
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	60f8      	str	r0, [r7, #12]
 800c630:	60b9      	str	r1, [r7, #8]
 800c632:	1dbb      	adds	r3, r7, #6
 800c634:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	228c      	movs	r2, #140	; 0x8c
 800c63a:	589b      	ldr	r3, [r3, r2]
 800c63c:	2b20      	cmp	r3, #32
 800c63e:	d145      	bne.n	800c6cc <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d003      	beq.n	800c64e <HAL_UART_Receive_IT+0x26>
 800c646:	1dbb      	adds	r3, r7, #6
 800c648:	881b      	ldrh	r3, [r3, #0]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d101      	bne.n	800c652 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800c64e:	2301      	movs	r3, #1
 800c650:	e03d      	b.n	800c6ce <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	689a      	ldr	r2, [r3, #8]
 800c656:	2380      	movs	r3, #128	; 0x80
 800c658:	015b      	lsls	r3, r3, #5
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d109      	bne.n	800c672 <HAL_UART_Receive_IT+0x4a>
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	691b      	ldr	r3, [r3, #16]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d105      	bne.n	800c672 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	2201      	movs	r2, #1
 800c66a:	4013      	ands	r3, r2
 800c66c:	d001      	beq.n	800c672 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800c66e:	2301      	movs	r3, #1
 800c670:	e02d      	b.n	800c6ce <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2200      	movs	r2, #0
 800c676:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	685a      	ldr	r2, [r3, #4]
 800c67e:	2380      	movs	r3, #128	; 0x80
 800c680:	041b      	lsls	r3, r3, #16
 800c682:	4013      	ands	r3, r2
 800c684:	d019      	beq.n	800c6ba <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c686:	f3ef 8310 	mrs	r3, PRIMASK
 800c68a:	613b      	str	r3, [r7, #16]
  return(result);
 800c68c:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c68e:	61fb      	str	r3, [r7, #28]
 800c690:	2301      	movs	r3, #1
 800c692:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	f383 8810 	msr	PRIMASK, r3
}
 800c69a:	46c0      	nop			; (mov r8, r8)
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	681a      	ldr	r2, [r3, #0]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	2180      	movs	r1, #128	; 0x80
 800c6a8:	04c9      	lsls	r1, r1, #19
 800c6aa:	430a      	orrs	r2, r1
 800c6ac:	601a      	str	r2, [r3, #0]
 800c6ae:	69fb      	ldr	r3, [r7, #28]
 800c6b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c6b2:	69bb      	ldr	r3, [r7, #24]
 800c6b4:	f383 8810 	msr	PRIMASK, r3
}
 800c6b8:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c6ba:	1dbb      	adds	r3, r7, #6
 800c6bc:	881a      	ldrh	r2, [r3, #0]
 800c6be:	68b9      	ldr	r1, [r7, #8]
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	0018      	movs	r0, r3
 800c6c4:	f000 feb0 	bl	800d428 <UART_Start_Receive_IT>
 800c6c8:	0003      	movs	r3, r0
 800c6ca:	e000      	b.n	800c6ce <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800c6cc:	2302      	movs	r3, #2
  }
}
 800c6ce:	0018      	movs	r0, r3
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	b008      	add	sp, #32
 800c6d4:	bd80      	pop	{r7, pc}
	...

0800c6d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c6d8:	b5b0      	push	{r4, r5, r7, lr}
 800c6da:	b0aa      	sub	sp, #168	; 0xa8
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	69db      	ldr	r3, [r3, #28]
 800c6e6:	22a4      	movs	r2, #164	; 0xa4
 800c6e8:	18b9      	adds	r1, r7, r2
 800c6ea:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	20a0      	movs	r0, #160	; 0xa0
 800c6f4:	1839      	adds	r1, r7, r0
 800c6f6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	689b      	ldr	r3, [r3, #8]
 800c6fe:	249c      	movs	r4, #156	; 0x9c
 800c700:	1939      	adds	r1, r7, r4
 800c702:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c704:	0011      	movs	r1, r2
 800c706:	18bb      	adds	r3, r7, r2
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4aa2      	ldr	r2, [pc, #648]	; (800c994 <HAL_UART_IRQHandler+0x2bc>)
 800c70c:	4013      	ands	r3, r2
 800c70e:	2298      	movs	r2, #152	; 0x98
 800c710:	18bd      	adds	r5, r7, r2
 800c712:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800c714:	18bb      	adds	r3, r7, r2
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d11a      	bne.n	800c752 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c71c:	187b      	adds	r3, r7, r1
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	2220      	movs	r2, #32
 800c722:	4013      	ands	r3, r2
 800c724:	d015      	beq.n	800c752 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c726:	183b      	adds	r3, r7, r0
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	2220      	movs	r2, #32
 800c72c:	4013      	ands	r3, r2
 800c72e:	d105      	bne.n	800c73c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c730:	193b      	adds	r3, r7, r4
 800c732:	681a      	ldr	r2, [r3, #0]
 800c734:	2380      	movs	r3, #128	; 0x80
 800c736:	055b      	lsls	r3, r3, #21
 800c738:	4013      	ands	r3, r2
 800c73a:	d00a      	beq.n	800c752 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c740:	2b00      	cmp	r3, #0
 800c742:	d100      	bne.n	800c746 <HAL_UART_IRQHandler+0x6e>
 800c744:	e2dc      	b.n	800cd00 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c74a:	687a      	ldr	r2, [r7, #4]
 800c74c:	0010      	movs	r0, r2
 800c74e:	4798      	blx	r3
      }
      return;
 800c750:	e2d6      	b.n	800cd00 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c752:	2398      	movs	r3, #152	; 0x98
 800c754:	18fb      	adds	r3, r7, r3
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d100      	bne.n	800c75e <HAL_UART_IRQHandler+0x86>
 800c75c:	e122      	b.n	800c9a4 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c75e:	239c      	movs	r3, #156	; 0x9c
 800c760:	18fb      	adds	r3, r7, r3
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	4a8c      	ldr	r2, [pc, #560]	; (800c998 <HAL_UART_IRQHandler+0x2c0>)
 800c766:	4013      	ands	r3, r2
 800c768:	d106      	bne.n	800c778 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c76a:	23a0      	movs	r3, #160	; 0xa0
 800c76c:	18fb      	adds	r3, r7, r3
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	4a8a      	ldr	r2, [pc, #552]	; (800c99c <HAL_UART_IRQHandler+0x2c4>)
 800c772:	4013      	ands	r3, r2
 800c774:	d100      	bne.n	800c778 <HAL_UART_IRQHandler+0xa0>
 800c776:	e115      	b.n	800c9a4 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c778:	23a4      	movs	r3, #164	; 0xa4
 800c77a:	18fb      	adds	r3, r7, r3
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	2201      	movs	r2, #1
 800c780:	4013      	ands	r3, r2
 800c782:	d012      	beq.n	800c7aa <HAL_UART_IRQHandler+0xd2>
 800c784:	23a0      	movs	r3, #160	; 0xa0
 800c786:	18fb      	adds	r3, r7, r3
 800c788:	681a      	ldr	r2, [r3, #0]
 800c78a:	2380      	movs	r3, #128	; 0x80
 800c78c:	005b      	lsls	r3, r3, #1
 800c78e:	4013      	ands	r3, r2
 800c790:	d00b      	beq.n	800c7aa <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	2201      	movs	r2, #1
 800c798:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	2290      	movs	r2, #144	; 0x90
 800c79e:	589b      	ldr	r3, [r3, r2]
 800c7a0:	2201      	movs	r2, #1
 800c7a2:	431a      	orrs	r2, r3
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2190      	movs	r1, #144	; 0x90
 800c7a8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7aa:	23a4      	movs	r3, #164	; 0xa4
 800c7ac:	18fb      	adds	r3, r7, r3
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	2202      	movs	r2, #2
 800c7b2:	4013      	ands	r3, r2
 800c7b4:	d011      	beq.n	800c7da <HAL_UART_IRQHandler+0x102>
 800c7b6:	239c      	movs	r3, #156	; 0x9c
 800c7b8:	18fb      	adds	r3, r7, r3
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	2201      	movs	r2, #1
 800c7be:	4013      	ands	r3, r2
 800c7c0:	d00b      	beq.n	800c7da <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	2202      	movs	r2, #2
 800c7c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2290      	movs	r2, #144	; 0x90
 800c7ce:	589b      	ldr	r3, [r3, r2]
 800c7d0:	2204      	movs	r2, #4
 800c7d2:	431a      	orrs	r2, r3
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	2190      	movs	r1, #144	; 0x90
 800c7d8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7da:	23a4      	movs	r3, #164	; 0xa4
 800c7dc:	18fb      	adds	r3, r7, r3
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	2204      	movs	r2, #4
 800c7e2:	4013      	ands	r3, r2
 800c7e4:	d011      	beq.n	800c80a <HAL_UART_IRQHandler+0x132>
 800c7e6:	239c      	movs	r3, #156	; 0x9c
 800c7e8:	18fb      	adds	r3, r7, r3
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	4013      	ands	r3, r2
 800c7f0:	d00b      	beq.n	800c80a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	2204      	movs	r2, #4
 800c7f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2290      	movs	r2, #144	; 0x90
 800c7fe:	589b      	ldr	r3, [r3, r2]
 800c800:	2202      	movs	r2, #2
 800c802:	431a      	orrs	r2, r3
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2190      	movs	r1, #144	; 0x90
 800c808:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c80a:	23a4      	movs	r3, #164	; 0xa4
 800c80c:	18fb      	adds	r3, r7, r3
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	2208      	movs	r2, #8
 800c812:	4013      	ands	r3, r2
 800c814:	d017      	beq.n	800c846 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c816:	23a0      	movs	r3, #160	; 0xa0
 800c818:	18fb      	adds	r3, r7, r3
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	2220      	movs	r2, #32
 800c81e:	4013      	ands	r3, r2
 800c820:	d105      	bne.n	800c82e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c822:	239c      	movs	r3, #156	; 0x9c
 800c824:	18fb      	adds	r3, r7, r3
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	4a5b      	ldr	r2, [pc, #364]	; (800c998 <HAL_UART_IRQHandler+0x2c0>)
 800c82a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c82c:	d00b      	beq.n	800c846 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2208      	movs	r2, #8
 800c834:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	2290      	movs	r2, #144	; 0x90
 800c83a:	589b      	ldr	r3, [r3, r2]
 800c83c:	2208      	movs	r2, #8
 800c83e:	431a      	orrs	r2, r3
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2190      	movs	r1, #144	; 0x90
 800c844:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c846:	23a4      	movs	r3, #164	; 0xa4
 800c848:	18fb      	adds	r3, r7, r3
 800c84a:	681a      	ldr	r2, [r3, #0]
 800c84c:	2380      	movs	r3, #128	; 0x80
 800c84e:	011b      	lsls	r3, r3, #4
 800c850:	4013      	ands	r3, r2
 800c852:	d013      	beq.n	800c87c <HAL_UART_IRQHandler+0x1a4>
 800c854:	23a0      	movs	r3, #160	; 0xa0
 800c856:	18fb      	adds	r3, r7, r3
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	2380      	movs	r3, #128	; 0x80
 800c85c:	04db      	lsls	r3, r3, #19
 800c85e:	4013      	ands	r3, r2
 800c860:	d00c      	beq.n	800c87c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	2280      	movs	r2, #128	; 0x80
 800c868:	0112      	lsls	r2, r2, #4
 800c86a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	2290      	movs	r2, #144	; 0x90
 800c870:	589b      	ldr	r3, [r3, r2]
 800c872:	2220      	movs	r2, #32
 800c874:	431a      	orrs	r2, r3
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2190      	movs	r1, #144	; 0x90
 800c87a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2290      	movs	r2, #144	; 0x90
 800c880:	589b      	ldr	r3, [r3, r2]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d100      	bne.n	800c888 <HAL_UART_IRQHandler+0x1b0>
 800c886:	e23d      	b.n	800cd04 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c888:	23a4      	movs	r3, #164	; 0xa4
 800c88a:	18fb      	adds	r3, r7, r3
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	2220      	movs	r2, #32
 800c890:	4013      	ands	r3, r2
 800c892:	d015      	beq.n	800c8c0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c894:	23a0      	movs	r3, #160	; 0xa0
 800c896:	18fb      	adds	r3, r7, r3
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	2220      	movs	r2, #32
 800c89c:	4013      	ands	r3, r2
 800c89e:	d106      	bne.n	800c8ae <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c8a0:	239c      	movs	r3, #156	; 0x9c
 800c8a2:	18fb      	adds	r3, r7, r3
 800c8a4:	681a      	ldr	r2, [r3, #0]
 800c8a6:	2380      	movs	r3, #128	; 0x80
 800c8a8:	055b      	lsls	r3, r3, #21
 800c8aa:	4013      	ands	r3, r2
 800c8ac:	d008      	beq.n	800c8c0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d004      	beq.n	800c8c0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c8ba:	687a      	ldr	r2, [r7, #4]
 800c8bc:	0010      	movs	r0, r2
 800c8be:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2290      	movs	r2, #144	; 0x90
 800c8c4:	589b      	ldr	r3, [r3, r2]
 800c8c6:	2194      	movs	r1, #148	; 0x94
 800c8c8:	187a      	adds	r2, r7, r1
 800c8ca:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	689b      	ldr	r3, [r3, #8]
 800c8d2:	2240      	movs	r2, #64	; 0x40
 800c8d4:	4013      	ands	r3, r2
 800c8d6:	2b40      	cmp	r3, #64	; 0x40
 800c8d8:	d004      	beq.n	800c8e4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c8da:	187b      	adds	r3, r7, r1
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	2228      	movs	r2, #40	; 0x28
 800c8e0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c8e2:	d04c      	beq.n	800c97e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	0018      	movs	r0, r3
 800c8e8:	f000 fec2 	bl	800d670 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	689b      	ldr	r3, [r3, #8]
 800c8f2:	2240      	movs	r2, #64	; 0x40
 800c8f4:	4013      	ands	r3, r2
 800c8f6:	2b40      	cmp	r3, #64	; 0x40
 800c8f8:	d13c      	bne.n	800c974 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c8fa:	f3ef 8310 	mrs	r3, PRIMASK
 800c8fe:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800c900:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c902:	2090      	movs	r0, #144	; 0x90
 800c904:	183a      	adds	r2, r7, r0
 800c906:	6013      	str	r3, [r2, #0]
 800c908:	2301      	movs	r3, #1
 800c90a:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c90c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c90e:	f383 8810 	msr	PRIMASK, r3
}
 800c912:	46c0      	nop			; (mov r8, r8)
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	689a      	ldr	r2, [r3, #8]
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2140      	movs	r1, #64	; 0x40
 800c920:	438a      	bics	r2, r1
 800c922:	609a      	str	r2, [r3, #8]
 800c924:	183b      	adds	r3, r7, r0
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c92a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c92c:	f383 8810 	msr	PRIMASK, r3
}
 800c930:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2280      	movs	r2, #128	; 0x80
 800c936:	589b      	ldr	r3, [r3, r2]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d016      	beq.n	800c96a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	2280      	movs	r2, #128	; 0x80
 800c940:	589b      	ldr	r3, [r3, r2]
 800c942:	4a17      	ldr	r2, [pc, #92]	; (800c9a0 <HAL_UART_IRQHandler+0x2c8>)
 800c944:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2280      	movs	r2, #128	; 0x80
 800c94a:	589b      	ldr	r3, [r3, r2]
 800c94c:	0018      	movs	r0, r3
 800c94e:	f7fc fcf5 	bl	800933c <HAL_DMA_Abort_IT>
 800c952:	1e03      	subs	r3, r0, #0
 800c954:	d01c      	beq.n	800c990 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2280      	movs	r2, #128	; 0x80
 800c95a:	589b      	ldr	r3, [r3, r2]
 800c95c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c95e:	687a      	ldr	r2, [r7, #4]
 800c960:	2180      	movs	r1, #128	; 0x80
 800c962:	5852      	ldr	r2, [r2, r1]
 800c964:	0010      	movs	r0, r2
 800c966:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c968:	e012      	b.n	800c990 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	0018      	movs	r0, r3
 800c96e:	f7f7 fee7 	bl	8004740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c972:	e00d      	b.n	800c990 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	0018      	movs	r0, r3
 800c978:	f7f7 fee2 	bl	8004740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c97c:	e008      	b.n	800c990 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	0018      	movs	r0, r3
 800c982:	f7f7 fedd 	bl	8004740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2290      	movs	r2, #144	; 0x90
 800c98a:	2100      	movs	r1, #0
 800c98c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800c98e:	e1b9      	b.n	800cd04 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c990:	46c0      	nop			; (mov r8, r8)
    return;
 800c992:	e1b7      	b.n	800cd04 <HAL_UART_IRQHandler+0x62c>
 800c994:	0000080f 	.word	0x0000080f
 800c998:	10000001 	.word	0x10000001
 800c99c:	04000120 	.word	0x04000120
 800c9a0:	0800d73d 	.word	0x0800d73d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	d000      	beq.n	800c9ae <HAL_UART_IRQHandler+0x2d6>
 800c9ac:	e13e      	b.n	800cc2c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c9ae:	23a4      	movs	r3, #164	; 0xa4
 800c9b0:	18fb      	adds	r3, r7, r3
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	2210      	movs	r2, #16
 800c9b6:	4013      	ands	r3, r2
 800c9b8:	d100      	bne.n	800c9bc <HAL_UART_IRQHandler+0x2e4>
 800c9ba:	e137      	b.n	800cc2c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c9bc:	23a0      	movs	r3, #160	; 0xa0
 800c9be:	18fb      	adds	r3, r7, r3
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	2210      	movs	r2, #16
 800c9c4:	4013      	ands	r3, r2
 800c9c6:	d100      	bne.n	800c9ca <HAL_UART_IRQHandler+0x2f2>
 800c9c8:	e130      	b.n	800cc2c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	2210      	movs	r2, #16
 800c9d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	2240      	movs	r2, #64	; 0x40
 800c9da:	4013      	ands	r3, r2
 800c9dc:	2b40      	cmp	r3, #64	; 0x40
 800c9de:	d000      	beq.n	800c9e2 <HAL_UART_IRQHandler+0x30a>
 800c9e0:	e0a4      	b.n	800cb2c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2280      	movs	r2, #128	; 0x80
 800c9e6:	589b      	ldr	r3, [r3, r2]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	685a      	ldr	r2, [r3, #4]
 800c9ec:	217e      	movs	r1, #126	; 0x7e
 800c9ee:	187b      	adds	r3, r7, r1
 800c9f0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800c9f2:	187b      	adds	r3, r7, r1
 800c9f4:	881b      	ldrh	r3, [r3, #0]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d100      	bne.n	800c9fc <HAL_UART_IRQHandler+0x324>
 800c9fa:	e185      	b.n	800cd08 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	225c      	movs	r2, #92	; 0x5c
 800ca00:	5a9b      	ldrh	r3, [r3, r2]
 800ca02:	187a      	adds	r2, r7, r1
 800ca04:	8812      	ldrh	r2, [r2, #0]
 800ca06:	429a      	cmp	r2, r3
 800ca08:	d300      	bcc.n	800ca0c <HAL_UART_IRQHandler+0x334>
 800ca0a:	e17d      	b.n	800cd08 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	187a      	adds	r2, r7, r1
 800ca10:	215e      	movs	r1, #94	; 0x5e
 800ca12:	8812      	ldrh	r2, [r2, #0]
 800ca14:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2280      	movs	r2, #128	; 0x80
 800ca1a:	589b      	ldr	r3, [r3, r2]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	2220      	movs	r2, #32
 800ca22:	4013      	ands	r3, r2
 800ca24:	d170      	bne.n	800cb08 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca26:	f3ef 8310 	mrs	r3, PRIMASK
 800ca2a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800ca2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ca2e:	67bb      	str	r3, [r7, #120]	; 0x78
 800ca30:	2301      	movs	r3, #1
 800ca32:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca36:	f383 8810 	msr	PRIMASK, r3
}
 800ca3a:	46c0      	nop			; (mov r8, r8)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	681a      	ldr	r2, [r3, #0]
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	49b4      	ldr	r1, [pc, #720]	; (800cd18 <HAL_UART_IRQHandler+0x640>)
 800ca48:	400a      	ands	r2, r1
 800ca4a:	601a      	str	r2, [r3, #0]
 800ca4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ca4e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca52:	f383 8810 	msr	PRIMASK, r3
}
 800ca56:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca58:	f3ef 8310 	mrs	r3, PRIMASK
 800ca5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800ca5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca60:	677b      	str	r3, [r7, #116]	; 0x74
 800ca62:	2301      	movs	r3, #1
 800ca64:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ca68:	f383 8810 	msr	PRIMASK, r3
}
 800ca6c:	46c0      	nop			; (mov r8, r8)
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	689a      	ldr	r2, [r3, #8]
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	2101      	movs	r1, #1
 800ca7a:	438a      	bics	r2, r1
 800ca7c:	609a      	str	r2, [r3, #8]
 800ca7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ca80:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ca84:	f383 8810 	msr	PRIMASK, r3
}
 800ca88:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca8a:	f3ef 8310 	mrs	r3, PRIMASK
 800ca8e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800ca90:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ca92:	673b      	str	r3, [r7, #112]	; 0x70
 800ca94:	2301      	movs	r3, #1
 800ca96:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca9a:	f383 8810 	msr	PRIMASK, r3
}
 800ca9e:	46c0      	nop			; (mov r8, r8)
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	689a      	ldr	r2, [r3, #8]
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	2140      	movs	r1, #64	; 0x40
 800caac:	438a      	bics	r2, r1
 800caae:	609a      	str	r2, [r3, #8]
 800cab0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cab2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cab4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cab6:	f383 8810 	msr	PRIMASK, r3
}
 800caba:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	228c      	movs	r2, #140	; 0x8c
 800cac0:	2120      	movs	r1, #32
 800cac2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2200      	movs	r2, #0
 800cac8:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800caca:	f3ef 8310 	mrs	r3, PRIMASK
 800cace:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800cad0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cad2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cad4:	2301      	movs	r3, #1
 800cad6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cad8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cada:	f383 8810 	msr	PRIMASK, r3
}
 800cade:	46c0      	nop			; (mov r8, r8)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	681a      	ldr	r2, [r3, #0]
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	2110      	movs	r1, #16
 800caec:	438a      	bics	r2, r1
 800caee:	601a      	str	r2, [r3, #0]
 800caf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800caf2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800caf4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800caf6:	f383 8810 	msr	PRIMASK, r3
}
 800cafa:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2280      	movs	r2, #128	; 0x80
 800cb00:	589b      	ldr	r3, [r3, r2]
 800cb02:	0018      	movs	r0, r3
 800cb04:	f7fc fbb8 	bl	8009278 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2202      	movs	r2, #2
 800cb0c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	225c      	movs	r2, #92	; 0x5c
 800cb12:	5a9a      	ldrh	r2, [r3, r2]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	215e      	movs	r1, #94	; 0x5e
 800cb18:	5a5b      	ldrh	r3, [r3, r1]
 800cb1a:	b29b      	uxth	r3, r3
 800cb1c:	1ad3      	subs	r3, r2, r3
 800cb1e:	b29a      	uxth	r2, r3
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	0011      	movs	r1, r2
 800cb24:	0018      	movs	r0, r3
 800cb26:	f000 f905 	bl	800cd34 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cb2a:	e0ed      	b.n	800cd08 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	225c      	movs	r2, #92	; 0x5c
 800cb30:	5a99      	ldrh	r1, [r3, r2]
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	225e      	movs	r2, #94	; 0x5e
 800cb36:	5a9b      	ldrh	r3, [r3, r2]
 800cb38:	b29a      	uxth	r2, r3
 800cb3a:	208e      	movs	r0, #142	; 0x8e
 800cb3c:	183b      	adds	r3, r7, r0
 800cb3e:	1a8a      	subs	r2, r1, r2
 800cb40:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	225e      	movs	r2, #94	; 0x5e
 800cb46:	5a9b      	ldrh	r3, [r3, r2]
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d100      	bne.n	800cb50 <HAL_UART_IRQHandler+0x478>
 800cb4e:	e0dd      	b.n	800cd0c <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800cb50:	183b      	adds	r3, r7, r0
 800cb52:	881b      	ldrh	r3, [r3, #0]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d100      	bne.n	800cb5a <HAL_UART_IRQHandler+0x482>
 800cb58:	e0d8      	b.n	800cd0c <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb5a:	f3ef 8310 	mrs	r3, PRIMASK
 800cb5e:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb60:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb62:	2488      	movs	r4, #136	; 0x88
 800cb64:	193a      	adds	r2, r7, r4
 800cb66:	6013      	str	r3, [r2, #0]
 800cb68:	2301      	movs	r3, #1
 800cb6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	f383 8810 	msr	PRIMASK, r3
}
 800cb72:	46c0      	nop			; (mov r8, r8)
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	681a      	ldr	r2, [r3, #0]
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	4967      	ldr	r1, [pc, #412]	; (800cd1c <HAL_UART_IRQHandler+0x644>)
 800cb80:	400a      	ands	r2, r1
 800cb82:	601a      	str	r2, [r3, #0]
 800cb84:	193b      	adds	r3, r7, r4
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb8a:	697b      	ldr	r3, [r7, #20]
 800cb8c:	f383 8810 	msr	PRIMASK, r3
}
 800cb90:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb92:	f3ef 8310 	mrs	r3, PRIMASK
 800cb96:	61bb      	str	r3, [r7, #24]
  return(result);
 800cb98:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cb9a:	2484      	movs	r4, #132	; 0x84
 800cb9c:	193a      	adds	r2, r7, r4
 800cb9e:	6013      	str	r3, [r2, #0]
 800cba0:	2301      	movs	r3, #1
 800cba2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cba4:	69fb      	ldr	r3, [r7, #28]
 800cba6:	f383 8810 	msr	PRIMASK, r3
}
 800cbaa:	46c0      	nop			; (mov r8, r8)
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	689a      	ldr	r2, [r3, #8]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	495a      	ldr	r1, [pc, #360]	; (800cd20 <HAL_UART_IRQHandler+0x648>)
 800cbb8:	400a      	ands	r2, r1
 800cbba:	609a      	str	r2, [r3, #8]
 800cbbc:	193b      	adds	r3, r7, r4
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbc2:	6a3b      	ldr	r3, [r7, #32]
 800cbc4:	f383 8810 	msr	PRIMASK, r3
}
 800cbc8:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	228c      	movs	r2, #140	; 0x8c
 800cbce:	2120      	movs	r1, #32
 800cbd0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbde:	f3ef 8310 	mrs	r3, PRIMASK
 800cbe2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800cbe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbe6:	2480      	movs	r4, #128	; 0x80
 800cbe8:	193a      	adds	r2, r7, r4
 800cbea:	6013      	str	r3, [r2, #0]
 800cbec:	2301      	movs	r3, #1
 800cbee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbf2:	f383 8810 	msr	PRIMASK, r3
}
 800cbf6:	46c0      	nop			; (mov r8, r8)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	681a      	ldr	r2, [r3, #0]
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	2110      	movs	r1, #16
 800cc04:	438a      	bics	r2, r1
 800cc06:	601a      	str	r2, [r3, #0]
 800cc08:	193b      	adds	r3, r7, r4
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc10:	f383 8810 	msr	PRIMASK, r3
}
 800cc14:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	2202      	movs	r2, #2
 800cc1a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cc1c:	183b      	adds	r3, r7, r0
 800cc1e:	881a      	ldrh	r2, [r3, #0]
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	0011      	movs	r1, r2
 800cc24:	0018      	movs	r0, r3
 800cc26:	f000 f885 	bl	800cd34 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cc2a:	e06f      	b.n	800cd0c <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cc2c:	23a4      	movs	r3, #164	; 0xa4
 800cc2e:	18fb      	adds	r3, r7, r3
 800cc30:	681a      	ldr	r2, [r3, #0]
 800cc32:	2380      	movs	r3, #128	; 0x80
 800cc34:	035b      	lsls	r3, r3, #13
 800cc36:	4013      	ands	r3, r2
 800cc38:	d010      	beq.n	800cc5c <HAL_UART_IRQHandler+0x584>
 800cc3a:	239c      	movs	r3, #156	; 0x9c
 800cc3c:	18fb      	adds	r3, r7, r3
 800cc3e:	681a      	ldr	r2, [r3, #0]
 800cc40:	2380      	movs	r3, #128	; 0x80
 800cc42:	03db      	lsls	r3, r3, #15
 800cc44:	4013      	ands	r3, r2
 800cc46:	d009      	beq.n	800cc5c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	2280      	movs	r2, #128	; 0x80
 800cc4e:	0352      	lsls	r2, r2, #13
 800cc50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	0018      	movs	r0, r3
 800cc56:	f001 fa15 	bl	800e084 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc5a:	e05a      	b.n	800cd12 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cc5c:	23a4      	movs	r3, #164	; 0xa4
 800cc5e:	18fb      	adds	r3, r7, r3
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	2280      	movs	r2, #128	; 0x80
 800cc64:	4013      	ands	r3, r2
 800cc66:	d016      	beq.n	800cc96 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cc68:	23a0      	movs	r3, #160	; 0xa0
 800cc6a:	18fb      	adds	r3, r7, r3
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	2280      	movs	r2, #128	; 0x80
 800cc70:	4013      	ands	r3, r2
 800cc72:	d106      	bne.n	800cc82 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cc74:	239c      	movs	r3, #156	; 0x9c
 800cc76:	18fb      	adds	r3, r7, r3
 800cc78:	681a      	ldr	r2, [r3, #0]
 800cc7a:	2380      	movs	r3, #128	; 0x80
 800cc7c:	041b      	lsls	r3, r3, #16
 800cc7e:	4013      	ands	r3, r2
 800cc80:	d009      	beq.n	800cc96 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d042      	beq.n	800cd10 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cc8e:	687a      	ldr	r2, [r7, #4]
 800cc90:	0010      	movs	r0, r2
 800cc92:	4798      	blx	r3
    }
    return;
 800cc94:	e03c      	b.n	800cd10 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cc96:	23a4      	movs	r3, #164	; 0xa4
 800cc98:	18fb      	adds	r3, r7, r3
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	2240      	movs	r2, #64	; 0x40
 800cc9e:	4013      	ands	r3, r2
 800cca0:	d00a      	beq.n	800ccb8 <HAL_UART_IRQHandler+0x5e0>
 800cca2:	23a0      	movs	r3, #160	; 0xa0
 800cca4:	18fb      	adds	r3, r7, r3
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	2240      	movs	r2, #64	; 0x40
 800ccaa:	4013      	ands	r3, r2
 800ccac:	d004      	beq.n	800ccb8 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	0018      	movs	r0, r3
 800ccb2:	f000 fd5a 	bl	800d76a <UART_EndTransmit_IT>
    return;
 800ccb6:	e02c      	b.n	800cd12 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ccb8:	23a4      	movs	r3, #164	; 0xa4
 800ccba:	18fb      	adds	r3, r7, r3
 800ccbc:	681a      	ldr	r2, [r3, #0]
 800ccbe:	2380      	movs	r3, #128	; 0x80
 800ccc0:	041b      	lsls	r3, r3, #16
 800ccc2:	4013      	ands	r3, r2
 800ccc4:	d00b      	beq.n	800ccde <HAL_UART_IRQHandler+0x606>
 800ccc6:	23a0      	movs	r3, #160	; 0xa0
 800ccc8:	18fb      	adds	r3, r7, r3
 800ccca:	681a      	ldr	r2, [r3, #0]
 800cccc:	2380      	movs	r3, #128	; 0x80
 800ccce:	05db      	lsls	r3, r3, #23
 800ccd0:	4013      	ands	r3, r2
 800ccd2:	d004      	beq.n	800ccde <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	0018      	movs	r0, r3
 800ccd8:	f001 f9e4 	bl	800e0a4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccdc:	e019      	b.n	800cd12 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ccde:	23a4      	movs	r3, #164	; 0xa4
 800cce0:	18fb      	adds	r3, r7, r3
 800cce2:	681a      	ldr	r2, [r3, #0]
 800cce4:	2380      	movs	r3, #128	; 0x80
 800cce6:	045b      	lsls	r3, r3, #17
 800cce8:	4013      	ands	r3, r2
 800ccea:	d012      	beq.n	800cd12 <HAL_UART_IRQHandler+0x63a>
 800ccec:	23a0      	movs	r3, #160	; 0xa0
 800ccee:	18fb      	adds	r3, r7, r3
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	da0d      	bge.n	800cd12 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	0018      	movs	r0, r3
 800ccfa:	f001 f9cb 	bl	800e094 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccfe:	e008      	b.n	800cd12 <HAL_UART_IRQHandler+0x63a>
      return;
 800cd00:	46c0      	nop			; (mov r8, r8)
 800cd02:	e006      	b.n	800cd12 <HAL_UART_IRQHandler+0x63a>
    return;
 800cd04:	46c0      	nop			; (mov r8, r8)
 800cd06:	e004      	b.n	800cd12 <HAL_UART_IRQHandler+0x63a>
      return;
 800cd08:	46c0      	nop			; (mov r8, r8)
 800cd0a:	e002      	b.n	800cd12 <HAL_UART_IRQHandler+0x63a>
      return;
 800cd0c:	46c0      	nop			; (mov r8, r8)
 800cd0e:	e000      	b.n	800cd12 <HAL_UART_IRQHandler+0x63a>
    return;
 800cd10:	46c0      	nop			; (mov r8, r8)
  }
}
 800cd12:	46bd      	mov	sp, r7
 800cd14:	b02a      	add	sp, #168	; 0xa8
 800cd16:	bdb0      	pop	{r4, r5, r7, pc}
 800cd18:	fffffeff 	.word	0xfffffeff
 800cd1c:	fffffedf 	.word	0xfffffedf
 800cd20:	effffffe 	.word	0xeffffffe

0800cd24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b082      	sub	sp, #8
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cd2c:	46c0      	nop			; (mov r8, r8)
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	b002      	add	sp, #8
 800cd32:	bd80      	pop	{r7, pc}

0800cd34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b082      	sub	sp, #8
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
 800cd3c:	000a      	movs	r2, r1
 800cd3e:	1cbb      	adds	r3, r7, #2
 800cd40:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cd42:	46c0      	nop			; (mov r8, r8)
 800cd44:	46bd      	mov	sp, r7
 800cd46:	b002      	add	sp, #8
 800cd48:	bd80      	pop	{r7, pc}
	...

0800cd4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b088      	sub	sp, #32
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cd54:	231a      	movs	r3, #26
 800cd56:	18fb      	adds	r3, r7, r3
 800cd58:	2200      	movs	r2, #0
 800cd5a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	689a      	ldr	r2, [r3, #8]
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	691b      	ldr	r3, [r3, #16]
 800cd64:	431a      	orrs	r2, r3
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	695b      	ldr	r3, [r3, #20]
 800cd6a:	431a      	orrs	r2, r3
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	69db      	ldr	r3, [r3, #28]
 800cd70:	4313      	orrs	r3, r2
 800cd72:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	4abc      	ldr	r2, [pc, #752]	; (800d06c <UART_SetConfig+0x320>)
 800cd7c:	4013      	ands	r3, r2
 800cd7e:	0019      	movs	r1, r3
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	69fa      	ldr	r2, [r7, #28]
 800cd86:	430a      	orrs	r2, r1
 800cd88:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	685b      	ldr	r3, [r3, #4]
 800cd90:	4ab7      	ldr	r2, [pc, #732]	; (800d070 <UART_SetConfig+0x324>)
 800cd92:	4013      	ands	r3, r2
 800cd94:	0019      	movs	r1, r3
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	68da      	ldr	r2, [r3, #12]
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	430a      	orrs	r2, r1
 800cda0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	699b      	ldr	r3, [r3, #24]
 800cda6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	6a1b      	ldr	r3, [r3, #32]
 800cdac:	69fa      	ldr	r2, [r7, #28]
 800cdae:	4313      	orrs	r3, r2
 800cdb0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	689b      	ldr	r3, [r3, #8]
 800cdb8:	4aae      	ldr	r2, [pc, #696]	; (800d074 <UART_SetConfig+0x328>)
 800cdba:	4013      	ands	r3, r2
 800cdbc:	0019      	movs	r1, r3
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	69fa      	ldr	r2, [r7, #28]
 800cdc4:	430a      	orrs	r2, r1
 800cdc6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdce:	220f      	movs	r2, #15
 800cdd0:	4393      	bics	r3, r2
 800cdd2:	0019      	movs	r1, r3
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	430a      	orrs	r2, r1
 800cdde:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4aa4      	ldr	r2, [pc, #656]	; (800d078 <UART_SetConfig+0x32c>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d127      	bne.n	800ce3a <UART_SetConfig+0xee>
 800cdea:	4ba4      	ldr	r3, [pc, #656]	; (800d07c <UART_SetConfig+0x330>)
 800cdec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cdee:	2203      	movs	r2, #3
 800cdf0:	4013      	ands	r3, r2
 800cdf2:	2b03      	cmp	r3, #3
 800cdf4:	d017      	beq.n	800ce26 <UART_SetConfig+0xda>
 800cdf6:	d81b      	bhi.n	800ce30 <UART_SetConfig+0xe4>
 800cdf8:	2b02      	cmp	r3, #2
 800cdfa:	d00a      	beq.n	800ce12 <UART_SetConfig+0xc6>
 800cdfc:	d818      	bhi.n	800ce30 <UART_SetConfig+0xe4>
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d002      	beq.n	800ce08 <UART_SetConfig+0xbc>
 800ce02:	2b01      	cmp	r3, #1
 800ce04:	d00a      	beq.n	800ce1c <UART_SetConfig+0xd0>
 800ce06:	e013      	b.n	800ce30 <UART_SetConfig+0xe4>
 800ce08:	231b      	movs	r3, #27
 800ce0a:	18fb      	adds	r3, r7, r3
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	701a      	strb	r2, [r3, #0]
 800ce10:	e058      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce12:	231b      	movs	r3, #27
 800ce14:	18fb      	adds	r3, r7, r3
 800ce16:	2202      	movs	r2, #2
 800ce18:	701a      	strb	r2, [r3, #0]
 800ce1a:	e053      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce1c:	231b      	movs	r3, #27
 800ce1e:	18fb      	adds	r3, r7, r3
 800ce20:	2204      	movs	r2, #4
 800ce22:	701a      	strb	r2, [r3, #0]
 800ce24:	e04e      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce26:	231b      	movs	r3, #27
 800ce28:	18fb      	adds	r3, r7, r3
 800ce2a:	2208      	movs	r2, #8
 800ce2c:	701a      	strb	r2, [r3, #0]
 800ce2e:	e049      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce30:	231b      	movs	r3, #27
 800ce32:	18fb      	adds	r3, r7, r3
 800ce34:	2210      	movs	r2, #16
 800ce36:	701a      	strb	r2, [r3, #0]
 800ce38:	e044      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4a90      	ldr	r2, [pc, #576]	; (800d080 <UART_SetConfig+0x334>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d127      	bne.n	800ce94 <UART_SetConfig+0x148>
 800ce44:	4b8d      	ldr	r3, [pc, #564]	; (800d07c <UART_SetConfig+0x330>)
 800ce46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce48:	220c      	movs	r2, #12
 800ce4a:	4013      	ands	r3, r2
 800ce4c:	2b0c      	cmp	r3, #12
 800ce4e:	d017      	beq.n	800ce80 <UART_SetConfig+0x134>
 800ce50:	d81b      	bhi.n	800ce8a <UART_SetConfig+0x13e>
 800ce52:	2b08      	cmp	r3, #8
 800ce54:	d00a      	beq.n	800ce6c <UART_SetConfig+0x120>
 800ce56:	d818      	bhi.n	800ce8a <UART_SetConfig+0x13e>
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d002      	beq.n	800ce62 <UART_SetConfig+0x116>
 800ce5c:	2b04      	cmp	r3, #4
 800ce5e:	d00a      	beq.n	800ce76 <UART_SetConfig+0x12a>
 800ce60:	e013      	b.n	800ce8a <UART_SetConfig+0x13e>
 800ce62:	231b      	movs	r3, #27
 800ce64:	18fb      	adds	r3, r7, r3
 800ce66:	2200      	movs	r2, #0
 800ce68:	701a      	strb	r2, [r3, #0]
 800ce6a:	e02b      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce6c:	231b      	movs	r3, #27
 800ce6e:	18fb      	adds	r3, r7, r3
 800ce70:	2202      	movs	r2, #2
 800ce72:	701a      	strb	r2, [r3, #0]
 800ce74:	e026      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce76:	231b      	movs	r3, #27
 800ce78:	18fb      	adds	r3, r7, r3
 800ce7a:	2204      	movs	r2, #4
 800ce7c:	701a      	strb	r2, [r3, #0]
 800ce7e:	e021      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce80:	231b      	movs	r3, #27
 800ce82:	18fb      	adds	r3, r7, r3
 800ce84:	2208      	movs	r2, #8
 800ce86:	701a      	strb	r2, [r3, #0]
 800ce88:	e01c      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce8a:	231b      	movs	r3, #27
 800ce8c:	18fb      	adds	r3, r7, r3
 800ce8e:	2210      	movs	r2, #16
 800ce90:	701a      	strb	r2, [r3, #0]
 800ce92:	e017      	b.n	800cec4 <UART_SetConfig+0x178>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a7a      	ldr	r2, [pc, #488]	; (800d084 <UART_SetConfig+0x338>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d104      	bne.n	800cea8 <UART_SetConfig+0x15c>
 800ce9e:	231b      	movs	r3, #27
 800cea0:	18fb      	adds	r3, r7, r3
 800cea2:	2200      	movs	r2, #0
 800cea4:	701a      	strb	r2, [r3, #0]
 800cea6:	e00d      	b.n	800cec4 <UART_SetConfig+0x178>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a76      	ldr	r2, [pc, #472]	; (800d088 <UART_SetConfig+0x33c>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d104      	bne.n	800cebc <UART_SetConfig+0x170>
 800ceb2:	231b      	movs	r3, #27
 800ceb4:	18fb      	adds	r3, r7, r3
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	701a      	strb	r2, [r3, #0]
 800ceba:	e003      	b.n	800cec4 <UART_SetConfig+0x178>
 800cebc:	231b      	movs	r3, #27
 800cebe:	18fb      	adds	r3, r7, r3
 800cec0:	2210      	movs	r2, #16
 800cec2:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	69da      	ldr	r2, [r3, #28]
 800cec8:	2380      	movs	r3, #128	; 0x80
 800ceca:	021b      	lsls	r3, r3, #8
 800cecc:	429a      	cmp	r2, r3
 800cece:	d000      	beq.n	800ced2 <UART_SetConfig+0x186>
 800ced0:	e065      	b.n	800cf9e <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800ced2:	231b      	movs	r3, #27
 800ced4:	18fb      	adds	r3, r7, r3
 800ced6:	781b      	ldrb	r3, [r3, #0]
 800ced8:	2b08      	cmp	r3, #8
 800ceda:	d015      	beq.n	800cf08 <UART_SetConfig+0x1bc>
 800cedc:	dc18      	bgt.n	800cf10 <UART_SetConfig+0x1c4>
 800cede:	2b04      	cmp	r3, #4
 800cee0:	d00d      	beq.n	800cefe <UART_SetConfig+0x1b2>
 800cee2:	dc15      	bgt.n	800cf10 <UART_SetConfig+0x1c4>
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d002      	beq.n	800ceee <UART_SetConfig+0x1a2>
 800cee8:	2b02      	cmp	r3, #2
 800ceea:	d005      	beq.n	800cef8 <UART_SetConfig+0x1ac>
 800ceec:	e010      	b.n	800cf10 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ceee:	f7fd f939 	bl	800a164 <HAL_RCC_GetPCLK1Freq>
 800cef2:	0003      	movs	r3, r0
 800cef4:	617b      	str	r3, [r7, #20]
        break;
 800cef6:	e012      	b.n	800cf1e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cef8:	4b64      	ldr	r3, [pc, #400]	; (800d08c <UART_SetConfig+0x340>)
 800cefa:	617b      	str	r3, [r7, #20]
        break;
 800cefc:	e00f      	b.n	800cf1e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cefe:	f7fd f8a5 	bl	800a04c <HAL_RCC_GetSysClockFreq>
 800cf02:	0003      	movs	r3, r0
 800cf04:	617b      	str	r3, [r7, #20]
        break;
 800cf06:	e00a      	b.n	800cf1e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cf08:	2380      	movs	r3, #128	; 0x80
 800cf0a:	021b      	lsls	r3, r3, #8
 800cf0c:	617b      	str	r3, [r7, #20]
        break;
 800cf0e:	e006      	b.n	800cf1e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800cf10:	2300      	movs	r3, #0
 800cf12:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800cf14:	231a      	movs	r3, #26
 800cf16:	18fb      	adds	r3, r7, r3
 800cf18:	2201      	movs	r2, #1
 800cf1a:	701a      	strb	r2, [r3, #0]
        break;
 800cf1c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cf1e:	697b      	ldr	r3, [r7, #20]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d100      	bne.n	800cf26 <UART_SetConfig+0x1da>
 800cf24:	e08d      	b.n	800d042 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf2a:	4b59      	ldr	r3, [pc, #356]	; (800d090 <UART_SetConfig+0x344>)
 800cf2c:	0052      	lsls	r2, r2, #1
 800cf2e:	5ad3      	ldrh	r3, [r2, r3]
 800cf30:	0019      	movs	r1, r3
 800cf32:	6978      	ldr	r0, [r7, #20]
 800cf34:	f7f3 f90a 	bl	800014c <__udivsi3>
 800cf38:	0003      	movs	r3, r0
 800cf3a:	005a      	lsls	r2, r3, #1
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	085b      	lsrs	r3, r3, #1
 800cf42:	18d2      	adds	r2, r2, r3
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	685b      	ldr	r3, [r3, #4]
 800cf48:	0019      	movs	r1, r3
 800cf4a:	0010      	movs	r0, r2
 800cf4c:	f7f3 f8fe 	bl	800014c <__udivsi3>
 800cf50:	0003      	movs	r3, r0
 800cf52:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cf54:	693b      	ldr	r3, [r7, #16]
 800cf56:	2b0f      	cmp	r3, #15
 800cf58:	d91c      	bls.n	800cf94 <UART_SetConfig+0x248>
 800cf5a:	693a      	ldr	r2, [r7, #16]
 800cf5c:	2380      	movs	r3, #128	; 0x80
 800cf5e:	025b      	lsls	r3, r3, #9
 800cf60:	429a      	cmp	r2, r3
 800cf62:	d217      	bcs.n	800cf94 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cf64:	693b      	ldr	r3, [r7, #16]
 800cf66:	b29a      	uxth	r2, r3
 800cf68:	200e      	movs	r0, #14
 800cf6a:	183b      	adds	r3, r7, r0
 800cf6c:	210f      	movs	r1, #15
 800cf6e:	438a      	bics	r2, r1
 800cf70:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cf72:	693b      	ldr	r3, [r7, #16]
 800cf74:	085b      	lsrs	r3, r3, #1
 800cf76:	b29b      	uxth	r3, r3
 800cf78:	2207      	movs	r2, #7
 800cf7a:	4013      	ands	r3, r2
 800cf7c:	b299      	uxth	r1, r3
 800cf7e:	183b      	adds	r3, r7, r0
 800cf80:	183a      	adds	r2, r7, r0
 800cf82:	8812      	ldrh	r2, [r2, #0]
 800cf84:	430a      	orrs	r2, r1
 800cf86:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	183a      	adds	r2, r7, r0
 800cf8e:	8812      	ldrh	r2, [r2, #0]
 800cf90:	60da      	str	r2, [r3, #12]
 800cf92:	e056      	b.n	800d042 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800cf94:	231a      	movs	r3, #26
 800cf96:	18fb      	adds	r3, r7, r3
 800cf98:	2201      	movs	r2, #1
 800cf9a:	701a      	strb	r2, [r3, #0]
 800cf9c:	e051      	b.n	800d042 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cf9e:	231b      	movs	r3, #27
 800cfa0:	18fb      	adds	r3, r7, r3
 800cfa2:	781b      	ldrb	r3, [r3, #0]
 800cfa4:	2b08      	cmp	r3, #8
 800cfa6:	d015      	beq.n	800cfd4 <UART_SetConfig+0x288>
 800cfa8:	dc18      	bgt.n	800cfdc <UART_SetConfig+0x290>
 800cfaa:	2b04      	cmp	r3, #4
 800cfac:	d00d      	beq.n	800cfca <UART_SetConfig+0x27e>
 800cfae:	dc15      	bgt.n	800cfdc <UART_SetConfig+0x290>
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d002      	beq.n	800cfba <UART_SetConfig+0x26e>
 800cfb4:	2b02      	cmp	r3, #2
 800cfb6:	d005      	beq.n	800cfc4 <UART_SetConfig+0x278>
 800cfb8:	e010      	b.n	800cfdc <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cfba:	f7fd f8d3 	bl	800a164 <HAL_RCC_GetPCLK1Freq>
 800cfbe:	0003      	movs	r3, r0
 800cfc0:	617b      	str	r3, [r7, #20]
        break;
 800cfc2:	e012      	b.n	800cfea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cfc4:	4b31      	ldr	r3, [pc, #196]	; (800d08c <UART_SetConfig+0x340>)
 800cfc6:	617b      	str	r3, [r7, #20]
        break;
 800cfc8:	e00f      	b.n	800cfea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cfca:	f7fd f83f 	bl	800a04c <HAL_RCC_GetSysClockFreq>
 800cfce:	0003      	movs	r3, r0
 800cfd0:	617b      	str	r3, [r7, #20]
        break;
 800cfd2:	e00a      	b.n	800cfea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cfd4:	2380      	movs	r3, #128	; 0x80
 800cfd6:	021b      	lsls	r3, r3, #8
 800cfd8:	617b      	str	r3, [r7, #20]
        break;
 800cfda:	e006      	b.n	800cfea <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800cfdc:	2300      	movs	r3, #0
 800cfde:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800cfe0:	231a      	movs	r3, #26
 800cfe2:	18fb      	adds	r3, r7, r3
 800cfe4:	2201      	movs	r2, #1
 800cfe6:	701a      	strb	r2, [r3, #0]
        break;
 800cfe8:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800cfea:	697b      	ldr	r3, [r7, #20]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d028      	beq.n	800d042 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cff4:	4b26      	ldr	r3, [pc, #152]	; (800d090 <UART_SetConfig+0x344>)
 800cff6:	0052      	lsls	r2, r2, #1
 800cff8:	5ad3      	ldrh	r3, [r2, r3]
 800cffa:	0019      	movs	r1, r3
 800cffc:	6978      	ldr	r0, [r7, #20]
 800cffe:	f7f3 f8a5 	bl	800014c <__udivsi3>
 800d002:	0003      	movs	r3, r0
 800d004:	001a      	movs	r2, r3
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	685b      	ldr	r3, [r3, #4]
 800d00a:	085b      	lsrs	r3, r3, #1
 800d00c:	18d2      	adds	r2, r2, r3
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	685b      	ldr	r3, [r3, #4]
 800d012:	0019      	movs	r1, r3
 800d014:	0010      	movs	r0, r2
 800d016:	f7f3 f899 	bl	800014c <__udivsi3>
 800d01a:	0003      	movs	r3, r0
 800d01c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	2b0f      	cmp	r3, #15
 800d022:	d90a      	bls.n	800d03a <UART_SetConfig+0x2ee>
 800d024:	693a      	ldr	r2, [r7, #16]
 800d026:	2380      	movs	r3, #128	; 0x80
 800d028:	025b      	lsls	r3, r3, #9
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d205      	bcs.n	800d03a <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	b29a      	uxth	r2, r3
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	60da      	str	r2, [r3, #12]
 800d038:	e003      	b.n	800d042 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800d03a:	231a      	movs	r3, #26
 800d03c:	18fb      	adds	r3, r7, r3
 800d03e:	2201      	movs	r2, #1
 800d040:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	226a      	movs	r2, #106	; 0x6a
 800d046:	2101      	movs	r1, #1
 800d048:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2268      	movs	r2, #104	; 0x68
 800d04e:	2101      	movs	r1, #1
 800d050:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	2200      	movs	r2, #0
 800d056:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2200      	movs	r2, #0
 800d05c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800d05e:	231a      	movs	r3, #26
 800d060:	18fb      	adds	r3, r7, r3
 800d062:	781b      	ldrb	r3, [r3, #0]
}
 800d064:	0018      	movs	r0, r3
 800d066:	46bd      	mov	sp, r7
 800d068:	b008      	add	sp, #32
 800d06a:	bd80      	pop	{r7, pc}
 800d06c:	cfff69f3 	.word	0xcfff69f3
 800d070:	ffffcfff 	.word	0xffffcfff
 800d074:	11fff4ff 	.word	0x11fff4ff
 800d078:	40013800 	.word	0x40013800
 800d07c:	40021000 	.word	0x40021000
 800d080:	40004400 	.word	0x40004400
 800d084:	40004800 	.word	0x40004800
 800d088:	40004c00 	.word	0x40004c00
 800d08c:	00f42400 	.word	0x00f42400
 800d090:	08012d54 	.word	0x08012d54

0800d094 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b082      	sub	sp, #8
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0a0:	2201      	movs	r2, #1
 800d0a2:	4013      	ands	r3, r2
 800d0a4:	d00b      	beq.n	800d0be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	685b      	ldr	r3, [r3, #4]
 800d0ac:	4a4a      	ldr	r2, [pc, #296]	; (800d1d8 <UART_AdvFeatureConfig+0x144>)
 800d0ae:	4013      	ands	r3, r2
 800d0b0:	0019      	movs	r1, r3
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	430a      	orrs	r2, r1
 800d0bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0c2:	2202      	movs	r2, #2
 800d0c4:	4013      	ands	r3, r2
 800d0c6:	d00b      	beq.n	800d0e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	685b      	ldr	r3, [r3, #4]
 800d0ce:	4a43      	ldr	r2, [pc, #268]	; (800d1dc <UART_AdvFeatureConfig+0x148>)
 800d0d0:	4013      	ands	r3, r2
 800d0d2:	0019      	movs	r1, r3
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	430a      	orrs	r2, r1
 800d0de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0e4:	2204      	movs	r2, #4
 800d0e6:	4013      	ands	r3, r2
 800d0e8:	d00b      	beq.n	800d102 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	685b      	ldr	r3, [r3, #4]
 800d0f0:	4a3b      	ldr	r2, [pc, #236]	; (800d1e0 <UART_AdvFeatureConfig+0x14c>)
 800d0f2:	4013      	ands	r3, r2
 800d0f4:	0019      	movs	r1, r3
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	430a      	orrs	r2, r1
 800d100:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d106:	2208      	movs	r2, #8
 800d108:	4013      	ands	r3, r2
 800d10a:	d00b      	beq.n	800d124 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	685b      	ldr	r3, [r3, #4]
 800d112:	4a34      	ldr	r2, [pc, #208]	; (800d1e4 <UART_AdvFeatureConfig+0x150>)
 800d114:	4013      	ands	r3, r2
 800d116:	0019      	movs	r1, r3
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	430a      	orrs	r2, r1
 800d122:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d128:	2210      	movs	r2, #16
 800d12a:	4013      	ands	r3, r2
 800d12c:	d00b      	beq.n	800d146 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	689b      	ldr	r3, [r3, #8]
 800d134:	4a2c      	ldr	r2, [pc, #176]	; (800d1e8 <UART_AdvFeatureConfig+0x154>)
 800d136:	4013      	ands	r3, r2
 800d138:	0019      	movs	r1, r3
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	430a      	orrs	r2, r1
 800d144:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d14a:	2220      	movs	r2, #32
 800d14c:	4013      	ands	r3, r2
 800d14e:	d00b      	beq.n	800d168 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	689b      	ldr	r3, [r3, #8]
 800d156:	4a25      	ldr	r2, [pc, #148]	; (800d1ec <UART_AdvFeatureConfig+0x158>)
 800d158:	4013      	ands	r3, r2
 800d15a:	0019      	movs	r1, r3
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	430a      	orrs	r2, r1
 800d166:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d16c:	2240      	movs	r2, #64	; 0x40
 800d16e:	4013      	ands	r3, r2
 800d170:	d01d      	beq.n	800d1ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	685b      	ldr	r3, [r3, #4]
 800d178:	4a1d      	ldr	r2, [pc, #116]	; (800d1f0 <UART_AdvFeatureConfig+0x15c>)
 800d17a:	4013      	ands	r3, r2
 800d17c:	0019      	movs	r1, r3
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	430a      	orrs	r2, r1
 800d188:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d18e:	2380      	movs	r3, #128	; 0x80
 800d190:	035b      	lsls	r3, r3, #13
 800d192:	429a      	cmp	r2, r3
 800d194:	d10b      	bne.n	800d1ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	685b      	ldr	r3, [r3, #4]
 800d19c:	4a15      	ldr	r2, [pc, #84]	; (800d1f4 <UART_AdvFeatureConfig+0x160>)
 800d19e:	4013      	ands	r3, r2
 800d1a0:	0019      	movs	r1, r3
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	430a      	orrs	r2, r1
 800d1ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1b2:	2280      	movs	r2, #128	; 0x80
 800d1b4:	4013      	ands	r3, r2
 800d1b6:	d00b      	beq.n	800d1d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	685b      	ldr	r3, [r3, #4]
 800d1be:	4a0e      	ldr	r2, [pc, #56]	; (800d1f8 <UART_AdvFeatureConfig+0x164>)
 800d1c0:	4013      	ands	r3, r2
 800d1c2:	0019      	movs	r1, r3
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	430a      	orrs	r2, r1
 800d1ce:	605a      	str	r2, [r3, #4]
  }
}
 800d1d0:	46c0      	nop			; (mov r8, r8)
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	b002      	add	sp, #8
 800d1d6:	bd80      	pop	{r7, pc}
 800d1d8:	fffdffff 	.word	0xfffdffff
 800d1dc:	fffeffff 	.word	0xfffeffff
 800d1e0:	fffbffff 	.word	0xfffbffff
 800d1e4:	ffff7fff 	.word	0xffff7fff
 800d1e8:	ffffefff 	.word	0xffffefff
 800d1ec:	ffffdfff 	.word	0xffffdfff
 800d1f0:	ffefffff 	.word	0xffefffff
 800d1f4:	ff9fffff 	.word	0xff9fffff
 800d1f8:	fff7ffff 	.word	0xfff7ffff

0800d1fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b086      	sub	sp, #24
 800d200:	af02      	add	r7, sp, #8
 800d202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	2290      	movs	r2, #144	; 0x90
 800d208:	2100      	movs	r1, #0
 800d20a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d20c:	f7fb ff28 	bl	8009060 <HAL_GetTick>
 800d210:	0003      	movs	r3, r0
 800d212:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	2208      	movs	r2, #8
 800d21c:	4013      	ands	r3, r2
 800d21e:	2b08      	cmp	r3, #8
 800d220:	d10c      	bne.n	800d23c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	2280      	movs	r2, #128	; 0x80
 800d226:	0391      	lsls	r1, r2, #14
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	4a1a      	ldr	r2, [pc, #104]	; (800d294 <UART_CheckIdleState+0x98>)
 800d22c:	9200      	str	r2, [sp, #0]
 800d22e:	2200      	movs	r2, #0
 800d230:	f000 f832 	bl	800d298 <UART_WaitOnFlagUntilTimeout>
 800d234:	1e03      	subs	r3, r0, #0
 800d236:	d001      	beq.n	800d23c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d238:	2303      	movs	r3, #3
 800d23a:	e026      	b.n	800d28a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	2204      	movs	r2, #4
 800d244:	4013      	ands	r3, r2
 800d246:	2b04      	cmp	r3, #4
 800d248:	d10c      	bne.n	800d264 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	2280      	movs	r2, #128	; 0x80
 800d24e:	03d1      	lsls	r1, r2, #15
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	4a10      	ldr	r2, [pc, #64]	; (800d294 <UART_CheckIdleState+0x98>)
 800d254:	9200      	str	r2, [sp, #0]
 800d256:	2200      	movs	r2, #0
 800d258:	f000 f81e 	bl	800d298 <UART_WaitOnFlagUntilTimeout>
 800d25c:	1e03      	subs	r3, r0, #0
 800d25e:	d001      	beq.n	800d264 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d260:	2303      	movs	r3, #3
 800d262:	e012      	b.n	800d28a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2288      	movs	r2, #136	; 0x88
 800d268:	2120      	movs	r1, #32
 800d26a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	228c      	movs	r2, #140	; 0x8c
 800d270:	2120      	movs	r1, #32
 800d272:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2200      	movs	r2, #0
 800d278:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2200      	movs	r2, #0
 800d27e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2284      	movs	r2, #132	; 0x84
 800d284:	2100      	movs	r1, #0
 800d286:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d288:	2300      	movs	r3, #0
}
 800d28a:	0018      	movs	r0, r3
 800d28c:	46bd      	mov	sp, r7
 800d28e:	b004      	add	sp, #16
 800d290:	bd80      	pop	{r7, pc}
 800d292:	46c0      	nop			; (mov r8, r8)
 800d294:	01ffffff 	.word	0x01ffffff

0800d298 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b094      	sub	sp, #80	; 0x50
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	60f8      	str	r0, [r7, #12]
 800d2a0:	60b9      	str	r1, [r7, #8]
 800d2a2:	603b      	str	r3, [r7, #0]
 800d2a4:	1dfb      	adds	r3, r7, #7
 800d2a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d2a8:	e0a7      	b.n	800d3fa <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d2aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d2ac:	3301      	adds	r3, #1
 800d2ae:	d100      	bne.n	800d2b2 <UART_WaitOnFlagUntilTimeout+0x1a>
 800d2b0:	e0a3      	b.n	800d3fa <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d2b2:	f7fb fed5 	bl	8009060 <HAL_GetTick>
 800d2b6:	0002      	movs	r2, r0
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	1ad3      	subs	r3, r2, r3
 800d2bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d2be:	429a      	cmp	r2, r3
 800d2c0:	d302      	bcc.n	800d2c8 <UART_WaitOnFlagUntilTimeout+0x30>
 800d2c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d13f      	bne.n	800d348 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d2c8:	f3ef 8310 	mrs	r3, PRIMASK
 800d2cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800d2ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800d2d0:	647b      	str	r3, [r7, #68]	; 0x44
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d2d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2d8:	f383 8810 	msr	PRIMASK, r3
}
 800d2dc:	46c0      	nop			; (mov r8, r8)
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	681a      	ldr	r2, [r3, #0]
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	494e      	ldr	r1, [pc, #312]	; (800d424 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800d2ea:	400a      	ands	r2, r1
 800d2ec:	601a      	str	r2, [r3, #0]
 800d2ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d2f0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d2f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2f4:	f383 8810 	msr	PRIMASK, r3
}
 800d2f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d2fa:	f3ef 8310 	mrs	r3, PRIMASK
 800d2fe:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800d300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d302:	643b      	str	r3, [r7, #64]	; 0x40
 800d304:	2301      	movs	r3, #1
 800d306:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d30a:	f383 8810 	msr	PRIMASK, r3
}
 800d30e:	46c0      	nop			; (mov r8, r8)
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	689a      	ldr	r2, [r3, #8]
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	2101      	movs	r1, #1
 800d31c:	438a      	bics	r2, r1
 800d31e:	609a      	str	r2, [r3, #8]
 800d320:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d322:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d326:	f383 8810 	msr	PRIMASK, r3
}
 800d32a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	2288      	movs	r2, #136	; 0x88
 800d330:	2120      	movs	r1, #32
 800d332:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	228c      	movs	r2, #140	; 0x8c
 800d338:	2120      	movs	r1, #32
 800d33a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	2284      	movs	r2, #132	; 0x84
 800d340:	2100      	movs	r1, #0
 800d342:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800d344:	2303      	movs	r3, #3
 800d346:	e069      	b.n	800d41c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	2204      	movs	r2, #4
 800d350:	4013      	ands	r3, r2
 800d352:	d052      	beq.n	800d3fa <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	69da      	ldr	r2, [r3, #28]
 800d35a:	2380      	movs	r3, #128	; 0x80
 800d35c:	011b      	lsls	r3, r3, #4
 800d35e:	401a      	ands	r2, r3
 800d360:	2380      	movs	r3, #128	; 0x80
 800d362:	011b      	lsls	r3, r3, #4
 800d364:	429a      	cmp	r2, r3
 800d366:	d148      	bne.n	800d3fa <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	2280      	movs	r2, #128	; 0x80
 800d36e:	0112      	lsls	r2, r2, #4
 800d370:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d372:	f3ef 8310 	mrs	r3, PRIMASK
 800d376:	613b      	str	r3, [r7, #16]
  return(result);
 800d378:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800d37a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d37c:	2301      	movs	r3, #1
 800d37e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d380:	697b      	ldr	r3, [r7, #20]
 800d382:	f383 8810 	msr	PRIMASK, r3
}
 800d386:	46c0      	nop			; (mov r8, r8)
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	681a      	ldr	r2, [r3, #0]
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	4924      	ldr	r1, [pc, #144]	; (800d424 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800d394:	400a      	ands	r2, r1
 800d396:	601a      	str	r2, [r3, #0]
 800d398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d39a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d39c:	69bb      	ldr	r3, [r7, #24]
 800d39e:	f383 8810 	msr	PRIMASK, r3
}
 800d3a2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d3a4:	f3ef 8310 	mrs	r3, PRIMASK
 800d3a8:	61fb      	str	r3, [r7, #28]
  return(result);
 800d3aa:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3ac:	64bb      	str	r3, [r7, #72]	; 0x48
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d3b2:	6a3b      	ldr	r3, [r7, #32]
 800d3b4:	f383 8810 	msr	PRIMASK, r3
}
 800d3b8:	46c0      	nop			; (mov r8, r8)
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	689a      	ldr	r2, [r3, #8]
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	2101      	movs	r1, #1
 800d3c6:	438a      	bics	r2, r1
 800d3c8:	609a      	str	r2, [r3, #8]
 800d3ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d3cc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3d0:	f383 8810 	msr	PRIMASK, r3
}
 800d3d4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	2288      	movs	r2, #136	; 0x88
 800d3da:	2120      	movs	r1, #32
 800d3dc:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	228c      	movs	r2, #140	; 0x8c
 800d3e2:	2120      	movs	r1, #32
 800d3e4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	2290      	movs	r2, #144	; 0x90
 800d3ea:	2120      	movs	r1, #32
 800d3ec:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	2284      	movs	r2, #132	; 0x84
 800d3f2:	2100      	movs	r1, #0
 800d3f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800d3f6:	2303      	movs	r3, #3
 800d3f8:	e010      	b.n	800d41c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	69db      	ldr	r3, [r3, #28]
 800d400:	68ba      	ldr	r2, [r7, #8]
 800d402:	4013      	ands	r3, r2
 800d404:	68ba      	ldr	r2, [r7, #8]
 800d406:	1ad3      	subs	r3, r2, r3
 800d408:	425a      	negs	r2, r3
 800d40a:	4153      	adcs	r3, r2
 800d40c:	b2db      	uxtb	r3, r3
 800d40e:	001a      	movs	r2, r3
 800d410:	1dfb      	adds	r3, r7, #7
 800d412:	781b      	ldrb	r3, [r3, #0]
 800d414:	429a      	cmp	r2, r3
 800d416:	d100      	bne.n	800d41a <UART_WaitOnFlagUntilTimeout+0x182>
 800d418:	e747      	b.n	800d2aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d41a:	2300      	movs	r3, #0
}
 800d41c:	0018      	movs	r0, r3
 800d41e:	46bd      	mov	sp, r7
 800d420:	b014      	add	sp, #80	; 0x50
 800d422:	bd80      	pop	{r7, pc}
 800d424:	fffffe5f 	.word	0xfffffe5f

0800d428 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b098      	sub	sp, #96	; 0x60
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	60f8      	str	r0, [r7, #12]
 800d430:	60b9      	str	r1, [r7, #8]
 800d432:	1dbb      	adds	r3, r7, #6
 800d434:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	68ba      	ldr	r2, [r7, #8]
 800d43a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	1dba      	adds	r2, r7, #6
 800d440:	215c      	movs	r1, #92	; 0x5c
 800d442:	8812      	ldrh	r2, [r2, #0]
 800d444:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	1dba      	adds	r2, r7, #6
 800d44a:	215e      	movs	r1, #94	; 0x5e
 800d44c:	8812      	ldrh	r2, [r2, #0]
 800d44e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	2200      	movs	r2, #0
 800d454:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	689a      	ldr	r2, [r3, #8]
 800d45a:	2380      	movs	r3, #128	; 0x80
 800d45c:	015b      	lsls	r3, r3, #5
 800d45e:	429a      	cmp	r2, r3
 800d460:	d10d      	bne.n	800d47e <UART_Start_Receive_IT+0x56>
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	691b      	ldr	r3, [r3, #16]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d104      	bne.n	800d474 <UART_Start_Receive_IT+0x4c>
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	2260      	movs	r2, #96	; 0x60
 800d46e:	497b      	ldr	r1, [pc, #492]	; (800d65c <UART_Start_Receive_IT+0x234>)
 800d470:	5299      	strh	r1, [r3, r2]
 800d472:	e02e      	b.n	800d4d2 <UART_Start_Receive_IT+0xaa>
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	2260      	movs	r2, #96	; 0x60
 800d478:	21ff      	movs	r1, #255	; 0xff
 800d47a:	5299      	strh	r1, [r3, r2]
 800d47c:	e029      	b.n	800d4d2 <UART_Start_Receive_IT+0xaa>
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	689b      	ldr	r3, [r3, #8]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d10d      	bne.n	800d4a2 <UART_Start_Receive_IT+0x7a>
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	691b      	ldr	r3, [r3, #16]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d104      	bne.n	800d498 <UART_Start_Receive_IT+0x70>
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	2260      	movs	r2, #96	; 0x60
 800d492:	21ff      	movs	r1, #255	; 0xff
 800d494:	5299      	strh	r1, [r3, r2]
 800d496:	e01c      	b.n	800d4d2 <UART_Start_Receive_IT+0xaa>
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	2260      	movs	r2, #96	; 0x60
 800d49c:	217f      	movs	r1, #127	; 0x7f
 800d49e:	5299      	strh	r1, [r3, r2]
 800d4a0:	e017      	b.n	800d4d2 <UART_Start_Receive_IT+0xaa>
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	689a      	ldr	r2, [r3, #8]
 800d4a6:	2380      	movs	r3, #128	; 0x80
 800d4a8:	055b      	lsls	r3, r3, #21
 800d4aa:	429a      	cmp	r2, r3
 800d4ac:	d10d      	bne.n	800d4ca <UART_Start_Receive_IT+0xa2>
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	691b      	ldr	r3, [r3, #16]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d104      	bne.n	800d4c0 <UART_Start_Receive_IT+0x98>
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	2260      	movs	r2, #96	; 0x60
 800d4ba:	217f      	movs	r1, #127	; 0x7f
 800d4bc:	5299      	strh	r1, [r3, r2]
 800d4be:	e008      	b.n	800d4d2 <UART_Start_Receive_IT+0xaa>
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	2260      	movs	r2, #96	; 0x60
 800d4c4:	213f      	movs	r1, #63	; 0x3f
 800d4c6:	5299      	strh	r1, [r3, r2]
 800d4c8:	e003      	b.n	800d4d2 <UART_Start_Receive_IT+0xaa>
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	2260      	movs	r2, #96	; 0x60
 800d4ce:	2100      	movs	r1, #0
 800d4d0:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	2290      	movs	r2, #144	; 0x90
 800d4d6:	2100      	movs	r1, #0
 800d4d8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	228c      	movs	r2, #140	; 0x8c
 800d4de:	2122      	movs	r1, #34	; 0x22
 800d4e0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d4e2:	f3ef 8310 	mrs	r3, PRIMASK
 800d4e6:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 800d4e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d4ec:	2301      	movs	r3, #1
 800d4ee:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d4f2:	f383 8810 	msr	PRIMASK, r3
}
 800d4f6:	46c0      	nop			; (mov r8, r8)
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	689a      	ldr	r2, [r3, #8]
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	2101      	movs	r1, #1
 800d504:	430a      	orrs	r2, r1
 800d506:	609a      	str	r2, [r3, #8]
 800d508:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d50a:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d50c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d50e:	f383 8810 	msr	PRIMASK, r3
}
 800d512:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800d518:	2380      	movs	r3, #128	; 0x80
 800d51a:	059b      	lsls	r3, r3, #22
 800d51c:	429a      	cmp	r2, r3
 800d51e:	d150      	bne.n	800d5c2 <UART_Start_Receive_IT+0x19a>
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	2268      	movs	r2, #104	; 0x68
 800d524:	5a9b      	ldrh	r3, [r3, r2]
 800d526:	1dba      	adds	r2, r7, #6
 800d528:	8812      	ldrh	r2, [r2, #0]
 800d52a:	429a      	cmp	r2, r3
 800d52c:	d349      	bcc.n	800d5c2 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	689a      	ldr	r2, [r3, #8]
 800d532:	2380      	movs	r3, #128	; 0x80
 800d534:	015b      	lsls	r3, r3, #5
 800d536:	429a      	cmp	r2, r3
 800d538:	d107      	bne.n	800d54a <UART_Start_Receive_IT+0x122>
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	691b      	ldr	r3, [r3, #16]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d103      	bne.n	800d54a <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	4a46      	ldr	r2, [pc, #280]	; (800d660 <UART_Start_Receive_IT+0x238>)
 800d546:	675a      	str	r2, [r3, #116]	; 0x74
 800d548:	e002      	b.n	800d550 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	4a45      	ldr	r2, [pc, #276]	; (800d664 <UART_Start_Receive_IT+0x23c>)
 800d54e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	691b      	ldr	r3, [r3, #16]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d019      	beq.n	800d58c <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d558:	f3ef 8310 	mrs	r3, PRIMASK
 800d55c:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800d55e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d560:	65bb      	str	r3, [r7, #88]	; 0x58
 800d562:	2301      	movs	r3, #1
 800d564:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d568:	f383 8810 	msr	PRIMASK, r3
}
 800d56c:	46c0      	nop			; (mov r8, r8)
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	681a      	ldr	r2, [r3, #0]
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	2180      	movs	r1, #128	; 0x80
 800d57a:	0049      	lsls	r1, r1, #1
 800d57c:	430a      	orrs	r2, r1
 800d57e:	601a      	str	r2, [r3, #0]
 800d580:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d582:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d586:	f383 8810 	msr	PRIMASK, r3
}
 800d58a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d58c:	f3ef 8310 	mrs	r3, PRIMASK
 800d590:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800d592:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d594:	657b      	str	r3, [r7, #84]	; 0x54
 800d596:	2301      	movs	r3, #1
 800d598:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d59c:	f383 8810 	msr	PRIMASK, r3
}
 800d5a0:	46c0      	nop			; (mov r8, r8)
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	689a      	ldr	r2, [r3, #8]
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	2180      	movs	r1, #128	; 0x80
 800d5ae:	0549      	lsls	r1, r1, #21
 800d5b0:	430a      	orrs	r2, r1
 800d5b2:	609a      	str	r2, [r3, #8]
 800d5b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d5b6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ba:	f383 8810 	msr	PRIMASK, r3
}
 800d5be:	46c0      	nop			; (mov r8, r8)
 800d5c0:	e047      	b.n	800d652 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	689a      	ldr	r2, [r3, #8]
 800d5c6:	2380      	movs	r3, #128	; 0x80
 800d5c8:	015b      	lsls	r3, r3, #5
 800d5ca:	429a      	cmp	r2, r3
 800d5cc:	d107      	bne.n	800d5de <UART_Start_Receive_IT+0x1b6>
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	691b      	ldr	r3, [r3, #16]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d103      	bne.n	800d5de <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	4a23      	ldr	r2, [pc, #140]	; (800d668 <UART_Start_Receive_IT+0x240>)
 800d5da:	675a      	str	r2, [r3, #116]	; 0x74
 800d5dc:	e002      	b.n	800d5e4 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	4a22      	ldr	r2, [pc, #136]	; (800d66c <UART_Start_Receive_IT+0x244>)
 800d5e2:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	691b      	ldr	r3, [r3, #16]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d019      	beq.n	800d620 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d5ec:	f3ef 8310 	mrs	r3, PRIMASK
 800d5f0:	61fb      	str	r3, [r7, #28]
  return(result);
 800d5f2:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d5f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5fa:	6a3b      	ldr	r3, [r7, #32]
 800d5fc:	f383 8810 	msr	PRIMASK, r3
}
 800d600:	46c0      	nop			; (mov r8, r8)
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	681a      	ldr	r2, [r3, #0]
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	2190      	movs	r1, #144	; 0x90
 800d60e:	0049      	lsls	r1, r1, #1
 800d610:	430a      	orrs	r2, r1
 800d612:	601a      	str	r2, [r3, #0]
 800d614:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d616:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d61a:	f383 8810 	msr	PRIMASK, r3
}
 800d61e:	e018      	b.n	800d652 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d620:	f3ef 8310 	mrs	r3, PRIMASK
 800d624:	613b      	str	r3, [r7, #16]
  return(result);
 800d626:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d628:	653b      	str	r3, [r7, #80]	; 0x50
 800d62a:	2301      	movs	r3, #1
 800d62c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d62e:	697b      	ldr	r3, [r7, #20]
 800d630:	f383 8810 	msr	PRIMASK, r3
}
 800d634:	46c0      	nop			; (mov r8, r8)
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	681a      	ldr	r2, [r3, #0]
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	2120      	movs	r1, #32
 800d642:	430a      	orrs	r2, r1
 800d644:	601a      	str	r2, [r3, #0]
 800d646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d648:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d64a:	69bb      	ldr	r3, [r7, #24]
 800d64c:	f383 8810 	msr	PRIMASK, r3
}
 800d650:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 800d652:	2300      	movs	r3, #0
}
 800d654:	0018      	movs	r0, r3
 800d656:	46bd      	mov	sp, r7
 800d658:	b018      	add	sp, #96	; 0x60
 800d65a:	bd80      	pop	{r7, pc}
 800d65c:	000001ff 	.word	0x000001ff
 800d660:	0800dd99 	.word	0x0800dd99
 800d664:	0800daad 	.word	0x0800daad
 800d668:	0800d939 	.word	0x0800d939
 800d66c:	0800d7c5 	.word	0x0800d7c5

0800d670 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b08e      	sub	sp, #56	; 0x38
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d678:	f3ef 8310 	mrs	r3, PRIMASK
 800d67c:	617b      	str	r3, [r7, #20]
  return(result);
 800d67e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d680:	637b      	str	r3, [r7, #52]	; 0x34
 800d682:	2301      	movs	r3, #1
 800d684:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d686:	69bb      	ldr	r3, [r7, #24]
 800d688:	f383 8810 	msr	PRIMASK, r3
}
 800d68c:	46c0      	nop			; (mov r8, r8)
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	681a      	ldr	r2, [r3, #0]
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	4926      	ldr	r1, [pc, #152]	; (800d734 <UART_EndRxTransfer+0xc4>)
 800d69a:	400a      	ands	r2, r1
 800d69c:	601a      	str	r2, [r3, #0]
 800d69e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d6a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6a2:	69fb      	ldr	r3, [r7, #28]
 800d6a4:	f383 8810 	msr	PRIMASK, r3
}
 800d6a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d6aa:	f3ef 8310 	mrs	r3, PRIMASK
 800d6ae:	623b      	str	r3, [r7, #32]
  return(result);
 800d6b0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d6b2:	633b      	str	r3, [r7, #48]	; 0x30
 800d6b4:	2301      	movs	r3, #1
 800d6b6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ba:	f383 8810 	msr	PRIMASK, r3
}
 800d6be:	46c0      	nop			; (mov r8, r8)
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	689a      	ldr	r2, [r3, #8]
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	491b      	ldr	r1, [pc, #108]	; (800d738 <UART_EndRxTransfer+0xc8>)
 800d6cc:	400a      	ands	r2, r1
 800d6ce:	609a      	str	r2, [r3, #8]
 800d6d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6d2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6d6:	f383 8810 	msr	PRIMASK, r3
}
 800d6da:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d118      	bne.n	800d716 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d6e4:	f3ef 8310 	mrs	r3, PRIMASK
 800d6e8:	60bb      	str	r3, [r7, #8]
  return(result);
 800d6ea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d6ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	f383 8810 	msr	PRIMASK, r3
}
 800d6f8:	46c0      	nop			; (mov r8, r8)
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	681a      	ldr	r2, [r3, #0]
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	2110      	movs	r1, #16
 800d706:	438a      	bics	r2, r1
 800d708:	601a      	str	r2, [r3, #0]
 800d70a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d70c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d70e:	693b      	ldr	r3, [r7, #16]
 800d710:	f383 8810 	msr	PRIMASK, r3
}
 800d714:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	228c      	movs	r2, #140	; 0x8c
 800d71a:	2120      	movs	r1, #32
 800d71c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	2200      	movs	r2, #0
 800d722:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2200      	movs	r2, #0
 800d728:	675a      	str	r2, [r3, #116]	; 0x74
}
 800d72a:	46c0      	nop			; (mov r8, r8)
 800d72c:	46bd      	mov	sp, r7
 800d72e:	b00e      	add	sp, #56	; 0x38
 800d730:	bd80      	pop	{r7, pc}
 800d732:	46c0      	nop			; (mov r8, r8)
 800d734:	fffffedf 	.word	0xfffffedf
 800d738:	effffffe 	.word	0xeffffffe

0800d73c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b084      	sub	sp, #16
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d748:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	225e      	movs	r2, #94	; 0x5e
 800d74e:	2100      	movs	r1, #0
 800d750:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	2256      	movs	r2, #86	; 0x56
 800d756:	2100      	movs	r1, #0
 800d758:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	0018      	movs	r0, r3
 800d75e:	f7f6 ffef 	bl	8004740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d762:	46c0      	nop			; (mov r8, r8)
 800d764:	46bd      	mov	sp, r7
 800d766:	b004      	add	sp, #16
 800d768:	bd80      	pop	{r7, pc}

0800d76a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d76a:	b580      	push	{r7, lr}
 800d76c:	b086      	sub	sp, #24
 800d76e:	af00      	add	r7, sp, #0
 800d770:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d772:	f3ef 8310 	mrs	r3, PRIMASK
 800d776:	60bb      	str	r3, [r7, #8]
  return(result);
 800d778:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d77a:	617b      	str	r3, [r7, #20]
 800d77c:	2301      	movs	r3, #1
 800d77e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	f383 8810 	msr	PRIMASK, r3
}
 800d786:	46c0      	nop			; (mov r8, r8)
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	681a      	ldr	r2, [r3, #0]
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	2140      	movs	r1, #64	; 0x40
 800d794:	438a      	bics	r2, r1
 800d796:	601a      	str	r2, [r3, #0]
 800d798:	697b      	ldr	r3, [r7, #20]
 800d79a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d79c:	693b      	ldr	r3, [r7, #16]
 800d79e:	f383 8810 	msr	PRIMASK, r3
}
 800d7a2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2288      	movs	r2, #136	; 0x88
 800d7a8:	2120      	movs	r1, #32
 800d7aa:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	0018      	movs	r0, r3
 800d7b6:	f7ff fab5 	bl	800cd24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d7ba:	46c0      	nop			; (mov r8, r8)
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	b006      	add	sp, #24
 800d7c0:	bd80      	pop	{r7, pc}
	...

0800d7c4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b090      	sub	sp, #64	; 0x40
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d7cc:	203e      	movs	r0, #62	; 0x3e
 800d7ce:	183b      	adds	r3, r7, r0
 800d7d0:	687a      	ldr	r2, [r7, #4]
 800d7d2:	2160      	movs	r1, #96	; 0x60
 800d7d4:	5a52      	ldrh	r2, [r2, r1]
 800d7d6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	228c      	movs	r2, #140	; 0x8c
 800d7dc:	589b      	ldr	r3, [r3, r2]
 800d7de:	2b22      	cmp	r3, #34	; 0x22
 800d7e0:	d000      	beq.n	800d7e4 <UART_RxISR_8BIT+0x20>
 800d7e2:	e09a      	b.n	800d91a <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d7ea:	213c      	movs	r1, #60	; 0x3c
 800d7ec:	187b      	adds	r3, r7, r1
 800d7ee:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d7f0:	187b      	adds	r3, r7, r1
 800d7f2:	881b      	ldrh	r3, [r3, #0]
 800d7f4:	b2da      	uxtb	r2, r3
 800d7f6:	183b      	adds	r3, r7, r0
 800d7f8:	881b      	ldrh	r3, [r3, #0]
 800d7fa:	b2d9      	uxtb	r1, r3
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d800:	400a      	ands	r2, r1
 800d802:	b2d2      	uxtb	r2, r2
 800d804:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d80a:	1c5a      	adds	r2, r3, #1
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	225e      	movs	r2, #94	; 0x5e
 800d814:	5a9b      	ldrh	r3, [r3, r2]
 800d816:	b29b      	uxth	r3, r3
 800d818:	3b01      	subs	r3, #1
 800d81a:	b299      	uxth	r1, r3
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	225e      	movs	r2, #94	; 0x5e
 800d820:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	225e      	movs	r2, #94	; 0x5e
 800d826:	5a9b      	ldrh	r3, [r3, r2]
 800d828:	b29b      	uxth	r3, r3
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d000      	beq.n	800d830 <UART_RxISR_8BIT+0x6c>
 800d82e:	e07c      	b.n	800d92a <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d830:	f3ef 8310 	mrs	r3, PRIMASK
 800d834:	61bb      	str	r3, [r7, #24]
  return(result);
 800d836:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d838:	63bb      	str	r3, [r7, #56]	; 0x38
 800d83a:	2301      	movs	r3, #1
 800d83c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d83e:	69fb      	ldr	r3, [r7, #28]
 800d840:	f383 8810 	msr	PRIMASK, r3
}
 800d844:	46c0      	nop			; (mov r8, r8)
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	681a      	ldr	r2, [r3, #0]
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	4938      	ldr	r1, [pc, #224]	; (800d934 <UART_RxISR_8BIT+0x170>)
 800d852:	400a      	ands	r2, r1
 800d854:	601a      	str	r2, [r3, #0]
 800d856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d858:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d85a:	6a3b      	ldr	r3, [r7, #32]
 800d85c:	f383 8810 	msr	PRIMASK, r3
}
 800d860:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d862:	f3ef 8310 	mrs	r3, PRIMASK
 800d866:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800d868:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d86a:	637b      	str	r3, [r7, #52]	; 0x34
 800d86c:	2301      	movs	r3, #1
 800d86e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d872:	f383 8810 	msr	PRIMASK, r3
}
 800d876:	46c0      	nop			; (mov r8, r8)
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	689a      	ldr	r2, [r3, #8]
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	2101      	movs	r1, #1
 800d884:	438a      	bics	r2, r1
 800d886:	609a      	str	r2, [r3, #8]
 800d888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d88a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d88c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d88e:	f383 8810 	msr	PRIMASK, r3
}
 800d892:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	228c      	movs	r2, #140	; 0x8c
 800d898:	2120      	movs	r1, #32
 800d89a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d8ac:	2b01      	cmp	r3, #1
 800d8ae:	d12f      	bne.n	800d910 <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d8b6:	f3ef 8310 	mrs	r3, PRIMASK
 800d8ba:	60fb      	str	r3, [r7, #12]
  return(result);
 800d8bc:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8be:	633b      	str	r3, [r7, #48]	; 0x30
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8c4:	693b      	ldr	r3, [r7, #16]
 800d8c6:	f383 8810 	msr	PRIMASK, r3
}
 800d8ca:	46c0      	nop			; (mov r8, r8)
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	681a      	ldr	r2, [r3, #0]
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	2110      	movs	r1, #16
 800d8d8:	438a      	bics	r2, r1
 800d8da:	601a      	str	r2, [r3, #0]
 800d8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	f383 8810 	msr	PRIMASK, r3
}
 800d8e6:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	69db      	ldr	r3, [r3, #28]
 800d8ee:	2210      	movs	r2, #16
 800d8f0:	4013      	ands	r3, r2
 800d8f2:	2b10      	cmp	r3, #16
 800d8f4:	d103      	bne.n	800d8fe <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	2210      	movs	r2, #16
 800d8fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	225c      	movs	r2, #92	; 0x5c
 800d902:	5a9a      	ldrh	r2, [r3, r2]
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	0011      	movs	r1, r2
 800d908:	0018      	movs	r0, r3
 800d90a:	f7ff fa13 	bl	800cd34 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d90e:	e00c      	b.n	800d92a <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	0018      	movs	r0, r3
 800d914:	f7f6 ff4c 	bl	80047b0 <HAL_UART_RxCpltCallback>
}
 800d918:	e007      	b.n	800d92a <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	699a      	ldr	r2, [r3, #24]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	2108      	movs	r1, #8
 800d926:	430a      	orrs	r2, r1
 800d928:	619a      	str	r2, [r3, #24]
}
 800d92a:	46c0      	nop			; (mov r8, r8)
 800d92c:	46bd      	mov	sp, r7
 800d92e:	b010      	add	sp, #64	; 0x40
 800d930:	bd80      	pop	{r7, pc}
 800d932:	46c0      	nop			; (mov r8, r8)
 800d934:	fffffedf 	.word	0xfffffedf

0800d938 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b090      	sub	sp, #64	; 0x40
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d940:	203e      	movs	r0, #62	; 0x3e
 800d942:	183b      	adds	r3, r7, r0
 800d944:	687a      	ldr	r2, [r7, #4]
 800d946:	2160      	movs	r1, #96	; 0x60
 800d948:	5a52      	ldrh	r2, [r2, r1]
 800d94a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	228c      	movs	r2, #140	; 0x8c
 800d950:	589b      	ldr	r3, [r3, r2]
 800d952:	2b22      	cmp	r3, #34	; 0x22
 800d954:	d000      	beq.n	800d958 <UART_RxISR_16BIT+0x20>
 800d956:	e09a      	b.n	800da8e <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d95e:	213c      	movs	r1, #60	; 0x3c
 800d960:	187b      	adds	r3, r7, r1
 800d962:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d968:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 800d96a:	187b      	adds	r3, r7, r1
 800d96c:	183a      	adds	r2, r7, r0
 800d96e:	881b      	ldrh	r3, [r3, #0]
 800d970:	8812      	ldrh	r2, [r2, #0]
 800d972:	4013      	ands	r3, r2
 800d974:	b29a      	uxth	r2, r3
 800d976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d978:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d97e:	1c9a      	adds	r2, r3, #2
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	225e      	movs	r2, #94	; 0x5e
 800d988:	5a9b      	ldrh	r3, [r3, r2]
 800d98a:	b29b      	uxth	r3, r3
 800d98c:	3b01      	subs	r3, #1
 800d98e:	b299      	uxth	r1, r3
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	225e      	movs	r2, #94	; 0x5e
 800d994:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	225e      	movs	r2, #94	; 0x5e
 800d99a:	5a9b      	ldrh	r3, [r3, r2]
 800d99c:	b29b      	uxth	r3, r3
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d000      	beq.n	800d9a4 <UART_RxISR_16BIT+0x6c>
 800d9a2:	e07c      	b.n	800da9e <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d9a4:	f3ef 8310 	mrs	r3, PRIMASK
 800d9a8:	617b      	str	r3, [r7, #20]
  return(result);
 800d9aa:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d9ac:	637b      	str	r3, [r7, #52]	; 0x34
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9b2:	69bb      	ldr	r3, [r7, #24]
 800d9b4:	f383 8810 	msr	PRIMASK, r3
}
 800d9b8:	46c0      	nop			; (mov r8, r8)
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	681a      	ldr	r2, [r3, #0]
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	4938      	ldr	r1, [pc, #224]	; (800daa8 <UART_RxISR_16BIT+0x170>)
 800d9c6:	400a      	ands	r2, r1
 800d9c8:	601a      	str	r2, [r3, #0]
 800d9ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9ce:	69fb      	ldr	r3, [r7, #28]
 800d9d0:	f383 8810 	msr	PRIMASK, r3
}
 800d9d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d9d6:	f3ef 8310 	mrs	r3, PRIMASK
 800d9da:	623b      	str	r3, [r7, #32]
  return(result);
 800d9dc:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d9de:	633b      	str	r3, [r7, #48]	; 0x30
 800d9e0:	2301      	movs	r3, #1
 800d9e2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9e6:	f383 8810 	msr	PRIMASK, r3
}
 800d9ea:	46c0      	nop			; (mov r8, r8)
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	689a      	ldr	r2, [r3, #8]
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	2101      	movs	r1, #1
 800d9f8:	438a      	bics	r2, r1
 800d9fa:	609a      	str	r2, [r3, #8]
 800d9fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9fe:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da02:	f383 8810 	msr	PRIMASK, r3
}
 800da06:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	228c      	movs	r2, #140	; 0x8c
 800da0c:	2120      	movs	r1, #32
 800da0e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2200      	movs	r2, #0
 800da14:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2200      	movs	r2, #0
 800da1a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da20:	2b01      	cmp	r3, #1
 800da22:	d12f      	bne.n	800da84 <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2200      	movs	r2, #0
 800da28:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da2a:	f3ef 8310 	mrs	r3, PRIMASK
 800da2e:	60bb      	str	r3, [r7, #8]
  return(result);
 800da30:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da32:	62fb      	str	r3, [r7, #44]	; 0x2c
 800da34:	2301      	movs	r3, #1
 800da36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	f383 8810 	msr	PRIMASK, r3
}
 800da3e:	46c0      	nop			; (mov r8, r8)
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	681a      	ldr	r2, [r3, #0]
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	2110      	movs	r1, #16
 800da4c:	438a      	bics	r2, r1
 800da4e:	601a      	str	r2, [r3, #0]
 800da50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da54:	693b      	ldr	r3, [r7, #16]
 800da56:	f383 8810 	msr	PRIMASK, r3
}
 800da5a:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	69db      	ldr	r3, [r3, #28]
 800da62:	2210      	movs	r2, #16
 800da64:	4013      	ands	r3, r2
 800da66:	2b10      	cmp	r3, #16
 800da68:	d103      	bne.n	800da72 <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	2210      	movs	r2, #16
 800da70:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	225c      	movs	r2, #92	; 0x5c
 800da76:	5a9a      	ldrh	r2, [r3, r2]
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	0011      	movs	r1, r2
 800da7c:	0018      	movs	r0, r3
 800da7e:	f7ff f959 	bl	800cd34 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800da82:	e00c      	b.n	800da9e <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	0018      	movs	r0, r3
 800da88:	f7f6 fe92 	bl	80047b0 <HAL_UART_RxCpltCallback>
}
 800da8c:	e007      	b.n	800da9e <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	699a      	ldr	r2, [r3, #24]
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	2108      	movs	r1, #8
 800da9a:	430a      	orrs	r2, r1
 800da9c:	619a      	str	r2, [r3, #24]
}
 800da9e:	46c0      	nop			; (mov r8, r8)
 800daa0:	46bd      	mov	sp, r7
 800daa2:	b010      	add	sp, #64	; 0x40
 800daa4:	bd80      	pop	{r7, pc}
 800daa6:	46c0      	nop			; (mov r8, r8)
 800daa8:	fffffedf 	.word	0xfffffedf

0800daac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b09c      	sub	sp, #112	; 0x70
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800dab4:	236a      	movs	r3, #106	; 0x6a
 800dab6:	18fb      	adds	r3, r7, r3
 800dab8:	687a      	ldr	r2, [r7, #4]
 800daba:	2160      	movs	r1, #96	; 0x60
 800dabc:	5a52      	ldrh	r2, [r2, r1]
 800dabe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	69db      	ldr	r3, [r3, #28]
 800dac6:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	689b      	ldr	r3, [r3, #8]
 800dad6:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	228c      	movs	r2, #140	; 0x8c
 800dadc:	589b      	ldr	r3, [r3, r2]
 800dade:	2b22      	cmp	r3, #34	; 0x22
 800dae0:	d000      	beq.n	800dae4 <UART_RxISR_8BIT_FIFOEN+0x38>
 800dae2:	e144      	b.n	800dd6e <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800dae4:	235e      	movs	r3, #94	; 0x5e
 800dae6:	18fb      	adds	r3, r7, r3
 800dae8:	687a      	ldr	r2, [r7, #4]
 800daea:	2168      	movs	r1, #104	; 0x68
 800daec:	5a52      	ldrh	r2, [r2, r1]
 800daee:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800daf0:	e0eb      	b.n	800dcca <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800daf8:	215c      	movs	r1, #92	; 0x5c
 800dafa:	187b      	adds	r3, r7, r1
 800dafc:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dafe:	187b      	adds	r3, r7, r1
 800db00:	881b      	ldrh	r3, [r3, #0]
 800db02:	b2da      	uxtb	r2, r3
 800db04:	236a      	movs	r3, #106	; 0x6a
 800db06:	18fb      	adds	r3, r7, r3
 800db08:	881b      	ldrh	r3, [r3, #0]
 800db0a:	b2d9      	uxtb	r1, r3
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db10:	400a      	ands	r2, r1
 800db12:	b2d2      	uxtb	r2, r2
 800db14:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db1a:	1c5a      	adds	r2, r3, #1
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	225e      	movs	r2, #94	; 0x5e
 800db24:	5a9b      	ldrh	r3, [r3, r2]
 800db26:	b29b      	uxth	r3, r3
 800db28:	3b01      	subs	r3, #1
 800db2a:	b299      	uxth	r1, r3
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	225e      	movs	r2, #94	; 0x5e
 800db30:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	69db      	ldr	r3, [r3, #28]
 800db38:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800db3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800db3c:	2207      	movs	r2, #7
 800db3e:	4013      	ands	r3, r2
 800db40:	d049      	beq.n	800dbd6 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800db42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800db44:	2201      	movs	r2, #1
 800db46:	4013      	ands	r3, r2
 800db48:	d010      	beq.n	800db6c <UART_RxISR_8BIT_FIFOEN+0xc0>
 800db4a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800db4c:	2380      	movs	r3, #128	; 0x80
 800db4e:	005b      	lsls	r3, r3, #1
 800db50:	4013      	ands	r3, r2
 800db52:	d00b      	beq.n	800db6c <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	2201      	movs	r2, #1
 800db5a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2290      	movs	r2, #144	; 0x90
 800db60:	589b      	ldr	r3, [r3, r2]
 800db62:	2201      	movs	r2, #1
 800db64:	431a      	orrs	r2, r3
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	2190      	movs	r1, #144	; 0x90
 800db6a:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800db6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800db6e:	2202      	movs	r2, #2
 800db70:	4013      	ands	r3, r2
 800db72:	d00f      	beq.n	800db94 <UART_RxISR_8BIT_FIFOEN+0xe8>
 800db74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800db76:	2201      	movs	r2, #1
 800db78:	4013      	ands	r3, r2
 800db7a:	d00b      	beq.n	800db94 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	2202      	movs	r2, #2
 800db82:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2290      	movs	r2, #144	; 0x90
 800db88:	589b      	ldr	r3, [r3, r2]
 800db8a:	2204      	movs	r2, #4
 800db8c:	431a      	orrs	r2, r3
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2190      	movs	r1, #144	; 0x90
 800db92:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800db94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800db96:	2204      	movs	r2, #4
 800db98:	4013      	ands	r3, r2
 800db9a:	d00f      	beq.n	800dbbc <UART_RxISR_8BIT_FIFOEN+0x110>
 800db9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800db9e:	2201      	movs	r2, #1
 800dba0:	4013      	ands	r3, r2
 800dba2:	d00b      	beq.n	800dbbc <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	2204      	movs	r2, #4
 800dbaa:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	2290      	movs	r2, #144	; 0x90
 800dbb0:	589b      	ldr	r3, [r3, r2]
 800dbb2:	2202      	movs	r2, #2
 800dbb4:	431a      	orrs	r2, r3
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	2190      	movs	r1, #144	; 0x90
 800dbba:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2290      	movs	r2, #144	; 0x90
 800dbc0:	589b      	ldr	r3, [r3, r2]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d007      	beq.n	800dbd6 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	0018      	movs	r0, r3
 800dbca:	f7f6 fdb9 	bl	8004740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2290      	movs	r2, #144	; 0x90
 800dbd2:	2100      	movs	r1, #0
 800dbd4:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	225e      	movs	r2, #94	; 0x5e
 800dbda:	5a9b      	ldrh	r3, [r3, r2]
 800dbdc:	b29b      	uxth	r3, r3
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d173      	bne.n	800dcca <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dbe2:	f3ef 8310 	mrs	r3, PRIMASK
 800dbe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800dbe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dbea:	65bb      	str	r3, [r7, #88]	; 0x58
 800dbec:	2301      	movs	r3, #1
 800dbee:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbf2:	f383 8810 	msr	PRIMASK, r3
}
 800dbf6:	46c0      	nop			; (mov r8, r8)
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	681a      	ldr	r2, [r3, #0]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	4961      	ldr	r1, [pc, #388]	; (800dd88 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 800dc04:	400a      	ands	r2, r1
 800dc06:	601a      	str	r2, [r3, #0]
 800dc08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dc0a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc0e:	f383 8810 	msr	PRIMASK, r3
}
 800dc12:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc14:	f3ef 8310 	mrs	r3, PRIMASK
 800dc18:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 800dc1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dc1c:	657b      	str	r3, [r7, #84]	; 0x54
 800dc1e:	2301      	movs	r3, #1
 800dc20:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc24:	f383 8810 	msr	PRIMASK, r3
}
 800dc28:	46c0      	nop			; (mov r8, r8)
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	689a      	ldr	r2, [r3, #8]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	4955      	ldr	r1, [pc, #340]	; (800dd8c <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 800dc36:	400a      	ands	r2, r1
 800dc38:	609a      	str	r2, [r3, #8]
 800dc3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dc3c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc40:	f383 8810 	msr	PRIMASK, r3
}
 800dc44:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	228c      	movs	r2, #140	; 0x8c
 800dc4a:	2120      	movs	r1, #32
 800dc4c:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2200      	movs	r2, #0
 800dc52:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	2200      	movs	r2, #0
 800dc58:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dc5e:	2b01      	cmp	r3, #1
 800dc60:	d12f      	bne.n	800dcc2 <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	2200      	movs	r2, #0
 800dc66:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc68:	f3ef 8310 	mrs	r3, PRIMASK
 800dc6c:	623b      	str	r3, [r7, #32]
  return(result);
 800dc6e:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc70:	653b      	str	r3, [r7, #80]	; 0x50
 800dc72:	2301      	movs	r3, #1
 800dc74:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc78:	f383 8810 	msr	PRIMASK, r3
}
 800dc7c:	46c0      	nop			; (mov r8, r8)
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	681a      	ldr	r2, [r3, #0]
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	2110      	movs	r1, #16
 800dc8a:	438a      	bics	r2, r1
 800dc8c:	601a      	str	r2, [r3, #0]
 800dc8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dc90:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc94:	f383 8810 	msr	PRIMASK, r3
}
 800dc98:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	69db      	ldr	r3, [r3, #28]
 800dca0:	2210      	movs	r2, #16
 800dca2:	4013      	ands	r3, r2
 800dca4:	2b10      	cmp	r3, #16
 800dca6:	d103      	bne.n	800dcb0 <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	2210      	movs	r2, #16
 800dcae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	225c      	movs	r2, #92	; 0x5c
 800dcb4:	5a9a      	ldrh	r2, [r3, r2]
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	0011      	movs	r1, r2
 800dcba:	0018      	movs	r0, r3
 800dcbc:	f7ff f83a 	bl	800cd34 <HAL_UARTEx_RxEventCallback>
 800dcc0:	e003      	b.n	800dcca <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	0018      	movs	r0, r3
 800dcc6:	f7f6 fd73 	bl	80047b0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dcca:	235e      	movs	r3, #94	; 0x5e
 800dccc:	18fb      	adds	r3, r7, r3
 800dcce:	881b      	ldrh	r3, [r3, #0]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d004      	beq.n	800dcde <UART_RxISR_8BIT_FIFOEN+0x232>
 800dcd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dcd6:	2220      	movs	r2, #32
 800dcd8:	4013      	ands	r3, r2
 800dcda:	d000      	beq.n	800dcde <UART_RxISR_8BIT_FIFOEN+0x232>
 800dcdc:	e709      	b.n	800daf2 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800dcde:	204e      	movs	r0, #78	; 0x4e
 800dce0:	183b      	adds	r3, r7, r0
 800dce2:	687a      	ldr	r2, [r7, #4]
 800dce4:	215e      	movs	r1, #94	; 0x5e
 800dce6:	5a52      	ldrh	r2, [r2, r1]
 800dce8:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800dcea:	0001      	movs	r1, r0
 800dcec:	187b      	adds	r3, r7, r1
 800dcee:	881b      	ldrh	r3, [r3, #0]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d044      	beq.n	800dd7e <UART_RxISR_8BIT_FIFOEN+0x2d2>
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	2268      	movs	r2, #104	; 0x68
 800dcf8:	5a9b      	ldrh	r3, [r3, r2]
 800dcfa:	187a      	adds	r2, r7, r1
 800dcfc:	8812      	ldrh	r2, [r2, #0]
 800dcfe:	429a      	cmp	r2, r3
 800dd00:	d23d      	bcs.n	800dd7e <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd02:	f3ef 8310 	mrs	r3, PRIMASK
 800dd06:	60bb      	str	r3, [r7, #8]
  return(result);
 800dd08:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800dd0a:	64bb      	str	r3, [r7, #72]	; 0x48
 800dd0c:	2301      	movs	r3, #1
 800dd0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	f383 8810 	msr	PRIMASK, r3
}
 800dd16:	46c0      	nop			; (mov r8, r8)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	689a      	ldr	r2, [r3, #8]
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	491b      	ldr	r1, [pc, #108]	; (800dd90 <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 800dd24:	400a      	ands	r2, r1
 800dd26:	609a      	str	r2, [r3, #8]
 800dd28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dd2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd2c:	693b      	ldr	r3, [r7, #16]
 800dd2e:	f383 8810 	msr	PRIMASK, r3
}
 800dd32:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	4a17      	ldr	r2, [pc, #92]	; (800dd94 <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 800dd38:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd3a:	f3ef 8310 	mrs	r3, PRIMASK
 800dd3e:	617b      	str	r3, [r7, #20]
  return(result);
 800dd40:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800dd42:	647b      	str	r3, [r7, #68]	; 0x44
 800dd44:	2301      	movs	r3, #1
 800dd46:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd48:	69bb      	ldr	r3, [r7, #24]
 800dd4a:	f383 8810 	msr	PRIMASK, r3
}
 800dd4e:	46c0      	nop			; (mov r8, r8)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	681a      	ldr	r2, [r3, #0]
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	2120      	movs	r1, #32
 800dd5c:	430a      	orrs	r2, r1
 800dd5e:	601a      	str	r2, [r3, #0]
 800dd60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dd62:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd64:	69fb      	ldr	r3, [r7, #28]
 800dd66:	f383 8810 	msr	PRIMASK, r3
}
 800dd6a:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dd6c:	e007      	b.n	800dd7e <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	699a      	ldr	r2, [r3, #24]
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	2108      	movs	r1, #8
 800dd7a:	430a      	orrs	r2, r1
 800dd7c:	619a      	str	r2, [r3, #24]
}
 800dd7e:	46c0      	nop			; (mov r8, r8)
 800dd80:	46bd      	mov	sp, r7
 800dd82:	b01c      	add	sp, #112	; 0x70
 800dd84:	bd80      	pop	{r7, pc}
 800dd86:	46c0      	nop			; (mov r8, r8)
 800dd88:	fffffeff 	.word	0xfffffeff
 800dd8c:	effffffe 	.word	0xeffffffe
 800dd90:	efffffff 	.word	0xefffffff
 800dd94:	0800d7c5 	.word	0x0800d7c5

0800dd98 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b09e      	sub	sp, #120	; 0x78
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800dda0:	2372      	movs	r3, #114	; 0x72
 800dda2:	18fb      	adds	r3, r7, r3
 800dda4:	687a      	ldr	r2, [r7, #4]
 800dda6:	2160      	movs	r1, #96	; 0x60
 800dda8:	5a52      	ldrh	r2, [r2, r1]
 800ddaa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	69db      	ldr	r3, [r3, #28]
 800ddb2:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	689b      	ldr	r3, [r3, #8]
 800ddc2:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	228c      	movs	r2, #140	; 0x8c
 800ddc8:	589b      	ldr	r3, [r3, r2]
 800ddca:	2b22      	cmp	r3, #34	; 0x22
 800ddcc:	d000      	beq.n	800ddd0 <UART_RxISR_16BIT_FIFOEN+0x38>
 800ddce:	e144      	b.n	800e05a <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ddd0:	2366      	movs	r3, #102	; 0x66
 800ddd2:	18fb      	adds	r3, r7, r3
 800ddd4:	687a      	ldr	r2, [r7, #4]
 800ddd6:	2168      	movs	r1, #104	; 0x68
 800ddd8:	5a52      	ldrh	r2, [r2, r1]
 800ddda:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dddc:	e0eb      	b.n	800dfb6 <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dde4:	2164      	movs	r1, #100	; 0x64
 800dde6:	187b      	adds	r3, r7, r1
 800dde8:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ddee:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 800ddf0:	187b      	adds	r3, r7, r1
 800ddf2:	2272      	movs	r2, #114	; 0x72
 800ddf4:	18ba      	adds	r2, r7, r2
 800ddf6:	881b      	ldrh	r3, [r3, #0]
 800ddf8:	8812      	ldrh	r2, [r2, #0]
 800ddfa:	4013      	ands	r3, r2
 800ddfc:	b29a      	uxth	r2, r3
 800ddfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800de00:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de06:	1c9a      	adds	r2, r3, #2
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	225e      	movs	r2, #94	; 0x5e
 800de10:	5a9b      	ldrh	r3, [r3, r2]
 800de12:	b29b      	uxth	r3, r3
 800de14:	3b01      	subs	r3, #1
 800de16:	b299      	uxth	r1, r3
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	225e      	movs	r2, #94	; 0x5e
 800de1c:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	69db      	ldr	r3, [r3, #28]
 800de24:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800de26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800de28:	2207      	movs	r2, #7
 800de2a:	4013      	ands	r3, r2
 800de2c:	d049      	beq.n	800dec2 <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800de2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800de30:	2201      	movs	r2, #1
 800de32:	4013      	ands	r3, r2
 800de34:	d010      	beq.n	800de58 <UART_RxISR_16BIT_FIFOEN+0xc0>
 800de36:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800de38:	2380      	movs	r3, #128	; 0x80
 800de3a:	005b      	lsls	r3, r3, #1
 800de3c:	4013      	ands	r3, r2
 800de3e:	d00b      	beq.n	800de58 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	2201      	movs	r2, #1
 800de46:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	2290      	movs	r2, #144	; 0x90
 800de4c:	589b      	ldr	r3, [r3, r2]
 800de4e:	2201      	movs	r2, #1
 800de50:	431a      	orrs	r2, r3
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2190      	movs	r1, #144	; 0x90
 800de56:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800de58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800de5a:	2202      	movs	r2, #2
 800de5c:	4013      	ands	r3, r2
 800de5e:	d00f      	beq.n	800de80 <UART_RxISR_16BIT_FIFOEN+0xe8>
 800de60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800de62:	2201      	movs	r2, #1
 800de64:	4013      	ands	r3, r2
 800de66:	d00b      	beq.n	800de80 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	2202      	movs	r2, #2
 800de6e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	2290      	movs	r2, #144	; 0x90
 800de74:	589b      	ldr	r3, [r3, r2]
 800de76:	2204      	movs	r2, #4
 800de78:	431a      	orrs	r2, r3
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2190      	movs	r1, #144	; 0x90
 800de7e:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800de80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800de82:	2204      	movs	r2, #4
 800de84:	4013      	ands	r3, r2
 800de86:	d00f      	beq.n	800dea8 <UART_RxISR_16BIT_FIFOEN+0x110>
 800de88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800de8a:	2201      	movs	r2, #1
 800de8c:	4013      	ands	r3, r2
 800de8e:	d00b      	beq.n	800dea8 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	2204      	movs	r2, #4
 800de96:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	2290      	movs	r2, #144	; 0x90
 800de9c:	589b      	ldr	r3, [r3, r2]
 800de9e:	2202      	movs	r2, #2
 800dea0:	431a      	orrs	r2, r3
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	2190      	movs	r1, #144	; 0x90
 800dea6:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	2290      	movs	r2, #144	; 0x90
 800deac:	589b      	ldr	r3, [r3, r2]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d007      	beq.n	800dec2 <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	0018      	movs	r0, r3
 800deb6:	f7f6 fc43 	bl	8004740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	2290      	movs	r2, #144	; 0x90
 800debe:	2100      	movs	r1, #0
 800dec0:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	225e      	movs	r2, #94	; 0x5e
 800dec6:	5a9b      	ldrh	r3, [r3, r2]
 800dec8:	b29b      	uxth	r3, r3
 800deca:	2b00      	cmp	r3, #0
 800decc:	d173      	bne.n	800dfb6 <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dece:	f3ef 8310 	mrs	r3, PRIMASK
 800ded2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800ded4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ded6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ded8:	2301      	movs	r3, #1
 800deda:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dedc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dede:	f383 8810 	msr	PRIMASK, r3
}
 800dee2:	46c0      	nop			; (mov r8, r8)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	4961      	ldr	r1, [pc, #388]	; (800e074 <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 800def0:	400a      	ands	r2, r1
 800def2:	601a      	str	r2, [r3, #0]
 800def4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800def6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800def8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800defa:	f383 8810 	msr	PRIMASK, r3
}
 800defe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800df00:	f3ef 8310 	mrs	r3, PRIMASK
 800df04:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800df06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800df08:	65bb      	str	r3, [r7, #88]	; 0x58
 800df0a:	2301      	movs	r3, #1
 800df0c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df10:	f383 8810 	msr	PRIMASK, r3
}
 800df14:	46c0      	nop			; (mov r8, r8)
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	689a      	ldr	r2, [r3, #8]
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	4955      	ldr	r1, [pc, #340]	; (800e078 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 800df22:	400a      	ands	r2, r1
 800df24:	609a      	str	r2, [r3, #8]
 800df26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800df28:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800df2c:	f383 8810 	msr	PRIMASK, r3
}
 800df30:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	228c      	movs	r2, #140	; 0x8c
 800df36:	2120      	movs	r1, #32
 800df38:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	2200      	movs	r2, #0
 800df3e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	2200      	movs	r2, #0
 800df44:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800df4a:	2b01      	cmp	r3, #1
 800df4c:	d12f      	bne.n	800dfae <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2200      	movs	r2, #0
 800df52:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800df54:	f3ef 8310 	mrs	r3, PRIMASK
 800df58:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800df5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df5c:	657b      	str	r3, [r7, #84]	; 0x54
 800df5e:	2301      	movs	r3, #1
 800df60:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df64:	f383 8810 	msr	PRIMASK, r3
}
 800df68:	46c0      	nop			; (mov r8, r8)
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	681a      	ldr	r2, [r3, #0]
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	2110      	movs	r1, #16
 800df76:	438a      	bics	r2, r1
 800df78:	601a      	str	r2, [r3, #0]
 800df7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800df7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df80:	f383 8810 	msr	PRIMASK, r3
}
 800df84:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	69db      	ldr	r3, [r3, #28]
 800df8c:	2210      	movs	r2, #16
 800df8e:	4013      	ands	r3, r2
 800df90:	2b10      	cmp	r3, #16
 800df92:	d103      	bne.n	800df9c <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	2210      	movs	r2, #16
 800df9a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	225c      	movs	r2, #92	; 0x5c
 800dfa0:	5a9a      	ldrh	r2, [r3, r2]
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	0011      	movs	r1, r2
 800dfa6:	0018      	movs	r0, r3
 800dfa8:	f7fe fec4 	bl	800cd34 <HAL_UARTEx_RxEventCallback>
 800dfac:	e003      	b.n	800dfb6 <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	0018      	movs	r0, r3
 800dfb2:	f7f6 fbfd 	bl	80047b0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dfb6:	2366      	movs	r3, #102	; 0x66
 800dfb8:	18fb      	adds	r3, r7, r3
 800dfba:	881b      	ldrh	r3, [r3, #0]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d004      	beq.n	800dfca <UART_RxISR_16BIT_FIFOEN+0x232>
 800dfc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dfc2:	2220      	movs	r2, #32
 800dfc4:	4013      	ands	r3, r2
 800dfc6:	d000      	beq.n	800dfca <UART_RxISR_16BIT_FIFOEN+0x232>
 800dfc8:	e709      	b.n	800ddde <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800dfca:	2052      	movs	r0, #82	; 0x52
 800dfcc:	183b      	adds	r3, r7, r0
 800dfce:	687a      	ldr	r2, [r7, #4]
 800dfd0:	215e      	movs	r1, #94	; 0x5e
 800dfd2:	5a52      	ldrh	r2, [r2, r1]
 800dfd4:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800dfd6:	0001      	movs	r1, r0
 800dfd8:	187b      	adds	r3, r7, r1
 800dfda:	881b      	ldrh	r3, [r3, #0]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d044      	beq.n	800e06a <UART_RxISR_16BIT_FIFOEN+0x2d2>
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2268      	movs	r2, #104	; 0x68
 800dfe4:	5a9b      	ldrh	r3, [r3, r2]
 800dfe6:	187a      	adds	r2, r7, r1
 800dfe8:	8812      	ldrh	r2, [r2, #0]
 800dfea:	429a      	cmp	r2, r3
 800dfec:	d23d      	bcs.n	800e06a <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dfee:	f3ef 8310 	mrs	r3, PRIMASK
 800dff2:	60fb      	str	r3, [r7, #12]
  return(result);
 800dff4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800dff6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800dff8:	2301      	movs	r3, #1
 800dffa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dffc:	693b      	ldr	r3, [r7, #16]
 800dffe:	f383 8810 	msr	PRIMASK, r3
}
 800e002:	46c0      	nop			; (mov r8, r8)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	689a      	ldr	r2, [r3, #8]
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	491b      	ldr	r1, [pc, #108]	; (800e07c <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 800e010:	400a      	ands	r2, r1
 800e012:	609a      	str	r2, [r3, #8]
 800e014:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e016:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e018:	697b      	ldr	r3, [r7, #20]
 800e01a:	f383 8810 	msr	PRIMASK, r3
}
 800e01e:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	4a17      	ldr	r2, [pc, #92]	; (800e080 <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 800e024:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e026:	f3ef 8310 	mrs	r3, PRIMASK
 800e02a:	61bb      	str	r3, [r7, #24]
  return(result);
 800e02c:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e02e:	64bb      	str	r3, [r7, #72]	; 0x48
 800e030:	2301      	movs	r3, #1
 800e032:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e034:	69fb      	ldr	r3, [r7, #28]
 800e036:	f383 8810 	msr	PRIMASK, r3
}
 800e03a:	46c0      	nop			; (mov r8, r8)
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	681a      	ldr	r2, [r3, #0]
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	2120      	movs	r1, #32
 800e048:	430a      	orrs	r2, r1
 800e04a:	601a      	str	r2, [r3, #0]
 800e04c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e04e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e050:	6a3b      	ldr	r3, [r7, #32]
 800e052:	f383 8810 	msr	PRIMASK, r3
}
 800e056:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e058:	e007      	b.n	800e06a <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	699a      	ldr	r2, [r3, #24]
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	2108      	movs	r1, #8
 800e066:	430a      	orrs	r2, r1
 800e068:	619a      	str	r2, [r3, #24]
}
 800e06a:	46c0      	nop			; (mov r8, r8)
 800e06c:	46bd      	mov	sp, r7
 800e06e:	b01e      	add	sp, #120	; 0x78
 800e070:	bd80      	pop	{r7, pc}
 800e072:	46c0      	nop			; (mov r8, r8)
 800e074:	fffffeff 	.word	0xfffffeff
 800e078:	effffffe 	.word	0xeffffffe
 800e07c:	efffffff 	.word	0xefffffff
 800e080:	0800d939 	.word	0x0800d939

0800e084 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b082      	sub	sp, #8
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e08c:	46c0      	nop			; (mov r8, r8)
 800e08e:	46bd      	mov	sp, r7
 800e090:	b002      	add	sp, #8
 800e092:	bd80      	pop	{r7, pc}

0800e094 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b082      	sub	sp, #8
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e09c:	46c0      	nop			; (mov r8, r8)
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	b002      	add	sp, #8
 800e0a2:	bd80      	pop	{r7, pc}

0800e0a4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b082      	sub	sp, #8
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e0ac:	46c0      	nop			; (mov r8, r8)
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	b002      	add	sp, #8
 800e0b2:	bd80      	pop	{r7, pc}

0800e0b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b084      	sub	sp, #16
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2284      	movs	r2, #132	; 0x84
 800e0c0:	5c9b      	ldrb	r3, [r3, r2]
 800e0c2:	2b01      	cmp	r3, #1
 800e0c4:	d101      	bne.n	800e0ca <HAL_UARTEx_DisableFifoMode+0x16>
 800e0c6:	2302      	movs	r3, #2
 800e0c8:	e027      	b.n	800e11a <HAL_UARTEx_DisableFifoMode+0x66>
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	2284      	movs	r2, #132	; 0x84
 800e0ce:	2101      	movs	r1, #1
 800e0d0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	2288      	movs	r2, #136	; 0x88
 800e0d6:	2124      	movs	r1, #36	; 0x24
 800e0d8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	681a      	ldr	r2, [r3, #0]
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	2101      	movs	r1, #1
 800e0ee:	438a      	bics	r2, r1
 800e0f0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	4a0b      	ldr	r2, [pc, #44]	; (800e124 <HAL_UARTEx_DisableFifoMode+0x70>)
 800e0f6:	4013      	ands	r3, r2
 800e0f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	68fa      	ldr	r2, [r7, #12]
 800e106:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2288      	movs	r2, #136	; 0x88
 800e10c:	2120      	movs	r1, #32
 800e10e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2284      	movs	r2, #132	; 0x84
 800e114:	2100      	movs	r1, #0
 800e116:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e118:	2300      	movs	r3, #0
}
 800e11a:	0018      	movs	r0, r3
 800e11c:	46bd      	mov	sp, r7
 800e11e:	b004      	add	sp, #16
 800e120:	bd80      	pop	{r7, pc}
 800e122:	46c0      	nop			; (mov r8, r8)
 800e124:	dfffffff 	.word	0xdfffffff

0800e128 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b084      	sub	sp, #16
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
 800e130:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	2284      	movs	r2, #132	; 0x84
 800e136:	5c9b      	ldrb	r3, [r3, r2]
 800e138:	2b01      	cmp	r3, #1
 800e13a:	d101      	bne.n	800e140 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e13c:	2302      	movs	r3, #2
 800e13e:	e02e      	b.n	800e19e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	2284      	movs	r2, #132	; 0x84
 800e144:	2101      	movs	r1, #1
 800e146:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	2288      	movs	r2, #136	; 0x88
 800e14c:	2124      	movs	r1, #36	; 0x24
 800e14e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	681a      	ldr	r2, [r3, #0]
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	2101      	movs	r1, #1
 800e164:	438a      	bics	r2, r1
 800e166:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	689b      	ldr	r3, [r3, #8]
 800e16e:	00db      	lsls	r3, r3, #3
 800e170:	08d9      	lsrs	r1, r3, #3
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	683a      	ldr	r2, [r7, #0]
 800e178:	430a      	orrs	r2, r1
 800e17a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	0018      	movs	r0, r3
 800e180:	f000 f854 	bl	800e22c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	68fa      	ldr	r2, [r7, #12]
 800e18a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	2288      	movs	r2, #136	; 0x88
 800e190:	2120      	movs	r1, #32
 800e192:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	2284      	movs	r2, #132	; 0x84
 800e198:	2100      	movs	r1, #0
 800e19a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e19c:	2300      	movs	r3, #0
}
 800e19e:	0018      	movs	r0, r3
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	b004      	add	sp, #16
 800e1a4:	bd80      	pop	{r7, pc}
	...

0800e1a8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b084      	sub	sp, #16
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
 800e1b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	2284      	movs	r2, #132	; 0x84
 800e1b6:	5c9b      	ldrb	r3, [r3, r2]
 800e1b8:	2b01      	cmp	r3, #1
 800e1ba:	d101      	bne.n	800e1c0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e1bc:	2302      	movs	r3, #2
 800e1be:	e02f      	b.n	800e220 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2284      	movs	r2, #132	; 0x84
 800e1c4:	2101      	movs	r1, #1
 800e1c6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	2288      	movs	r2, #136	; 0x88
 800e1cc:	2124      	movs	r1, #36	; 0x24
 800e1ce:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	681a      	ldr	r2, [r3, #0]
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	2101      	movs	r1, #1
 800e1e4:	438a      	bics	r2, r1
 800e1e6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	689b      	ldr	r3, [r3, #8]
 800e1ee:	4a0e      	ldr	r2, [pc, #56]	; (800e228 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800e1f0:	4013      	ands	r3, r2
 800e1f2:	0019      	movs	r1, r3
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	683a      	ldr	r2, [r7, #0]
 800e1fa:	430a      	orrs	r2, r1
 800e1fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	0018      	movs	r0, r3
 800e202:	f000 f813 	bl	800e22c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	68fa      	ldr	r2, [r7, #12]
 800e20c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2288      	movs	r2, #136	; 0x88
 800e212:	2120      	movs	r1, #32
 800e214:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	2284      	movs	r2, #132	; 0x84
 800e21a:	2100      	movs	r1, #0
 800e21c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e21e:	2300      	movs	r3, #0
}
 800e220:	0018      	movs	r0, r3
 800e222:	46bd      	mov	sp, r7
 800e224:	b004      	add	sp, #16
 800e226:	bd80      	pop	{r7, pc}
 800e228:	f1ffffff 	.word	0xf1ffffff

0800e22c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e22c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e22e:	b085      	sub	sp, #20
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d108      	bne.n	800e24e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	226a      	movs	r2, #106	; 0x6a
 800e240:	2101      	movs	r1, #1
 800e242:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	2268      	movs	r2, #104	; 0x68
 800e248:	2101      	movs	r1, #1
 800e24a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e24c:	e043      	b.n	800e2d6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e24e:	260f      	movs	r6, #15
 800e250:	19bb      	adds	r3, r7, r6
 800e252:	2208      	movs	r2, #8
 800e254:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e256:	200e      	movs	r0, #14
 800e258:	183b      	adds	r3, r7, r0
 800e25a:	2208      	movs	r2, #8
 800e25c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	689b      	ldr	r3, [r3, #8]
 800e264:	0e5b      	lsrs	r3, r3, #25
 800e266:	b2da      	uxtb	r2, r3
 800e268:	240d      	movs	r4, #13
 800e26a:	193b      	adds	r3, r7, r4
 800e26c:	2107      	movs	r1, #7
 800e26e:	400a      	ands	r2, r1
 800e270:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	689b      	ldr	r3, [r3, #8]
 800e278:	0f5b      	lsrs	r3, r3, #29
 800e27a:	b2da      	uxtb	r2, r3
 800e27c:	250c      	movs	r5, #12
 800e27e:	197b      	adds	r3, r7, r5
 800e280:	2107      	movs	r1, #7
 800e282:	400a      	ands	r2, r1
 800e284:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e286:	183b      	adds	r3, r7, r0
 800e288:	781b      	ldrb	r3, [r3, #0]
 800e28a:	197a      	adds	r2, r7, r5
 800e28c:	7812      	ldrb	r2, [r2, #0]
 800e28e:	4914      	ldr	r1, [pc, #80]	; (800e2e0 <UARTEx_SetNbDataToProcess+0xb4>)
 800e290:	5c8a      	ldrb	r2, [r1, r2]
 800e292:	435a      	muls	r2, r3
 800e294:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800e296:	197b      	adds	r3, r7, r5
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	4a12      	ldr	r2, [pc, #72]	; (800e2e4 <UARTEx_SetNbDataToProcess+0xb8>)
 800e29c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e29e:	0019      	movs	r1, r3
 800e2a0:	f7f1 ffde 	bl	8000260 <__divsi3>
 800e2a4:	0003      	movs	r3, r0
 800e2a6:	b299      	uxth	r1, r3
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	226a      	movs	r2, #106	; 0x6a
 800e2ac:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e2ae:	19bb      	adds	r3, r7, r6
 800e2b0:	781b      	ldrb	r3, [r3, #0]
 800e2b2:	193a      	adds	r2, r7, r4
 800e2b4:	7812      	ldrb	r2, [r2, #0]
 800e2b6:	490a      	ldr	r1, [pc, #40]	; (800e2e0 <UARTEx_SetNbDataToProcess+0xb4>)
 800e2b8:	5c8a      	ldrb	r2, [r1, r2]
 800e2ba:	435a      	muls	r2, r3
 800e2bc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800e2be:	193b      	adds	r3, r7, r4
 800e2c0:	781b      	ldrb	r3, [r3, #0]
 800e2c2:	4a08      	ldr	r2, [pc, #32]	; (800e2e4 <UARTEx_SetNbDataToProcess+0xb8>)
 800e2c4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e2c6:	0019      	movs	r1, r3
 800e2c8:	f7f1 ffca 	bl	8000260 <__divsi3>
 800e2cc:	0003      	movs	r3, r0
 800e2ce:	b299      	uxth	r1, r3
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2268      	movs	r2, #104	; 0x68
 800e2d4:	5299      	strh	r1, [r3, r2]
}
 800e2d6:	46c0      	nop			; (mov r8, r8)
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	b005      	add	sp, #20
 800e2dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2de:	46c0      	nop			; (mov r8, r8)
 800e2e0:	08012d6c 	.word	0x08012d6c
 800e2e4:	08012d74 	.word	0x08012d74

0800e2e8 <atoi>:
 800e2e8:	b510      	push	{r4, lr}
 800e2ea:	220a      	movs	r2, #10
 800e2ec:	2100      	movs	r1, #0
 800e2ee:	f000 ffd9 	bl	800f2a4 <strtol>
 800e2f2:	bd10      	pop	{r4, pc}

0800e2f4 <gcvt>:
 800e2f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2f6:	001c      	movs	r4, r3
 800e2f8:	0015      	movs	r5, r2
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	b085      	sub	sp, #20
 800e300:	0006      	movs	r6, r0
 800e302:	000f      	movs	r7, r1
 800e304:	f7f2 f8ae 	bl	8000464 <__aeabi_dcmplt>
 800e308:	0023      	movs	r3, r4
 800e30a:	2800      	cmp	r0, #0
 800e30c:	d003      	beq.n	800e316 <gcvt+0x22>
 800e30e:	232d      	movs	r3, #45	; 0x2d
 800e310:	3d01      	subs	r5, #1
 800e312:	7023      	strb	r3, [r4, #0]
 800e314:	1c63      	adds	r3, r4, #1
 800e316:	2200      	movs	r2, #0
 800e318:	4908      	ldr	r1, [pc, #32]	; (800e33c <gcvt+0x48>)
 800e31a:	9203      	str	r2, [sp, #12]
 800e31c:	3267      	adds	r2, #103	; 0x67
 800e31e:	9202      	str	r2, [sp, #8]
 800e320:	9301      	str	r3, [sp, #4]
 800e322:	9500      	str	r5, [sp, #0]
 800e324:	003b      	movs	r3, r7
 800e326:	0032      	movs	r2, r6
 800e328:	6808      	ldr	r0, [r1, #0]
 800e32a:	f001 f849 	bl	800f3c0 <_gcvt>
 800e32e:	1e43      	subs	r3, r0, #1
 800e330:	4198      	sbcs	r0, r3
 800e332:	4240      	negs	r0, r0
 800e334:	4004      	ands	r4, r0
 800e336:	0020      	movs	r0, r4
 800e338:	b005      	add	sp, #20
 800e33a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e33c:	200000dc 	.word	0x200000dc

0800e340 <__errno>:
 800e340:	4b01      	ldr	r3, [pc, #4]	; (800e348 <__errno+0x8>)
 800e342:	6818      	ldr	r0, [r3, #0]
 800e344:	4770      	bx	lr
 800e346:	46c0      	nop			; (mov r8, r8)
 800e348:	200000dc 	.word	0x200000dc

0800e34c <__libc_init_array>:
 800e34c:	b570      	push	{r4, r5, r6, lr}
 800e34e:	2600      	movs	r6, #0
 800e350:	4d0c      	ldr	r5, [pc, #48]	; (800e384 <__libc_init_array+0x38>)
 800e352:	4c0d      	ldr	r4, [pc, #52]	; (800e388 <__libc_init_array+0x3c>)
 800e354:	1b64      	subs	r4, r4, r5
 800e356:	10a4      	asrs	r4, r4, #2
 800e358:	42a6      	cmp	r6, r4
 800e35a:	d109      	bne.n	800e370 <__libc_init_array+0x24>
 800e35c:	2600      	movs	r6, #0
 800e35e:	f004 fa61 	bl	8012824 <_init>
 800e362:	4d0a      	ldr	r5, [pc, #40]	; (800e38c <__libc_init_array+0x40>)
 800e364:	4c0a      	ldr	r4, [pc, #40]	; (800e390 <__libc_init_array+0x44>)
 800e366:	1b64      	subs	r4, r4, r5
 800e368:	10a4      	asrs	r4, r4, #2
 800e36a:	42a6      	cmp	r6, r4
 800e36c:	d105      	bne.n	800e37a <__libc_init_array+0x2e>
 800e36e:	bd70      	pop	{r4, r5, r6, pc}
 800e370:	00b3      	lsls	r3, r6, #2
 800e372:	58eb      	ldr	r3, [r5, r3]
 800e374:	4798      	blx	r3
 800e376:	3601      	adds	r6, #1
 800e378:	e7ee      	b.n	800e358 <__libc_init_array+0xc>
 800e37a:	00b3      	lsls	r3, r6, #2
 800e37c:	58eb      	ldr	r3, [r5, r3]
 800e37e:	4798      	blx	r3
 800e380:	3601      	adds	r6, #1
 800e382:	e7f2      	b.n	800e36a <__libc_init_array+0x1e>
 800e384:	08013210 	.word	0x08013210
 800e388:	08013210 	.word	0x08013210
 800e38c:	08013210 	.word	0x08013210
 800e390:	08013214 	.word	0x08013214

0800e394 <memcpy>:
 800e394:	2300      	movs	r3, #0
 800e396:	b510      	push	{r4, lr}
 800e398:	429a      	cmp	r2, r3
 800e39a:	d100      	bne.n	800e39e <memcpy+0xa>
 800e39c:	bd10      	pop	{r4, pc}
 800e39e:	5ccc      	ldrb	r4, [r1, r3]
 800e3a0:	54c4      	strb	r4, [r0, r3]
 800e3a2:	3301      	adds	r3, #1
 800e3a4:	e7f8      	b.n	800e398 <memcpy+0x4>

0800e3a6 <memset>:
 800e3a6:	0003      	movs	r3, r0
 800e3a8:	1882      	adds	r2, r0, r2
 800e3aa:	4293      	cmp	r3, r2
 800e3ac:	d100      	bne.n	800e3b0 <memset+0xa>
 800e3ae:	4770      	bx	lr
 800e3b0:	7019      	strb	r1, [r3, #0]
 800e3b2:	3301      	adds	r3, #1
 800e3b4:	e7f9      	b.n	800e3aa <memset+0x4>
	...

0800e3b8 <siprintf>:
 800e3b8:	b40e      	push	{r1, r2, r3}
 800e3ba:	b500      	push	{lr}
 800e3bc:	490b      	ldr	r1, [pc, #44]	; (800e3ec <siprintf+0x34>)
 800e3be:	b09c      	sub	sp, #112	; 0x70
 800e3c0:	ab1d      	add	r3, sp, #116	; 0x74
 800e3c2:	9002      	str	r0, [sp, #8]
 800e3c4:	9006      	str	r0, [sp, #24]
 800e3c6:	9107      	str	r1, [sp, #28]
 800e3c8:	9104      	str	r1, [sp, #16]
 800e3ca:	4809      	ldr	r0, [pc, #36]	; (800e3f0 <siprintf+0x38>)
 800e3cc:	4909      	ldr	r1, [pc, #36]	; (800e3f4 <siprintf+0x3c>)
 800e3ce:	cb04      	ldmia	r3!, {r2}
 800e3d0:	9105      	str	r1, [sp, #20]
 800e3d2:	6800      	ldr	r0, [r0, #0]
 800e3d4:	a902      	add	r1, sp, #8
 800e3d6:	9301      	str	r3, [sp, #4]
 800e3d8:	f002 fa82 	bl	80108e0 <_svfiprintf_r>
 800e3dc:	2300      	movs	r3, #0
 800e3de:	9a02      	ldr	r2, [sp, #8]
 800e3e0:	7013      	strb	r3, [r2, #0]
 800e3e2:	b01c      	add	sp, #112	; 0x70
 800e3e4:	bc08      	pop	{r3}
 800e3e6:	b003      	add	sp, #12
 800e3e8:	4718      	bx	r3
 800e3ea:	46c0      	nop			; (mov r8, r8)
 800e3ec:	7fffffff 	.word	0x7fffffff
 800e3f0:	200000dc 	.word	0x200000dc
 800e3f4:	ffff0208 	.word	0xffff0208

0800e3f8 <strcat>:
 800e3f8:	0002      	movs	r2, r0
 800e3fa:	b510      	push	{r4, lr}
 800e3fc:	7813      	ldrb	r3, [r2, #0]
 800e3fe:	0014      	movs	r4, r2
 800e400:	3201      	adds	r2, #1
 800e402:	2b00      	cmp	r3, #0
 800e404:	d1fa      	bne.n	800e3fc <strcat+0x4>
 800e406:	5cca      	ldrb	r2, [r1, r3]
 800e408:	54e2      	strb	r2, [r4, r3]
 800e40a:	3301      	adds	r3, #1
 800e40c:	2a00      	cmp	r2, #0
 800e40e:	d1fa      	bne.n	800e406 <strcat+0xe>
 800e410:	bd10      	pop	{r4, pc}

0800e412 <strchr>:
 800e412:	b2c9      	uxtb	r1, r1
 800e414:	7803      	ldrb	r3, [r0, #0]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d004      	beq.n	800e424 <strchr+0x12>
 800e41a:	428b      	cmp	r3, r1
 800e41c:	d100      	bne.n	800e420 <strchr+0xe>
 800e41e:	4770      	bx	lr
 800e420:	3001      	adds	r0, #1
 800e422:	e7f7      	b.n	800e414 <strchr+0x2>
 800e424:	424b      	negs	r3, r1
 800e426:	4159      	adcs	r1, r3
 800e428:	4249      	negs	r1, r1
 800e42a:	4008      	ands	r0, r1
 800e42c:	e7f7      	b.n	800e41e <strchr+0xc>

0800e42e <strncpy>:
 800e42e:	0003      	movs	r3, r0
 800e430:	b530      	push	{r4, r5, lr}
 800e432:	001d      	movs	r5, r3
 800e434:	2a00      	cmp	r2, #0
 800e436:	d006      	beq.n	800e446 <strncpy+0x18>
 800e438:	780c      	ldrb	r4, [r1, #0]
 800e43a:	3a01      	subs	r2, #1
 800e43c:	3301      	adds	r3, #1
 800e43e:	702c      	strb	r4, [r5, #0]
 800e440:	3101      	adds	r1, #1
 800e442:	2c00      	cmp	r4, #0
 800e444:	d1f5      	bne.n	800e432 <strncpy+0x4>
 800e446:	2100      	movs	r1, #0
 800e448:	189a      	adds	r2, r3, r2
 800e44a:	4293      	cmp	r3, r2
 800e44c:	d100      	bne.n	800e450 <strncpy+0x22>
 800e44e:	bd30      	pop	{r4, r5, pc}
 800e450:	7019      	strb	r1, [r3, #0]
 800e452:	3301      	adds	r3, #1
 800e454:	e7f9      	b.n	800e44a <strncpy+0x1c>

0800e456 <strstr>:
 800e456:	780a      	ldrb	r2, [r1, #0]
 800e458:	b530      	push	{r4, r5, lr}
 800e45a:	2a00      	cmp	r2, #0
 800e45c:	d10c      	bne.n	800e478 <strstr+0x22>
 800e45e:	bd30      	pop	{r4, r5, pc}
 800e460:	429a      	cmp	r2, r3
 800e462:	d108      	bne.n	800e476 <strstr+0x20>
 800e464:	2301      	movs	r3, #1
 800e466:	5ccc      	ldrb	r4, [r1, r3]
 800e468:	2c00      	cmp	r4, #0
 800e46a:	d0f8      	beq.n	800e45e <strstr+0x8>
 800e46c:	5cc5      	ldrb	r5, [r0, r3]
 800e46e:	42a5      	cmp	r5, r4
 800e470:	d101      	bne.n	800e476 <strstr+0x20>
 800e472:	3301      	adds	r3, #1
 800e474:	e7f7      	b.n	800e466 <strstr+0x10>
 800e476:	3001      	adds	r0, #1
 800e478:	7803      	ldrb	r3, [r0, #0]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d1f0      	bne.n	800e460 <strstr+0xa>
 800e47e:	0018      	movs	r0, r3
 800e480:	e7ed      	b.n	800e45e <strstr+0x8>
	...

0800e484 <sulp>:
 800e484:	b570      	push	{r4, r5, r6, lr}
 800e486:	0016      	movs	r6, r2
 800e488:	000d      	movs	r5, r1
 800e48a:	f001 ff73 	bl	8010374 <__ulp>
 800e48e:	2e00      	cmp	r6, #0
 800e490:	d00d      	beq.n	800e4ae <sulp+0x2a>
 800e492:	236b      	movs	r3, #107	; 0x6b
 800e494:	006a      	lsls	r2, r5, #1
 800e496:	0d52      	lsrs	r2, r2, #21
 800e498:	1a9b      	subs	r3, r3, r2
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	dd07      	ble.n	800e4ae <sulp+0x2a>
 800e49e:	2400      	movs	r4, #0
 800e4a0:	4a03      	ldr	r2, [pc, #12]	; (800e4b0 <sulp+0x2c>)
 800e4a2:	051b      	lsls	r3, r3, #20
 800e4a4:	189d      	adds	r5, r3, r2
 800e4a6:	002b      	movs	r3, r5
 800e4a8:	0022      	movs	r2, r4
 800e4aa:	f7f3 fabd 	bl	8001a28 <__aeabi_dmul>
 800e4ae:	bd70      	pop	{r4, r5, r6, pc}
 800e4b0:	3ff00000 	.word	0x3ff00000

0800e4b4 <_strtod_l>:
 800e4b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e4b6:	001d      	movs	r5, r3
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	b0a5      	sub	sp, #148	; 0x94
 800e4bc:	9320      	str	r3, [sp, #128]	; 0x80
 800e4be:	4bac      	ldr	r3, [pc, #688]	; (800e770 <_strtod_l+0x2bc>)
 800e4c0:	9005      	str	r0, [sp, #20]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	9108      	str	r1, [sp, #32]
 800e4c6:	0018      	movs	r0, r3
 800e4c8:	9307      	str	r3, [sp, #28]
 800e4ca:	921b      	str	r2, [sp, #108]	; 0x6c
 800e4cc:	f7f1 fe22 	bl	8000114 <strlen>
 800e4d0:	2600      	movs	r6, #0
 800e4d2:	0004      	movs	r4, r0
 800e4d4:	2700      	movs	r7, #0
 800e4d6:	9b08      	ldr	r3, [sp, #32]
 800e4d8:	931f      	str	r3, [sp, #124]	; 0x7c
 800e4da:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e4dc:	7813      	ldrb	r3, [r2, #0]
 800e4de:	2b2b      	cmp	r3, #43	; 0x2b
 800e4e0:	d058      	beq.n	800e594 <_strtod_l+0xe0>
 800e4e2:	d844      	bhi.n	800e56e <_strtod_l+0xba>
 800e4e4:	2b0d      	cmp	r3, #13
 800e4e6:	d83d      	bhi.n	800e564 <_strtod_l+0xb0>
 800e4e8:	2b08      	cmp	r3, #8
 800e4ea:	d83d      	bhi.n	800e568 <_strtod_l+0xb4>
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d047      	beq.n	800e580 <_strtod_l+0xcc>
 800e4f0:	2300      	movs	r3, #0
 800e4f2:	930e      	str	r3, [sp, #56]	; 0x38
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e4f8:	920a      	str	r2, [sp, #40]	; 0x28
 800e4fa:	9306      	str	r3, [sp, #24]
 800e4fc:	781b      	ldrb	r3, [r3, #0]
 800e4fe:	2b30      	cmp	r3, #48	; 0x30
 800e500:	d000      	beq.n	800e504 <_strtod_l+0x50>
 800e502:	e07f      	b.n	800e604 <_strtod_l+0x150>
 800e504:	9b06      	ldr	r3, [sp, #24]
 800e506:	3220      	adds	r2, #32
 800e508:	785b      	ldrb	r3, [r3, #1]
 800e50a:	4393      	bics	r3, r2
 800e50c:	2b58      	cmp	r3, #88	; 0x58
 800e50e:	d000      	beq.n	800e512 <_strtod_l+0x5e>
 800e510:	e06e      	b.n	800e5f0 <_strtod_l+0x13c>
 800e512:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e514:	9502      	str	r5, [sp, #8]
 800e516:	9301      	str	r3, [sp, #4]
 800e518:	ab20      	add	r3, sp, #128	; 0x80
 800e51a:	9300      	str	r3, [sp, #0]
 800e51c:	4a95      	ldr	r2, [pc, #596]	; (800e774 <_strtod_l+0x2c0>)
 800e51e:	ab21      	add	r3, sp, #132	; 0x84
 800e520:	9805      	ldr	r0, [sp, #20]
 800e522:	a91f      	add	r1, sp, #124	; 0x7c
 800e524:	f001 f886 	bl	800f634 <__gethex>
 800e528:	2307      	movs	r3, #7
 800e52a:	0005      	movs	r5, r0
 800e52c:	0004      	movs	r4, r0
 800e52e:	401d      	ands	r5, r3
 800e530:	4218      	tst	r0, r3
 800e532:	d006      	beq.n	800e542 <_strtod_l+0x8e>
 800e534:	2d06      	cmp	r5, #6
 800e536:	d12f      	bne.n	800e598 <_strtod_l+0xe4>
 800e538:	9b06      	ldr	r3, [sp, #24]
 800e53a:	3301      	adds	r3, #1
 800e53c:	931f      	str	r3, [sp, #124]	; 0x7c
 800e53e:	2300      	movs	r3, #0
 800e540:	930e      	str	r3, [sp, #56]	; 0x38
 800e542:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e544:	2b00      	cmp	r3, #0
 800e546:	d002      	beq.n	800e54e <_strtod_l+0x9a>
 800e548:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e54a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e54c:	601a      	str	r2, [r3, #0]
 800e54e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e550:	2b00      	cmp	r3, #0
 800e552:	d01c      	beq.n	800e58e <_strtod_l+0xda>
 800e554:	2380      	movs	r3, #128	; 0x80
 800e556:	0032      	movs	r2, r6
 800e558:	061b      	lsls	r3, r3, #24
 800e55a:	18fb      	adds	r3, r7, r3
 800e55c:	0010      	movs	r0, r2
 800e55e:	0019      	movs	r1, r3
 800e560:	b025      	add	sp, #148	; 0x94
 800e562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e564:	2b20      	cmp	r3, #32
 800e566:	d1c3      	bne.n	800e4f0 <_strtod_l+0x3c>
 800e568:	3201      	adds	r2, #1
 800e56a:	921f      	str	r2, [sp, #124]	; 0x7c
 800e56c:	e7b5      	b.n	800e4da <_strtod_l+0x26>
 800e56e:	2b2d      	cmp	r3, #45	; 0x2d
 800e570:	d1be      	bne.n	800e4f0 <_strtod_l+0x3c>
 800e572:	3b2c      	subs	r3, #44	; 0x2c
 800e574:	930e      	str	r3, [sp, #56]	; 0x38
 800e576:	1c53      	adds	r3, r2, #1
 800e578:	931f      	str	r3, [sp, #124]	; 0x7c
 800e57a:	7853      	ldrb	r3, [r2, #1]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d1b9      	bne.n	800e4f4 <_strtod_l+0x40>
 800e580:	9b08      	ldr	r3, [sp, #32]
 800e582:	931f      	str	r3, [sp, #124]	; 0x7c
 800e584:	2300      	movs	r3, #0
 800e586:	930e      	str	r3, [sp, #56]	; 0x38
 800e588:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d1dc      	bne.n	800e548 <_strtod_l+0x94>
 800e58e:	0032      	movs	r2, r6
 800e590:	003b      	movs	r3, r7
 800e592:	e7e3      	b.n	800e55c <_strtod_l+0xa8>
 800e594:	2300      	movs	r3, #0
 800e596:	e7ed      	b.n	800e574 <_strtod_l+0xc0>
 800e598:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e59a:	2a00      	cmp	r2, #0
 800e59c:	d007      	beq.n	800e5ae <_strtod_l+0xfa>
 800e59e:	2135      	movs	r1, #53	; 0x35
 800e5a0:	a822      	add	r0, sp, #136	; 0x88
 800e5a2:	f002 f803 	bl	80105ac <__copybits>
 800e5a6:	9920      	ldr	r1, [sp, #128]	; 0x80
 800e5a8:	9805      	ldr	r0, [sp, #20]
 800e5aa:	f001 fba3 	bl	800fcf4 <_Bfree>
 800e5ae:	1e68      	subs	r0, r5, #1
 800e5b0:	2804      	cmp	r0, #4
 800e5b2:	d806      	bhi.n	800e5c2 <_strtod_l+0x10e>
 800e5b4:	f7f1 fdb6 	bl	8000124 <__gnu_thumb1_case_uqi>
 800e5b8:	1816030b 	.word	0x1816030b
 800e5bc:	0b          	.byte	0x0b
 800e5bd:	00          	.byte	0x00
 800e5be:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800e5c0:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800e5c2:	0723      	lsls	r3, r4, #28
 800e5c4:	d5bd      	bpl.n	800e542 <_strtod_l+0x8e>
 800e5c6:	2380      	movs	r3, #128	; 0x80
 800e5c8:	061b      	lsls	r3, r3, #24
 800e5ca:	431f      	orrs	r7, r3
 800e5cc:	e7b9      	b.n	800e542 <_strtod_l+0x8e>
 800e5ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e5d0:	4a69      	ldr	r2, [pc, #420]	; (800e778 <_strtod_l+0x2c4>)
 800e5d2:	496a      	ldr	r1, [pc, #424]	; (800e77c <_strtod_l+0x2c8>)
 800e5d4:	401a      	ands	r2, r3
 800e5d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e5d8:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800e5da:	185b      	adds	r3, r3, r1
 800e5dc:	051b      	lsls	r3, r3, #20
 800e5de:	431a      	orrs	r2, r3
 800e5e0:	0017      	movs	r7, r2
 800e5e2:	e7ee      	b.n	800e5c2 <_strtod_l+0x10e>
 800e5e4:	4f66      	ldr	r7, [pc, #408]	; (800e780 <_strtod_l+0x2cc>)
 800e5e6:	e7ec      	b.n	800e5c2 <_strtod_l+0x10e>
 800e5e8:	2601      	movs	r6, #1
 800e5ea:	4f66      	ldr	r7, [pc, #408]	; (800e784 <_strtod_l+0x2d0>)
 800e5ec:	4276      	negs	r6, r6
 800e5ee:	e7e8      	b.n	800e5c2 <_strtod_l+0x10e>
 800e5f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e5f2:	1c5a      	adds	r2, r3, #1
 800e5f4:	921f      	str	r2, [sp, #124]	; 0x7c
 800e5f6:	785b      	ldrb	r3, [r3, #1]
 800e5f8:	2b30      	cmp	r3, #48	; 0x30
 800e5fa:	d0f9      	beq.n	800e5f0 <_strtod_l+0x13c>
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d0a0      	beq.n	800e542 <_strtod_l+0x8e>
 800e600:	2301      	movs	r3, #1
 800e602:	930a      	str	r3, [sp, #40]	; 0x28
 800e604:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e606:	220a      	movs	r2, #10
 800e608:	9310      	str	r3, [sp, #64]	; 0x40
 800e60a:	2300      	movs	r3, #0
 800e60c:	930f      	str	r3, [sp, #60]	; 0x3c
 800e60e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e610:	9309      	str	r3, [sp, #36]	; 0x24
 800e612:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800e614:	7805      	ldrb	r5, [r0, #0]
 800e616:	002b      	movs	r3, r5
 800e618:	3b30      	subs	r3, #48	; 0x30
 800e61a:	b2d9      	uxtb	r1, r3
 800e61c:	2909      	cmp	r1, #9
 800e61e:	d927      	bls.n	800e670 <_strtod_l+0x1bc>
 800e620:	0022      	movs	r2, r4
 800e622:	9907      	ldr	r1, [sp, #28]
 800e624:	f002 fc02 	bl	8010e2c <strncmp>
 800e628:	2800      	cmp	r0, #0
 800e62a:	d033      	beq.n	800e694 <_strtod_l+0x1e0>
 800e62c:	2000      	movs	r0, #0
 800e62e:	002b      	movs	r3, r5
 800e630:	4684      	mov	ip, r0
 800e632:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e634:	900c      	str	r0, [sp, #48]	; 0x30
 800e636:	9206      	str	r2, [sp, #24]
 800e638:	2220      	movs	r2, #32
 800e63a:	0019      	movs	r1, r3
 800e63c:	4391      	bics	r1, r2
 800e63e:	000a      	movs	r2, r1
 800e640:	2100      	movs	r1, #0
 800e642:	9107      	str	r1, [sp, #28]
 800e644:	2a45      	cmp	r2, #69	; 0x45
 800e646:	d000      	beq.n	800e64a <_strtod_l+0x196>
 800e648:	e0c5      	b.n	800e7d6 <_strtod_l+0x322>
 800e64a:	9b06      	ldr	r3, [sp, #24]
 800e64c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e64e:	4303      	orrs	r3, r0
 800e650:	4313      	orrs	r3, r2
 800e652:	428b      	cmp	r3, r1
 800e654:	d094      	beq.n	800e580 <_strtod_l+0xcc>
 800e656:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e658:	9308      	str	r3, [sp, #32]
 800e65a:	3301      	adds	r3, #1
 800e65c:	931f      	str	r3, [sp, #124]	; 0x7c
 800e65e:	9b08      	ldr	r3, [sp, #32]
 800e660:	785b      	ldrb	r3, [r3, #1]
 800e662:	2b2b      	cmp	r3, #43	; 0x2b
 800e664:	d076      	beq.n	800e754 <_strtod_l+0x2a0>
 800e666:	000c      	movs	r4, r1
 800e668:	2b2d      	cmp	r3, #45	; 0x2d
 800e66a:	d179      	bne.n	800e760 <_strtod_l+0x2ac>
 800e66c:	2401      	movs	r4, #1
 800e66e:	e072      	b.n	800e756 <_strtod_l+0x2a2>
 800e670:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e672:	2908      	cmp	r1, #8
 800e674:	dc09      	bgt.n	800e68a <_strtod_l+0x1d6>
 800e676:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e678:	4351      	muls	r1, r2
 800e67a:	185b      	adds	r3, r3, r1
 800e67c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e67e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e680:	3001      	adds	r0, #1
 800e682:	3301      	adds	r3, #1
 800e684:	9309      	str	r3, [sp, #36]	; 0x24
 800e686:	901f      	str	r0, [sp, #124]	; 0x7c
 800e688:	e7c3      	b.n	800e612 <_strtod_l+0x15e>
 800e68a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e68c:	4351      	muls	r1, r2
 800e68e:	185b      	adds	r3, r3, r1
 800e690:	930f      	str	r3, [sp, #60]	; 0x3c
 800e692:	e7f4      	b.n	800e67e <_strtod_l+0x1ca>
 800e694:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e698:	191c      	adds	r4, r3, r4
 800e69a:	941f      	str	r4, [sp, #124]	; 0x7c
 800e69c:	7823      	ldrb	r3, [r4, #0]
 800e69e:	2a00      	cmp	r2, #0
 800e6a0:	d039      	beq.n	800e716 <_strtod_l+0x262>
 800e6a2:	900c      	str	r0, [sp, #48]	; 0x30
 800e6a4:	9206      	str	r2, [sp, #24]
 800e6a6:	001a      	movs	r2, r3
 800e6a8:	3a30      	subs	r2, #48	; 0x30
 800e6aa:	2a09      	cmp	r2, #9
 800e6ac:	d912      	bls.n	800e6d4 <_strtod_l+0x220>
 800e6ae:	2201      	movs	r2, #1
 800e6b0:	4694      	mov	ip, r2
 800e6b2:	e7c1      	b.n	800e638 <_strtod_l+0x184>
 800e6b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e6b6:	3001      	adds	r0, #1
 800e6b8:	1c5a      	adds	r2, r3, #1
 800e6ba:	921f      	str	r2, [sp, #124]	; 0x7c
 800e6bc:	785b      	ldrb	r3, [r3, #1]
 800e6be:	2b30      	cmp	r3, #48	; 0x30
 800e6c0:	d0f8      	beq.n	800e6b4 <_strtod_l+0x200>
 800e6c2:	001a      	movs	r2, r3
 800e6c4:	3a31      	subs	r2, #49	; 0x31
 800e6c6:	2a08      	cmp	r2, #8
 800e6c8:	d83f      	bhi.n	800e74a <_strtod_l+0x296>
 800e6ca:	900c      	str	r0, [sp, #48]	; 0x30
 800e6cc:	2000      	movs	r0, #0
 800e6ce:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e6d0:	9006      	str	r0, [sp, #24]
 800e6d2:	9210      	str	r2, [sp, #64]	; 0x40
 800e6d4:	001a      	movs	r2, r3
 800e6d6:	1c41      	adds	r1, r0, #1
 800e6d8:	3a30      	subs	r2, #48	; 0x30
 800e6da:	2b30      	cmp	r3, #48	; 0x30
 800e6dc:	d015      	beq.n	800e70a <_strtod_l+0x256>
 800e6de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e6e0:	185b      	adds	r3, r3, r1
 800e6e2:	210a      	movs	r1, #10
 800e6e4:	930c      	str	r3, [sp, #48]	; 0x30
 800e6e6:	9b06      	ldr	r3, [sp, #24]
 800e6e8:	18c4      	adds	r4, r0, r3
 800e6ea:	42a3      	cmp	r3, r4
 800e6ec:	d115      	bne.n	800e71a <_strtod_l+0x266>
 800e6ee:	9906      	ldr	r1, [sp, #24]
 800e6f0:	9b06      	ldr	r3, [sp, #24]
 800e6f2:	3101      	adds	r1, #1
 800e6f4:	1809      	adds	r1, r1, r0
 800e6f6:	181b      	adds	r3, r3, r0
 800e6f8:	9106      	str	r1, [sp, #24]
 800e6fa:	2b08      	cmp	r3, #8
 800e6fc:	dc1b      	bgt.n	800e736 <_strtod_l+0x282>
 800e6fe:	230a      	movs	r3, #10
 800e700:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e702:	434b      	muls	r3, r1
 800e704:	2100      	movs	r1, #0
 800e706:	18d3      	adds	r3, r2, r3
 800e708:	930b      	str	r3, [sp, #44]	; 0x2c
 800e70a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e70c:	0008      	movs	r0, r1
 800e70e:	1c5a      	adds	r2, r3, #1
 800e710:	921f      	str	r2, [sp, #124]	; 0x7c
 800e712:	785b      	ldrb	r3, [r3, #1]
 800e714:	e7c7      	b.n	800e6a6 <_strtod_l+0x1f2>
 800e716:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e718:	e7d1      	b.n	800e6be <_strtod_l+0x20a>
 800e71a:	2b08      	cmp	r3, #8
 800e71c:	dc04      	bgt.n	800e728 <_strtod_l+0x274>
 800e71e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e720:	434d      	muls	r5, r1
 800e722:	950b      	str	r5, [sp, #44]	; 0x2c
 800e724:	3301      	adds	r3, #1
 800e726:	e7e0      	b.n	800e6ea <_strtod_l+0x236>
 800e728:	1c5d      	adds	r5, r3, #1
 800e72a:	2d10      	cmp	r5, #16
 800e72c:	dcfa      	bgt.n	800e724 <_strtod_l+0x270>
 800e72e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e730:	434d      	muls	r5, r1
 800e732:	950f      	str	r5, [sp, #60]	; 0x3c
 800e734:	e7f6      	b.n	800e724 <_strtod_l+0x270>
 800e736:	9b06      	ldr	r3, [sp, #24]
 800e738:	2100      	movs	r1, #0
 800e73a:	2b10      	cmp	r3, #16
 800e73c:	dce5      	bgt.n	800e70a <_strtod_l+0x256>
 800e73e:	230a      	movs	r3, #10
 800e740:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800e742:	4343      	muls	r3, r0
 800e744:	18d3      	adds	r3, r2, r3
 800e746:	930f      	str	r3, [sp, #60]	; 0x3c
 800e748:	e7df      	b.n	800e70a <_strtod_l+0x256>
 800e74a:	2200      	movs	r2, #0
 800e74c:	920c      	str	r2, [sp, #48]	; 0x30
 800e74e:	9206      	str	r2, [sp, #24]
 800e750:	3201      	adds	r2, #1
 800e752:	e7ad      	b.n	800e6b0 <_strtod_l+0x1fc>
 800e754:	2400      	movs	r4, #0
 800e756:	9b08      	ldr	r3, [sp, #32]
 800e758:	3302      	adds	r3, #2
 800e75a:	931f      	str	r3, [sp, #124]	; 0x7c
 800e75c:	9b08      	ldr	r3, [sp, #32]
 800e75e:	789b      	ldrb	r3, [r3, #2]
 800e760:	001a      	movs	r2, r3
 800e762:	3a30      	subs	r2, #48	; 0x30
 800e764:	2a09      	cmp	r2, #9
 800e766:	d913      	bls.n	800e790 <_strtod_l+0x2dc>
 800e768:	9a08      	ldr	r2, [sp, #32]
 800e76a:	921f      	str	r2, [sp, #124]	; 0x7c
 800e76c:	2200      	movs	r2, #0
 800e76e:	e031      	b.n	800e7d4 <_strtod_l+0x320>
 800e770:	08012f50 	.word	0x08012f50
 800e774:	08012d88 	.word	0x08012d88
 800e778:	ffefffff 	.word	0xffefffff
 800e77c:	00000433 	.word	0x00000433
 800e780:	7ff00000 	.word	0x7ff00000
 800e784:	7fffffff 	.word	0x7fffffff
 800e788:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e78a:	1c5a      	adds	r2, r3, #1
 800e78c:	921f      	str	r2, [sp, #124]	; 0x7c
 800e78e:	785b      	ldrb	r3, [r3, #1]
 800e790:	2b30      	cmp	r3, #48	; 0x30
 800e792:	d0f9      	beq.n	800e788 <_strtod_l+0x2d4>
 800e794:	2200      	movs	r2, #0
 800e796:	9207      	str	r2, [sp, #28]
 800e798:	001a      	movs	r2, r3
 800e79a:	3a31      	subs	r2, #49	; 0x31
 800e79c:	2a08      	cmp	r2, #8
 800e79e:	d81a      	bhi.n	800e7d6 <_strtod_l+0x322>
 800e7a0:	3b30      	subs	r3, #48	; 0x30
 800e7a2:	001a      	movs	r2, r3
 800e7a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e7a6:	9307      	str	r3, [sp, #28]
 800e7a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e7aa:	1c59      	adds	r1, r3, #1
 800e7ac:	911f      	str	r1, [sp, #124]	; 0x7c
 800e7ae:	785b      	ldrb	r3, [r3, #1]
 800e7b0:	001d      	movs	r5, r3
 800e7b2:	3d30      	subs	r5, #48	; 0x30
 800e7b4:	2d09      	cmp	r5, #9
 800e7b6:	d939      	bls.n	800e82c <_strtod_l+0x378>
 800e7b8:	9d07      	ldr	r5, [sp, #28]
 800e7ba:	1b49      	subs	r1, r1, r5
 800e7bc:	4db0      	ldr	r5, [pc, #704]	; (800ea80 <_strtod_l+0x5cc>)
 800e7be:	9507      	str	r5, [sp, #28]
 800e7c0:	2908      	cmp	r1, #8
 800e7c2:	dc03      	bgt.n	800e7cc <_strtod_l+0x318>
 800e7c4:	9207      	str	r2, [sp, #28]
 800e7c6:	42aa      	cmp	r2, r5
 800e7c8:	dd00      	ble.n	800e7cc <_strtod_l+0x318>
 800e7ca:	9507      	str	r5, [sp, #28]
 800e7cc:	2c00      	cmp	r4, #0
 800e7ce:	d002      	beq.n	800e7d6 <_strtod_l+0x322>
 800e7d0:	9a07      	ldr	r2, [sp, #28]
 800e7d2:	4252      	negs	r2, r2
 800e7d4:	9207      	str	r2, [sp, #28]
 800e7d6:	9a06      	ldr	r2, [sp, #24]
 800e7d8:	2a00      	cmp	r2, #0
 800e7da:	d14b      	bne.n	800e874 <_strtod_l+0x3c0>
 800e7dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e7de:	4310      	orrs	r0, r2
 800e7e0:	d000      	beq.n	800e7e4 <_strtod_l+0x330>
 800e7e2:	e6ae      	b.n	800e542 <_strtod_l+0x8e>
 800e7e4:	4662      	mov	r2, ip
 800e7e6:	2a00      	cmp	r2, #0
 800e7e8:	d000      	beq.n	800e7ec <_strtod_l+0x338>
 800e7ea:	e6c9      	b.n	800e580 <_strtod_l+0xcc>
 800e7ec:	2b69      	cmp	r3, #105	; 0x69
 800e7ee:	d025      	beq.n	800e83c <_strtod_l+0x388>
 800e7f0:	dc21      	bgt.n	800e836 <_strtod_l+0x382>
 800e7f2:	2b49      	cmp	r3, #73	; 0x49
 800e7f4:	d022      	beq.n	800e83c <_strtod_l+0x388>
 800e7f6:	2b4e      	cmp	r3, #78	; 0x4e
 800e7f8:	d000      	beq.n	800e7fc <_strtod_l+0x348>
 800e7fa:	e6c1      	b.n	800e580 <_strtod_l+0xcc>
 800e7fc:	49a1      	ldr	r1, [pc, #644]	; (800ea84 <_strtod_l+0x5d0>)
 800e7fe:	a81f      	add	r0, sp, #124	; 0x7c
 800e800:	f001 f966 	bl	800fad0 <__match>
 800e804:	2800      	cmp	r0, #0
 800e806:	d100      	bne.n	800e80a <_strtod_l+0x356>
 800e808:	e6ba      	b.n	800e580 <_strtod_l+0xcc>
 800e80a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e80c:	781b      	ldrb	r3, [r3, #0]
 800e80e:	2b28      	cmp	r3, #40	; 0x28
 800e810:	d12a      	bne.n	800e868 <_strtod_l+0x3b4>
 800e812:	499d      	ldr	r1, [pc, #628]	; (800ea88 <_strtod_l+0x5d4>)
 800e814:	aa22      	add	r2, sp, #136	; 0x88
 800e816:	a81f      	add	r0, sp, #124	; 0x7c
 800e818:	f001 f96e 	bl	800faf8 <__hexnan>
 800e81c:	2805      	cmp	r0, #5
 800e81e:	d123      	bne.n	800e868 <_strtod_l+0x3b4>
 800e820:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e822:	4a9a      	ldr	r2, [pc, #616]	; (800ea8c <_strtod_l+0x5d8>)
 800e824:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800e826:	431a      	orrs	r2, r3
 800e828:	0017      	movs	r7, r2
 800e82a:	e68a      	b.n	800e542 <_strtod_l+0x8e>
 800e82c:	210a      	movs	r1, #10
 800e82e:	434a      	muls	r2, r1
 800e830:	18d2      	adds	r2, r2, r3
 800e832:	3a30      	subs	r2, #48	; 0x30
 800e834:	e7b8      	b.n	800e7a8 <_strtod_l+0x2f4>
 800e836:	2b6e      	cmp	r3, #110	; 0x6e
 800e838:	d0e0      	beq.n	800e7fc <_strtod_l+0x348>
 800e83a:	e6a1      	b.n	800e580 <_strtod_l+0xcc>
 800e83c:	4994      	ldr	r1, [pc, #592]	; (800ea90 <_strtod_l+0x5dc>)
 800e83e:	a81f      	add	r0, sp, #124	; 0x7c
 800e840:	f001 f946 	bl	800fad0 <__match>
 800e844:	2800      	cmp	r0, #0
 800e846:	d100      	bne.n	800e84a <_strtod_l+0x396>
 800e848:	e69a      	b.n	800e580 <_strtod_l+0xcc>
 800e84a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e84c:	4991      	ldr	r1, [pc, #580]	; (800ea94 <_strtod_l+0x5e0>)
 800e84e:	3b01      	subs	r3, #1
 800e850:	a81f      	add	r0, sp, #124	; 0x7c
 800e852:	931f      	str	r3, [sp, #124]	; 0x7c
 800e854:	f001 f93c 	bl	800fad0 <__match>
 800e858:	2800      	cmp	r0, #0
 800e85a:	d102      	bne.n	800e862 <_strtod_l+0x3ae>
 800e85c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e85e:	3301      	adds	r3, #1
 800e860:	931f      	str	r3, [sp, #124]	; 0x7c
 800e862:	2600      	movs	r6, #0
 800e864:	4f89      	ldr	r7, [pc, #548]	; (800ea8c <_strtod_l+0x5d8>)
 800e866:	e66c      	b.n	800e542 <_strtod_l+0x8e>
 800e868:	488b      	ldr	r0, [pc, #556]	; (800ea98 <_strtod_l+0x5e4>)
 800e86a:	f002 fabb 	bl	8010de4 <nan>
 800e86e:	0006      	movs	r6, r0
 800e870:	000f      	movs	r7, r1
 800e872:	e666      	b.n	800e542 <_strtod_l+0x8e>
 800e874:	9b07      	ldr	r3, [sp, #28]
 800e876:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e878:	1a9b      	subs	r3, r3, r2
 800e87a:	930a      	str	r3, [sp, #40]	; 0x28
 800e87c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d101      	bne.n	800e886 <_strtod_l+0x3d2>
 800e882:	9b06      	ldr	r3, [sp, #24]
 800e884:	9309      	str	r3, [sp, #36]	; 0x24
 800e886:	9c06      	ldr	r4, [sp, #24]
 800e888:	2c10      	cmp	r4, #16
 800e88a:	dd00      	ble.n	800e88e <_strtod_l+0x3da>
 800e88c:	2410      	movs	r4, #16
 800e88e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e890:	f7f3 ff4c 	bl	800272c <__aeabi_ui2d>
 800e894:	9b06      	ldr	r3, [sp, #24]
 800e896:	0006      	movs	r6, r0
 800e898:	000f      	movs	r7, r1
 800e89a:	2b09      	cmp	r3, #9
 800e89c:	dd15      	ble.n	800e8ca <_strtod_l+0x416>
 800e89e:	0022      	movs	r2, r4
 800e8a0:	4b7e      	ldr	r3, [pc, #504]	; (800ea9c <_strtod_l+0x5e8>)
 800e8a2:	3a09      	subs	r2, #9
 800e8a4:	00d2      	lsls	r2, r2, #3
 800e8a6:	189b      	adds	r3, r3, r2
 800e8a8:	681a      	ldr	r2, [r3, #0]
 800e8aa:	685b      	ldr	r3, [r3, #4]
 800e8ac:	f7f3 f8bc 	bl	8001a28 <__aeabi_dmul>
 800e8b0:	0006      	movs	r6, r0
 800e8b2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800e8b4:	000f      	movs	r7, r1
 800e8b6:	f7f3 ff39 	bl	800272c <__aeabi_ui2d>
 800e8ba:	0002      	movs	r2, r0
 800e8bc:	000b      	movs	r3, r1
 800e8be:	0030      	movs	r0, r6
 800e8c0:	0039      	movs	r1, r7
 800e8c2:	f7f2 f973 	bl	8000bac <__aeabi_dadd>
 800e8c6:	0006      	movs	r6, r0
 800e8c8:	000f      	movs	r7, r1
 800e8ca:	9b06      	ldr	r3, [sp, #24]
 800e8cc:	2b0f      	cmp	r3, #15
 800e8ce:	dc39      	bgt.n	800e944 <_strtod_l+0x490>
 800e8d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d100      	bne.n	800e8d8 <_strtod_l+0x424>
 800e8d6:	e634      	b.n	800e542 <_strtod_l+0x8e>
 800e8d8:	dd24      	ble.n	800e924 <_strtod_l+0x470>
 800e8da:	2b16      	cmp	r3, #22
 800e8dc:	dc09      	bgt.n	800e8f2 <_strtod_l+0x43e>
 800e8de:	496f      	ldr	r1, [pc, #444]	; (800ea9c <_strtod_l+0x5e8>)
 800e8e0:	00db      	lsls	r3, r3, #3
 800e8e2:	18c9      	adds	r1, r1, r3
 800e8e4:	0032      	movs	r2, r6
 800e8e6:	6808      	ldr	r0, [r1, #0]
 800e8e8:	6849      	ldr	r1, [r1, #4]
 800e8ea:	003b      	movs	r3, r7
 800e8ec:	f7f3 f89c 	bl	8001a28 <__aeabi_dmul>
 800e8f0:	e7bd      	b.n	800e86e <_strtod_l+0x3ba>
 800e8f2:	2325      	movs	r3, #37	; 0x25
 800e8f4:	9a06      	ldr	r2, [sp, #24]
 800e8f6:	1a9b      	subs	r3, r3, r2
 800e8f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	db22      	blt.n	800e944 <_strtod_l+0x490>
 800e8fe:	240f      	movs	r4, #15
 800e900:	9b06      	ldr	r3, [sp, #24]
 800e902:	4d66      	ldr	r5, [pc, #408]	; (800ea9c <_strtod_l+0x5e8>)
 800e904:	1ae4      	subs	r4, r4, r3
 800e906:	00e1      	lsls	r1, r4, #3
 800e908:	1869      	adds	r1, r5, r1
 800e90a:	0032      	movs	r2, r6
 800e90c:	6808      	ldr	r0, [r1, #0]
 800e90e:	6849      	ldr	r1, [r1, #4]
 800e910:	003b      	movs	r3, r7
 800e912:	f7f3 f889 	bl	8001a28 <__aeabi_dmul>
 800e916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e918:	1b1c      	subs	r4, r3, r4
 800e91a:	00e4      	lsls	r4, r4, #3
 800e91c:	192c      	adds	r4, r5, r4
 800e91e:	6822      	ldr	r2, [r4, #0]
 800e920:	6863      	ldr	r3, [r4, #4]
 800e922:	e7e3      	b.n	800e8ec <_strtod_l+0x438>
 800e924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e926:	3316      	adds	r3, #22
 800e928:	db0c      	blt.n	800e944 <_strtod_l+0x490>
 800e92a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e92c:	9a07      	ldr	r2, [sp, #28]
 800e92e:	0030      	movs	r0, r6
 800e930:	1a9a      	subs	r2, r3, r2
 800e932:	4b5a      	ldr	r3, [pc, #360]	; (800ea9c <_strtod_l+0x5e8>)
 800e934:	00d2      	lsls	r2, r2, #3
 800e936:	189b      	adds	r3, r3, r2
 800e938:	0039      	movs	r1, r7
 800e93a:	681a      	ldr	r2, [r3, #0]
 800e93c:	685b      	ldr	r3, [r3, #4]
 800e93e:	f7f2 fc71 	bl	8001224 <__aeabi_ddiv>
 800e942:	e794      	b.n	800e86e <_strtod_l+0x3ba>
 800e944:	9b06      	ldr	r3, [sp, #24]
 800e946:	1b1c      	subs	r4, r3, r4
 800e948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e94a:	18e4      	adds	r4, r4, r3
 800e94c:	2c00      	cmp	r4, #0
 800e94e:	dd72      	ble.n	800ea36 <_strtod_l+0x582>
 800e950:	230f      	movs	r3, #15
 800e952:	0021      	movs	r1, r4
 800e954:	4019      	ands	r1, r3
 800e956:	421c      	tst	r4, r3
 800e958:	d00a      	beq.n	800e970 <_strtod_l+0x4bc>
 800e95a:	00cb      	lsls	r3, r1, #3
 800e95c:	494f      	ldr	r1, [pc, #316]	; (800ea9c <_strtod_l+0x5e8>)
 800e95e:	0032      	movs	r2, r6
 800e960:	18c9      	adds	r1, r1, r3
 800e962:	6808      	ldr	r0, [r1, #0]
 800e964:	6849      	ldr	r1, [r1, #4]
 800e966:	003b      	movs	r3, r7
 800e968:	f7f3 f85e 	bl	8001a28 <__aeabi_dmul>
 800e96c:	0006      	movs	r6, r0
 800e96e:	000f      	movs	r7, r1
 800e970:	230f      	movs	r3, #15
 800e972:	439c      	bics	r4, r3
 800e974:	d04a      	beq.n	800ea0c <_strtod_l+0x558>
 800e976:	3326      	adds	r3, #38	; 0x26
 800e978:	33ff      	adds	r3, #255	; 0xff
 800e97a:	429c      	cmp	r4, r3
 800e97c:	dd22      	ble.n	800e9c4 <_strtod_l+0x510>
 800e97e:	2300      	movs	r3, #0
 800e980:	9306      	str	r3, [sp, #24]
 800e982:	9307      	str	r3, [sp, #28]
 800e984:	930b      	str	r3, [sp, #44]	; 0x2c
 800e986:	9309      	str	r3, [sp, #36]	; 0x24
 800e988:	2322      	movs	r3, #34	; 0x22
 800e98a:	2600      	movs	r6, #0
 800e98c:	9a05      	ldr	r2, [sp, #20]
 800e98e:	4f3f      	ldr	r7, [pc, #252]	; (800ea8c <_strtod_l+0x5d8>)
 800e990:	6013      	str	r3, [r2, #0]
 800e992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e994:	42b3      	cmp	r3, r6
 800e996:	d100      	bne.n	800e99a <_strtod_l+0x4e6>
 800e998:	e5d3      	b.n	800e542 <_strtod_l+0x8e>
 800e99a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800e99c:	9805      	ldr	r0, [sp, #20]
 800e99e:	f001 f9a9 	bl	800fcf4 <_Bfree>
 800e9a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e9a4:	9805      	ldr	r0, [sp, #20]
 800e9a6:	f001 f9a5 	bl	800fcf4 <_Bfree>
 800e9aa:	9907      	ldr	r1, [sp, #28]
 800e9ac:	9805      	ldr	r0, [sp, #20]
 800e9ae:	f001 f9a1 	bl	800fcf4 <_Bfree>
 800e9b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e9b4:	9805      	ldr	r0, [sp, #20]
 800e9b6:	f001 f99d 	bl	800fcf4 <_Bfree>
 800e9ba:	9906      	ldr	r1, [sp, #24]
 800e9bc:	9805      	ldr	r0, [sp, #20]
 800e9be:	f001 f999 	bl	800fcf4 <_Bfree>
 800e9c2:	e5be      	b.n	800e542 <_strtod_l+0x8e>
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	0030      	movs	r0, r6
 800e9c8:	0039      	movs	r1, r7
 800e9ca:	4d35      	ldr	r5, [pc, #212]	; (800eaa0 <_strtod_l+0x5ec>)
 800e9cc:	1124      	asrs	r4, r4, #4
 800e9ce:	9308      	str	r3, [sp, #32]
 800e9d0:	2c01      	cmp	r4, #1
 800e9d2:	dc1e      	bgt.n	800ea12 <_strtod_l+0x55e>
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d001      	beq.n	800e9dc <_strtod_l+0x528>
 800e9d8:	0006      	movs	r6, r0
 800e9da:	000f      	movs	r7, r1
 800e9dc:	4b31      	ldr	r3, [pc, #196]	; (800eaa4 <_strtod_l+0x5f0>)
 800e9de:	0032      	movs	r2, r6
 800e9e0:	18ff      	adds	r7, r7, r3
 800e9e2:	9b08      	ldr	r3, [sp, #32]
 800e9e4:	00dd      	lsls	r5, r3, #3
 800e9e6:	4b2e      	ldr	r3, [pc, #184]	; (800eaa0 <_strtod_l+0x5ec>)
 800e9e8:	195d      	adds	r5, r3, r5
 800e9ea:	6828      	ldr	r0, [r5, #0]
 800e9ec:	6869      	ldr	r1, [r5, #4]
 800e9ee:	003b      	movs	r3, r7
 800e9f0:	f7f3 f81a 	bl	8001a28 <__aeabi_dmul>
 800e9f4:	4b25      	ldr	r3, [pc, #148]	; (800ea8c <_strtod_l+0x5d8>)
 800e9f6:	4a2c      	ldr	r2, [pc, #176]	; (800eaa8 <_strtod_l+0x5f4>)
 800e9f8:	0006      	movs	r6, r0
 800e9fa:	400b      	ands	r3, r1
 800e9fc:	4293      	cmp	r3, r2
 800e9fe:	d8be      	bhi.n	800e97e <_strtod_l+0x4ca>
 800ea00:	4a2a      	ldr	r2, [pc, #168]	; (800eaac <_strtod_l+0x5f8>)
 800ea02:	4293      	cmp	r3, r2
 800ea04:	d913      	bls.n	800ea2e <_strtod_l+0x57a>
 800ea06:	2601      	movs	r6, #1
 800ea08:	4f29      	ldr	r7, [pc, #164]	; (800eab0 <_strtod_l+0x5fc>)
 800ea0a:	4276      	negs	r6, r6
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	9308      	str	r3, [sp, #32]
 800ea10:	e087      	b.n	800eb22 <_strtod_l+0x66e>
 800ea12:	2201      	movs	r2, #1
 800ea14:	4214      	tst	r4, r2
 800ea16:	d004      	beq.n	800ea22 <_strtod_l+0x56e>
 800ea18:	682a      	ldr	r2, [r5, #0]
 800ea1a:	686b      	ldr	r3, [r5, #4]
 800ea1c:	f7f3 f804 	bl	8001a28 <__aeabi_dmul>
 800ea20:	2301      	movs	r3, #1
 800ea22:	9a08      	ldr	r2, [sp, #32]
 800ea24:	1064      	asrs	r4, r4, #1
 800ea26:	3201      	adds	r2, #1
 800ea28:	9208      	str	r2, [sp, #32]
 800ea2a:	3508      	adds	r5, #8
 800ea2c:	e7d0      	b.n	800e9d0 <_strtod_l+0x51c>
 800ea2e:	23d4      	movs	r3, #212	; 0xd4
 800ea30:	049b      	lsls	r3, r3, #18
 800ea32:	18cf      	adds	r7, r1, r3
 800ea34:	e7ea      	b.n	800ea0c <_strtod_l+0x558>
 800ea36:	2c00      	cmp	r4, #0
 800ea38:	d0e8      	beq.n	800ea0c <_strtod_l+0x558>
 800ea3a:	4264      	negs	r4, r4
 800ea3c:	220f      	movs	r2, #15
 800ea3e:	0023      	movs	r3, r4
 800ea40:	4013      	ands	r3, r2
 800ea42:	4214      	tst	r4, r2
 800ea44:	d00a      	beq.n	800ea5c <_strtod_l+0x5a8>
 800ea46:	00da      	lsls	r2, r3, #3
 800ea48:	4b14      	ldr	r3, [pc, #80]	; (800ea9c <_strtod_l+0x5e8>)
 800ea4a:	0030      	movs	r0, r6
 800ea4c:	189b      	adds	r3, r3, r2
 800ea4e:	0039      	movs	r1, r7
 800ea50:	681a      	ldr	r2, [r3, #0]
 800ea52:	685b      	ldr	r3, [r3, #4]
 800ea54:	f7f2 fbe6 	bl	8001224 <__aeabi_ddiv>
 800ea58:	0006      	movs	r6, r0
 800ea5a:	000f      	movs	r7, r1
 800ea5c:	1124      	asrs	r4, r4, #4
 800ea5e:	d0d5      	beq.n	800ea0c <_strtod_l+0x558>
 800ea60:	2c1f      	cmp	r4, #31
 800ea62:	dd27      	ble.n	800eab4 <_strtod_l+0x600>
 800ea64:	2300      	movs	r3, #0
 800ea66:	9306      	str	r3, [sp, #24]
 800ea68:	9307      	str	r3, [sp, #28]
 800ea6a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea6c:	9309      	str	r3, [sp, #36]	; 0x24
 800ea6e:	2322      	movs	r3, #34	; 0x22
 800ea70:	9a05      	ldr	r2, [sp, #20]
 800ea72:	2600      	movs	r6, #0
 800ea74:	6013      	str	r3, [r2, #0]
 800ea76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea78:	2700      	movs	r7, #0
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d18d      	bne.n	800e99a <_strtod_l+0x4e6>
 800ea7e:	e560      	b.n	800e542 <_strtod_l+0x8e>
 800ea80:	00004e1f 	.word	0x00004e1f
 800ea84:	08012d83 	.word	0x08012d83
 800ea88:	08012d9c 	.word	0x08012d9c
 800ea8c:	7ff00000 	.word	0x7ff00000
 800ea90:	08012d80 	.word	0x08012d80
 800ea94:	08013146 	.word	0x08013146
 800ea98:	08013142 	.word	0x08013142
 800ea9c:	08013000 	.word	0x08013000
 800eaa0:	08012fd8 	.word	0x08012fd8
 800eaa4:	fcb00000 	.word	0xfcb00000
 800eaa8:	7ca00000 	.word	0x7ca00000
 800eaac:	7c900000 	.word	0x7c900000
 800eab0:	7fefffff 	.word	0x7fefffff
 800eab4:	2310      	movs	r3, #16
 800eab6:	0022      	movs	r2, r4
 800eab8:	401a      	ands	r2, r3
 800eaba:	9208      	str	r2, [sp, #32]
 800eabc:	421c      	tst	r4, r3
 800eabe:	d001      	beq.n	800eac4 <_strtod_l+0x610>
 800eac0:	335a      	adds	r3, #90	; 0x5a
 800eac2:	9308      	str	r3, [sp, #32]
 800eac4:	0030      	movs	r0, r6
 800eac6:	0039      	movs	r1, r7
 800eac8:	2300      	movs	r3, #0
 800eaca:	4dc5      	ldr	r5, [pc, #788]	; (800ede0 <_strtod_l+0x92c>)
 800eacc:	2201      	movs	r2, #1
 800eace:	4214      	tst	r4, r2
 800ead0:	d004      	beq.n	800eadc <_strtod_l+0x628>
 800ead2:	682a      	ldr	r2, [r5, #0]
 800ead4:	686b      	ldr	r3, [r5, #4]
 800ead6:	f7f2 ffa7 	bl	8001a28 <__aeabi_dmul>
 800eada:	2301      	movs	r3, #1
 800eadc:	1064      	asrs	r4, r4, #1
 800eade:	3508      	adds	r5, #8
 800eae0:	2c00      	cmp	r4, #0
 800eae2:	d1f3      	bne.n	800eacc <_strtod_l+0x618>
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d001      	beq.n	800eaec <_strtod_l+0x638>
 800eae8:	0006      	movs	r6, r0
 800eaea:	000f      	movs	r7, r1
 800eaec:	9b08      	ldr	r3, [sp, #32]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d00f      	beq.n	800eb12 <_strtod_l+0x65e>
 800eaf2:	236b      	movs	r3, #107	; 0x6b
 800eaf4:	007a      	lsls	r2, r7, #1
 800eaf6:	0d52      	lsrs	r2, r2, #21
 800eaf8:	0039      	movs	r1, r7
 800eafa:	1a9b      	subs	r3, r3, r2
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	dd08      	ble.n	800eb12 <_strtod_l+0x65e>
 800eb00:	2b1f      	cmp	r3, #31
 800eb02:	dc00      	bgt.n	800eb06 <_strtod_l+0x652>
 800eb04:	e124      	b.n	800ed50 <_strtod_l+0x89c>
 800eb06:	2600      	movs	r6, #0
 800eb08:	2b34      	cmp	r3, #52	; 0x34
 800eb0a:	dc00      	bgt.n	800eb0e <_strtod_l+0x65a>
 800eb0c:	e119      	b.n	800ed42 <_strtod_l+0x88e>
 800eb0e:	27dc      	movs	r7, #220	; 0xdc
 800eb10:	04bf      	lsls	r7, r7, #18
 800eb12:	2200      	movs	r2, #0
 800eb14:	2300      	movs	r3, #0
 800eb16:	0030      	movs	r0, r6
 800eb18:	0039      	movs	r1, r7
 800eb1a:	f7f1 fc9d 	bl	8000458 <__aeabi_dcmpeq>
 800eb1e:	2800      	cmp	r0, #0
 800eb20:	d1a0      	bne.n	800ea64 <_strtod_l+0x5b0>
 800eb22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eb26:	9300      	str	r3, [sp, #0]
 800eb28:	9910      	ldr	r1, [sp, #64]	; 0x40
 800eb2a:	9b06      	ldr	r3, [sp, #24]
 800eb2c:	9805      	ldr	r0, [sp, #20]
 800eb2e:	f001 f949 	bl	800fdc4 <__s2b>
 800eb32:	900b      	str	r0, [sp, #44]	; 0x2c
 800eb34:	2800      	cmp	r0, #0
 800eb36:	d100      	bne.n	800eb3a <_strtod_l+0x686>
 800eb38:	e721      	b.n	800e97e <_strtod_l+0x4ca>
 800eb3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb3c:	9907      	ldr	r1, [sp, #28]
 800eb3e:	17da      	asrs	r2, r3, #31
 800eb40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb42:	1a5b      	subs	r3, r3, r1
 800eb44:	401a      	ands	r2, r3
 800eb46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb48:	9215      	str	r2, [sp, #84]	; 0x54
 800eb4a:	43db      	mvns	r3, r3
 800eb4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb4e:	17db      	asrs	r3, r3, #31
 800eb50:	401a      	ands	r2, r3
 800eb52:	2300      	movs	r3, #0
 800eb54:	921a      	str	r2, [sp, #104]	; 0x68
 800eb56:	9306      	str	r3, [sp, #24]
 800eb58:	9307      	str	r3, [sp, #28]
 800eb5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb5c:	9805      	ldr	r0, [sp, #20]
 800eb5e:	6859      	ldr	r1, [r3, #4]
 800eb60:	f001 f884 	bl	800fc6c <_Balloc>
 800eb64:	9009      	str	r0, [sp, #36]	; 0x24
 800eb66:	2800      	cmp	r0, #0
 800eb68:	d100      	bne.n	800eb6c <_strtod_l+0x6b8>
 800eb6a:	e70d      	b.n	800e988 <_strtod_l+0x4d4>
 800eb6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eb70:	691b      	ldr	r3, [r3, #16]
 800eb72:	310c      	adds	r1, #12
 800eb74:	1c9a      	adds	r2, r3, #2
 800eb76:	0092      	lsls	r2, r2, #2
 800eb78:	300c      	adds	r0, #12
 800eb7a:	930c      	str	r3, [sp, #48]	; 0x30
 800eb7c:	f7ff fc0a 	bl	800e394 <memcpy>
 800eb80:	ab22      	add	r3, sp, #136	; 0x88
 800eb82:	9301      	str	r3, [sp, #4]
 800eb84:	ab21      	add	r3, sp, #132	; 0x84
 800eb86:	9300      	str	r3, [sp, #0]
 800eb88:	0032      	movs	r2, r6
 800eb8a:	003b      	movs	r3, r7
 800eb8c:	9805      	ldr	r0, [sp, #20]
 800eb8e:	9612      	str	r6, [sp, #72]	; 0x48
 800eb90:	9713      	str	r7, [sp, #76]	; 0x4c
 800eb92:	f001 fc63 	bl	801045c <__d2b>
 800eb96:	9020      	str	r0, [sp, #128]	; 0x80
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	d100      	bne.n	800eb9e <_strtod_l+0x6ea>
 800eb9c:	e6f4      	b.n	800e988 <_strtod_l+0x4d4>
 800eb9e:	2101      	movs	r1, #1
 800eba0:	9805      	ldr	r0, [sp, #20]
 800eba2:	f001 f9a3 	bl	800feec <__i2b>
 800eba6:	9007      	str	r0, [sp, #28]
 800eba8:	2800      	cmp	r0, #0
 800ebaa:	d100      	bne.n	800ebae <_strtod_l+0x6fa>
 800ebac:	e6ec      	b.n	800e988 <_strtod_l+0x4d4>
 800ebae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ebb0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ebb2:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ebb4:	1ad4      	subs	r4, r2, r3
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	db01      	blt.n	800ebbe <_strtod_l+0x70a>
 800ebba:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800ebbc:	195d      	adds	r5, r3, r5
 800ebbe:	9908      	ldr	r1, [sp, #32]
 800ebc0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ebc2:	1a5b      	subs	r3, r3, r1
 800ebc4:	2136      	movs	r1, #54	; 0x36
 800ebc6:	189b      	adds	r3, r3, r2
 800ebc8:	1a8a      	subs	r2, r1, r2
 800ebca:	4986      	ldr	r1, [pc, #536]	; (800ede4 <_strtod_l+0x930>)
 800ebcc:	2001      	movs	r0, #1
 800ebce:	468c      	mov	ip, r1
 800ebd0:	2100      	movs	r1, #0
 800ebd2:	3b01      	subs	r3, #1
 800ebd4:	9110      	str	r1, [sp, #64]	; 0x40
 800ebd6:	9014      	str	r0, [sp, #80]	; 0x50
 800ebd8:	4563      	cmp	r3, ip
 800ebda:	da07      	bge.n	800ebec <_strtod_l+0x738>
 800ebdc:	4661      	mov	r1, ip
 800ebde:	1ac9      	subs	r1, r1, r3
 800ebe0:	1a52      	subs	r2, r2, r1
 800ebe2:	291f      	cmp	r1, #31
 800ebe4:	dd00      	ble.n	800ebe8 <_strtod_l+0x734>
 800ebe6:	e0b8      	b.n	800ed5a <_strtod_l+0x8a6>
 800ebe8:	4088      	lsls	r0, r1
 800ebea:	9014      	str	r0, [sp, #80]	; 0x50
 800ebec:	18ab      	adds	r3, r5, r2
 800ebee:	930c      	str	r3, [sp, #48]	; 0x30
 800ebf0:	18a4      	adds	r4, r4, r2
 800ebf2:	9b08      	ldr	r3, [sp, #32]
 800ebf4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ebf6:	191c      	adds	r4, r3, r4
 800ebf8:	002b      	movs	r3, r5
 800ebfa:	4295      	cmp	r5, r2
 800ebfc:	dd00      	ble.n	800ec00 <_strtod_l+0x74c>
 800ebfe:	0013      	movs	r3, r2
 800ec00:	42a3      	cmp	r3, r4
 800ec02:	dd00      	ble.n	800ec06 <_strtod_l+0x752>
 800ec04:	0023      	movs	r3, r4
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	dd04      	ble.n	800ec14 <_strtod_l+0x760>
 800ec0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ec0c:	1ae4      	subs	r4, r4, r3
 800ec0e:	1ad2      	subs	r2, r2, r3
 800ec10:	920c      	str	r2, [sp, #48]	; 0x30
 800ec12:	1aed      	subs	r5, r5, r3
 800ec14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	dd17      	ble.n	800ec4a <_strtod_l+0x796>
 800ec1a:	001a      	movs	r2, r3
 800ec1c:	9907      	ldr	r1, [sp, #28]
 800ec1e:	9805      	ldr	r0, [sp, #20]
 800ec20:	f001 fa2a 	bl	8010078 <__pow5mult>
 800ec24:	9007      	str	r0, [sp, #28]
 800ec26:	2800      	cmp	r0, #0
 800ec28:	d100      	bne.n	800ec2c <_strtod_l+0x778>
 800ec2a:	e6ad      	b.n	800e988 <_strtod_l+0x4d4>
 800ec2c:	0001      	movs	r1, r0
 800ec2e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ec30:	9805      	ldr	r0, [sp, #20]
 800ec32:	f001 f971 	bl	800ff18 <__multiply>
 800ec36:	900f      	str	r0, [sp, #60]	; 0x3c
 800ec38:	2800      	cmp	r0, #0
 800ec3a:	d100      	bne.n	800ec3e <_strtod_l+0x78a>
 800ec3c:	e6a4      	b.n	800e988 <_strtod_l+0x4d4>
 800ec3e:	9920      	ldr	r1, [sp, #128]	; 0x80
 800ec40:	9805      	ldr	r0, [sp, #20]
 800ec42:	f001 f857 	bl	800fcf4 <_Bfree>
 800ec46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ec48:	9320      	str	r3, [sp, #128]	; 0x80
 800ec4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	dd00      	ble.n	800ec52 <_strtod_l+0x79e>
 800ec50:	e089      	b.n	800ed66 <_strtod_l+0x8b2>
 800ec52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	dd08      	ble.n	800ec6a <_strtod_l+0x7b6>
 800ec58:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ec5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ec5c:	9805      	ldr	r0, [sp, #20]
 800ec5e:	f001 fa0b 	bl	8010078 <__pow5mult>
 800ec62:	9009      	str	r0, [sp, #36]	; 0x24
 800ec64:	2800      	cmp	r0, #0
 800ec66:	d100      	bne.n	800ec6a <_strtod_l+0x7b6>
 800ec68:	e68e      	b.n	800e988 <_strtod_l+0x4d4>
 800ec6a:	2c00      	cmp	r4, #0
 800ec6c:	dd08      	ble.n	800ec80 <_strtod_l+0x7cc>
 800ec6e:	0022      	movs	r2, r4
 800ec70:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ec72:	9805      	ldr	r0, [sp, #20]
 800ec74:	f001 fa5c 	bl	8010130 <__lshift>
 800ec78:	9009      	str	r0, [sp, #36]	; 0x24
 800ec7a:	2800      	cmp	r0, #0
 800ec7c:	d100      	bne.n	800ec80 <_strtod_l+0x7cc>
 800ec7e:	e683      	b.n	800e988 <_strtod_l+0x4d4>
 800ec80:	2d00      	cmp	r5, #0
 800ec82:	dd08      	ble.n	800ec96 <_strtod_l+0x7e2>
 800ec84:	002a      	movs	r2, r5
 800ec86:	9907      	ldr	r1, [sp, #28]
 800ec88:	9805      	ldr	r0, [sp, #20]
 800ec8a:	f001 fa51 	bl	8010130 <__lshift>
 800ec8e:	9007      	str	r0, [sp, #28]
 800ec90:	2800      	cmp	r0, #0
 800ec92:	d100      	bne.n	800ec96 <_strtod_l+0x7e2>
 800ec94:	e678      	b.n	800e988 <_strtod_l+0x4d4>
 800ec96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec98:	9920      	ldr	r1, [sp, #128]	; 0x80
 800ec9a:	9805      	ldr	r0, [sp, #20]
 800ec9c:	f001 fad2 	bl	8010244 <__mdiff>
 800eca0:	9006      	str	r0, [sp, #24]
 800eca2:	2800      	cmp	r0, #0
 800eca4:	d100      	bne.n	800eca8 <_strtod_l+0x7f4>
 800eca6:	e66f      	b.n	800e988 <_strtod_l+0x4d4>
 800eca8:	2200      	movs	r2, #0
 800ecaa:	68c3      	ldr	r3, [r0, #12]
 800ecac:	9907      	ldr	r1, [sp, #28]
 800ecae:	60c2      	str	r2, [r0, #12]
 800ecb0:	930f      	str	r3, [sp, #60]	; 0x3c
 800ecb2:	f001 faab 	bl	801020c <__mcmp>
 800ecb6:	2800      	cmp	r0, #0
 800ecb8:	da5f      	bge.n	800ed7a <_strtod_l+0x8c6>
 800ecba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ecbc:	4333      	orrs	r3, r6
 800ecbe:	d000      	beq.n	800ecc2 <_strtod_l+0x80e>
 800ecc0:	e08a      	b.n	800edd8 <_strtod_l+0x924>
 800ecc2:	033b      	lsls	r3, r7, #12
 800ecc4:	d000      	beq.n	800ecc8 <_strtod_l+0x814>
 800ecc6:	e087      	b.n	800edd8 <_strtod_l+0x924>
 800ecc8:	22d6      	movs	r2, #214	; 0xd6
 800ecca:	4b47      	ldr	r3, [pc, #284]	; (800ede8 <_strtod_l+0x934>)
 800eccc:	04d2      	lsls	r2, r2, #19
 800ecce:	403b      	ands	r3, r7
 800ecd0:	4293      	cmp	r3, r2
 800ecd2:	d800      	bhi.n	800ecd6 <_strtod_l+0x822>
 800ecd4:	e080      	b.n	800edd8 <_strtod_l+0x924>
 800ecd6:	9b06      	ldr	r3, [sp, #24]
 800ecd8:	695b      	ldr	r3, [r3, #20]
 800ecda:	930a      	str	r3, [sp, #40]	; 0x28
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d104      	bne.n	800ecea <_strtod_l+0x836>
 800ece0:	9b06      	ldr	r3, [sp, #24]
 800ece2:	691b      	ldr	r3, [r3, #16]
 800ece4:	930a      	str	r3, [sp, #40]	; 0x28
 800ece6:	2b01      	cmp	r3, #1
 800ece8:	dd76      	ble.n	800edd8 <_strtod_l+0x924>
 800ecea:	9906      	ldr	r1, [sp, #24]
 800ecec:	2201      	movs	r2, #1
 800ecee:	9805      	ldr	r0, [sp, #20]
 800ecf0:	f001 fa1e 	bl	8010130 <__lshift>
 800ecf4:	9907      	ldr	r1, [sp, #28]
 800ecf6:	9006      	str	r0, [sp, #24]
 800ecf8:	f001 fa88 	bl	801020c <__mcmp>
 800ecfc:	2800      	cmp	r0, #0
 800ecfe:	dd6b      	ble.n	800edd8 <_strtod_l+0x924>
 800ed00:	9908      	ldr	r1, [sp, #32]
 800ed02:	003b      	movs	r3, r7
 800ed04:	4a38      	ldr	r2, [pc, #224]	; (800ede8 <_strtod_l+0x934>)
 800ed06:	2900      	cmp	r1, #0
 800ed08:	d100      	bne.n	800ed0c <_strtod_l+0x858>
 800ed0a:	e092      	b.n	800ee32 <_strtod_l+0x97e>
 800ed0c:	0011      	movs	r1, r2
 800ed0e:	20d6      	movs	r0, #214	; 0xd6
 800ed10:	4039      	ands	r1, r7
 800ed12:	04c0      	lsls	r0, r0, #19
 800ed14:	4281      	cmp	r1, r0
 800ed16:	dd00      	ble.n	800ed1a <_strtod_l+0x866>
 800ed18:	e08b      	b.n	800ee32 <_strtod_l+0x97e>
 800ed1a:	23dc      	movs	r3, #220	; 0xdc
 800ed1c:	049b      	lsls	r3, r3, #18
 800ed1e:	4299      	cmp	r1, r3
 800ed20:	dc00      	bgt.n	800ed24 <_strtod_l+0x870>
 800ed22:	e6a4      	b.n	800ea6e <_strtod_l+0x5ba>
 800ed24:	0030      	movs	r0, r6
 800ed26:	0039      	movs	r1, r7
 800ed28:	2200      	movs	r2, #0
 800ed2a:	4b30      	ldr	r3, [pc, #192]	; (800edec <_strtod_l+0x938>)
 800ed2c:	f7f2 fe7c 	bl	8001a28 <__aeabi_dmul>
 800ed30:	0006      	movs	r6, r0
 800ed32:	000f      	movs	r7, r1
 800ed34:	4308      	orrs	r0, r1
 800ed36:	d000      	beq.n	800ed3a <_strtod_l+0x886>
 800ed38:	e62f      	b.n	800e99a <_strtod_l+0x4e6>
 800ed3a:	2322      	movs	r3, #34	; 0x22
 800ed3c:	9a05      	ldr	r2, [sp, #20]
 800ed3e:	6013      	str	r3, [r2, #0]
 800ed40:	e62b      	b.n	800e99a <_strtod_l+0x4e6>
 800ed42:	234b      	movs	r3, #75	; 0x4b
 800ed44:	1a9a      	subs	r2, r3, r2
 800ed46:	3b4c      	subs	r3, #76	; 0x4c
 800ed48:	4093      	lsls	r3, r2
 800ed4a:	4019      	ands	r1, r3
 800ed4c:	000f      	movs	r7, r1
 800ed4e:	e6e0      	b.n	800eb12 <_strtod_l+0x65e>
 800ed50:	2201      	movs	r2, #1
 800ed52:	4252      	negs	r2, r2
 800ed54:	409a      	lsls	r2, r3
 800ed56:	4016      	ands	r6, r2
 800ed58:	e6db      	b.n	800eb12 <_strtod_l+0x65e>
 800ed5a:	4925      	ldr	r1, [pc, #148]	; (800edf0 <_strtod_l+0x93c>)
 800ed5c:	1acb      	subs	r3, r1, r3
 800ed5e:	0001      	movs	r1, r0
 800ed60:	4099      	lsls	r1, r3
 800ed62:	9110      	str	r1, [sp, #64]	; 0x40
 800ed64:	e741      	b.n	800ebea <_strtod_l+0x736>
 800ed66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ed68:	9920      	ldr	r1, [sp, #128]	; 0x80
 800ed6a:	9805      	ldr	r0, [sp, #20]
 800ed6c:	f001 f9e0 	bl	8010130 <__lshift>
 800ed70:	9020      	str	r0, [sp, #128]	; 0x80
 800ed72:	2800      	cmp	r0, #0
 800ed74:	d000      	beq.n	800ed78 <_strtod_l+0x8c4>
 800ed76:	e76c      	b.n	800ec52 <_strtod_l+0x79e>
 800ed78:	e606      	b.n	800e988 <_strtod_l+0x4d4>
 800ed7a:	970c      	str	r7, [sp, #48]	; 0x30
 800ed7c:	2800      	cmp	r0, #0
 800ed7e:	d176      	bne.n	800ee6e <_strtod_l+0x9ba>
 800ed80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ed82:	033b      	lsls	r3, r7, #12
 800ed84:	0b1b      	lsrs	r3, r3, #12
 800ed86:	2a00      	cmp	r2, #0
 800ed88:	d038      	beq.n	800edfc <_strtod_l+0x948>
 800ed8a:	4a1a      	ldr	r2, [pc, #104]	; (800edf4 <_strtod_l+0x940>)
 800ed8c:	4293      	cmp	r3, r2
 800ed8e:	d138      	bne.n	800ee02 <_strtod_l+0x94e>
 800ed90:	2201      	movs	r2, #1
 800ed92:	9b08      	ldr	r3, [sp, #32]
 800ed94:	4252      	negs	r2, r2
 800ed96:	0031      	movs	r1, r6
 800ed98:	0010      	movs	r0, r2
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d00b      	beq.n	800edb6 <_strtod_l+0x902>
 800ed9e:	24d4      	movs	r4, #212	; 0xd4
 800eda0:	4b11      	ldr	r3, [pc, #68]	; (800ede8 <_strtod_l+0x934>)
 800eda2:	0010      	movs	r0, r2
 800eda4:	403b      	ands	r3, r7
 800eda6:	04e4      	lsls	r4, r4, #19
 800eda8:	42a3      	cmp	r3, r4
 800edaa:	d804      	bhi.n	800edb6 <_strtod_l+0x902>
 800edac:	306c      	adds	r0, #108	; 0x6c
 800edae:	0d1b      	lsrs	r3, r3, #20
 800edb0:	1ac3      	subs	r3, r0, r3
 800edb2:	409a      	lsls	r2, r3
 800edb4:	0010      	movs	r0, r2
 800edb6:	4281      	cmp	r1, r0
 800edb8:	d123      	bne.n	800ee02 <_strtod_l+0x94e>
 800edba:	4b0f      	ldr	r3, [pc, #60]	; (800edf8 <_strtod_l+0x944>)
 800edbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800edbe:	429a      	cmp	r2, r3
 800edc0:	d102      	bne.n	800edc8 <_strtod_l+0x914>
 800edc2:	1c4b      	adds	r3, r1, #1
 800edc4:	d100      	bne.n	800edc8 <_strtod_l+0x914>
 800edc6:	e5df      	b.n	800e988 <_strtod_l+0x4d4>
 800edc8:	4b07      	ldr	r3, [pc, #28]	; (800ede8 <_strtod_l+0x934>)
 800edca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800edcc:	2600      	movs	r6, #0
 800edce:	401a      	ands	r2, r3
 800edd0:	0013      	movs	r3, r2
 800edd2:	2280      	movs	r2, #128	; 0x80
 800edd4:	0352      	lsls	r2, r2, #13
 800edd6:	189f      	adds	r7, r3, r2
 800edd8:	9b08      	ldr	r3, [sp, #32]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d1a2      	bne.n	800ed24 <_strtod_l+0x870>
 800edde:	e5dc      	b.n	800e99a <_strtod_l+0x4e6>
 800ede0:	08012db0 	.word	0x08012db0
 800ede4:	fffffc02 	.word	0xfffffc02
 800ede8:	7ff00000 	.word	0x7ff00000
 800edec:	39500000 	.word	0x39500000
 800edf0:	fffffbe2 	.word	0xfffffbe2
 800edf4:	000fffff 	.word	0x000fffff
 800edf8:	7fefffff 	.word	0x7fefffff
 800edfc:	4333      	orrs	r3, r6
 800edfe:	d100      	bne.n	800ee02 <_strtod_l+0x94e>
 800ee00:	e77e      	b.n	800ed00 <_strtod_l+0x84c>
 800ee02:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d01d      	beq.n	800ee44 <_strtod_l+0x990>
 800ee08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ee0a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ee0c:	4213      	tst	r3, r2
 800ee0e:	d0e3      	beq.n	800edd8 <_strtod_l+0x924>
 800ee10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ee12:	0030      	movs	r0, r6
 800ee14:	0039      	movs	r1, r7
 800ee16:	9a08      	ldr	r2, [sp, #32]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d017      	beq.n	800ee4c <_strtod_l+0x998>
 800ee1c:	f7ff fb32 	bl	800e484 <sulp>
 800ee20:	0002      	movs	r2, r0
 800ee22:	000b      	movs	r3, r1
 800ee24:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ee26:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ee28:	f7f1 fec0 	bl	8000bac <__aeabi_dadd>
 800ee2c:	0006      	movs	r6, r0
 800ee2e:	000f      	movs	r7, r1
 800ee30:	e7d2      	b.n	800edd8 <_strtod_l+0x924>
 800ee32:	2601      	movs	r6, #1
 800ee34:	4013      	ands	r3, r2
 800ee36:	4a99      	ldr	r2, [pc, #612]	; (800f09c <_strtod_l+0xbe8>)
 800ee38:	4276      	negs	r6, r6
 800ee3a:	189b      	adds	r3, r3, r2
 800ee3c:	4a98      	ldr	r2, [pc, #608]	; (800f0a0 <_strtod_l+0xbec>)
 800ee3e:	431a      	orrs	r2, r3
 800ee40:	0017      	movs	r7, r2
 800ee42:	e7c9      	b.n	800edd8 <_strtod_l+0x924>
 800ee44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ee46:	4233      	tst	r3, r6
 800ee48:	d0c6      	beq.n	800edd8 <_strtod_l+0x924>
 800ee4a:	e7e1      	b.n	800ee10 <_strtod_l+0x95c>
 800ee4c:	f7ff fb1a 	bl	800e484 <sulp>
 800ee50:	0002      	movs	r2, r0
 800ee52:	000b      	movs	r3, r1
 800ee54:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ee56:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ee58:	f7f3 f852 	bl	8001f00 <__aeabi_dsub>
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	2300      	movs	r3, #0
 800ee60:	0006      	movs	r6, r0
 800ee62:	000f      	movs	r7, r1
 800ee64:	f7f1 faf8 	bl	8000458 <__aeabi_dcmpeq>
 800ee68:	2800      	cmp	r0, #0
 800ee6a:	d0b5      	beq.n	800edd8 <_strtod_l+0x924>
 800ee6c:	e5ff      	b.n	800ea6e <_strtod_l+0x5ba>
 800ee6e:	9907      	ldr	r1, [sp, #28]
 800ee70:	9806      	ldr	r0, [sp, #24]
 800ee72:	f001 fb57 	bl	8010524 <__ratio>
 800ee76:	2380      	movs	r3, #128	; 0x80
 800ee78:	2200      	movs	r2, #0
 800ee7a:	05db      	lsls	r3, r3, #23
 800ee7c:	0004      	movs	r4, r0
 800ee7e:	000d      	movs	r5, r1
 800ee80:	f7f1 fafa 	bl	8000478 <__aeabi_dcmple>
 800ee84:	2800      	cmp	r0, #0
 800ee86:	d075      	beq.n	800ef74 <_strtod_l+0xac0>
 800ee88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d047      	beq.n	800ef1e <_strtod_l+0xa6a>
 800ee8e:	2300      	movs	r3, #0
 800ee90:	4c84      	ldr	r4, [pc, #528]	; (800f0a4 <_strtod_l+0xbf0>)
 800ee92:	2500      	movs	r5, #0
 800ee94:	9310      	str	r3, [sp, #64]	; 0x40
 800ee96:	9411      	str	r4, [sp, #68]	; 0x44
 800ee98:	4c82      	ldr	r4, [pc, #520]	; (800f0a4 <_strtod_l+0xbf0>)
 800ee9a:	4a83      	ldr	r2, [pc, #524]	; (800f0a8 <_strtod_l+0xbf4>)
 800ee9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ee9e:	4013      	ands	r3, r2
 800eea0:	9314      	str	r3, [sp, #80]	; 0x50
 800eea2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800eea4:	4b81      	ldr	r3, [pc, #516]	; (800f0ac <_strtod_l+0xbf8>)
 800eea6:	429a      	cmp	r2, r3
 800eea8:	d000      	beq.n	800eeac <_strtod_l+0x9f8>
 800eeaa:	e0ac      	b.n	800f006 <_strtod_l+0xb52>
 800eeac:	4a80      	ldr	r2, [pc, #512]	; (800f0b0 <_strtod_l+0xbfc>)
 800eeae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eeb0:	4694      	mov	ip, r2
 800eeb2:	4463      	add	r3, ip
 800eeb4:	001f      	movs	r7, r3
 800eeb6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800eeb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eeba:	0030      	movs	r0, r6
 800eebc:	0039      	movs	r1, r7
 800eebe:	920c      	str	r2, [sp, #48]	; 0x30
 800eec0:	930d      	str	r3, [sp, #52]	; 0x34
 800eec2:	f001 fa57 	bl	8010374 <__ulp>
 800eec6:	0002      	movs	r2, r0
 800eec8:	000b      	movs	r3, r1
 800eeca:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eecc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800eece:	f7f2 fdab 	bl	8001a28 <__aeabi_dmul>
 800eed2:	0032      	movs	r2, r6
 800eed4:	003b      	movs	r3, r7
 800eed6:	f7f1 fe69 	bl	8000bac <__aeabi_dadd>
 800eeda:	4a73      	ldr	r2, [pc, #460]	; (800f0a8 <_strtod_l+0xbf4>)
 800eedc:	4b75      	ldr	r3, [pc, #468]	; (800f0b4 <_strtod_l+0xc00>)
 800eede:	0006      	movs	r6, r0
 800eee0:	400a      	ands	r2, r1
 800eee2:	429a      	cmp	r2, r3
 800eee4:	d95e      	bls.n	800efa4 <_strtod_l+0xaf0>
 800eee6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800eee8:	4b73      	ldr	r3, [pc, #460]	; (800f0b8 <_strtod_l+0xc04>)
 800eeea:	429a      	cmp	r2, r3
 800eeec:	d103      	bne.n	800eef6 <_strtod_l+0xa42>
 800eeee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eef0:	3301      	adds	r3, #1
 800eef2:	d100      	bne.n	800eef6 <_strtod_l+0xa42>
 800eef4:	e548      	b.n	800e988 <_strtod_l+0x4d4>
 800eef6:	2601      	movs	r6, #1
 800eef8:	4f6f      	ldr	r7, [pc, #444]	; (800f0b8 <_strtod_l+0xc04>)
 800eefa:	4276      	negs	r6, r6
 800eefc:	9920      	ldr	r1, [sp, #128]	; 0x80
 800eefe:	9805      	ldr	r0, [sp, #20]
 800ef00:	f000 fef8 	bl	800fcf4 <_Bfree>
 800ef04:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef06:	9805      	ldr	r0, [sp, #20]
 800ef08:	f000 fef4 	bl	800fcf4 <_Bfree>
 800ef0c:	9907      	ldr	r1, [sp, #28]
 800ef0e:	9805      	ldr	r0, [sp, #20]
 800ef10:	f000 fef0 	bl	800fcf4 <_Bfree>
 800ef14:	9906      	ldr	r1, [sp, #24]
 800ef16:	9805      	ldr	r0, [sp, #20]
 800ef18:	f000 feec 	bl	800fcf4 <_Bfree>
 800ef1c:	e61d      	b.n	800eb5a <_strtod_l+0x6a6>
 800ef1e:	2e00      	cmp	r6, #0
 800ef20:	d11c      	bne.n	800ef5c <_strtod_l+0xaa8>
 800ef22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ef24:	031b      	lsls	r3, r3, #12
 800ef26:	d11f      	bne.n	800ef68 <_strtod_l+0xab4>
 800ef28:	2200      	movs	r2, #0
 800ef2a:	0020      	movs	r0, r4
 800ef2c:	0029      	movs	r1, r5
 800ef2e:	4b5d      	ldr	r3, [pc, #372]	; (800f0a4 <_strtod_l+0xbf0>)
 800ef30:	f7f1 fa98 	bl	8000464 <__aeabi_dcmplt>
 800ef34:	2800      	cmp	r0, #0
 800ef36:	d11a      	bne.n	800ef6e <_strtod_l+0xaba>
 800ef38:	0020      	movs	r0, r4
 800ef3a:	0029      	movs	r1, r5
 800ef3c:	2200      	movs	r2, #0
 800ef3e:	4b5f      	ldr	r3, [pc, #380]	; (800f0bc <_strtod_l+0xc08>)
 800ef40:	f7f2 fd72 	bl	8001a28 <__aeabi_dmul>
 800ef44:	0005      	movs	r5, r0
 800ef46:	000c      	movs	r4, r1
 800ef48:	2380      	movs	r3, #128	; 0x80
 800ef4a:	061b      	lsls	r3, r3, #24
 800ef4c:	18e3      	adds	r3, r4, r3
 800ef4e:	951c      	str	r5, [sp, #112]	; 0x70
 800ef50:	931d      	str	r3, [sp, #116]	; 0x74
 800ef52:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ef54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ef56:	9210      	str	r2, [sp, #64]	; 0x40
 800ef58:	9311      	str	r3, [sp, #68]	; 0x44
 800ef5a:	e79e      	b.n	800ee9a <_strtod_l+0x9e6>
 800ef5c:	2e01      	cmp	r6, #1
 800ef5e:	d103      	bne.n	800ef68 <_strtod_l+0xab4>
 800ef60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d100      	bne.n	800ef68 <_strtod_l+0xab4>
 800ef66:	e582      	b.n	800ea6e <_strtod_l+0x5ba>
 800ef68:	2300      	movs	r3, #0
 800ef6a:	4c55      	ldr	r4, [pc, #340]	; (800f0c0 <_strtod_l+0xc0c>)
 800ef6c:	e791      	b.n	800ee92 <_strtod_l+0x9de>
 800ef6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ef70:	4c52      	ldr	r4, [pc, #328]	; (800f0bc <_strtod_l+0xc08>)
 800ef72:	e7e9      	b.n	800ef48 <_strtod_l+0xa94>
 800ef74:	2200      	movs	r2, #0
 800ef76:	0020      	movs	r0, r4
 800ef78:	0029      	movs	r1, r5
 800ef7a:	4b50      	ldr	r3, [pc, #320]	; (800f0bc <_strtod_l+0xc08>)
 800ef7c:	f7f2 fd54 	bl	8001a28 <__aeabi_dmul>
 800ef80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ef82:	0005      	movs	r5, r0
 800ef84:	000b      	movs	r3, r1
 800ef86:	000c      	movs	r4, r1
 800ef88:	2a00      	cmp	r2, #0
 800ef8a:	d107      	bne.n	800ef9c <_strtod_l+0xae8>
 800ef8c:	2280      	movs	r2, #128	; 0x80
 800ef8e:	0612      	lsls	r2, r2, #24
 800ef90:	188b      	adds	r3, r1, r2
 800ef92:	9016      	str	r0, [sp, #88]	; 0x58
 800ef94:	9317      	str	r3, [sp, #92]	; 0x5c
 800ef96:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ef98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ef9a:	e7dc      	b.n	800ef56 <_strtod_l+0xaa2>
 800ef9c:	0002      	movs	r2, r0
 800ef9e:	9216      	str	r2, [sp, #88]	; 0x58
 800efa0:	9317      	str	r3, [sp, #92]	; 0x5c
 800efa2:	e7f8      	b.n	800ef96 <_strtod_l+0xae2>
 800efa4:	23d4      	movs	r3, #212	; 0xd4
 800efa6:	049b      	lsls	r3, r3, #18
 800efa8:	18cf      	adds	r7, r1, r3
 800efaa:	9b08      	ldr	r3, [sp, #32]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d1a5      	bne.n	800eefc <_strtod_l+0xa48>
 800efb0:	4b3d      	ldr	r3, [pc, #244]	; (800f0a8 <_strtod_l+0xbf4>)
 800efb2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800efb4:	403b      	ands	r3, r7
 800efb6:	429a      	cmp	r2, r3
 800efb8:	d1a0      	bne.n	800eefc <_strtod_l+0xa48>
 800efba:	0028      	movs	r0, r5
 800efbc:	0021      	movs	r1, r4
 800efbe:	f7f1 fad1 	bl	8000564 <__aeabi_d2lz>
 800efc2:	f7f1 fb0b 	bl	80005dc <__aeabi_l2d>
 800efc6:	0002      	movs	r2, r0
 800efc8:	000b      	movs	r3, r1
 800efca:	0028      	movs	r0, r5
 800efcc:	0021      	movs	r1, r4
 800efce:	f7f2 ff97 	bl	8001f00 <__aeabi_dsub>
 800efd2:	033b      	lsls	r3, r7, #12
 800efd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800efd6:	0b1b      	lsrs	r3, r3, #12
 800efd8:	4333      	orrs	r3, r6
 800efda:	4313      	orrs	r3, r2
 800efdc:	0004      	movs	r4, r0
 800efde:	000d      	movs	r5, r1
 800efe0:	4a38      	ldr	r2, [pc, #224]	; (800f0c4 <_strtod_l+0xc10>)
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d055      	beq.n	800f092 <_strtod_l+0xbde>
 800efe6:	4b38      	ldr	r3, [pc, #224]	; (800f0c8 <_strtod_l+0xc14>)
 800efe8:	f7f1 fa3c 	bl	8000464 <__aeabi_dcmplt>
 800efec:	2800      	cmp	r0, #0
 800efee:	d000      	beq.n	800eff2 <_strtod_l+0xb3e>
 800eff0:	e4d3      	b.n	800e99a <_strtod_l+0x4e6>
 800eff2:	0020      	movs	r0, r4
 800eff4:	0029      	movs	r1, r5
 800eff6:	4a35      	ldr	r2, [pc, #212]	; (800f0cc <_strtod_l+0xc18>)
 800eff8:	4b30      	ldr	r3, [pc, #192]	; (800f0bc <_strtod_l+0xc08>)
 800effa:	f7f1 fa47 	bl	800048c <__aeabi_dcmpgt>
 800effe:	2800      	cmp	r0, #0
 800f000:	d100      	bne.n	800f004 <_strtod_l+0xb50>
 800f002:	e77b      	b.n	800eefc <_strtod_l+0xa48>
 800f004:	e4c9      	b.n	800e99a <_strtod_l+0x4e6>
 800f006:	9b08      	ldr	r3, [sp, #32]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d02b      	beq.n	800f064 <_strtod_l+0xbb0>
 800f00c:	23d4      	movs	r3, #212	; 0xd4
 800f00e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f010:	04db      	lsls	r3, r3, #19
 800f012:	429a      	cmp	r2, r3
 800f014:	d826      	bhi.n	800f064 <_strtod_l+0xbb0>
 800f016:	0028      	movs	r0, r5
 800f018:	0021      	movs	r1, r4
 800f01a:	4a2d      	ldr	r2, [pc, #180]	; (800f0d0 <_strtod_l+0xc1c>)
 800f01c:	4b2d      	ldr	r3, [pc, #180]	; (800f0d4 <_strtod_l+0xc20>)
 800f01e:	f7f1 fa2b 	bl	8000478 <__aeabi_dcmple>
 800f022:	2800      	cmp	r0, #0
 800f024:	d017      	beq.n	800f056 <_strtod_l+0xba2>
 800f026:	0028      	movs	r0, r5
 800f028:	0021      	movs	r1, r4
 800f02a:	f7f1 fa7d 	bl	8000528 <__aeabi_d2uiz>
 800f02e:	2800      	cmp	r0, #0
 800f030:	d100      	bne.n	800f034 <_strtod_l+0xb80>
 800f032:	3001      	adds	r0, #1
 800f034:	f7f3 fb7a 	bl	800272c <__aeabi_ui2d>
 800f038:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f03a:	0005      	movs	r5, r0
 800f03c:	000b      	movs	r3, r1
 800f03e:	000c      	movs	r4, r1
 800f040:	2a00      	cmp	r2, #0
 800f042:	d122      	bne.n	800f08a <_strtod_l+0xbd6>
 800f044:	2280      	movs	r2, #128	; 0x80
 800f046:	0612      	lsls	r2, r2, #24
 800f048:	188b      	adds	r3, r1, r2
 800f04a:	9018      	str	r0, [sp, #96]	; 0x60
 800f04c:	9319      	str	r3, [sp, #100]	; 0x64
 800f04e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f050:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f052:	9210      	str	r2, [sp, #64]	; 0x40
 800f054:	9311      	str	r3, [sp, #68]	; 0x44
 800f056:	22d6      	movs	r2, #214	; 0xd6
 800f058:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f05a:	04d2      	lsls	r2, r2, #19
 800f05c:	189b      	adds	r3, r3, r2
 800f05e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f060:	1a9b      	subs	r3, r3, r2
 800f062:	9311      	str	r3, [sp, #68]	; 0x44
 800f064:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f066:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f068:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800f06a:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800f06c:	f001 f982 	bl	8010374 <__ulp>
 800f070:	0002      	movs	r2, r0
 800f072:	000b      	movs	r3, r1
 800f074:	0030      	movs	r0, r6
 800f076:	0039      	movs	r1, r7
 800f078:	f7f2 fcd6 	bl	8001a28 <__aeabi_dmul>
 800f07c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f07e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f080:	f7f1 fd94 	bl	8000bac <__aeabi_dadd>
 800f084:	0006      	movs	r6, r0
 800f086:	000f      	movs	r7, r1
 800f088:	e78f      	b.n	800efaa <_strtod_l+0xaf6>
 800f08a:	0002      	movs	r2, r0
 800f08c:	9218      	str	r2, [sp, #96]	; 0x60
 800f08e:	9319      	str	r3, [sp, #100]	; 0x64
 800f090:	e7dd      	b.n	800f04e <_strtod_l+0xb9a>
 800f092:	4b11      	ldr	r3, [pc, #68]	; (800f0d8 <_strtod_l+0xc24>)
 800f094:	f7f1 f9e6 	bl	8000464 <__aeabi_dcmplt>
 800f098:	e7b1      	b.n	800effe <_strtod_l+0xb4a>
 800f09a:	46c0      	nop			; (mov r8, r8)
 800f09c:	fff00000 	.word	0xfff00000
 800f0a0:	000fffff 	.word	0x000fffff
 800f0a4:	3ff00000 	.word	0x3ff00000
 800f0a8:	7ff00000 	.word	0x7ff00000
 800f0ac:	7fe00000 	.word	0x7fe00000
 800f0b0:	fcb00000 	.word	0xfcb00000
 800f0b4:	7c9fffff 	.word	0x7c9fffff
 800f0b8:	7fefffff 	.word	0x7fefffff
 800f0bc:	3fe00000 	.word	0x3fe00000
 800f0c0:	bff00000 	.word	0xbff00000
 800f0c4:	94a03595 	.word	0x94a03595
 800f0c8:	3fdfffff 	.word	0x3fdfffff
 800f0cc:	35afe535 	.word	0x35afe535
 800f0d0:	ffc00000 	.word	0xffc00000
 800f0d4:	41dfffff 	.word	0x41dfffff
 800f0d8:	3fcfffff 	.word	0x3fcfffff

0800f0dc <strtof>:
 800f0dc:	000a      	movs	r2, r1
 800f0de:	0001      	movs	r1, r0
 800f0e0:	4824      	ldr	r0, [pc, #144]	; (800f174 <strtof+0x98>)
 800f0e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0e4:	6800      	ldr	r0, [r0, #0]
 800f0e6:	4b24      	ldr	r3, [pc, #144]	; (800f178 <strtof+0x9c>)
 800f0e8:	f7ff f9e4 	bl	800e4b4 <_strtod_l>
 800f0ec:	0006      	movs	r6, r0
 800f0ee:	000c      	movs	r4, r1
 800f0f0:	0002      	movs	r2, r0
 800f0f2:	000b      	movs	r3, r1
 800f0f4:	0030      	movs	r0, r6
 800f0f6:	0021      	movs	r1, r4
 800f0f8:	f7f3 fa94 	bl	8002624 <__aeabi_dcmpun>
 800f0fc:	2800      	cmp	r0, #0
 800f0fe:	d00d      	beq.n	800f11c <strtof+0x40>
 800f100:	481e      	ldr	r0, [pc, #120]	; (800f17c <strtof+0xa0>)
 800f102:	2c00      	cmp	r4, #0
 800f104:	da06      	bge.n	800f114 <strtof+0x38>
 800f106:	f001 fe85 	bl	8010e14 <nanf>
 800f10a:	2380      	movs	r3, #128	; 0x80
 800f10c:	061b      	lsls	r3, r3, #24
 800f10e:	18c5      	adds	r5, r0, r3
 800f110:	1c28      	adds	r0, r5, #0
 800f112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f114:	f001 fe7e 	bl	8010e14 <nanf>
 800f118:	1c05      	adds	r5, r0, #0
 800f11a:	e7f9      	b.n	800f110 <strtof+0x34>
 800f11c:	0021      	movs	r1, r4
 800f11e:	0030      	movs	r0, r6
 800f120:	f7f3 fb72 	bl	8002808 <__aeabi_d2f>
 800f124:	0047      	lsls	r7, r0, #1
 800f126:	087f      	lsrs	r7, r7, #1
 800f128:	1c05      	adds	r5, r0, #0
 800f12a:	4915      	ldr	r1, [pc, #84]	; (800f180 <strtof+0xa4>)
 800f12c:	1c38      	adds	r0, r7, #0
 800f12e:	f7f1 fcb9 	bl	8000aa4 <__aeabi_fcmpun>
 800f132:	2800      	cmp	r0, #0
 800f134:	d1ec      	bne.n	800f110 <strtof+0x34>
 800f136:	4912      	ldr	r1, [pc, #72]	; (800f180 <strtof+0xa4>)
 800f138:	1c38      	adds	r0, r7, #0
 800f13a:	f7f1 f9d7 	bl	80004ec <__aeabi_fcmple>
 800f13e:	2800      	cmp	r0, #0
 800f140:	d1e6      	bne.n	800f110 <strtof+0x34>
 800f142:	2201      	movs	r2, #1
 800f144:	0064      	lsls	r4, r4, #1
 800f146:	0864      	lsrs	r4, r4, #1
 800f148:	0030      	movs	r0, r6
 800f14a:	0021      	movs	r1, r4
 800f14c:	4b0d      	ldr	r3, [pc, #52]	; (800f184 <strtof+0xa8>)
 800f14e:	4252      	negs	r2, r2
 800f150:	f7f3 fa68 	bl	8002624 <__aeabi_dcmpun>
 800f154:	2800      	cmp	r0, #0
 800f156:	d108      	bne.n	800f16a <strtof+0x8e>
 800f158:	2201      	movs	r2, #1
 800f15a:	0030      	movs	r0, r6
 800f15c:	0021      	movs	r1, r4
 800f15e:	4b09      	ldr	r3, [pc, #36]	; (800f184 <strtof+0xa8>)
 800f160:	4252      	negs	r2, r2
 800f162:	f7f1 f989 	bl	8000478 <__aeabi_dcmple>
 800f166:	2800      	cmp	r0, #0
 800f168:	d0d2      	beq.n	800f110 <strtof+0x34>
 800f16a:	2222      	movs	r2, #34	; 0x22
 800f16c:	4b01      	ldr	r3, [pc, #4]	; (800f174 <strtof+0x98>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	601a      	str	r2, [r3, #0]
 800f172:	e7cd      	b.n	800f110 <strtof+0x34>
 800f174:	200000dc 	.word	0x200000dc
 800f178:	20000144 	.word	0x20000144
 800f17c:	08013142 	.word	0x08013142
 800f180:	7f7fffff 	.word	0x7f7fffff
 800f184:	7fefffff 	.word	0x7fefffff

0800f188 <_strtol_l.constprop.0>:
 800f188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f18a:	b087      	sub	sp, #28
 800f18c:	001e      	movs	r6, r3
 800f18e:	9005      	str	r0, [sp, #20]
 800f190:	9101      	str	r1, [sp, #4]
 800f192:	9202      	str	r2, [sp, #8]
 800f194:	2b01      	cmp	r3, #1
 800f196:	d045      	beq.n	800f224 <_strtol_l.constprop.0+0x9c>
 800f198:	000b      	movs	r3, r1
 800f19a:	2e24      	cmp	r6, #36	; 0x24
 800f19c:	d842      	bhi.n	800f224 <_strtol_l.constprop.0+0x9c>
 800f19e:	4a3f      	ldr	r2, [pc, #252]	; (800f29c <_strtol_l.constprop.0+0x114>)
 800f1a0:	2108      	movs	r1, #8
 800f1a2:	4694      	mov	ip, r2
 800f1a4:	001a      	movs	r2, r3
 800f1a6:	4660      	mov	r0, ip
 800f1a8:	7814      	ldrb	r4, [r2, #0]
 800f1aa:	3301      	adds	r3, #1
 800f1ac:	5d00      	ldrb	r0, [r0, r4]
 800f1ae:	001d      	movs	r5, r3
 800f1b0:	0007      	movs	r7, r0
 800f1b2:	400f      	ands	r7, r1
 800f1b4:	4208      	tst	r0, r1
 800f1b6:	d1f5      	bne.n	800f1a4 <_strtol_l.constprop.0+0x1c>
 800f1b8:	2c2d      	cmp	r4, #45	; 0x2d
 800f1ba:	d13a      	bne.n	800f232 <_strtol_l.constprop.0+0xaa>
 800f1bc:	2701      	movs	r7, #1
 800f1be:	781c      	ldrb	r4, [r3, #0]
 800f1c0:	1c95      	adds	r5, r2, #2
 800f1c2:	2e00      	cmp	r6, #0
 800f1c4:	d065      	beq.n	800f292 <_strtol_l.constprop.0+0x10a>
 800f1c6:	2e10      	cmp	r6, #16
 800f1c8:	d109      	bne.n	800f1de <_strtol_l.constprop.0+0x56>
 800f1ca:	2c30      	cmp	r4, #48	; 0x30
 800f1cc:	d107      	bne.n	800f1de <_strtol_l.constprop.0+0x56>
 800f1ce:	2220      	movs	r2, #32
 800f1d0:	782b      	ldrb	r3, [r5, #0]
 800f1d2:	4393      	bics	r3, r2
 800f1d4:	2b58      	cmp	r3, #88	; 0x58
 800f1d6:	d157      	bne.n	800f288 <_strtol_l.constprop.0+0x100>
 800f1d8:	2610      	movs	r6, #16
 800f1da:	786c      	ldrb	r4, [r5, #1]
 800f1dc:	3502      	adds	r5, #2
 800f1de:	4b30      	ldr	r3, [pc, #192]	; (800f2a0 <_strtol_l.constprop.0+0x118>)
 800f1e0:	0031      	movs	r1, r6
 800f1e2:	18fb      	adds	r3, r7, r3
 800f1e4:	0018      	movs	r0, r3
 800f1e6:	9303      	str	r3, [sp, #12]
 800f1e8:	f7f1 f836 	bl	8000258 <__aeabi_uidivmod>
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	2201      	movs	r2, #1
 800f1f0:	4684      	mov	ip, r0
 800f1f2:	0018      	movs	r0, r3
 800f1f4:	9104      	str	r1, [sp, #16]
 800f1f6:	4252      	negs	r2, r2
 800f1f8:	0021      	movs	r1, r4
 800f1fa:	3930      	subs	r1, #48	; 0x30
 800f1fc:	2909      	cmp	r1, #9
 800f1fe:	d81d      	bhi.n	800f23c <_strtol_l.constprop.0+0xb4>
 800f200:	000c      	movs	r4, r1
 800f202:	42a6      	cmp	r6, r4
 800f204:	dd28      	ble.n	800f258 <_strtol_l.constprop.0+0xd0>
 800f206:	2b00      	cmp	r3, #0
 800f208:	db24      	blt.n	800f254 <_strtol_l.constprop.0+0xcc>
 800f20a:	0013      	movs	r3, r2
 800f20c:	4584      	cmp	ip, r0
 800f20e:	d306      	bcc.n	800f21e <_strtol_l.constprop.0+0x96>
 800f210:	d102      	bne.n	800f218 <_strtol_l.constprop.0+0x90>
 800f212:	9904      	ldr	r1, [sp, #16]
 800f214:	42a1      	cmp	r1, r4
 800f216:	db02      	blt.n	800f21e <_strtol_l.constprop.0+0x96>
 800f218:	2301      	movs	r3, #1
 800f21a:	4370      	muls	r0, r6
 800f21c:	1820      	adds	r0, r4, r0
 800f21e:	782c      	ldrb	r4, [r5, #0]
 800f220:	3501      	adds	r5, #1
 800f222:	e7e9      	b.n	800f1f8 <_strtol_l.constprop.0+0x70>
 800f224:	f7ff f88c 	bl	800e340 <__errno>
 800f228:	2316      	movs	r3, #22
 800f22a:	6003      	str	r3, [r0, #0]
 800f22c:	2000      	movs	r0, #0
 800f22e:	b007      	add	sp, #28
 800f230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f232:	2c2b      	cmp	r4, #43	; 0x2b
 800f234:	d1c5      	bne.n	800f1c2 <_strtol_l.constprop.0+0x3a>
 800f236:	781c      	ldrb	r4, [r3, #0]
 800f238:	1c95      	adds	r5, r2, #2
 800f23a:	e7c2      	b.n	800f1c2 <_strtol_l.constprop.0+0x3a>
 800f23c:	0021      	movs	r1, r4
 800f23e:	3941      	subs	r1, #65	; 0x41
 800f240:	2919      	cmp	r1, #25
 800f242:	d801      	bhi.n	800f248 <_strtol_l.constprop.0+0xc0>
 800f244:	3c37      	subs	r4, #55	; 0x37
 800f246:	e7dc      	b.n	800f202 <_strtol_l.constprop.0+0x7a>
 800f248:	0021      	movs	r1, r4
 800f24a:	3961      	subs	r1, #97	; 0x61
 800f24c:	2919      	cmp	r1, #25
 800f24e:	d803      	bhi.n	800f258 <_strtol_l.constprop.0+0xd0>
 800f250:	3c57      	subs	r4, #87	; 0x57
 800f252:	e7d6      	b.n	800f202 <_strtol_l.constprop.0+0x7a>
 800f254:	0013      	movs	r3, r2
 800f256:	e7e2      	b.n	800f21e <_strtol_l.constprop.0+0x96>
 800f258:	2b00      	cmp	r3, #0
 800f25a:	da09      	bge.n	800f270 <_strtol_l.constprop.0+0xe8>
 800f25c:	2322      	movs	r3, #34	; 0x22
 800f25e:	9a05      	ldr	r2, [sp, #20]
 800f260:	9803      	ldr	r0, [sp, #12]
 800f262:	6013      	str	r3, [r2, #0]
 800f264:	9b02      	ldr	r3, [sp, #8]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d0e1      	beq.n	800f22e <_strtol_l.constprop.0+0xa6>
 800f26a:	1e6b      	subs	r3, r5, #1
 800f26c:	9301      	str	r3, [sp, #4]
 800f26e:	e007      	b.n	800f280 <_strtol_l.constprop.0+0xf8>
 800f270:	2f00      	cmp	r7, #0
 800f272:	d000      	beq.n	800f276 <_strtol_l.constprop.0+0xee>
 800f274:	4240      	negs	r0, r0
 800f276:	9a02      	ldr	r2, [sp, #8]
 800f278:	2a00      	cmp	r2, #0
 800f27a:	d0d8      	beq.n	800f22e <_strtol_l.constprop.0+0xa6>
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d1f4      	bne.n	800f26a <_strtol_l.constprop.0+0xe2>
 800f280:	9b02      	ldr	r3, [sp, #8]
 800f282:	9a01      	ldr	r2, [sp, #4]
 800f284:	601a      	str	r2, [r3, #0]
 800f286:	e7d2      	b.n	800f22e <_strtol_l.constprop.0+0xa6>
 800f288:	2430      	movs	r4, #48	; 0x30
 800f28a:	2e00      	cmp	r6, #0
 800f28c:	d1a7      	bne.n	800f1de <_strtol_l.constprop.0+0x56>
 800f28e:	3608      	adds	r6, #8
 800f290:	e7a5      	b.n	800f1de <_strtol_l.constprop.0+0x56>
 800f292:	2c30      	cmp	r4, #48	; 0x30
 800f294:	d09b      	beq.n	800f1ce <_strtol_l.constprop.0+0x46>
 800f296:	260a      	movs	r6, #10
 800f298:	e7a1      	b.n	800f1de <_strtol_l.constprop.0+0x56>
 800f29a:	46c0      	nop			; (mov r8, r8)
 800f29c:	08012dd9 	.word	0x08012dd9
 800f2a0:	7fffffff 	.word	0x7fffffff

0800f2a4 <strtol>:
 800f2a4:	b510      	push	{r4, lr}
 800f2a6:	0013      	movs	r3, r2
 800f2a8:	000a      	movs	r2, r1
 800f2aa:	0001      	movs	r1, r0
 800f2ac:	4802      	ldr	r0, [pc, #8]	; (800f2b8 <strtol+0x14>)
 800f2ae:	6800      	ldr	r0, [r0, #0]
 800f2b0:	f7ff ff6a 	bl	800f188 <_strtol_l.constprop.0>
 800f2b4:	bd10      	pop	{r4, pc}
 800f2b6:	46c0      	nop			; (mov r8, r8)
 800f2b8:	200000dc 	.word	0x200000dc

0800f2bc <print_e>:
 800f2bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2be:	b08b      	sub	sp, #44	; 0x2c
 800f2c0:	000f      	movs	r7, r1
 800f2c2:	a910      	add	r1, sp, #64	; 0x40
 800f2c4:	c920      	ldmia	r1!, {r5}
 800f2c6:	780e      	ldrb	r6, [r1, #0]
 800f2c8:	a908      	add	r1, sp, #32
 800f2ca:	9104      	str	r1, [sp, #16]
 800f2cc:	a907      	add	r1, sp, #28
 800f2ce:	9103      	str	r1, [sp, #12]
 800f2d0:	a909      	add	r1, sp, #36	; 0x24
 800f2d2:	9102      	str	r1, [sp, #8]
 800f2d4:	1c69      	adds	r1, r5, #1
 800f2d6:	9101      	str	r1, [sp, #4]
 800f2d8:	2102      	movs	r1, #2
 800f2da:	9100      	str	r1, [sp, #0]
 800f2dc:	f001 fe70 	bl	8010fc0 <_dtoa_r>
 800f2e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f2e2:	4b36      	ldr	r3, [pc, #216]	; (800f3bc <print_e+0x100>)
 800f2e4:	0001      	movs	r1, r0
 800f2e6:	429a      	cmp	r2, r3
 800f2e8:	d104      	bne.n	800f2f4 <print_e+0x38>
 800f2ea:	0038      	movs	r0, r7
 800f2ec:	f001 fd96 	bl	8010e1c <strcpy>
 800f2f0:	b00b      	add	sp, #44	; 0x2c
 800f2f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2f4:	7801      	ldrb	r1, [r0, #0]
 800f2f6:	1c43      	adds	r3, r0, #1
 800f2f8:	1c7c      	adds	r4, r7, #1
 800f2fa:	7039      	strb	r1, [r7, #0]
 800f2fc:	2d00      	cmp	r5, #0
 800f2fe:	dd01      	ble.n	800f304 <print_e+0x48>
 800f300:	2101      	movs	r1, #1
 800f302:	9112      	str	r1, [sp, #72]	; 0x48
 800f304:	212e      	movs	r1, #46	; 0x2e
 800f306:	7818      	ldrb	r0, [r3, #0]
 800f308:	2800      	cmp	r0, #0
 800f30a:	d001      	beq.n	800f310 <print_e+0x54>
 800f30c:	2d00      	cmp	r5, #0
 800f30e:	dc35      	bgt.n	800f37c <print_e+0xc0>
 800f310:	2e67      	cmp	r6, #103	; 0x67
 800f312:	d04b      	beq.n	800f3ac <print_e+0xf0>
 800f314:	2e47      	cmp	r6, #71	; 0x47
 800f316:	d04b      	beq.n	800f3b0 <print_e+0xf4>
 800f318:	232e      	movs	r3, #46	; 0x2e
 800f31a:	2130      	movs	r1, #48	; 0x30
 800f31c:	2d00      	cmp	r5, #0
 800f31e:	dc3a      	bgt.n	800f396 <print_e+0xda>
 800f320:	1e53      	subs	r3, r2, #1
 800f322:	7026      	strb	r6, [r4, #0]
 800f324:	9309      	str	r3, [sp, #36]	; 0x24
 800f326:	1ca5      	adds	r5, r4, #2
 800f328:	2b00      	cmp	r3, #0
 800f32a:	da43      	bge.n	800f3b4 <print_e+0xf8>
 800f32c:	232d      	movs	r3, #45	; 0x2d
 800f32e:	7063      	strb	r3, [r4, #1]
 800f330:	3b2c      	subs	r3, #44	; 0x2c
 800f332:	1a9b      	subs	r3, r3, r2
 800f334:	9309      	str	r3, [sp, #36]	; 0x24
 800f336:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f338:	2e63      	cmp	r6, #99	; 0x63
 800f33a:	dd0d      	ble.n	800f358 <print_e+0x9c>
 800f33c:	2164      	movs	r1, #100	; 0x64
 800f33e:	0030      	movs	r0, r6
 800f340:	f7f0 ff8e 	bl	8000260 <__divsi3>
 800f344:	0003      	movs	r3, r0
 800f346:	0002      	movs	r2, r0
 800f348:	2064      	movs	r0, #100	; 0x64
 800f34a:	4240      	negs	r0, r0
 800f34c:	4358      	muls	r0, r3
 800f34e:	3230      	adds	r2, #48	; 0x30
 800f350:	1980      	adds	r0, r0, r6
 800f352:	1ce5      	adds	r5, r4, #3
 800f354:	70a2      	strb	r2, [r4, #2]
 800f356:	9009      	str	r0, [sp, #36]	; 0x24
 800f358:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f35a:	210a      	movs	r1, #10
 800f35c:	0020      	movs	r0, r4
 800f35e:	f7f0 ff7f 	bl	8000260 <__divsi3>
 800f362:	0003      	movs	r3, r0
 800f364:	0002      	movs	r2, r0
 800f366:	200a      	movs	r0, #10
 800f368:	4240      	negs	r0, r0
 800f36a:	4358      	muls	r0, r3
 800f36c:	2300      	movs	r3, #0
 800f36e:	1900      	adds	r0, r0, r4
 800f370:	3230      	adds	r2, #48	; 0x30
 800f372:	3030      	adds	r0, #48	; 0x30
 800f374:	702a      	strb	r2, [r5, #0]
 800f376:	7068      	strb	r0, [r5, #1]
 800f378:	70ab      	strb	r3, [r5, #2]
 800f37a:	e7b9      	b.n	800f2f0 <print_e+0x34>
 800f37c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f37e:	2800      	cmp	r0, #0
 800f380:	d001      	beq.n	800f386 <print_e+0xca>
 800f382:	7021      	strb	r1, [r4, #0]
 800f384:	3401      	adds	r4, #1
 800f386:	7818      	ldrb	r0, [r3, #0]
 800f388:	3d01      	subs	r5, #1
 800f38a:	7020      	strb	r0, [r4, #0]
 800f38c:	2000      	movs	r0, #0
 800f38e:	3301      	adds	r3, #1
 800f390:	3401      	adds	r4, #1
 800f392:	9012      	str	r0, [sp, #72]	; 0x48
 800f394:	e7b7      	b.n	800f306 <print_e+0x4a>
 800f396:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f398:	2800      	cmp	r0, #0
 800f39a:	d001      	beq.n	800f3a0 <print_e+0xe4>
 800f39c:	7023      	strb	r3, [r4, #0]
 800f39e:	3401      	adds	r4, #1
 800f3a0:	2000      	movs	r0, #0
 800f3a2:	7021      	strb	r1, [r4, #0]
 800f3a4:	3d01      	subs	r5, #1
 800f3a6:	3401      	adds	r4, #1
 800f3a8:	9012      	str	r0, [sp, #72]	; 0x48
 800f3aa:	e7b7      	b.n	800f31c <print_e+0x60>
 800f3ac:	2665      	movs	r6, #101	; 0x65
 800f3ae:	e7b7      	b.n	800f320 <print_e+0x64>
 800f3b0:	2645      	movs	r6, #69	; 0x45
 800f3b2:	e7b5      	b.n	800f320 <print_e+0x64>
 800f3b4:	232b      	movs	r3, #43	; 0x2b
 800f3b6:	7063      	strb	r3, [r4, #1]
 800f3b8:	e7bd      	b.n	800f336 <print_e+0x7a>
 800f3ba:	46c0      	nop			; (mov r8, r8)
 800f3bc:	0000270f 	.word	0x0000270f

0800f3c0 <_gcvt>:
 800f3c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f3c2:	0016      	movs	r6, r2
 800f3c4:	001d      	movs	r5, r3
 800f3c6:	b08d      	sub	sp, #52	; 0x34
 800f3c8:	ab14      	add	r3, sp, #80	; 0x50
 800f3ca:	781b      	ldrb	r3, [r3, #0]
 800f3cc:	0007      	movs	r7, r0
 800f3ce:	9307      	str	r3, [sp, #28]
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	0030      	movs	r0, r6
 800f3d6:	0029      	movs	r1, r5
 800f3d8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800f3da:	f7f1 f843 	bl	8000464 <__aeabi_dcmplt>
 800f3de:	2800      	cmp	r0, #0
 800f3e0:	d002      	beq.n	800f3e8 <_gcvt+0x28>
 800f3e2:	2380      	movs	r3, #128	; 0x80
 800f3e4:	061b      	lsls	r3, r3, #24
 800f3e6:	18ed      	adds	r5, r5, r3
 800f3e8:	2200      	movs	r2, #0
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	0030      	movs	r0, r6
 800f3ee:	0029      	movs	r1, r5
 800f3f0:	f7f1 f832 	bl	8000458 <__aeabi_dcmpeq>
 800f3f4:	2800      	cmp	r0, #0
 800f3f6:	d006      	beq.n	800f406 <_gcvt+0x46>
 800f3f8:	2330      	movs	r3, #48	; 0x30
 800f3fa:	7023      	strb	r3, [r4, #0]
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	7063      	strb	r3, [r4, #1]
 800f400:	0020      	movs	r0, r4
 800f402:	b00d      	add	sp, #52	; 0x34
 800f404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f406:	0030      	movs	r0, r6
 800f408:	0029      	movs	r1, r5
 800f40a:	4a52      	ldr	r2, [pc, #328]	; (800f554 <_gcvt+0x194>)
 800f40c:	4b52      	ldr	r3, [pc, #328]	; (800f558 <_gcvt+0x198>)
 800f40e:	f7f1 f833 	bl	8000478 <__aeabi_dcmple>
 800f412:	2800      	cmp	r0, #0
 800f414:	d00d      	beq.n	800f432 <_gcvt+0x72>
 800f416:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f418:	0032      	movs	r2, r6
 800f41a:	9302      	str	r3, [sp, #8]
 800f41c:	9b07      	ldr	r3, [sp, #28]
 800f41e:	0021      	movs	r1, r4
 800f420:	9301      	str	r3, [sp, #4]
 800f422:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f424:	0038      	movs	r0, r7
 800f426:	3b01      	subs	r3, #1
 800f428:	9300      	str	r3, [sp, #0]
 800f42a:	002b      	movs	r3, r5
 800f42c:	f7ff ff46 	bl	800f2bc <print_e>
 800f430:	e7e6      	b.n	800f400 <_gcvt+0x40>
 800f432:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f434:	f001 f8a0 	bl	8010578 <_mprec_log10>
 800f438:	0032      	movs	r2, r6
 800f43a:	002b      	movs	r3, r5
 800f43c:	f7f1 f81c 	bl	8000478 <__aeabi_dcmple>
 800f440:	2800      	cmp	r0, #0
 800f442:	d1e8      	bne.n	800f416 <_gcvt+0x56>
 800f444:	ab0b      	add	r3, sp, #44	; 0x2c
 800f446:	9304      	str	r3, [sp, #16]
 800f448:	ab0a      	add	r3, sp, #40	; 0x28
 800f44a:	9303      	str	r3, [sp, #12]
 800f44c:	ab09      	add	r3, sp, #36	; 0x24
 800f44e:	9302      	str	r3, [sp, #8]
 800f450:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f452:	0032      	movs	r2, r6
 800f454:	9301      	str	r3, [sp, #4]
 800f456:	2302      	movs	r3, #2
 800f458:	0038      	movs	r0, r7
 800f45a:	9300      	str	r3, [sp, #0]
 800f45c:	002b      	movs	r3, r5
 800f45e:	f001 fdaf 	bl	8010fc0 <_dtoa_r>
 800f462:	4b3e      	ldr	r3, [pc, #248]	; (800f55c <_gcvt+0x19c>)
 800f464:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f466:	0001      	movs	r1, r0
 800f468:	0020      	movs	r0, r4
 800f46a:	429a      	cmp	r2, r3
 800f46c:	d00c      	beq.n	800f488 <_gcvt+0xc8>
 800f46e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f470:	18e5      	adds	r5, r4, r3
 800f472:	780e      	ldrb	r6, [r1, #0]
 800f474:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f476:	1a2b      	subs	r3, r5, r0
 800f478:	2e00      	cmp	r6, #0
 800f47a:	d001      	beq.n	800f480 <_gcvt+0xc0>
 800f47c:	2a00      	cmp	r2, #0
 800f47e:	dc06      	bgt.n	800f48e <_gcvt+0xce>
 800f480:	2501      	movs	r5, #1
 800f482:	2600      	movs	r6, #0
 800f484:	46ac      	mov	ip, r5
 800f486:	e00d      	b.n	800f4a4 <_gcvt+0xe4>
 800f488:	f001 fcc8 	bl	8010e1c <strcpy>
 800f48c:	e7b8      	b.n	800f400 <_gcvt+0x40>
 800f48e:	3a01      	subs	r2, #1
 800f490:	7006      	strb	r6, [r0, #0]
 800f492:	3101      	adds	r1, #1
 800f494:	9209      	str	r2, [sp, #36]	; 0x24
 800f496:	3001      	adds	r0, #1
 800f498:	e7eb      	b.n	800f472 <_gcvt+0xb2>
 800f49a:	2530      	movs	r5, #48	; 0x30
 800f49c:	4666      	mov	r6, ip
 800f49e:	7005      	strb	r5, [r0, #0]
 800f4a0:	3b01      	subs	r3, #1
 800f4a2:	3001      	adds	r0, #1
 800f4a4:	0005      	movs	r5, r0
 800f4a6:	1e17      	subs	r7, r2, #0
 800f4a8:	dc35      	bgt.n	800f516 <_gcvt+0x156>
 800f4aa:	2e00      	cmp	r6, #0
 800f4ac:	d000      	beq.n	800f4b0 <_gcvt+0xf0>
 800f4ae:	9209      	str	r2, [sp, #36]	; 0x24
 800f4b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f4b2:	2a00      	cmp	r2, #0
 800f4b4:	d102      	bne.n	800f4bc <_gcvt+0xfc>
 800f4b6:	780a      	ldrb	r2, [r1, #0]
 800f4b8:	2a00      	cmp	r2, #0
 800f4ba:	d029      	beq.n	800f510 <_gcvt+0x150>
 800f4bc:	4284      	cmp	r4, r0
 800f4be:	d102      	bne.n	800f4c6 <_gcvt+0x106>
 800f4c0:	2230      	movs	r2, #48	; 0x30
 800f4c2:	1c65      	adds	r5, r4, #1
 800f4c4:	7022      	strb	r2, [r4, #0]
 800f4c6:	222e      	movs	r2, #46	; 0x2e
 800f4c8:	702a      	strb	r2, [r5, #0]
 800f4ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f4cc:	0028      	movs	r0, r5
 800f4ce:	1b57      	subs	r7, r2, r5
 800f4d0:	9707      	str	r7, [sp, #28]
 800f4d2:	2701      	movs	r7, #1
 800f4d4:	2600      	movs	r6, #0
 800f4d6:	46bc      	mov	ip, r7
 800f4d8:	9f07      	ldr	r7, [sp, #28]
 800f4da:	42c7      	cmn	r7, r0
 800f4dc:	d422      	bmi.n	800f524 <_gcvt+0x164>
 800f4de:	2000      	movs	r0, #0
 800f4e0:	4257      	negs	r7, r2
 800f4e2:	4282      	cmp	r2, r0
 800f4e4:	dc00      	bgt.n	800f4e8 <_gcvt+0x128>
 800f4e6:	0038      	movs	r0, r7
 800f4e8:	3001      	adds	r0, #1
 800f4ea:	182d      	adds	r5, r5, r0
 800f4ec:	2000      	movs	r0, #0
 800f4ee:	4282      	cmp	r2, r0
 800f4f0:	dc00      	bgt.n	800f4f4 <_gcvt+0x134>
 800f4f2:	0038      	movs	r0, r7
 800f4f4:	1810      	adds	r0, r2, r0
 800f4f6:	2e00      	cmp	r6, #0
 800f4f8:	d000      	beq.n	800f4fc <_gcvt+0x13c>
 800f4fa:	9009      	str	r0, [sp, #36]	; 0x24
 800f4fc:	002a      	movs	r2, r5
 800f4fe:	7808      	ldrb	r0, [r1, #0]
 800f500:	0015      	movs	r5, r2
 800f502:	2800      	cmp	r0, #0
 800f504:	d001      	beq.n	800f50a <_gcvt+0x14a>
 800f506:	2b00      	cmp	r3, #0
 800f508:	dc11      	bgt.n	800f52e <_gcvt+0x16e>
 800f50a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800f50c:	2900      	cmp	r1, #0
 800f50e:	d11d      	bne.n	800f54c <_gcvt+0x18c>
 800f510:	2300      	movs	r3, #0
 800f512:	702b      	strb	r3, [r5, #0]
 800f514:	e774      	b.n	800f400 <_gcvt+0x40>
 800f516:	3a01      	subs	r2, #1
 800f518:	2b00      	cmp	r3, #0
 800f51a:	dcbe      	bgt.n	800f49a <_gcvt+0xda>
 800f51c:	2e00      	cmp	r6, #0
 800f51e:	d0c7      	beq.n	800f4b0 <_gcvt+0xf0>
 800f520:	9709      	str	r7, [sp, #36]	; 0x24
 800f522:	e7c5      	b.n	800f4b0 <_gcvt+0xf0>
 800f524:	2630      	movs	r6, #48	; 0x30
 800f526:	3001      	adds	r0, #1
 800f528:	7006      	strb	r6, [r0, #0]
 800f52a:	4666      	mov	r6, ip
 800f52c:	e7d4      	b.n	800f4d8 <_gcvt+0x118>
 800f52e:	7010      	strb	r0, [r2, #0]
 800f530:	3101      	adds	r1, #1
 800f532:	3b01      	subs	r3, #1
 800f534:	3201      	adds	r2, #1
 800f536:	e7e2      	b.n	800f4fe <_gcvt+0x13e>
 800f538:	700e      	strb	r6, [r1, #0]
 800f53a:	3101      	adds	r1, #1
 800f53c:	1a68      	subs	r0, r5, r1
 800f53e:	2800      	cmp	r0, #0
 800f540:	dcfa      	bgt.n	800f538 <_gcvt+0x178>
 800f542:	43dd      	mvns	r5, r3
 800f544:	17ed      	asrs	r5, r5, #31
 800f546:	401d      	ands	r5, r3
 800f548:	1955      	adds	r5, r2, r5
 800f54a:	e7e1      	b.n	800f510 <_gcvt+0x150>
 800f54c:	0011      	movs	r1, r2
 800f54e:	2630      	movs	r6, #48	; 0x30
 800f550:	189d      	adds	r5, r3, r2
 800f552:	e7f3      	b.n	800f53c <_gcvt+0x17c>
 800f554:	eb1c432d 	.word	0xeb1c432d
 800f558:	3f1a36e2 	.word	0x3f1a36e2
 800f55c:	0000270f 	.word	0x0000270f

0800f560 <rshift>:
 800f560:	0002      	movs	r2, r0
 800f562:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f564:	6904      	ldr	r4, [r0, #16]
 800f566:	3214      	adds	r2, #20
 800f568:	0013      	movs	r3, r2
 800f56a:	b085      	sub	sp, #20
 800f56c:	114f      	asrs	r7, r1, #5
 800f56e:	42bc      	cmp	r4, r7
 800f570:	dd31      	ble.n	800f5d6 <rshift+0x76>
 800f572:	00bb      	lsls	r3, r7, #2
 800f574:	18d3      	adds	r3, r2, r3
 800f576:	261f      	movs	r6, #31
 800f578:	9301      	str	r3, [sp, #4]
 800f57a:	000b      	movs	r3, r1
 800f57c:	00a5      	lsls	r5, r4, #2
 800f57e:	4033      	ands	r3, r6
 800f580:	1955      	adds	r5, r2, r5
 800f582:	9302      	str	r3, [sp, #8]
 800f584:	4231      	tst	r1, r6
 800f586:	d10c      	bne.n	800f5a2 <rshift+0x42>
 800f588:	0016      	movs	r6, r2
 800f58a:	9901      	ldr	r1, [sp, #4]
 800f58c:	428d      	cmp	r5, r1
 800f58e:	d838      	bhi.n	800f602 <rshift+0xa2>
 800f590:	9901      	ldr	r1, [sp, #4]
 800f592:	2300      	movs	r3, #0
 800f594:	3903      	subs	r1, #3
 800f596:	428d      	cmp	r5, r1
 800f598:	d301      	bcc.n	800f59e <rshift+0x3e>
 800f59a:	1be3      	subs	r3, r4, r7
 800f59c:	009b      	lsls	r3, r3, #2
 800f59e:	18d3      	adds	r3, r2, r3
 800f5a0:	e019      	b.n	800f5d6 <rshift+0x76>
 800f5a2:	2120      	movs	r1, #32
 800f5a4:	9b02      	ldr	r3, [sp, #8]
 800f5a6:	9e01      	ldr	r6, [sp, #4]
 800f5a8:	1acb      	subs	r3, r1, r3
 800f5aa:	9303      	str	r3, [sp, #12]
 800f5ac:	ce02      	ldmia	r6!, {r1}
 800f5ae:	9b02      	ldr	r3, [sp, #8]
 800f5b0:	4694      	mov	ip, r2
 800f5b2:	40d9      	lsrs	r1, r3
 800f5b4:	9100      	str	r1, [sp, #0]
 800f5b6:	42b5      	cmp	r5, r6
 800f5b8:	d816      	bhi.n	800f5e8 <rshift+0x88>
 800f5ba:	9e01      	ldr	r6, [sp, #4]
 800f5bc:	2300      	movs	r3, #0
 800f5be:	3601      	adds	r6, #1
 800f5c0:	42b5      	cmp	r5, r6
 800f5c2:	d302      	bcc.n	800f5ca <rshift+0x6a>
 800f5c4:	1be3      	subs	r3, r4, r7
 800f5c6:	009b      	lsls	r3, r3, #2
 800f5c8:	3b04      	subs	r3, #4
 800f5ca:	9900      	ldr	r1, [sp, #0]
 800f5cc:	18d3      	adds	r3, r2, r3
 800f5ce:	6019      	str	r1, [r3, #0]
 800f5d0:	2900      	cmp	r1, #0
 800f5d2:	d000      	beq.n	800f5d6 <rshift+0x76>
 800f5d4:	3304      	adds	r3, #4
 800f5d6:	1a99      	subs	r1, r3, r2
 800f5d8:	1089      	asrs	r1, r1, #2
 800f5da:	6101      	str	r1, [r0, #16]
 800f5dc:	4293      	cmp	r3, r2
 800f5de:	d101      	bne.n	800f5e4 <rshift+0x84>
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	6143      	str	r3, [r0, #20]
 800f5e4:	b005      	add	sp, #20
 800f5e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f5e8:	6833      	ldr	r3, [r6, #0]
 800f5ea:	9903      	ldr	r1, [sp, #12]
 800f5ec:	408b      	lsls	r3, r1
 800f5ee:	9900      	ldr	r1, [sp, #0]
 800f5f0:	4319      	orrs	r1, r3
 800f5f2:	4663      	mov	r3, ip
 800f5f4:	c302      	stmia	r3!, {r1}
 800f5f6:	469c      	mov	ip, r3
 800f5f8:	ce02      	ldmia	r6!, {r1}
 800f5fa:	9b02      	ldr	r3, [sp, #8]
 800f5fc:	40d9      	lsrs	r1, r3
 800f5fe:	9100      	str	r1, [sp, #0]
 800f600:	e7d9      	b.n	800f5b6 <rshift+0x56>
 800f602:	c908      	ldmia	r1!, {r3}
 800f604:	c608      	stmia	r6!, {r3}
 800f606:	e7c1      	b.n	800f58c <rshift+0x2c>

0800f608 <__hexdig_fun>:
 800f608:	0002      	movs	r2, r0
 800f60a:	3a30      	subs	r2, #48	; 0x30
 800f60c:	0003      	movs	r3, r0
 800f60e:	2a09      	cmp	r2, #9
 800f610:	d802      	bhi.n	800f618 <__hexdig_fun+0x10>
 800f612:	3b20      	subs	r3, #32
 800f614:	b2d8      	uxtb	r0, r3
 800f616:	4770      	bx	lr
 800f618:	0002      	movs	r2, r0
 800f61a:	3a61      	subs	r2, #97	; 0x61
 800f61c:	2a05      	cmp	r2, #5
 800f61e:	d801      	bhi.n	800f624 <__hexdig_fun+0x1c>
 800f620:	3b47      	subs	r3, #71	; 0x47
 800f622:	e7f7      	b.n	800f614 <__hexdig_fun+0xc>
 800f624:	001a      	movs	r2, r3
 800f626:	3a41      	subs	r2, #65	; 0x41
 800f628:	2000      	movs	r0, #0
 800f62a:	2a05      	cmp	r2, #5
 800f62c:	d8f3      	bhi.n	800f616 <__hexdig_fun+0xe>
 800f62e:	3b27      	subs	r3, #39	; 0x27
 800f630:	e7f0      	b.n	800f614 <__hexdig_fun+0xc>
	...

0800f634 <__gethex>:
 800f634:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f636:	b08d      	sub	sp, #52	; 0x34
 800f638:	930a      	str	r3, [sp, #40]	; 0x28
 800f63a:	4bbf      	ldr	r3, [pc, #764]	; (800f938 <__gethex+0x304>)
 800f63c:	9005      	str	r0, [sp, #20]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	9109      	str	r1, [sp, #36]	; 0x24
 800f642:	0018      	movs	r0, r3
 800f644:	9202      	str	r2, [sp, #8]
 800f646:	9307      	str	r3, [sp, #28]
 800f648:	f7f0 fd64 	bl	8000114 <strlen>
 800f64c:	2202      	movs	r2, #2
 800f64e:	9b07      	ldr	r3, [sp, #28]
 800f650:	4252      	negs	r2, r2
 800f652:	181b      	adds	r3, r3, r0
 800f654:	3b01      	subs	r3, #1
 800f656:	781b      	ldrb	r3, [r3, #0]
 800f658:	9003      	str	r0, [sp, #12]
 800f65a:	930b      	str	r3, [sp, #44]	; 0x2c
 800f65c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f65e:	6819      	ldr	r1, [r3, #0]
 800f660:	1c8b      	adds	r3, r1, #2
 800f662:	1a52      	subs	r2, r2, r1
 800f664:	18d1      	adds	r1, r2, r3
 800f666:	9301      	str	r3, [sp, #4]
 800f668:	9108      	str	r1, [sp, #32]
 800f66a:	9901      	ldr	r1, [sp, #4]
 800f66c:	3301      	adds	r3, #1
 800f66e:	7808      	ldrb	r0, [r1, #0]
 800f670:	2830      	cmp	r0, #48	; 0x30
 800f672:	d0f7      	beq.n	800f664 <__gethex+0x30>
 800f674:	f7ff ffc8 	bl	800f608 <__hexdig_fun>
 800f678:	2300      	movs	r3, #0
 800f67a:	001c      	movs	r4, r3
 800f67c:	9304      	str	r3, [sp, #16]
 800f67e:	4298      	cmp	r0, r3
 800f680:	d11f      	bne.n	800f6c2 <__gethex+0x8e>
 800f682:	9a03      	ldr	r2, [sp, #12]
 800f684:	9907      	ldr	r1, [sp, #28]
 800f686:	9801      	ldr	r0, [sp, #4]
 800f688:	f001 fbd0 	bl	8010e2c <strncmp>
 800f68c:	0007      	movs	r7, r0
 800f68e:	42a0      	cmp	r0, r4
 800f690:	d000      	beq.n	800f694 <__gethex+0x60>
 800f692:	e06b      	b.n	800f76c <__gethex+0x138>
 800f694:	9b01      	ldr	r3, [sp, #4]
 800f696:	9a03      	ldr	r2, [sp, #12]
 800f698:	5c98      	ldrb	r0, [r3, r2]
 800f69a:	189d      	adds	r5, r3, r2
 800f69c:	f7ff ffb4 	bl	800f608 <__hexdig_fun>
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	9304      	str	r3, [sp, #16]
 800f6a4:	42a0      	cmp	r0, r4
 800f6a6:	d030      	beq.n	800f70a <__gethex+0xd6>
 800f6a8:	9501      	str	r5, [sp, #4]
 800f6aa:	9b01      	ldr	r3, [sp, #4]
 800f6ac:	7818      	ldrb	r0, [r3, #0]
 800f6ae:	2830      	cmp	r0, #48	; 0x30
 800f6b0:	d009      	beq.n	800f6c6 <__gethex+0x92>
 800f6b2:	f7ff ffa9 	bl	800f608 <__hexdig_fun>
 800f6b6:	4242      	negs	r2, r0
 800f6b8:	4142      	adcs	r2, r0
 800f6ba:	2301      	movs	r3, #1
 800f6bc:	002c      	movs	r4, r5
 800f6be:	9204      	str	r2, [sp, #16]
 800f6c0:	9308      	str	r3, [sp, #32]
 800f6c2:	9d01      	ldr	r5, [sp, #4]
 800f6c4:	e004      	b.n	800f6d0 <__gethex+0x9c>
 800f6c6:	9b01      	ldr	r3, [sp, #4]
 800f6c8:	3301      	adds	r3, #1
 800f6ca:	9301      	str	r3, [sp, #4]
 800f6cc:	e7ed      	b.n	800f6aa <__gethex+0x76>
 800f6ce:	3501      	adds	r5, #1
 800f6d0:	7828      	ldrb	r0, [r5, #0]
 800f6d2:	f7ff ff99 	bl	800f608 <__hexdig_fun>
 800f6d6:	1e07      	subs	r7, r0, #0
 800f6d8:	d1f9      	bne.n	800f6ce <__gethex+0x9a>
 800f6da:	0028      	movs	r0, r5
 800f6dc:	9a03      	ldr	r2, [sp, #12]
 800f6de:	9907      	ldr	r1, [sp, #28]
 800f6e0:	f001 fba4 	bl	8010e2c <strncmp>
 800f6e4:	2800      	cmp	r0, #0
 800f6e6:	d10e      	bne.n	800f706 <__gethex+0xd2>
 800f6e8:	2c00      	cmp	r4, #0
 800f6ea:	d107      	bne.n	800f6fc <__gethex+0xc8>
 800f6ec:	9b03      	ldr	r3, [sp, #12]
 800f6ee:	18ed      	adds	r5, r5, r3
 800f6f0:	002c      	movs	r4, r5
 800f6f2:	7828      	ldrb	r0, [r5, #0]
 800f6f4:	f7ff ff88 	bl	800f608 <__hexdig_fun>
 800f6f8:	2800      	cmp	r0, #0
 800f6fa:	d102      	bne.n	800f702 <__gethex+0xce>
 800f6fc:	1b64      	subs	r4, r4, r5
 800f6fe:	00a7      	lsls	r7, r4, #2
 800f700:	e003      	b.n	800f70a <__gethex+0xd6>
 800f702:	3501      	adds	r5, #1
 800f704:	e7f5      	b.n	800f6f2 <__gethex+0xbe>
 800f706:	2c00      	cmp	r4, #0
 800f708:	d1f8      	bne.n	800f6fc <__gethex+0xc8>
 800f70a:	2220      	movs	r2, #32
 800f70c:	782b      	ldrb	r3, [r5, #0]
 800f70e:	002e      	movs	r6, r5
 800f710:	4393      	bics	r3, r2
 800f712:	2b50      	cmp	r3, #80	; 0x50
 800f714:	d11d      	bne.n	800f752 <__gethex+0x11e>
 800f716:	786b      	ldrb	r3, [r5, #1]
 800f718:	2b2b      	cmp	r3, #43	; 0x2b
 800f71a:	d02c      	beq.n	800f776 <__gethex+0x142>
 800f71c:	2b2d      	cmp	r3, #45	; 0x2d
 800f71e:	d02e      	beq.n	800f77e <__gethex+0x14a>
 800f720:	2300      	movs	r3, #0
 800f722:	1c6e      	adds	r6, r5, #1
 800f724:	9306      	str	r3, [sp, #24]
 800f726:	7830      	ldrb	r0, [r6, #0]
 800f728:	f7ff ff6e 	bl	800f608 <__hexdig_fun>
 800f72c:	1e43      	subs	r3, r0, #1
 800f72e:	b2db      	uxtb	r3, r3
 800f730:	2b18      	cmp	r3, #24
 800f732:	d82b      	bhi.n	800f78c <__gethex+0x158>
 800f734:	3810      	subs	r0, #16
 800f736:	0004      	movs	r4, r0
 800f738:	7870      	ldrb	r0, [r6, #1]
 800f73a:	f7ff ff65 	bl	800f608 <__hexdig_fun>
 800f73e:	1e43      	subs	r3, r0, #1
 800f740:	b2db      	uxtb	r3, r3
 800f742:	3601      	adds	r6, #1
 800f744:	2b18      	cmp	r3, #24
 800f746:	d91c      	bls.n	800f782 <__gethex+0x14e>
 800f748:	9b06      	ldr	r3, [sp, #24]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d000      	beq.n	800f750 <__gethex+0x11c>
 800f74e:	4264      	negs	r4, r4
 800f750:	193f      	adds	r7, r7, r4
 800f752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f754:	601e      	str	r6, [r3, #0]
 800f756:	9b04      	ldr	r3, [sp, #16]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d019      	beq.n	800f790 <__gethex+0x15c>
 800f75c:	2600      	movs	r6, #0
 800f75e:	9b08      	ldr	r3, [sp, #32]
 800f760:	42b3      	cmp	r3, r6
 800f762:	d100      	bne.n	800f766 <__gethex+0x132>
 800f764:	3606      	adds	r6, #6
 800f766:	0030      	movs	r0, r6
 800f768:	b00d      	add	sp, #52	; 0x34
 800f76a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f76c:	2301      	movs	r3, #1
 800f76e:	2700      	movs	r7, #0
 800f770:	9d01      	ldr	r5, [sp, #4]
 800f772:	9304      	str	r3, [sp, #16]
 800f774:	e7c9      	b.n	800f70a <__gethex+0xd6>
 800f776:	2300      	movs	r3, #0
 800f778:	9306      	str	r3, [sp, #24]
 800f77a:	1cae      	adds	r6, r5, #2
 800f77c:	e7d3      	b.n	800f726 <__gethex+0xf2>
 800f77e:	2301      	movs	r3, #1
 800f780:	e7fa      	b.n	800f778 <__gethex+0x144>
 800f782:	230a      	movs	r3, #10
 800f784:	435c      	muls	r4, r3
 800f786:	1824      	adds	r4, r4, r0
 800f788:	3c10      	subs	r4, #16
 800f78a:	e7d5      	b.n	800f738 <__gethex+0x104>
 800f78c:	002e      	movs	r6, r5
 800f78e:	e7e0      	b.n	800f752 <__gethex+0x11e>
 800f790:	9b01      	ldr	r3, [sp, #4]
 800f792:	9904      	ldr	r1, [sp, #16]
 800f794:	1aeb      	subs	r3, r5, r3
 800f796:	3b01      	subs	r3, #1
 800f798:	2b07      	cmp	r3, #7
 800f79a:	dc0a      	bgt.n	800f7b2 <__gethex+0x17e>
 800f79c:	9805      	ldr	r0, [sp, #20]
 800f79e:	f000 fa65 	bl	800fc6c <_Balloc>
 800f7a2:	1e04      	subs	r4, r0, #0
 800f7a4:	d108      	bne.n	800f7b8 <__gethex+0x184>
 800f7a6:	0002      	movs	r2, r0
 800f7a8:	21de      	movs	r1, #222	; 0xde
 800f7aa:	4b64      	ldr	r3, [pc, #400]	; (800f93c <__gethex+0x308>)
 800f7ac:	4864      	ldr	r0, [pc, #400]	; (800f940 <__gethex+0x30c>)
 800f7ae:	f001 fb5d 	bl	8010e6c <__assert_func>
 800f7b2:	3101      	adds	r1, #1
 800f7b4:	105b      	asrs	r3, r3, #1
 800f7b6:	e7ef      	b.n	800f798 <__gethex+0x164>
 800f7b8:	0003      	movs	r3, r0
 800f7ba:	3314      	adds	r3, #20
 800f7bc:	9304      	str	r3, [sp, #16]
 800f7be:	9309      	str	r3, [sp, #36]	; 0x24
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	001e      	movs	r6, r3
 800f7c4:	9306      	str	r3, [sp, #24]
 800f7c6:	9b01      	ldr	r3, [sp, #4]
 800f7c8:	42ab      	cmp	r3, r5
 800f7ca:	d340      	bcc.n	800f84e <__gethex+0x21a>
 800f7cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f7ce:	9b04      	ldr	r3, [sp, #16]
 800f7d0:	c540      	stmia	r5!, {r6}
 800f7d2:	1aed      	subs	r5, r5, r3
 800f7d4:	10ad      	asrs	r5, r5, #2
 800f7d6:	0030      	movs	r0, r6
 800f7d8:	6125      	str	r5, [r4, #16]
 800f7da:	f000 fb3f 	bl	800fe5c <__hi0bits>
 800f7de:	9b02      	ldr	r3, [sp, #8]
 800f7e0:	016d      	lsls	r5, r5, #5
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	1a2e      	subs	r6, r5, r0
 800f7e6:	9301      	str	r3, [sp, #4]
 800f7e8:	429e      	cmp	r6, r3
 800f7ea:	dd5a      	ble.n	800f8a2 <__gethex+0x26e>
 800f7ec:	1af6      	subs	r6, r6, r3
 800f7ee:	0031      	movs	r1, r6
 800f7f0:	0020      	movs	r0, r4
 800f7f2:	f000 fefc 	bl	80105ee <__any_on>
 800f7f6:	1e05      	subs	r5, r0, #0
 800f7f8:	d016      	beq.n	800f828 <__gethex+0x1f4>
 800f7fa:	2501      	movs	r5, #1
 800f7fc:	211f      	movs	r1, #31
 800f7fe:	0028      	movs	r0, r5
 800f800:	1e73      	subs	r3, r6, #1
 800f802:	4019      	ands	r1, r3
 800f804:	4088      	lsls	r0, r1
 800f806:	0001      	movs	r1, r0
 800f808:	115a      	asrs	r2, r3, #5
 800f80a:	9804      	ldr	r0, [sp, #16]
 800f80c:	0092      	lsls	r2, r2, #2
 800f80e:	5812      	ldr	r2, [r2, r0]
 800f810:	420a      	tst	r2, r1
 800f812:	d009      	beq.n	800f828 <__gethex+0x1f4>
 800f814:	42ab      	cmp	r3, r5
 800f816:	dd06      	ble.n	800f826 <__gethex+0x1f2>
 800f818:	0020      	movs	r0, r4
 800f81a:	1eb1      	subs	r1, r6, #2
 800f81c:	f000 fee7 	bl	80105ee <__any_on>
 800f820:	3502      	adds	r5, #2
 800f822:	2800      	cmp	r0, #0
 800f824:	d100      	bne.n	800f828 <__gethex+0x1f4>
 800f826:	2502      	movs	r5, #2
 800f828:	0031      	movs	r1, r6
 800f82a:	0020      	movs	r0, r4
 800f82c:	f7ff fe98 	bl	800f560 <rshift>
 800f830:	19bf      	adds	r7, r7, r6
 800f832:	9b02      	ldr	r3, [sp, #8]
 800f834:	689b      	ldr	r3, [r3, #8]
 800f836:	9303      	str	r3, [sp, #12]
 800f838:	42bb      	cmp	r3, r7
 800f83a:	da42      	bge.n	800f8c2 <__gethex+0x28e>
 800f83c:	0021      	movs	r1, r4
 800f83e:	9805      	ldr	r0, [sp, #20]
 800f840:	f000 fa58 	bl	800fcf4 <_Bfree>
 800f844:	2300      	movs	r3, #0
 800f846:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f848:	26a3      	movs	r6, #163	; 0xa3
 800f84a:	6013      	str	r3, [r2, #0]
 800f84c:	e78b      	b.n	800f766 <__gethex+0x132>
 800f84e:	1e6b      	subs	r3, r5, #1
 800f850:	9308      	str	r3, [sp, #32]
 800f852:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f854:	781b      	ldrb	r3, [r3, #0]
 800f856:	4293      	cmp	r3, r2
 800f858:	d014      	beq.n	800f884 <__gethex+0x250>
 800f85a:	9b06      	ldr	r3, [sp, #24]
 800f85c:	2b20      	cmp	r3, #32
 800f85e:	d104      	bne.n	800f86a <__gethex+0x236>
 800f860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f862:	c340      	stmia	r3!, {r6}
 800f864:	2600      	movs	r6, #0
 800f866:	9309      	str	r3, [sp, #36]	; 0x24
 800f868:	9606      	str	r6, [sp, #24]
 800f86a:	9b08      	ldr	r3, [sp, #32]
 800f86c:	7818      	ldrb	r0, [r3, #0]
 800f86e:	f7ff fecb 	bl	800f608 <__hexdig_fun>
 800f872:	230f      	movs	r3, #15
 800f874:	4018      	ands	r0, r3
 800f876:	9b06      	ldr	r3, [sp, #24]
 800f878:	9d08      	ldr	r5, [sp, #32]
 800f87a:	4098      	lsls	r0, r3
 800f87c:	3304      	adds	r3, #4
 800f87e:	4306      	orrs	r6, r0
 800f880:	9306      	str	r3, [sp, #24]
 800f882:	e7a0      	b.n	800f7c6 <__gethex+0x192>
 800f884:	2301      	movs	r3, #1
 800f886:	9a03      	ldr	r2, [sp, #12]
 800f888:	1a9d      	subs	r5, r3, r2
 800f88a:	9b08      	ldr	r3, [sp, #32]
 800f88c:	195d      	adds	r5, r3, r5
 800f88e:	9b01      	ldr	r3, [sp, #4]
 800f890:	429d      	cmp	r5, r3
 800f892:	d3e2      	bcc.n	800f85a <__gethex+0x226>
 800f894:	0028      	movs	r0, r5
 800f896:	9907      	ldr	r1, [sp, #28]
 800f898:	f001 fac8 	bl	8010e2c <strncmp>
 800f89c:	2800      	cmp	r0, #0
 800f89e:	d1dc      	bne.n	800f85a <__gethex+0x226>
 800f8a0:	e791      	b.n	800f7c6 <__gethex+0x192>
 800f8a2:	9b01      	ldr	r3, [sp, #4]
 800f8a4:	2500      	movs	r5, #0
 800f8a6:	429e      	cmp	r6, r3
 800f8a8:	dac3      	bge.n	800f832 <__gethex+0x1fe>
 800f8aa:	1b9e      	subs	r6, r3, r6
 800f8ac:	0021      	movs	r1, r4
 800f8ae:	0032      	movs	r2, r6
 800f8b0:	9805      	ldr	r0, [sp, #20]
 800f8b2:	f000 fc3d 	bl	8010130 <__lshift>
 800f8b6:	0003      	movs	r3, r0
 800f8b8:	3314      	adds	r3, #20
 800f8ba:	0004      	movs	r4, r0
 800f8bc:	1bbf      	subs	r7, r7, r6
 800f8be:	9304      	str	r3, [sp, #16]
 800f8c0:	e7b7      	b.n	800f832 <__gethex+0x1fe>
 800f8c2:	9b02      	ldr	r3, [sp, #8]
 800f8c4:	685e      	ldr	r6, [r3, #4]
 800f8c6:	42be      	cmp	r6, r7
 800f8c8:	dd71      	ble.n	800f9ae <__gethex+0x37a>
 800f8ca:	9b01      	ldr	r3, [sp, #4]
 800f8cc:	1bf6      	subs	r6, r6, r7
 800f8ce:	42b3      	cmp	r3, r6
 800f8d0:	dc38      	bgt.n	800f944 <__gethex+0x310>
 800f8d2:	9b02      	ldr	r3, [sp, #8]
 800f8d4:	68db      	ldr	r3, [r3, #12]
 800f8d6:	2b02      	cmp	r3, #2
 800f8d8:	d026      	beq.n	800f928 <__gethex+0x2f4>
 800f8da:	2b03      	cmp	r3, #3
 800f8dc:	d028      	beq.n	800f930 <__gethex+0x2fc>
 800f8de:	2b01      	cmp	r3, #1
 800f8e0:	d119      	bne.n	800f916 <__gethex+0x2e2>
 800f8e2:	9b01      	ldr	r3, [sp, #4]
 800f8e4:	42b3      	cmp	r3, r6
 800f8e6:	d116      	bne.n	800f916 <__gethex+0x2e2>
 800f8e8:	2b01      	cmp	r3, #1
 800f8ea:	d10d      	bne.n	800f908 <__gethex+0x2d4>
 800f8ec:	9b02      	ldr	r3, [sp, #8]
 800f8ee:	2662      	movs	r6, #98	; 0x62
 800f8f0:	685b      	ldr	r3, [r3, #4]
 800f8f2:	9301      	str	r3, [sp, #4]
 800f8f4:	9a01      	ldr	r2, [sp, #4]
 800f8f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8f8:	601a      	str	r2, [r3, #0]
 800f8fa:	2301      	movs	r3, #1
 800f8fc:	9a04      	ldr	r2, [sp, #16]
 800f8fe:	6123      	str	r3, [r4, #16]
 800f900:	6013      	str	r3, [r2, #0]
 800f902:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f904:	601c      	str	r4, [r3, #0]
 800f906:	e72e      	b.n	800f766 <__gethex+0x132>
 800f908:	9901      	ldr	r1, [sp, #4]
 800f90a:	0020      	movs	r0, r4
 800f90c:	3901      	subs	r1, #1
 800f90e:	f000 fe6e 	bl	80105ee <__any_on>
 800f912:	2800      	cmp	r0, #0
 800f914:	d1ea      	bne.n	800f8ec <__gethex+0x2b8>
 800f916:	0021      	movs	r1, r4
 800f918:	9805      	ldr	r0, [sp, #20]
 800f91a:	f000 f9eb 	bl	800fcf4 <_Bfree>
 800f91e:	2300      	movs	r3, #0
 800f920:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f922:	2650      	movs	r6, #80	; 0x50
 800f924:	6013      	str	r3, [r2, #0]
 800f926:	e71e      	b.n	800f766 <__gethex+0x132>
 800f928:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d1f3      	bne.n	800f916 <__gethex+0x2e2>
 800f92e:	e7dd      	b.n	800f8ec <__gethex+0x2b8>
 800f930:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f932:	2b00      	cmp	r3, #0
 800f934:	d1da      	bne.n	800f8ec <__gethex+0x2b8>
 800f936:	e7ee      	b.n	800f916 <__gethex+0x2e2>
 800f938:	08012f50 	.word	0x08012f50
 800f93c:	08012ed9 	.word	0x08012ed9
 800f940:	08012eea 	.word	0x08012eea
 800f944:	1e77      	subs	r7, r6, #1
 800f946:	2d00      	cmp	r5, #0
 800f948:	d12f      	bne.n	800f9aa <__gethex+0x376>
 800f94a:	2f00      	cmp	r7, #0
 800f94c:	d004      	beq.n	800f958 <__gethex+0x324>
 800f94e:	0039      	movs	r1, r7
 800f950:	0020      	movs	r0, r4
 800f952:	f000 fe4c 	bl	80105ee <__any_on>
 800f956:	0005      	movs	r5, r0
 800f958:	231f      	movs	r3, #31
 800f95a:	117a      	asrs	r2, r7, #5
 800f95c:	401f      	ands	r7, r3
 800f95e:	3b1e      	subs	r3, #30
 800f960:	40bb      	lsls	r3, r7
 800f962:	9904      	ldr	r1, [sp, #16]
 800f964:	0092      	lsls	r2, r2, #2
 800f966:	5852      	ldr	r2, [r2, r1]
 800f968:	421a      	tst	r2, r3
 800f96a:	d001      	beq.n	800f970 <__gethex+0x33c>
 800f96c:	2302      	movs	r3, #2
 800f96e:	431d      	orrs	r5, r3
 800f970:	9b01      	ldr	r3, [sp, #4]
 800f972:	0031      	movs	r1, r6
 800f974:	1b9b      	subs	r3, r3, r6
 800f976:	2602      	movs	r6, #2
 800f978:	0020      	movs	r0, r4
 800f97a:	9301      	str	r3, [sp, #4]
 800f97c:	f7ff fdf0 	bl	800f560 <rshift>
 800f980:	9b02      	ldr	r3, [sp, #8]
 800f982:	685f      	ldr	r7, [r3, #4]
 800f984:	2d00      	cmp	r5, #0
 800f986:	d041      	beq.n	800fa0c <__gethex+0x3d8>
 800f988:	9b02      	ldr	r3, [sp, #8]
 800f98a:	68db      	ldr	r3, [r3, #12]
 800f98c:	2b02      	cmp	r3, #2
 800f98e:	d010      	beq.n	800f9b2 <__gethex+0x37e>
 800f990:	2b03      	cmp	r3, #3
 800f992:	d012      	beq.n	800f9ba <__gethex+0x386>
 800f994:	2b01      	cmp	r3, #1
 800f996:	d106      	bne.n	800f9a6 <__gethex+0x372>
 800f998:	07aa      	lsls	r2, r5, #30
 800f99a:	d504      	bpl.n	800f9a6 <__gethex+0x372>
 800f99c:	9a04      	ldr	r2, [sp, #16]
 800f99e:	6810      	ldr	r0, [r2, #0]
 800f9a0:	4305      	orrs	r5, r0
 800f9a2:	421d      	tst	r5, r3
 800f9a4:	d10c      	bne.n	800f9c0 <__gethex+0x38c>
 800f9a6:	2310      	movs	r3, #16
 800f9a8:	e02f      	b.n	800fa0a <__gethex+0x3d6>
 800f9aa:	2501      	movs	r5, #1
 800f9ac:	e7d4      	b.n	800f958 <__gethex+0x324>
 800f9ae:	2601      	movs	r6, #1
 800f9b0:	e7e8      	b.n	800f984 <__gethex+0x350>
 800f9b2:	2301      	movs	r3, #1
 800f9b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f9b6:	1a9b      	subs	r3, r3, r2
 800f9b8:	9313      	str	r3, [sp, #76]	; 0x4c
 800f9ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d0f2      	beq.n	800f9a6 <__gethex+0x372>
 800f9c0:	6923      	ldr	r3, [r4, #16]
 800f9c2:	2000      	movs	r0, #0
 800f9c4:	9303      	str	r3, [sp, #12]
 800f9c6:	009b      	lsls	r3, r3, #2
 800f9c8:	9304      	str	r3, [sp, #16]
 800f9ca:	0023      	movs	r3, r4
 800f9cc:	9a04      	ldr	r2, [sp, #16]
 800f9ce:	3314      	adds	r3, #20
 800f9d0:	1899      	adds	r1, r3, r2
 800f9d2:	681a      	ldr	r2, [r3, #0]
 800f9d4:	1c55      	adds	r5, r2, #1
 800f9d6:	d01e      	beq.n	800fa16 <__gethex+0x3e2>
 800f9d8:	3201      	adds	r2, #1
 800f9da:	601a      	str	r2, [r3, #0]
 800f9dc:	0023      	movs	r3, r4
 800f9de:	3314      	adds	r3, #20
 800f9e0:	2e02      	cmp	r6, #2
 800f9e2:	d140      	bne.n	800fa66 <__gethex+0x432>
 800f9e4:	9a02      	ldr	r2, [sp, #8]
 800f9e6:	9901      	ldr	r1, [sp, #4]
 800f9e8:	6812      	ldr	r2, [r2, #0]
 800f9ea:	3a01      	subs	r2, #1
 800f9ec:	428a      	cmp	r2, r1
 800f9ee:	d10b      	bne.n	800fa08 <__gethex+0x3d4>
 800f9f0:	114a      	asrs	r2, r1, #5
 800f9f2:	211f      	movs	r1, #31
 800f9f4:	9801      	ldr	r0, [sp, #4]
 800f9f6:	0092      	lsls	r2, r2, #2
 800f9f8:	4001      	ands	r1, r0
 800f9fa:	2001      	movs	r0, #1
 800f9fc:	0005      	movs	r5, r0
 800f9fe:	408d      	lsls	r5, r1
 800fa00:	58d3      	ldr	r3, [r2, r3]
 800fa02:	422b      	tst	r3, r5
 800fa04:	d000      	beq.n	800fa08 <__gethex+0x3d4>
 800fa06:	2601      	movs	r6, #1
 800fa08:	2320      	movs	r3, #32
 800fa0a:	431e      	orrs	r6, r3
 800fa0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fa0e:	601c      	str	r4, [r3, #0]
 800fa10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa12:	601f      	str	r7, [r3, #0]
 800fa14:	e6a7      	b.n	800f766 <__gethex+0x132>
 800fa16:	c301      	stmia	r3!, {r0}
 800fa18:	4299      	cmp	r1, r3
 800fa1a:	d8da      	bhi.n	800f9d2 <__gethex+0x39e>
 800fa1c:	9b03      	ldr	r3, [sp, #12]
 800fa1e:	68a2      	ldr	r2, [r4, #8]
 800fa20:	4293      	cmp	r3, r2
 800fa22:	db17      	blt.n	800fa54 <__gethex+0x420>
 800fa24:	6863      	ldr	r3, [r4, #4]
 800fa26:	9805      	ldr	r0, [sp, #20]
 800fa28:	1c59      	adds	r1, r3, #1
 800fa2a:	f000 f91f 	bl	800fc6c <_Balloc>
 800fa2e:	1e05      	subs	r5, r0, #0
 800fa30:	d103      	bne.n	800fa3a <__gethex+0x406>
 800fa32:	0002      	movs	r2, r0
 800fa34:	2184      	movs	r1, #132	; 0x84
 800fa36:	4b1c      	ldr	r3, [pc, #112]	; (800faa8 <__gethex+0x474>)
 800fa38:	e6b8      	b.n	800f7ac <__gethex+0x178>
 800fa3a:	0021      	movs	r1, r4
 800fa3c:	6923      	ldr	r3, [r4, #16]
 800fa3e:	310c      	adds	r1, #12
 800fa40:	1c9a      	adds	r2, r3, #2
 800fa42:	0092      	lsls	r2, r2, #2
 800fa44:	300c      	adds	r0, #12
 800fa46:	f7fe fca5 	bl	800e394 <memcpy>
 800fa4a:	0021      	movs	r1, r4
 800fa4c:	9805      	ldr	r0, [sp, #20]
 800fa4e:	f000 f951 	bl	800fcf4 <_Bfree>
 800fa52:	002c      	movs	r4, r5
 800fa54:	6923      	ldr	r3, [r4, #16]
 800fa56:	1c5a      	adds	r2, r3, #1
 800fa58:	6122      	str	r2, [r4, #16]
 800fa5a:	2201      	movs	r2, #1
 800fa5c:	3304      	adds	r3, #4
 800fa5e:	009b      	lsls	r3, r3, #2
 800fa60:	18e3      	adds	r3, r4, r3
 800fa62:	605a      	str	r2, [r3, #4]
 800fa64:	e7ba      	b.n	800f9dc <__gethex+0x3a8>
 800fa66:	6922      	ldr	r2, [r4, #16]
 800fa68:	9903      	ldr	r1, [sp, #12]
 800fa6a:	428a      	cmp	r2, r1
 800fa6c:	dd09      	ble.n	800fa82 <__gethex+0x44e>
 800fa6e:	2101      	movs	r1, #1
 800fa70:	0020      	movs	r0, r4
 800fa72:	f7ff fd75 	bl	800f560 <rshift>
 800fa76:	9b02      	ldr	r3, [sp, #8]
 800fa78:	3701      	adds	r7, #1
 800fa7a:	689b      	ldr	r3, [r3, #8]
 800fa7c:	42bb      	cmp	r3, r7
 800fa7e:	dac2      	bge.n	800fa06 <__gethex+0x3d2>
 800fa80:	e6dc      	b.n	800f83c <__gethex+0x208>
 800fa82:	221f      	movs	r2, #31
 800fa84:	9d01      	ldr	r5, [sp, #4]
 800fa86:	9901      	ldr	r1, [sp, #4]
 800fa88:	2601      	movs	r6, #1
 800fa8a:	4015      	ands	r5, r2
 800fa8c:	4211      	tst	r1, r2
 800fa8e:	d0bb      	beq.n	800fa08 <__gethex+0x3d4>
 800fa90:	9a04      	ldr	r2, [sp, #16]
 800fa92:	189b      	adds	r3, r3, r2
 800fa94:	3b04      	subs	r3, #4
 800fa96:	6818      	ldr	r0, [r3, #0]
 800fa98:	f000 f9e0 	bl	800fe5c <__hi0bits>
 800fa9c:	2320      	movs	r3, #32
 800fa9e:	1b5d      	subs	r5, r3, r5
 800faa0:	42a8      	cmp	r0, r5
 800faa2:	dbe4      	blt.n	800fa6e <__gethex+0x43a>
 800faa4:	e7b0      	b.n	800fa08 <__gethex+0x3d4>
 800faa6:	46c0      	nop			; (mov r8, r8)
 800faa8:	08012ed9 	.word	0x08012ed9

0800faac <L_shift>:
 800faac:	2308      	movs	r3, #8
 800faae:	b570      	push	{r4, r5, r6, lr}
 800fab0:	2520      	movs	r5, #32
 800fab2:	1a9a      	subs	r2, r3, r2
 800fab4:	0092      	lsls	r2, r2, #2
 800fab6:	1aad      	subs	r5, r5, r2
 800fab8:	6843      	ldr	r3, [r0, #4]
 800faba:	6806      	ldr	r6, [r0, #0]
 800fabc:	001c      	movs	r4, r3
 800fabe:	40ac      	lsls	r4, r5
 800fac0:	40d3      	lsrs	r3, r2
 800fac2:	4334      	orrs	r4, r6
 800fac4:	6004      	str	r4, [r0, #0]
 800fac6:	6043      	str	r3, [r0, #4]
 800fac8:	3004      	adds	r0, #4
 800faca:	4288      	cmp	r0, r1
 800facc:	d3f4      	bcc.n	800fab8 <L_shift+0xc>
 800face:	bd70      	pop	{r4, r5, r6, pc}

0800fad0 <__match>:
 800fad0:	b530      	push	{r4, r5, lr}
 800fad2:	6803      	ldr	r3, [r0, #0]
 800fad4:	780c      	ldrb	r4, [r1, #0]
 800fad6:	3301      	adds	r3, #1
 800fad8:	2c00      	cmp	r4, #0
 800fada:	d102      	bne.n	800fae2 <__match+0x12>
 800fadc:	6003      	str	r3, [r0, #0]
 800fade:	2001      	movs	r0, #1
 800fae0:	bd30      	pop	{r4, r5, pc}
 800fae2:	781a      	ldrb	r2, [r3, #0]
 800fae4:	0015      	movs	r5, r2
 800fae6:	3d41      	subs	r5, #65	; 0x41
 800fae8:	2d19      	cmp	r5, #25
 800faea:	d800      	bhi.n	800faee <__match+0x1e>
 800faec:	3220      	adds	r2, #32
 800faee:	3101      	adds	r1, #1
 800faf0:	42a2      	cmp	r2, r4
 800faf2:	d0ef      	beq.n	800fad4 <__match+0x4>
 800faf4:	2000      	movs	r0, #0
 800faf6:	e7f3      	b.n	800fae0 <__match+0x10>

0800faf8 <__hexnan>:
 800faf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fafa:	680b      	ldr	r3, [r1, #0]
 800fafc:	b08b      	sub	sp, #44	; 0x2c
 800fafe:	9201      	str	r2, [sp, #4]
 800fb00:	9901      	ldr	r1, [sp, #4]
 800fb02:	115a      	asrs	r2, r3, #5
 800fb04:	0092      	lsls	r2, r2, #2
 800fb06:	188a      	adds	r2, r1, r2
 800fb08:	9202      	str	r2, [sp, #8]
 800fb0a:	0019      	movs	r1, r3
 800fb0c:	221f      	movs	r2, #31
 800fb0e:	4011      	ands	r1, r2
 800fb10:	9008      	str	r0, [sp, #32]
 800fb12:	9106      	str	r1, [sp, #24]
 800fb14:	4213      	tst	r3, r2
 800fb16:	d002      	beq.n	800fb1e <__hexnan+0x26>
 800fb18:	9b02      	ldr	r3, [sp, #8]
 800fb1a:	3304      	adds	r3, #4
 800fb1c:	9302      	str	r3, [sp, #8]
 800fb1e:	9b02      	ldr	r3, [sp, #8]
 800fb20:	2500      	movs	r5, #0
 800fb22:	1f1e      	subs	r6, r3, #4
 800fb24:	0037      	movs	r7, r6
 800fb26:	0034      	movs	r4, r6
 800fb28:	9b08      	ldr	r3, [sp, #32]
 800fb2a:	6035      	str	r5, [r6, #0]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	9507      	str	r5, [sp, #28]
 800fb30:	9305      	str	r3, [sp, #20]
 800fb32:	9503      	str	r5, [sp, #12]
 800fb34:	9b05      	ldr	r3, [sp, #20]
 800fb36:	3301      	adds	r3, #1
 800fb38:	9309      	str	r3, [sp, #36]	; 0x24
 800fb3a:	9b05      	ldr	r3, [sp, #20]
 800fb3c:	785b      	ldrb	r3, [r3, #1]
 800fb3e:	9304      	str	r3, [sp, #16]
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d028      	beq.n	800fb96 <__hexnan+0x9e>
 800fb44:	9804      	ldr	r0, [sp, #16]
 800fb46:	f7ff fd5f 	bl	800f608 <__hexdig_fun>
 800fb4a:	2800      	cmp	r0, #0
 800fb4c:	d154      	bne.n	800fbf8 <__hexnan+0x100>
 800fb4e:	9b04      	ldr	r3, [sp, #16]
 800fb50:	2b20      	cmp	r3, #32
 800fb52:	d819      	bhi.n	800fb88 <__hexnan+0x90>
 800fb54:	9b03      	ldr	r3, [sp, #12]
 800fb56:	9a07      	ldr	r2, [sp, #28]
 800fb58:	4293      	cmp	r3, r2
 800fb5a:	dd12      	ble.n	800fb82 <__hexnan+0x8a>
 800fb5c:	42bc      	cmp	r4, r7
 800fb5e:	d206      	bcs.n	800fb6e <__hexnan+0x76>
 800fb60:	2d07      	cmp	r5, #7
 800fb62:	dc04      	bgt.n	800fb6e <__hexnan+0x76>
 800fb64:	002a      	movs	r2, r5
 800fb66:	0039      	movs	r1, r7
 800fb68:	0020      	movs	r0, r4
 800fb6a:	f7ff ff9f 	bl	800faac <L_shift>
 800fb6e:	9b01      	ldr	r3, [sp, #4]
 800fb70:	2508      	movs	r5, #8
 800fb72:	429c      	cmp	r4, r3
 800fb74:	d905      	bls.n	800fb82 <__hexnan+0x8a>
 800fb76:	1f27      	subs	r7, r4, #4
 800fb78:	2500      	movs	r5, #0
 800fb7a:	003c      	movs	r4, r7
 800fb7c:	9b03      	ldr	r3, [sp, #12]
 800fb7e:	603d      	str	r5, [r7, #0]
 800fb80:	9307      	str	r3, [sp, #28]
 800fb82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb84:	9305      	str	r3, [sp, #20]
 800fb86:	e7d5      	b.n	800fb34 <__hexnan+0x3c>
 800fb88:	9b04      	ldr	r3, [sp, #16]
 800fb8a:	2b29      	cmp	r3, #41	; 0x29
 800fb8c:	d159      	bne.n	800fc42 <__hexnan+0x14a>
 800fb8e:	9b05      	ldr	r3, [sp, #20]
 800fb90:	9a08      	ldr	r2, [sp, #32]
 800fb92:	3302      	adds	r3, #2
 800fb94:	6013      	str	r3, [r2, #0]
 800fb96:	9b03      	ldr	r3, [sp, #12]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d052      	beq.n	800fc42 <__hexnan+0x14a>
 800fb9c:	42bc      	cmp	r4, r7
 800fb9e:	d206      	bcs.n	800fbae <__hexnan+0xb6>
 800fba0:	2d07      	cmp	r5, #7
 800fba2:	dc04      	bgt.n	800fbae <__hexnan+0xb6>
 800fba4:	002a      	movs	r2, r5
 800fba6:	0039      	movs	r1, r7
 800fba8:	0020      	movs	r0, r4
 800fbaa:	f7ff ff7f 	bl	800faac <L_shift>
 800fbae:	9b01      	ldr	r3, [sp, #4]
 800fbb0:	429c      	cmp	r4, r3
 800fbb2:	d935      	bls.n	800fc20 <__hexnan+0x128>
 800fbb4:	001a      	movs	r2, r3
 800fbb6:	0023      	movs	r3, r4
 800fbb8:	cb02      	ldmia	r3!, {r1}
 800fbba:	c202      	stmia	r2!, {r1}
 800fbbc:	429e      	cmp	r6, r3
 800fbbe:	d2fb      	bcs.n	800fbb8 <__hexnan+0xc0>
 800fbc0:	9b02      	ldr	r3, [sp, #8]
 800fbc2:	1c61      	adds	r1, r4, #1
 800fbc4:	1eda      	subs	r2, r3, #3
 800fbc6:	2304      	movs	r3, #4
 800fbc8:	4291      	cmp	r1, r2
 800fbca:	d805      	bhi.n	800fbd8 <__hexnan+0xe0>
 800fbcc:	9b02      	ldr	r3, [sp, #8]
 800fbce:	3b04      	subs	r3, #4
 800fbd0:	1b1b      	subs	r3, r3, r4
 800fbd2:	089b      	lsrs	r3, r3, #2
 800fbd4:	3301      	adds	r3, #1
 800fbd6:	009b      	lsls	r3, r3, #2
 800fbd8:	9a01      	ldr	r2, [sp, #4]
 800fbda:	18d3      	adds	r3, r2, r3
 800fbdc:	2200      	movs	r2, #0
 800fbde:	c304      	stmia	r3!, {r2}
 800fbe0:	429e      	cmp	r6, r3
 800fbe2:	d2fc      	bcs.n	800fbde <__hexnan+0xe6>
 800fbe4:	6833      	ldr	r3, [r6, #0]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d104      	bne.n	800fbf4 <__hexnan+0xfc>
 800fbea:	9b01      	ldr	r3, [sp, #4]
 800fbec:	429e      	cmp	r6, r3
 800fbee:	d126      	bne.n	800fc3e <__hexnan+0x146>
 800fbf0:	2301      	movs	r3, #1
 800fbf2:	6033      	str	r3, [r6, #0]
 800fbf4:	2005      	movs	r0, #5
 800fbf6:	e025      	b.n	800fc44 <__hexnan+0x14c>
 800fbf8:	9b03      	ldr	r3, [sp, #12]
 800fbfa:	3501      	adds	r5, #1
 800fbfc:	3301      	adds	r3, #1
 800fbfe:	9303      	str	r3, [sp, #12]
 800fc00:	2d08      	cmp	r5, #8
 800fc02:	dd06      	ble.n	800fc12 <__hexnan+0x11a>
 800fc04:	9b01      	ldr	r3, [sp, #4]
 800fc06:	429c      	cmp	r4, r3
 800fc08:	d9bb      	bls.n	800fb82 <__hexnan+0x8a>
 800fc0a:	2300      	movs	r3, #0
 800fc0c:	2501      	movs	r5, #1
 800fc0e:	3c04      	subs	r4, #4
 800fc10:	6023      	str	r3, [r4, #0]
 800fc12:	220f      	movs	r2, #15
 800fc14:	6823      	ldr	r3, [r4, #0]
 800fc16:	4010      	ands	r0, r2
 800fc18:	011b      	lsls	r3, r3, #4
 800fc1a:	4318      	orrs	r0, r3
 800fc1c:	6020      	str	r0, [r4, #0]
 800fc1e:	e7b0      	b.n	800fb82 <__hexnan+0x8a>
 800fc20:	9b06      	ldr	r3, [sp, #24]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d0de      	beq.n	800fbe4 <__hexnan+0xec>
 800fc26:	2120      	movs	r1, #32
 800fc28:	9a06      	ldr	r2, [sp, #24]
 800fc2a:	9b02      	ldr	r3, [sp, #8]
 800fc2c:	1a89      	subs	r1, r1, r2
 800fc2e:	2201      	movs	r2, #1
 800fc30:	4252      	negs	r2, r2
 800fc32:	40ca      	lsrs	r2, r1
 800fc34:	3b04      	subs	r3, #4
 800fc36:	6819      	ldr	r1, [r3, #0]
 800fc38:	400a      	ands	r2, r1
 800fc3a:	601a      	str	r2, [r3, #0]
 800fc3c:	e7d2      	b.n	800fbe4 <__hexnan+0xec>
 800fc3e:	3e04      	subs	r6, #4
 800fc40:	e7d0      	b.n	800fbe4 <__hexnan+0xec>
 800fc42:	2004      	movs	r0, #4
 800fc44:	b00b      	add	sp, #44	; 0x2c
 800fc46:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fc48 <__ascii_mbtowc>:
 800fc48:	b082      	sub	sp, #8
 800fc4a:	2900      	cmp	r1, #0
 800fc4c:	d100      	bne.n	800fc50 <__ascii_mbtowc+0x8>
 800fc4e:	a901      	add	r1, sp, #4
 800fc50:	1e10      	subs	r0, r2, #0
 800fc52:	d006      	beq.n	800fc62 <__ascii_mbtowc+0x1a>
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d006      	beq.n	800fc66 <__ascii_mbtowc+0x1e>
 800fc58:	7813      	ldrb	r3, [r2, #0]
 800fc5a:	600b      	str	r3, [r1, #0]
 800fc5c:	7810      	ldrb	r0, [r2, #0]
 800fc5e:	1e43      	subs	r3, r0, #1
 800fc60:	4198      	sbcs	r0, r3
 800fc62:	b002      	add	sp, #8
 800fc64:	4770      	bx	lr
 800fc66:	2002      	movs	r0, #2
 800fc68:	4240      	negs	r0, r0
 800fc6a:	e7fa      	b.n	800fc62 <__ascii_mbtowc+0x1a>

0800fc6c <_Balloc>:
 800fc6c:	b570      	push	{r4, r5, r6, lr}
 800fc6e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fc70:	0006      	movs	r6, r0
 800fc72:	000c      	movs	r4, r1
 800fc74:	2d00      	cmp	r5, #0
 800fc76:	d10e      	bne.n	800fc96 <_Balloc+0x2a>
 800fc78:	2010      	movs	r0, #16
 800fc7a:	f001 ffcb 	bl	8011c14 <malloc>
 800fc7e:	1e02      	subs	r2, r0, #0
 800fc80:	6270      	str	r0, [r6, #36]	; 0x24
 800fc82:	d104      	bne.n	800fc8e <_Balloc+0x22>
 800fc84:	2166      	movs	r1, #102	; 0x66
 800fc86:	4b19      	ldr	r3, [pc, #100]	; (800fcec <_Balloc+0x80>)
 800fc88:	4819      	ldr	r0, [pc, #100]	; (800fcf0 <_Balloc+0x84>)
 800fc8a:	f001 f8ef 	bl	8010e6c <__assert_func>
 800fc8e:	6045      	str	r5, [r0, #4]
 800fc90:	6085      	str	r5, [r0, #8]
 800fc92:	6005      	str	r5, [r0, #0]
 800fc94:	60c5      	str	r5, [r0, #12]
 800fc96:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800fc98:	68eb      	ldr	r3, [r5, #12]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d013      	beq.n	800fcc6 <_Balloc+0x5a>
 800fc9e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fca0:	00a2      	lsls	r2, r4, #2
 800fca2:	68db      	ldr	r3, [r3, #12]
 800fca4:	189b      	adds	r3, r3, r2
 800fca6:	6818      	ldr	r0, [r3, #0]
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	d118      	bne.n	800fcde <_Balloc+0x72>
 800fcac:	2101      	movs	r1, #1
 800fcae:	000d      	movs	r5, r1
 800fcb0:	40a5      	lsls	r5, r4
 800fcb2:	1d6a      	adds	r2, r5, #5
 800fcb4:	0030      	movs	r0, r6
 800fcb6:	0092      	lsls	r2, r2, #2
 800fcb8:	f000 fcbc 	bl	8010634 <_calloc_r>
 800fcbc:	2800      	cmp	r0, #0
 800fcbe:	d00c      	beq.n	800fcda <_Balloc+0x6e>
 800fcc0:	6044      	str	r4, [r0, #4]
 800fcc2:	6085      	str	r5, [r0, #8]
 800fcc4:	e00d      	b.n	800fce2 <_Balloc+0x76>
 800fcc6:	2221      	movs	r2, #33	; 0x21
 800fcc8:	2104      	movs	r1, #4
 800fcca:	0030      	movs	r0, r6
 800fccc:	f000 fcb2 	bl	8010634 <_calloc_r>
 800fcd0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fcd2:	60e8      	str	r0, [r5, #12]
 800fcd4:	68db      	ldr	r3, [r3, #12]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d1e1      	bne.n	800fc9e <_Balloc+0x32>
 800fcda:	2000      	movs	r0, #0
 800fcdc:	bd70      	pop	{r4, r5, r6, pc}
 800fcde:	6802      	ldr	r2, [r0, #0]
 800fce0:	601a      	str	r2, [r3, #0]
 800fce2:	2300      	movs	r3, #0
 800fce4:	6103      	str	r3, [r0, #16]
 800fce6:	60c3      	str	r3, [r0, #12]
 800fce8:	e7f8      	b.n	800fcdc <_Balloc+0x70>
 800fcea:	46c0      	nop			; (mov r8, r8)
 800fcec:	08012f64 	.word	0x08012f64
 800fcf0:	08012f7b 	.word	0x08012f7b

0800fcf4 <_Bfree>:
 800fcf4:	b570      	push	{r4, r5, r6, lr}
 800fcf6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fcf8:	0005      	movs	r5, r0
 800fcfa:	000c      	movs	r4, r1
 800fcfc:	2e00      	cmp	r6, #0
 800fcfe:	d10e      	bne.n	800fd1e <_Bfree+0x2a>
 800fd00:	2010      	movs	r0, #16
 800fd02:	f001 ff87 	bl	8011c14 <malloc>
 800fd06:	1e02      	subs	r2, r0, #0
 800fd08:	6268      	str	r0, [r5, #36]	; 0x24
 800fd0a:	d104      	bne.n	800fd16 <_Bfree+0x22>
 800fd0c:	218a      	movs	r1, #138	; 0x8a
 800fd0e:	4b09      	ldr	r3, [pc, #36]	; (800fd34 <_Bfree+0x40>)
 800fd10:	4809      	ldr	r0, [pc, #36]	; (800fd38 <_Bfree+0x44>)
 800fd12:	f001 f8ab 	bl	8010e6c <__assert_func>
 800fd16:	6046      	str	r6, [r0, #4]
 800fd18:	6086      	str	r6, [r0, #8]
 800fd1a:	6006      	str	r6, [r0, #0]
 800fd1c:	60c6      	str	r6, [r0, #12]
 800fd1e:	2c00      	cmp	r4, #0
 800fd20:	d007      	beq.n	800fd32 <_Bfree+0x3e>
 800fd22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fd24:	6862      	ldr	r2, [r4, #4]
 800fd26:	68db      	ldr	r3, [r3, #12]
 800fd28:	0092      	lsls	r2, r2, #2
 800fd2a:	189b      	adds	r3, r3, r2
 800fd2c:	681a      	ldr	r2, [r3, #0]
 800fd2e:	6022      	str	r2, [r4, #0]
 800fd30:	601c      	str	r4, [r3, #0]
 800fd32:	bd70      	pop	{r4, r5, r6, pc}
 800fd34:	08012f64 	.word	0x08012f64
 800fd38:	08012f7b 	.word	0x08012f7b

0800fd3c <__multadd>:
 800fd3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd3e:	000e      	movs	r6, r1
 800fd40:	9001      	str	r0, [sp, #4]
 800fd42:	000c      	movs	r4, r1
 800fd44:	001d      	movs	r5, r3
 800fd46:	2000      	movs	r0, #0
 800fd48:	690f      	ldr	r7, [r1, #16]
 800fd4a:	3614      	adds	r6, #20
 800fd4c:	6833      	ldr	r3, [r6, #0]
 800fd4e:	3001      	adds	r0, #1
 800fd50:	b299      	uxth	r1, r3
 800fd52:	4351      	muls	r1, r2
 800fd54:	0c1b      	lsrs	r3, r3, #16
 800fd56:	4353      	muls	r3, r2
 800fd58:	1949      	adds	r1, r1, r5
 800fd5a:	0c0d      	lsrs	r5, r1, #16
 800fd5c:	195b      	adds	r3, r3, r5
 800fd5e:	0c1d      	lsrs	r5, r3, #16
 800fd60:	b289      	uxth	r1, r1
 800fd62:	041b      	lsls	r3, r3, #16
 800fd64:	185b      	adds	r3, r3, r1
 800fd66:	c608      	stmia	r6!, {r3}
 800fd68:	4287      	cmp	r7, r0
 800fd6a:	dcef      	bgt.n	800fd4c <__multadd+0x10>
 800fd6c:	2d00      	cmp	r5, #0
 800fd6e:	d022      	beq.n	800fdb6 <__multadd+0x7a>
 800fd70:	68a3      	ldr	r3, [r4, #8]
 800fd72:	42bb      	cmp	r3, r7
 800fd74:	dc19      	bgt.n	800fdaa <__multadd+0x6e>
 800fd76:	6863      	ldr	r3, [r4, #4]
 800fd78:	9801      	ldr	r0, [sp, #4]
 800fd7a:	1c59      	adds	r1, r3, #1
 800fd7c:	f7ff ff76 	bl	800fc6c <_Balloc>
 800fd80:	1e06      	subs	r6, r0, #0
 800fd82:	d105      	bne.n	800fd90 <__multadd+0x54>
 800fd84:	0002      	movs	r2, r0
 800fd86:	21b5      	movs	r1, #181	; 0xb5
 800fd88:	4b0c      	ldr	r3, [pc, #48]	; (800fdbc <__multadd+0x80>)
 800fd8a:	480d      	ldr	r0, [pc, #52]	; (800fdc0 <__multadd+0x84>)
 800fd8c:	f001 f86e 	bl	8010e6c <__assert_func>
 800fd90:	0021      	movs	r1, r4
 800fd92:	6923      	ldr	r3, [r4, #16]
 800fd94:	310c      	adds	r1, #12
 800fd96:	1c9a      	adds	r2, r3, #2
 800fd98:	0092      	lsls	r2, r2, #2
 800fd9a:	300c      	adds	r0, #12
 800fd9c:	f7fe fafa 	bl	800e394 <memcpy>
 800fda0:	0021      	movs	r1, r4
 800fda2:	9801      	ldr	r0, [sp, #4]
 800fda4:	f7ff ffa6 	bl	800fcf4 <_Bfree>
 800fda8:	0034      	movs	r4, r6
 800fdaa:	1d3b      	adds	r3, r7, #4
 800fdac:	009b      	lsls	r3, r3, #2
 800fdae:	18e3      	adds	r3, r4, r3
 800fdb0:	605d      	str	r5, [r3, #4]
 800fdb2:	1c7b      	adds	r3, r7, #1
 800fdb4:	6123      	str	r3, [r4, #16]
 800fdb6:	0020      	movs	r0, r4
 800fdb8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fdba:	46c0      	nop			; (mov r8, r8)
 800fdbc:	08012ed9 	.word	0x08012ed9
 800fdc0:	08012f7b 	.word	0x08012f7b

0800fdc4 <__s2b>:
 800fdc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fdc6:	0006      	movs	r6, r0
 800fdc8:	0018      	movs	r0, r3
 800fdca:	000c      	movs	r4, r1
 800fdcc:	3008      	adds	r0, #8
 800fdce:	2109      	movs	r1, #9
 800fdd0:	9301      	str	r3, [sp, #4]
 800fdd2:	0015      	movs	r5, r2
 800fdd4:	f7f0 fa44 	bl	8000260 <__divsi3>
 800fdd8:	2301      	movs	r3, #1
 800fdda:	2100      	movs	r1, #0
 800fddc:	4283      	cmp	r3, r0
 800fdde:	db0a      	blt.n	800fdf6 <__s2b+0x32>
 800fde0:	0030      	movs	r0, r6
 800fde2:	f7ff ff43 	bl	800fc6c <_Balloc>
 800fde6:	1e01      	subs	r1, r0, #0
 800fde8:	d108      	bne.n	800fdfc <__s2b+0x38>
 800fdea:	0002      	movs	r2, r0
 800fdec:	4b19      	ldr	r3, [pc, #100]	; (800fe54 <__s2b+0x90>)
 800fdee:	481a      	ldr	r0, [pc, #104]	; (800fe58 <__s2b+0x94>)
 800fdf0:	31ce      	adds	r1, #206	; 0xce
 800fdf2:	f001 f83b 	bl	8010e6c <__assert_func>
 800fdf6:	005b      	lsls	r3, r3, #1
 800fdf8:	3101      	adds	r1, #1
 800fdfa:	e7ef      	b.n	800fddc <__s2b+0x18>
 800fdfc:	9b08      	ldr	r3, [sp, #32]
 800fdfe:	6143      	str	r3, [r0, #20]
 800fe00:	2301      	movs	r3, #1
 800fe02:	6103      	str	r3, [r0, #16]
 800fe04:	2d09      	cmp	r5, #9
 800fe06:	dd18      	ble.n	800fe3a <__s2b+0x76>
 800fe08:	0023      	movs	r3, r4
 800fe0a:	3309      	adds	r3, #9
 800fe0c:	001f      	movs	r7, r3
 800fe0e:	9300      	str	r3, [sp, #0]
 800fe10:	1964      	adds	r4, r4, r5
 800fe12:	783b      	ldrb	r3, [r7, #0]
 800fe14:	220a      	movs	r2, #10
 800fe16:	0030      	movs	r0, r6
 800fe18:	3b30      	subs	r3, #48	; 0x30
 800fe1a:	f7ff ff8f 	bl	800fd3c <__multadd>
 800fe1e:	3701      	adds	r7, #1
 800fe20:	0001      	movs	r1, r0
 800fe22:	42a7      	cmp	r7, r4
 800fe24:	d1f5      	bne.n	800fe12 <__s2b+0x4e>
 800fe26:	002c      	movs	r4, r5
 800fe28:	9b00      	ldr	r3, [sp, #0]
 800fe2a:	3c08      	subs	r4, #8
 800fe2c:	191c      	adds	r4, r3, r4
 800fe2e:	002f      	movs	r7, r5
 800fe30:	9b01      	ldr	r3, [sp, #4]
 800fe32:	429f      	cmp	r7, r3
 800fe34:	db04      	blt.n	800fe40 <__s2b+0x7c>
 800fe36:	0008      	movs	r0, r1
 800fe38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fe3a:	2509      	movs	r5, #9
 800fe3c:	340a      	adds	r4, #10
 800fe3e:	e7f6      	b.n	800fe2e <__s2b+0x6a>
 800fe40:	1b63      	subs	r3, r4, r5
 800fe42:	5ddb      	ldrb	r3, [r3, r7]
 800fe44:	220a      	movs	r2, #10
 800fe46:	0030      	movs	r0, r6
 800fe48:	3b30      	subs	r3, #48	; 0x30
 800fe4a:	f7ff ff77 	bl	800fd3c <__multadd>
 800fe4e:	3701      	adds	r7, #1
 800fe50:	0001      	movs	r1, r0
 800fe52:	e7ed      	b.n	800fe30 <__s2b+0x6c>
 800fe54:	08012ed9 	.word	0x08012ed9
 800fe58:	08012f7b 	.word	0x08012f7b

0800fe5c <__hi0bits>:
 800fe5c:	0003      	movs	r3, r0
 800fe5e:	0c02      	lsrs	r2, r0, #16
 800fe60:	2000      	movs	r0, #0
 800fe62:	4282      	cmp	r2, r0
 800fe64:	d101      	bne.n	800fe6a <__hi0bits+0xe>
 800fe66:	041b      	lsls	r3, r3, #16
 800fe68:	3010      	adds	r0, #16
 800fe6a:	0e1a      	lsrs	r2, r3, #24
 800fe6c:	d101      	bne.n	800fe72 <__hi0bits+0x16>
 800fe6e:	3008      	adds	r0, #8
 800fe70:	021b      	lsls	r3, r3, #8
 800fe72:	0f1a      	lsrs	r2, r3, #28
 800fe74:	d101      	bne.n	800fe7a <__hi0bits+0x1e>
 800fe76:	3004      	adds	r0, #4
 800fe78:	011b      	lsls	r3, r3, #4
 800fe7a:	0f9a      	lsrs	r2, r3, #30
 800fe7c:	d101      	bne.n	800fe82 <__hi0bits+0x26>
 800fe7e:	3002      	adds	r0, #2
 800fe80:	009b      	lsls	r3, r3, #2
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	db03      	blt.n	800fe8e <__hi0bits+0x32>
 800fe86:	3001      	adds	r0, #1
 800fe88:	005b      	lsls	r3, r3, #1
 800fe8a:	d400      	bmi.n	800fe8e <__hi0bits+0x32>
 800fe8c:	2020      	movs	r0, #32
 800fe8e:	4770      	bx	lr

0800fe90 <__lo0bits>:
 800fe90:	6803      	ldr	r3, [r0, #0]
 800fe92:	0002      	movs	r2, r0
 800fe94:	2107      	movs	r1, #7
 800fe96:	0018      	movs	r0, r3
 800fe98:	4008      	ands	r0, r1
 800fe9a:	420b      	tst	r3, r1
 800fe9c:	d00d      	beq.n	800feba <__lo0bits+0x2a>
 800fe9e:	3906      	subs	r1, #6
 800fea0:	2000      	movs	r0, #0
 800fea2:	420b      	tst	r3, r1
 800fea4:	d105      	bne.n	800feb2 <__lo0bits+0x22>
 800fea6:	3002      	adds	r0, #2
 800fea8:	4203      	tst	r3, r0
 800feaa:	d003      	beq.n	800feb4 <__lo0bits+0x24>
 800feac:	40cb      	lsrs	r3, r1
 800feae:	0008      	movs	r0, r1
 800feb0:	6013      	str	r3, [r2, #0]
 800feb2:	4770      	bx	lr
 800feb4:	089b      	lsrs	r3, r3, #2
 800feb6:	6013      	str	r3, [r2, #0]
 800feb8:	e7fb      	b.n	800feb2 <__lo0bits+0x22>
 800feba:	b299      	uxth	r1, r3
 800febc:	2900      	cmp	r1, #0
 800febe:	d101      	bne.n	800fec4 <__lo0bits+0x34>
 800fec0:	2010      	movs	r0, #16
 800fec2:	0c1b      	lsrs	r3, r3, #16
 800fec4:	b2d9      	uxtb	r1, r3
 800fec6:	2900      	cmp	r1, #0
 800fec8:	d101      	bne.n	800fece <__lo0bits+0x3e>
 800feca:	3008      	adds	r0, #8
 800fecc:	0a1b      	lsrs	r3, r3, #8
 800fece:	0719      	lsls	r1, r3, #28
 800fed0:	d101      	bne.n	800fed6 <__lo0bits+0x46>
 800fed2:	3004      	adds	r0, #4
 800fed4:	091b      	lsrs	r3, r3, #4
 800fed6:	0799      	lsls	r1, r3, #30
 800fed8:	d101      	bne.n	800fede <__lo0bits+0x4e>
 800feda:	3002      	adds	r0, #2
 800fedc:	089b      	lsrs	r3, r3, #2
 800fede:	07d9      	lsls	r1, r3, #31
 800fee0:	d4e9      	bmi.n	800feb6 <__lo0bits+0x26>
 800fee2:	3001      	adds	r0, #1
 800fee4:	085b      	lsrs	r3, r3, #1
 800fee6:	d1e6      	bne.n	800feb6 <__lo0bits+0x26>
 800fee8:	2020      	movs	r0, #32
 800feea:	e7e2      	b.n	800feb2 <__lo0bits+0x22>

0800feec <__i2b>:
 800feec:	b510      	push	{r4, lr}
 800feee:	000c      	movs	r4, r1
 800fef0:	2101      	movs	r1, #1
 800fef2:	f7ff febb 	bl	800fc6c <_Balloc>
 800fef6:	2800      	cmp	r0, #0
 800fef8:	d106      	bne.n	800ff08 <__i2b+0x1c>
 800fefa:	21a0      	movs	r1, #160	; 0xa0
 800fefc:	0002      	movs	r2, r0
 800fefe:	4b04      	ldr	r3, [pc, #16]	; (800ff10 <__i2b+0x24>)
 800ff00:	4804      	ldr	r0, [pc, #16]	; (800ff14 <__i2b+0x28>)
 800ff02:	0049      	lsls	r1, r1, #1
 800ff04:	f000 ffb2 	bl	8010e6c <__assert_func>
 800ff08:	2301      	movs	r3, #1
 800ff0a:	6144      	str	r4, [r0, #20]
 800ff0c:	6103      	str	r3, [r0, #16]
 800ff0e:	bd10      	pop	{r4, pc}
 800ff10:	08012ed9 	.word	0x08012ed9
 800ff14:	08012f7b 	.word	0x08012f7b

0800ff18 <__multiply>:
 800ff18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ff1a:	690b      	ldr	r3, [r1, #16]
 800ff1c:	0014      	movs	r4, r2
 800ff1e:	6912      	ldr	r2, [r2, #16]
 800ff20:	000d      	movs	r5, r1
 800ff22:	b089      	sub	sp, #36	; 0x24
 800ff24:	4293      	cmp	r3, r2
 800ff26:	da01      	bge.n	800ff2c <__multiply+0x14>
 800ff28:	0025      	movs	r5, r4
 800ff2a:	000c      	movs	r4, r1
 800ff2c:	692f      	ldr	r7, [r5, #16]
 800ff2e:	6926      	ldr	r6, [r4, #16]
 800ff30:	6869      	ldr	r1, [r5, #4]
 800ff32:	19bb      	adds	r3, r7, r6
 800ff34:	9302      	str	r3, [sp, #8]
 800ff36:	68ab      	ldr	r3, [r5, #8]
 800ff38:	19ba      	adds	r2, r7, r6
 800ff3a:	4293      	cmp	r3, r2
 800ff3c:	da00      	bge.n	800ff40 <__multiply+0x28>
 800ff3e:	3101      	adds	r1, #1
 800ff40:	f7ff fe94 	bl	800fc6c <_Balloc>
 800ff44:	9001      	str	r0, [sp, #4]
 800ff46:	2800      	cmp	r0, #0
 800ff48:	d106      	bne.n	800ff58 <__multiply+0x40>
 800ff4a:	215e      	movs	r1, #94	; 0x5e
 800ff4c:	0002      	movs	r2, r0
 800ff4e:	4b48      	ldr	r3, [pc, #288]	; (8010070 <__multiply+0x158>)
 800ff50:	4848      	ldr	r0, [pc, #288]	; (8010074 <__multiply+0x15c>)
 800ff52:	31ff      	adds	r1, #255	; 0xff
 800ff54:	f000 ff8a 	bl	8010e6c <__assert_func>
 800ff58:	9b01      	ldr	r3, [sp, #4]
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	3314      	adds	r3, #20
 800ff5e:	469c      	mov	ip, r3
 800ff60:	19bb      	adds	r3, r7, r6
 800ff62:	009b      	lsls	r3, r3, #2
 800ff64:	4463      	add	r3, ip
 800ff66:	9303      	str	r3, [sp, #12]
 800ff68:	4663      	mov	r3, ip
 800ff6a:	9903      	ldr	r1, [sp, #12]
 800ff6c:	428b      	cmp	r3, r1
 800ff6e:	d32c      	bcc.n	800ffca <__multiply+0xb2>
 800ff70:	002b      	movs	r3, r5
 800ff72:	0022      	movs	r2, r4
 800ff74:	3314      	adds	r3, #20
 800ff76:	00bf      	lsls	r7, r7, #2
 800ff78:	3214      	adds	r2, #20
 800ff7a:	9306      	str	r3, [sp, #24]
 800ff7c:	00b6      	lsls	r6, r6, #2
 800ff7e:	19db      	adds	r3, r3, r7
 800ff80:	9304      	str	r3, [sp, #16]
 800ff82:	1993      	adds	r3, r2, r6
 800ff84:	9307      	str	r3, [sp, #28]
 800ff86:	2304      	movs	r3, #4
 800ff88:	9305      	str	r3, [sp, #20]
 800ff8a:	002b      	movs	r3, r5
 800ff8c:	9904      	ldr	r1, [sp, #16]
 800ff8e:	3315      	adds	r3, #21
 800ff90:	9200      	str	r2, [sp, #0]
 800ff92:	4299      	cmp	r1, r3
 800ff94:	d305      	bcc.n	800ffa2 <__multiply+0x8a>
 800ff96:	1b4b      	subs	r3, r1, r5
 800ff98:	3b15      	subs	r3, #21
 800ff9a:	089b      	lsrs	r3, r3, #2
 800ff9c:	3301      	adds	r3, #1
 800ff9e:	009b      	lsls	r3, r3, #2
 800ffa0:	9305      	str	r3, [sp, #20]
 800ffa2:	9b07      	ldr	r3, [sp, #28]
 800ffa4:	9a00      	ldr	r2, [sp, #0]
 800ffa6:	429a      	cmp	r2, r3
 800ffa8:	d311      	bcc.n	800ffce <__multiply+0xb6>
 800ffaa:	9b02      	ldr	r3, [sp, #8]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	dd06      	ble.n	800ffbe <__multiply+0xa6>
 800ffb0:	9b03      	ldr	r3, [sp, #12]
 800ffb2:	3b04      	subs	r3, #4
 800ffb4:	9303      	str	r3, [sp, #12]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	9300      	str	r3, [sp, #0]
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d053      	beq.n	8010066 <__multiply+0x14e>
 800ffbe:	9b01      	ldr	r3, [sp, #4]
 800ffc0:	9a02      	ldr	r2, [sp, #8]
 800ffc2:	0018      	movs	r0, r3
 800ffc4:	611a      	str	r2, [r3, #16]
 800ffc6:	b009      	add	sp, #36	; 0x24
 800ffc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffca:	c304      	stmia	r3!, {r2}
 800ffcc:	e7cd      	b.n	800ff6a <__multiply+0x52>
 800ffce:	9b00      	ldr	r3, [sp, #0]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	b298      	uxth	r0, r3
 800ffd4:	2800      	cmp	r0, #0
 800ffd6:	d01b      	beq.n	8010010 <__multiply+0xf8>
 800ffd8:	4667      	mov	r7, ip
 800ffda:	2400      	movs	r4, #0
 800ffdc:	9e06      	ldr	r6, [sp, #24]
 800ffde:	ce02      	ldmia	r6!, {r1}
 800ffe0:	683a      	ldr	r2, [r7, #0]
 800ffe2:	b28b      	uxth	r3, r1
 800ffe4:	4343      	muls	r3, r0
 800ffe6:	b292      	uxth	r2, r2
 800ffe8:	189b      	adds	r3, r3, r2
 800ffea:	191b      	adds	r3, r3, r4
 800ffec:	0c0c      	lsrs	r4, r1, #16
 800ffee:	4344      	muls	r4, r0
 800fff0:	683a      	ldr	r2, [r7, #0]
 800fff2:	0c11      	lsrs	r1, r2, #16
 800fff4:	1861      	adds	r1, r4, r1
 800fff6:	0c1c      	lsrs	r4, r3, #16
 800fff8:	1909      	adds	r1, r1, r4
 800fffa:	0c0c      	lsrs	r4, r1, #16
 800fffc:	b29b      	uxth	r3, r3
 800fffe:	0409      	lsls	r1, r1, #16
 8010000:	430b      	orrs	r3, r1
 8010002:	c708      	stmia	r7!, {r3}
 8010004:	9b04      	ldr	r3, [sp, #16]
 8010006:	42b3      	cmp	r3, r6
 8010008:	d8e9      	bhi.n	800ffde <__multiply+0xc6>
 801000a:	4663      	mov	r3, ip
 801000c:	9a05      	ldr	r2, [sp, #20]
 801000e:	509c      	str	r4, [r3, r2]
 8010010:	9b00      	ldr	r3, [sp, #0]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	0c1e      	lsrs	r6, r3, #16
 8010016:	d020      	beq.n	801005a <__multiply+0x142>
 8010018:	4663      	mov	r3, ip
 801001a:	002c      	movs	r4, r5
 801001c:	4660      	mov	r0, ip
 801001e:	2700      	movs	r7, #0
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	3414      	adds	r4, #20
 8010024:	6822      	ldr	r2, [r4, #0]
 8010026:	b29b      	uxth	r3, r3
 8010028:	b291      	uxth	r1, r2
 801002a:	4371      	muls	r1, r6
 801002c:	6802      	ldr	r2, [r0, #0]
 801002e:	0c12      	lsrs	r2, r2, #16
 8010030:	1889      	adds	r1, r1, r2
 8010032:	19cf      	adds	r7, r1, r7
 8010034:	0439      	lsls	r1, r7, #16
 8010036:	430b      	orrs	r3, r1
 8010038:	6003      	str	r3, [r0, #0]
 801003a:	cc02      	ldmia	r4!, {r1}
 801003c:	6843      	ldr	r3, [r0, #4]
 801003e:	0c09      	lsrs	r1, r1, #16
 8010040:	4371      	muls	r1, r6
 8010042:	b29b      	uxth	r3, r3
 8010044:	0c3f      	lsrs	r7, r7, #16
 8010046:	18cb      	adds	r3, r1, r3
 8010048:	9a04      	ldr	r2, [sp, #16]
 801004a:	19db      	adds	r3, r3, r7
 801004c:	0c1f      	lsrs	r7, r3, #16
 801004e:	3004      	adds	r0, #4
 8010050:	42a2      	cmp	r2, r4
 8010052:	d8e7      	bhi.n	8010024 <__multiply+0x10c>
 8010054:	4662      	mov	r2, ip
 8010056:	9905      	ldr	r1, [sp, #20]
 8010058:	5053      	str	r3, [r2, r1]
 801005a:	9b00      	ldr	r3, [sp, #0]
 801005c:	3304      	adds	r3, #4
 801005e:	9300      	str	r3, [sp, #0]
 8010060:	2304      	movs	r3, #4
 8010062:	449c      	add	ip, r3
 8010064:	e79d      	b.n	800ffa2 <__multiply+0x8a>
 8010066:	9b02      	ldr	r3, [sp, #8]
 8010068:	3b01      	subs	r3, #1
 801006a:	9302      	str	r3, [sp, #8]
 801006c:	e79d      	b.n	800ffaa <__multiply+0x92>
 801006e:	46c0      	nop			; (mov r8, r8)
 8010070:	08012ed9 	.word	0x08012ed9
 8010074:	08012f7b 	.word	0x08012f7b

08010078 <__pow5mult>:
 8010078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801007a:	2303      	movs	r3, #3
 801007c:	0015      	movs	r5, r2
 801007e:	0007      	movs	r7, r0
 8010080:	000e      	movs	r6, r1
 8010082:	401a      	ands	r2, r3
 8010084:	421d      	tst	r5, r3
 8010086:	d008      	beq.n	801009a <__pow5mult+0x22>
 8010088:	4925      	ldr	r1, [pc, #148]	; (8010120 <__pow5mult+0xa8>)
 801008a:	3a01      	subs	r2, #1
 801008c:	0092      	lsls	r2, r2, #2
 801008e:	5852      	ldr	r2, [r2, r1]
 8010090:	2300      	movs	r3, #0
 8010092:	0031      	movs	r1, r6
 8010094:	f7ff fe52 	bl	800fd3c <__multadd>
 8010098:	0006      	movs	r6, r0
 801009a:	10ad      	asrs	r5, r5, #2
 801009c:	d03d      	beq.n	801011a <__pow5mult+0xa2>
 801009e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80100a0:	2c00      	cmp	r4, #0
 80100a2:	d10f      	bne.n	80100c4 <__pow5mult+0x4c>
 80100a4:	2010      	movs	r0, #16
 80100a6:	f001 fdb5 	bl	8011c14 <malloc>
 80100aa:	1e02      	subs	r2, r0, #0
 80100ac:	6278      	str	r0, [r7, #36]	; 0x24
 80100ae:	d105      	bne.n	80100bc <__pow5mult+0x44>
 80100b0:	21d7      	movs	r1, #215	; 0xd7
 80100b2:	4b1c      	ldr	r3, [pc, #112]	; (8010124 <__pow5mult+0xac>)
 80100b4:	481c      	ldr	r0, [pc, #112]	; (8010128 <__pow5mult+0xb0>)
 80100b6:	0049      	lsls	r1, r1, #1
 80100b8:	f000 fed8 	bl	8010e6c <__assert_func>
 80100bc:	6044      	str	r4, [r0, #4]
 80100be:	6084      	str	r4, [r0, #8]
 80100c0:	6004      	str	r4, [r0, #0]
 80100c2:	60c4      	str	r4, [r0, #12]
 80100c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100c6:	689c      	ldr	r4, [r3, #8]
 80100c8:	9301      	str	r3, [sp, #4]
 80100ca:	2c00      	cmp	r4, #0
 80100cc:	d108      	bne.n	80100e0 <__pow5mult+0x68>
 80100ce:	0038      	movs	r0, r7
 80100d0:	4916      	ldr	r1, [pc, #88]	; (801012c <__pow5mult+0xb4>)
 80100d2:	f7ff ff0b 	bl	800feec <__i2b>
 80100d6:	9b01      	ldr	r3, [sp, #4]
 80100d8:	0004      	movs	r4, r0
 80100da:	6098      	str	r0, [r3, #8]
 80100dc:	2300      	movs	r3, #0
 80100de:	6003      	str	r3, [r0, #0]
 80100e0:	2301      	movs	r3, #1
 80100e2:	421d      	tst	r5, r3
 80100e4:	d00a      	beq.n	80100fc <__pow5mult+0x84>
 80100e6:	0031      	movs	r1, r6
 80100e8:	0022      	movs	r2, r4
 80100ea:	0038      	movs	r0, r7
 80100ec:	f7ff ff14 	bl	800ff18 <__multiply>
 80100f0:	0031      	movs	r1, r6
 80100f2:	9001      	str	r0, [sp, #4]
 80100f4:	0038      	movs	r0, r7
 80100f6:	f7ff fdfd 	bl	800fcf4 <_Bfree>
 80100fa:	9e01      	ldr	r6, [sp, #4]
 80100fc:	106d      	asrs	r5, r5, #1
 80100fe:	d00c      	beq.n	801011a <__pow5mult+0xa2>
 8010100:	6820      	ldr	r0, [r4, #0]
 8010102:	2800      	cmp	r0, #0
 8010104:	d107      	bne.n	8010116 <__pow5mult+0x9e>
 8010106:	0022      	movs	r2, r4
 8010108:	0021      	movs	r1, r4
 801010a:	0038      	movs	r0, r7
 801010c:	f7ff ff04 	bl	800ff18 <__multiply>
 8010110:	2300      	movs	r3, #0
 8010112:	6020      	str	r0, [r4, #0]
 8010114:	6003      	str	r3, [r0, #0]
 8010116:	0004      	movs	r4, r0
 8010118:	e7e2      	b.n	80100e0 <__pow5mult+0x68>
 801011a:	0030      	movs	r0, r6
 801011c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801011e:	46c0      	nop			; (mov r8, r8)
 8010120:	080130c8 	.word	0x080130c8
 8010124:	08012f64 	.word	0x08012f64
 8010128:	08012f7b 	.word	0x08012f7b
 801012c:	00000271 	.word	0x00000271

08010130 <__lshift>:
 8010130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010132:	000c      	movs	r4, r1
 8010134:	0017      	movs	r7, r2
 8010136:	6923      	ldr	r3, [r4, #16]
 8010138:	1155      	asrs	r5, r2, #5
 801013a:	b087      	sub	sp, #28
 801013c:	18eb      	adds	r3, r5, r3
 801013e:	9302      	str	r3, [sp, #8]
 8010140:	3301      	adds	r3, #1
 8010142:	9301      	str	r3, [sp, #4]
 8010144:	6849      	ldr	r1, [r1, #4]
 8010146:	68a3      	ldr	r3, [r4, #8]
 8010148:	9004      	str	r0, [sp, #16]
 801014a:	9a01      	ldr	r2, [sp, #4]
 801014c:	4293      	cmp	r3, r2
 801014e:	db10      	blt.n	8010172 <__lshift+0x42>
 8010150:	9804      	ldr	r0, [sp, #16]
 8010152:	f7ff fd8b 	bl	800fc6c <_Balloc>
 8010156:	2300      	movs	r3, #0
 8010158:	0002      	movs	r2, r0
 801015a:	0006      	movs	r6, r0
 801015c:	0019      	movs	r1, r3
 801015e:	3214      	adds	r2, #20
 8010160:	4298      	cmp	r0, r3
 8010162:	d10c      	bne.n	801017e <__lshift+0x4e>
 8010164:	21da      	movs	r1, #218	; 0xda
 8010166:	0002      	movs	r2, r0
 8010168:	4b26      	ldr	r3, [pc, #152]	; (8010204 <__lshift+0xd4>)
 801016a:	4827      	ldr	r0, [pc, #156]	; (8010208 <__lshift+0xd8>)
 801016c:	31ff      	adds	r1, #255	; 0xff
 801016e:	f000 fe7d 	bl	8010e6c <__assert_func>
 8010172:	3101      	adds	r1, #1
 8010174:	005b      	lsls	r3, r3, #1
 8010176:	e7e8      	b.n	801014a <__lshift+0x1a>
 8010178:	0098      	lsls	r0, r3, #2
 801017a:	5011      	str	r1, [r2, r0]
 801017c:	3301      	adds	r3, #1
 801017e:	42ab      	cmp	r3, r5
 8010180:	dbfa      	blt.n	8010178 <__lshift+0x48>
 8010182:	43eb      	mvns	r3, r5
 8010184:	17db      	asrs	r3, r3, #31
 8010186:	401d      	ands	r5, r3
 8010188:	211f      	movs	r1, #31
 801018a:	0023      	movs	r3, r4
 801018c:	0038      	movs	r0, r7
 801018e:	00ad      	lsls	r5, r5, #2
 8010190:	1955      	adds	r5, r2, r5
 8010192:	6922      	ldr	r2, [r4, #16]
 8010194:	3314      	adds	r3, #20
 8010196:	0092      	lsls	r2, r2, #2
 8010198:	4008      	ands	r0, r1
 801019a:	4684      	mov	ip, r0
 801019c:	189a      	adds	r2, r3, r2
 801019e:	420f      	tst	r7, r1
 80101a0:	d02a      	beq.n	80101f8 <__lshift+0xc8>
 80101a2:	3101      	adds	r1, #1
 80101a4:	1a09      	subs	r1, r1, r0
 80101a6:	9105      	str	r1, [sp, #20]
 80101a8:	2100      	movs	r1, #0
 80101aa:	9503      	str	r5, [sp, #12]
 80101ac:	4667      	mov	r7, ip
 80101ae:	6818      	ldr	r0, [r3, #0]
 80101b0:	40b8      	lsls	r0, r7
 80101b2:	4301      	orrs	r1, r0
 80101b4:	9803      	ldr	r0, [sp, #12]
 80101b6:	c002      	stmia	r0!, {r1}
 80101b8:	cb02      	ldmia	r3!, {r1}
 80101ba:	9003      	str	r0, [sp, #12]
 80101bc:	9805      	ldr	r0, [sp, #20]
 80101be:	40c1      	lsrs	r1, r0
 80101c0:	429a      	cmp	r2, r3
 80101c2:	d8f3      	bhi.n	80101ac <__lshift+0x7c>
 80101c4:	0020      	movs	r0, r4
 80101c6:	3015      	adds	r0, #21
 80101c8:	2304      	movs	r3, #4
 80101ca:	4282      	cmp	r2, r0
 80101cc:	d304      	bcc.n	80101d8 <__lshift+0xa8>
 80101ce:	1b13      	subs	r3, r2, r4
 80101d0:	3b15      	subs	r3, #21
 80101d2:	089b      	lsrs	r3, r3, #2
 80101d4:	3301      	adds	r3, #1
 80101d6:	009b      	lsls	r3, r3, #2
 80101d8:	50e9      	str	r1, [r5, r3]
 80101da:	2900      	cmp	r1, #0
 80101dc:	d002      	beq.n	80101e4 <__lshift+0xb4>
 80101de:	9b02      	ldr	r3, [sp, #8]
 80101e0:	3302      	adds	r3, #2
 80101e2:	9301      	str	r3, [sp, #4]
 80101e4:	9b01      	ldr	r3, [sp, #4]
 80101e6:	9804      	ldr	r0, [sp, #16]
 80101e8:	3b01      	subs	r3, #1
 80101ea:	0021      	movs	r1, r4
 80101ec:	6133      	str	r3, [r6, #16]
 80101ee:	f7ff fd81 	bl	800fcf4 <_Bfree>
 80101f2:	0030      	movs	r0, r6
 80101f4:	b007      	add	sp, #28
 80101f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101f8:	cb02      	ldmia	r3!, {r1}
 80101fa:	c502      	stmia	r5!, {r1}
 80101fc:	429a      	cmp	r2, r3
 80101fe:	d8fb      	bhi.n	80101f8 <__lshift+0xc8>
 8010200:	e7f0      	b.n	80101e4 <__lshift+0xb4>
 8010202:	46c0      	nop			; (mov r8, r8)
 8010204:	08012ed9 	.word	0x08012ed9
 8010208:	08012f7b 	.word	0x08012f7b

0801020c <__mcmp>:
 801020c:	6902      	ldr	r2, [r0, #16]
 801020e:	690b      	ldr	r3, [r1, #16]
 8010210:	b530      	push	{r4, r5, lr}
 8010212:	0004      	movs	r4, r0
 8010214:	1ad0      	subs	r0, r2, r3
 8010216:	429a      	cmp	r2, r3
 8010218:	d10d      	bne.n	8010236 <__mcmp+0x2a>
 801021a:	009b      	lsls	r3, r3, #2
 801021c:	3414      	adds	r4, #20
 801021e:	3114      	adds	r1, #20
 8010220:	18e2      	adds	r2, r4, r3
 8010222:	18c9      	adds	r1, r1, r3
 8010224:	3a04      	subs	r2, #4
 8010226:	3904      	subs	r1, #4
 8010228:	6815      	ldr	r5, [r2, #0]
 801022a:	680b      	ldr	r3, [r1, #0]
 801022c:	429d      	cmp	r5, r3
 801022e:	d003      	beq.n	8010238 <__mcmp+0x2c>
 8010230:	2001      	movs	r0, #1
 8010232:	429d      	cmp	r5, r3
 8010234:	d303      	bcc.n	801023e <__mcmp+0x32>
 8010236:	bd30      	pop	{r4, r5, pc}
 8010238:	4294      	cmp	r4, r2
 801023a:	d3f3      	bcc.n	8010224 <__mcmp+0x18>
 801023c:	e7fb      	b.n	8010236 <__mcmp+0x2a>
 801023e:	4240      	negs	r0, r0
 8010240:	e7f9      	b.n	8010236 <__mcmp+0x2a>
	...

08010244 <__mdiff>:
 8010244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010246:	000e      	movs	r6, r1
 8010248:	0007      	movs	r7, r0
 801024a:	0011      	movs	r1, r2
 801024c:	0030      	movs	r0, r6
 801024e:	b087      	sub	sp, #28
 8010250:	0014      	movs	r4, r2
 8010252:	f7ff ffdb 	bl	801020c <__mcmp>
 8010256:	1e05      	subs	r5, r0, #0
 8010258:	d110      	bne.n	801027c <__mdiff+0x38>
 801025a:	0001      	movs	r1, r0
 801025c:	0038      	movs	r0, r7
 801025e:	f7ff fd05 	bl	800fc6c <_Balloc>
 8010262:	1e02      	subs	r2, r0, #0
 8010264:	d104      	bne.n	8010270 <__mdiff+0x2c>
 8010266:	4b40      	ldr	r3, [pc, #256]	; (8010368 <__mdiff+0x124>)
 8010268:	4940      	ldr	r1, [pc, #256]	; (801036c <__mdiff+0x128>)
 801026a:	4841      	ldr	r0, [pc, #260]	; (8010370 <__mdiff+0x12c>)
 801026c:	f000 fdfe 	bl	8010e6c <__assert_func>
 8010270:	2301      	movs	r3, #1
 8010272:	6145      	str	r5, [r0, #20]
 8010274:	6103      	str	r3, [r0, #16]
 8010276:	0010      	movs	r0, r2
 8010278:	b007      	add	sp, #28
 801027a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801027c:	2301      	movs	r3, #1
 801027e:	9301      	str	r3, [sp, #4]
 8010280:	2800      	cmp	r0, #0
 8010282:	db04      	blt.n	801028e <__mdiff+0x4a>
 8010284:	0023      	movs	r3, r4
 8010286:	0034      	movs	r4, r6
 8010288:	001e      	movs	r6, r3
 801028a:	2300      	movs	r3, #0
 801028c:	9301      	str	r3, [sp, #4]
 801028e:	0038      	movs	r0, r7
 8010290:	6861      	ldr	r1, [r4, #4]
 8010292:	f7ff fceb 	bl	800fc6c <_Balloc>
 8010296:	1e02      	subs	r2, r0, #0
 8010298:	d103      	bne.n	80102a2 <__mdiff+0x5e>
 801029a:	2190      	movs	r1, #144	; 0x90
 801029c:	4b32      	ldr	r3, [pc, #200]	; (8010368 <__mdiff+0x124>)
 801029e:	0089      	lsls	r1, r1, #2
 80102a0:	e7e3      	b.n	801026a <__mdiff+0x26>
 80102a2:	9b01      	ldr	r3, [sp, #4]
 80102a4:	2700      	movs	r7, #0
 80102a6:	60c3      	str	r3, [r0, #12]
 80102a8:	6920      	ldr	r0, [r4, #16]
 80102aa:	3414      	adds	r4, #20
 80102ac:	9401      	str	r4, [sp, #4]
 80102ae:	9b01      	ldr	r3, [sp, #4]
 80102b0:	0084      	lsls	r4, r0, #2
 80102b2:	191b      	adds	r3, r3, r4
 80102b4:	0034      	movs	r4, r6
 80102b6:	9302      	str	r3, [sp, #8]
 80102b8:	6933      	ldr	r3, [r6, #16]
 80102ba:	3414      	adds	r4, #20
 80102bc:	0099      	lsls	r1, r3, #2
 80102be:	1863      	adds	r3, r4, r1
 80102c0:	9303      	str	r3, [sp, #12]
 80102c2:	0013      	movs	r3, r2
 80102c4:	3314      	adds	r3, #20
 80102c6:	469c      	mov	ip, r3
 80102c8:	9305      	str	r3, [sp, #20]
 80102ca:	9b01      	ldr	r3, [sp, #4]
 80102cc:	9304      	str	r3, [sp, #16]
 80102ce:	9b04      	ldr	r3, [sp, #16]
 80102d0:	cc02      	ldmia	r4!, {r1}
 80102d2:	cb20      	ldmia	r3!, {r5}
 80102d4:	9304      	str	r3, [sp, #16]
 80102d6:	b2ab      	uxth	r3, r5
 80102d8:	19df      	adds	r7, r3, r7
 80102da:	b28b      	uxth	r3, r1
 80102dc:	1afb      	subs	r3, r7, r3
 80102de:	0c09      	lsrs	r1, r1, #16
 80102e0:	0c2d      	lsrs	r5, r5, #16
 80102e2:	1a6d      	subs	r5, r5, r1
 80102e4:	1419      	asrs	r1, r3, #16
 80102e6:	186d      	adds	r5, r5, r1
 80102e8:	4661      	mov	r1, ip
 80102ea:	142f      	asrs	r7, r5, #16
 80102ec:	b29b      	uxth	r3, r3
 80102ee:	042d      	lsls	r5, r5, #16
 80102f0:	432b      	orrs	r3, r5
 80102f2:	c108      	stmia	r1!, {r3}
 80102f4:	9b03      	ldr	r3, [sp, #12]
 80102f6:	468c      	mov	ip, r1
 80102f8:	42a3      	cmp	r3, r4
 80102fa:	d8e8      	bhi.n	80102ce <__mdiff+0x8a>
 80102fc:	0031      	movs	r1, r6
 80102fe:	9c03      	ldr	r4, [sp, #12]
 8010300:	3115      	adds	r1, #21
 8010302:	2304      	movs	r3, #4
 8010304:	428c      	cmp	r4, r1
 8010306:	d304      	bcc.n	8010312 <__mdiff+0xce>
 8010308:	1ba3      	subs	r3, r4, r6
 801030a:	3b15      	subs	r3, #21
 801030c:	089b      	lsrs	r3, r3, #2
 801030e:	3301      	adds	r3, #1
 8010310:	009b      	lsls	r3, r3, #2
 8010312:	9901      	ldr	r1, [sp, #4]
 8010314:	18cc      	adds	r4, r1, r3
 8010316:	9905      	ldr	r1, [sp, #20]
 8010318:	0026      	movs	r6, r4
 801031a:	18cb      	adds	r3, r1, r3
 801031c:	469c      	mov	ip, r3
 801031e:	9902      	ldr	r1, [sp, #8]
 8010320:	428e      	cmp	r6, r1
 8010322:	d310      	bcc.n	8010346 <__mdiff+0x102>
 8010324:	9e02      	ldr	r6, [sp, #8]
 8010326:	1ee1      	subs	r1, r4, #3
 8010328:	2500      	movs	r5, #0
 801032a:	428e      	cmp	r6, r1
 801032c:	d304      	bcc.n	8010338 <__mdiff+0xf4>
 801032e:	0031      	movs	r1, r6
 8010330:	3103      	adds	r1, #3
 8010332:	1b0c      	subs	r4, r1, r4
 8010334:	08a4      	lsrs	r4, r4, #2
 8010336:	00a5      	lsls	r5, r4, #2
 8010338:	195b      	adds	r3, r3, r5
 801033a:	3b04      	subs	r3, #4
 801033c:	6819      	ldr	r1, [r3, #0]
 801033e:	2900      	cmp	r1, #0
 8010340:	d00f      	beq.n	8010362 <__mdiff+0x11e>
 8010342:	6110      	str	r0, [r2, #16]
 8010344:	e797      	b.n	8010276 <__mdiff+0x32>
 8010346:	ce02      	ldmia	r6!, {r1}
 8010348:	b28d      	uxth	r5, r1
 801034a:	19ed      	adds	r5, r5, r7
 801034c:	0c0f      	lsrs	r7, r1, #16
 801034e:	1429      	asrs	r1, r5, #16
 8010350:	1879      	adds	r1, r7, r1
 8010352:	140f      	asrs	r7, r1, #16
 8010354:	b2ad      	uxth	r5, r5
 8010356:	0409      	lsls	r1, r1, #16
 8010358:	430d      	orrs	r5, r1
 801035a:	4661      	mov	r1, ip
 801035c:	c120      	stmia	r1!, {r5}
 801035e:	468c      	mov	ip, r1
 8010360:	e7dd      	b.n	801031e <__mdiff+0xda>
 8010362:	3801      	subs	r0, #1
 8010364:	e7e9      	b.n	801033a <__mdiff+0xf6>
 8010366:	46c0      	nop			; (mov r8, r8)
 8010368:	08012ed9 	.word	0x08012ed9
 801036c:	00000232 	.word	0x00000232
 8010370:	08012f7b 	.word	0x08012f7b

08010374 <__ulp>:
 8010374:	4b0f      	ldr	r3, [pc, #60]	; (80103b4 <__ulp+0x40>)
 8010376:	4019      	ands	r1, r3
 8010378:	4b0f      	ldr	r3, [pc, #60]	; (80103b8 <__ulp+0x44>)
 801037a:	18c9      	adds	r1, r1, r3
 801037c:	2900      	cmp	r1, #0
 801037e:	dd04      	ble.n	801038a <__ulp+0x16>
 8010380:	2200      	movs	r2, #0
 8010382:	000b      	movs	r3, r1
 8010384:	0010      	movs	r0, r2
 8010386:	0019      	movs	r1, r3
 8010388:	4770      	bx	lr
 801038a:	4249      	negs	r1, r1
 801038c:	2200      	movs	r2, #0
 801038e:	2300      	movs	r3, #0
 8010390:	1509      	asrs	r1, r1, #20
 8010392:	2913      	cmp	r1, #19
 8010394:	dc04      	bgt.n	80103a0 <__ulp+0x2c>
 8010396:	2080      	movs	r0, #128	; 0x80
 8010398:	0300      	lsls	r0, r0, #12
 801039a:	4108      	asrs	r0, r1
 801039c:	0003      	movs	r3, r0
 801039e:	e7f1      	b.n	8010384 <__ulp+0x10>
 80103a0:	3914      	subs	r1, #20
 80103a2:	2001      	movs	r0, #1
 80103a4:	291e      	cmp	r1, #30
 80103a6:	dc02      	bgt.n	80103ae <__ulp+0x3a>
 80103a8:	2080      	movs	r0, #128	; 0x80
 80103aa:	0600      	lsls	r0, r0, #24
 80103ac:	40c8      	lsrs	r0, r1
 80103ae:	0002      	movs	r2, r0
 80103b0:	e7e8      	b.n	8010384 <__ulp+0x10>
 80103b2:	46c0      	nop			; (mov r8, r8)
 80103b4:	7ff00000 	.word	0x7ff00000
 80103b8:	fcc00000 	.word	0xfcc00000

080103bc <__b2d>:
 80103bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80103be:	0006      	movs	r6, r0
 80103c0:	6903      	ldr	r3, [r0, #16]
 80103c2:	3614      	adds	r6, #20
 80103c4:	009b      	lsls	r3, r3, #2
 80103c6:	18f3      	adds	r3, r6, r3
 80103c8:	1f1d      	subs	r5, r3, #4
 80103ca:	682c      	ldr	r4, [r5, #0]
 80103cc:	000f      	movs	r7, r1
 80103ce:	0020      	movs	r0, r4
 80103d0:	9301      	str	r3, [sp, #4]
 80103d2:	f7ff fd43 	bl	800fe5c <__hi0bits>
 80103d6:	2320      	movs	r3, #32
 80103d8:	1a1b      	subs	r3, r3, r0
 80103da:	491f      	ldr	r1, [pc, #124]	; (8010458 <__b2d+0x9c>)
 80103dc:	603b      	str	r3, [r7, #0]
 80103de:	280a      	cmp	r0, #10
 80103e0:	dc16      	bgt.n	8010410 <__b2d+0x54>
 80103e2:	230b      	movs	r3, #11
 80103e4:	0027      	movs	r7, r4
 80103e6:	1a1b      	subs	r3, r3, r0
 80103e8:	40df      	lsrs	r7, r3
 80103ea:	4339      	orrs	r1, r7
 80103ec:	469c      	mov	ip, r3
 80103ee:	000b      	movs	r3, r1
 80103f0:	2100      	movs	r1, #0
 80103f2:	42ae      	cmp	r6, r5
 80103f4:	d202      	bcs.n	80103fc <__b2d+0x40>
 80103f6:	9901      	ldr	r1, [sp, #4]
 80103f8:	3908      	subs	r1, #8
 80103fa:	6809      	ldr	r1, [r1, #0]
 80103fc:	3015      	adds	r0, #21
 80103fe:	4084      	lsls	r4, r0
 8010400:	4660      	mov	r0, ip
 8010402:	40c1      	lsrs	r1, r0
 8010404:	430c      	orrs	r4, r1
 8010406:	0022      	movs	r2, r4
 8010408:	0010      	movs	r0, r2
 801040a:	0019      	movs	r1, r3
 801040c:	b003      	add	sp, #12
 801040e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010410:	2700      	movs	r7, #0
 8010412:	42ae      	cmp	r6, r5
 8010414:	d202      	bcs.n	801041c <__b2d+0x60>
 8010416:	9d01      	ldr	r5, [sp, #4]
 8010418:	3d08      	subs	r5, #8
 801041a:	682f      	ldr	r7, [r5, #0]
 801041c:	230b      	movs	r3, #11
 801041e:	425b      	negs	r3, r3
 8010420:	469c      	mov	ip, r3
 8010422:	4484      	add	ip, r0
 8010424:	280b      	cmp	r0, #11
 8010426:	d013      	beq.n	8010450 <__b2d+0x94>
 8010428:	4663      	mov	r3, ip
 801042a:	2020      	movs	r0, #32
 801042c:	409c      	lsls	r4, r3
 801042e:	1ac0      	subs	r0, r0, r3
 8010430:	003b      	movs	r3, r7
 8010432:	40c3      	lsrs	r3, r0
 8010434:	431c      	orrs	r4, r3
 8010436:	4321      	orrs	r1, r4
 8010438:	000b      	movs	r3, r1
 801043a:	2100      	movs	r1, #0
 801043c:	42b5      	cmp	r5, r6
 801043e:	d901      	bls.n	8010444 <__b2d+0x88>
 8010440:	3d04      	subs	r5, #4
 8010442:	6829      	ldr	r1, [r5, #0]
 8010444:	4664      	mov	r4, ip
 8010446:	40c1      	lsrs	r1, r0
 8010448:	40a7      	lsls	r7, r4
 801044a:	430f      	orrs	r7, r1
 801044c:	003a      	movs	r2, r7
 801044e:	e7db      	b.n	8010408 <__b2d+0x4c>
 8010450:	4321      	orrs	r1, r4
 8010452:	000b      	movs	r3, r1
 8010454:	e7fa      	b.n	801044c <__b2d+0x90>
 8010456:	46c0      	nop			; (mov r8, r8)
 8010458:	3ff00000 	.word	0x3ff00000

0801045c <__d2b>:
 801045c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801045e:	2101      	movs	r1, #1
 8010460:	0014      	movs	r4, r2
 8010462:	001e      	movs	r6, r3
 8010464:	9f08      	ldr	r7, [sp, #32]
 8010466:	f7ff fc01 	bl	800fc6c <_Balloc>
 801046a:	1e05      	subs	r5, r0, #0
 801046c:	d105      	bne.n	801047a <__d2b+0x1e>
 801046e:	0002      	movs	r2, r0
 8010470:	4b26      	ldr	r3, [pc, #152]	; (801050c <__d2b+0xb0>)
 8010472:	4927      	ldr	r1, [pc, #156]	; (8010510 <__d2b+0xb4>)
 8010474:	4827      	ldr	r0, [pc, #156]	; (8010514 <__d2b+0xb8>)
 8010476:	f000 fcf9 	bl	8010e6c <__assert_func>
 801047a:	0333      	lsls	r3, r6, #12
 801047c:	0076      	lsls	r6, r6, #1
 801047e:	0b1b      	lsrs	r3, r3, #12
 8010480:	0d76      	lsrs	r6, r6, #21
 8010482:	d124      	bne.n	80104ce <__d2b+0x72>
 8010484:	9301      	str	r3, [sp, #4]
 8010486:	2c00      	cmp	r4, #0
 8010488:	d027      	beq.n	80104da <__d2b+0x7e>
 801048a:	4668      	mov	r0, sp
 801048c:	9400      	str	r4, [sp, #0]
 801048e:	f7ff fcff 	bl	800fe90 <__lo0bits>
 8010492:	9c00      	ldr	r4, [sp, #0]
 8010494:	2800      	cmp	r0, #0
 8010496:	d01e      	beq.n	80104d6 <__d2b+0x7a>
 8010498:	9b01      	ldr	r3, [sp, #4]
 801049a:	2120      	movs	r1, #32
 801049c:	001a      	movs	r2, r3
 801049e:	1a09      	subs	r1, r1, r0
 80104a0:	408a      	lsls	r2, r1
 80104a2:	40c3      	lsrs	r3, r0
 80104a4:	4322      	orrs	r2, r4
 80104a6:	616a      	str	r2, [r5, #20]
 80104a8:	9301      	str	r3, [sp, #4]
 80104aa:	9c01      	ldr	r4, [sp, #4]
 80104ac:	61ac      	str	r4, [r5, #24]
 80104ae:	1e63      	subs	r3, r4, #1
 80104b0:	419c      	sbcs	r4, r3
 80104b2:	3401      	adds	r4, #1
 80104b4:	612c      	str	r4, [r5, #16]
 80104b6:	2e00      	cmp	r6, #0
 80104b8:	d018      	beq.n	80104ec <__d2b+0x90>
 80104ba:	4b17      	ldr	r3, [pc, #92]	; (8010518 <__d2b+0xbc>)
 80104bc:	18f6      	adds	r6, r6, r3
 80104be:	2335      	movs	r3, #53	; 0x35
 80104c0:	1836      	adds	r6, r6, r0
 80104c2:	1a18      	subs	r0, r3, r0
 80104c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104c6:	603e      	str	r6, [r7, #0]
 80104c8:	6018      	str	r0, [r3, #0]
 80104ca:	0028      	movs	r0, r5
 80104cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80104ce:	2280      	movs	r2, #128	; 0x80
 80104d0:	0352      	lsls	r2, r2, #13
 80104d2:	4313      	orrs	r3, r2
 80104d4:	e7d6      	b.n	8010484 <__d2b+0x28>
 80104d6:	616c      	str	r4, [r5, #20]
 80104d8:	e7e7      	b.n	80104aa <__d2b+0x4e>
 80104da:	a801      	add	r0, sp, #4
 80104dc:	f7ff fcd8 	bl	800fe90 <__lo0bits>
 80104e0:	2401      	movs	r4, #1
 80104e2:	9b01      	ldr	r3, [sp, #4]
 80104e4:	612c      	str	r4, [r5, #16]
 80104e6:	616b      	str	r3, [r5, #20]
 80104e8:	3020      	adds	r0, #32
 80104ea:	e7e4      	b.n	80104b6 <__d2b+0x5a>
 80104ec:	4b0b      	ldr	r3, [pc, #44]	; (801051c <__d2b+0xc0>)
 80104ee:	18c0      	adds	r0, r0, r3
 80104f0:	4b0b      	ldr	r3, [pc, #44]	; (8010520 <__d2b+0xc4>)
 80104f2:	6038      	str	r0, [r7, #0]
 80104f4:	18e3      	adds	r3, r4, r3
 80104f6:	009b      	lsls	r3, r3, #2
 80104f8:	18eb      	adds	r3, r5, r3
 80104fa:	6958      	ldr	r0, [r3, #20]
 80104fc:	f7ff fcae 	bl	800fe5c <__hi0bits>
 8010500:	0164      	lsls	r4, r4, #5
 8010502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010504:	1a24      	subs	r4, r4, r0
 8010506:	601c      	str	r4, [r3, #0]
 8010508:	e7df      	b.n	80104ca <__d2b+0x6e>
 801050a:	46c0      	nop			; (mov r8, r8)
 801050c:	08012ed9 	.word	0x08012ed9
 8010510:	0000030a 	.word	0x0000030a
 8010514:	08012f7b 	.word	0x08012f7b
 8010518:	fffffbcd 	.word	0xfffffbcd
 801051c:	fffffbce 	.word	0xfffffbce
 8010520:	3fffffff 	.word	0x3fffffff

08010524 <__ratio>:
 8010524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010526:	b087      	sub	sp, #28
 8010528:	000f      	movs	r7, r1
 801052a:	a904      	add	r1, sp, #16
 801052c:	0006      	movs	r6, r0
 801052e:	f7ff ff45 	bl	80103bc <__b2d>
 8010532:	9000      	str	r0, [sp, #0]
 8010534:	9101      	str	r1, [sp, #4]
 8010536:	9c00      	ldr	r4, [sp, #0]
 8010538:	9d01      	ldr	r5, [sp, #4]
 801053a:	0038      	movs	r0, r7
 801053c:	a905      	add	r1, sp, #20
 801053e:	f7ff ff3d 	bl	80103bc <__b2d>
 8010542:	9002      	str	r0, [sp, #8]
 8010544:	9103      	str	r1, [sp, #12]
 8010546:	9a02      	ldr	r2, [sp, #8]
 8010548:	9b03      	ldr	r3, [sp, #12]
 801054a:	6931      	ldr	r1, [r6, #16]
 801054c:	6938      	ldr	r0, [r7, #16]
 801054e:	9e05      	ldr	r6, [sp, #20]
 8010550:	1a08      	subs	r0, r1, r0
 8010552:	9904      	ldr	r1, [sp, #16]
 8010554:	0140      	lsls	r0, r0, #5
 8010556:	1b89      	subs	r1, r1, r6
 8010558:	1841      	adds	r1, r0, r1
 801055a:	0508      	lsls	r0, r1, #20
 801055c:	2900      	cmp	r1, #0
 801055e:	dd07      	ble.n	8010570 <__ratio+0x4c>
 8010560:	9901      	ldr	r1, [sp, #4]
 8010562:	1845      	adds	r5, r0, r1
 8010564:	0020      	movs	r0, r4
 8010566:	0029      	movs	r1, r5
 8010568:	f7f0 fe5c 	bl	8001224 <__aeabi_ddiv>
 801056c:	b007      	add	sp, #28
 801056e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010570:	9903      	ldr	r1, [sp, #12]
 8010572:	1a0b      	subs	r3, r1, r0
 8010574:	e7f6      	b.n	8010564 <__ratio+0x40>
	...

08010578 <_mprec_log10>:
 8010578:	b510      	push	{r4, lr}
 801057a:	0004      	movs	r4, r0
 801057c:	2817      	cmp	r0, #23
 801057e:	dc05      	bgt.n	801058c <_mprec_log10+0x14>
 8010580:	4c07      	ldr	r4, [pc, #28]	; (80105a0 <_mprec_log10+0x28>)
 8010582:	00c0      	lsls	r0, r0, #3
 8010584:	1824      	adds	r4, r4, r0
 8010586:	6820      	ldr	r0, [r4, #0]
 8010588:	6861      	ldr	r1, [r4, #4]
 801058a:	bd10      	pop	{r4, pc}
 801058c:	2000      	movs	r0, #0
 801058e:	4905      	ldr	r1, [pc, #20]	; (80105a4 <_mprec_log10+0x2c>)
 8010590:	2200      	movs	r2, #0
 8010592:	4b05      	ldr	r3, [pc, #20]	; (80105a8 <_mprec_log10+0x30>)
 8010594:	3c01      	subs	r4, #1
 8010596:	f7f1 fa47 	bl	8001a28 <__aeabi_dmul>
 801059a:	2c00      	cmp	r4, #0
 801059c:	d1f8      	bne.n	8010590 <_mprec_log10+0x18>
 801059e:	e7f4      	b.n	801058a <_mprec_log10+0x12>
 80105a0:	08013000 	.word	0x08013000
 80105a4:	3ff00000 	.word	0x3ff00000
 80105a8:	40240000 	.word	0x40240000

080105ac <__copybits>:
 80105ac:	b570      	push	{r4, r5, r6, lr}
 80105ae:	0014      	movs	r4, r2
 80105b0:	0005      	movs	r5, r0
 80105b2:	3901      	subs	r1, #1
 80105b4:	6913      	ldr	r3, [r2, #16]
 80105b6:	1149      	asrs	r1, r1, #5
 80105b8:	3101      	adds	r1, #1
 80105ba:	0089      	lsls	r1, r1, #2
 80105bc:	3414      	adds	r4, #20
 80105be:	009b      	lsls	r3, r3, #2
 80105c0:	1841      	adds	r1, r0, r1
 80105c2:	18e3      	adds	r3, r4, r3
 80105c4:	42a3      	cmp	r3, r4
 80105c6:	d80d      	bhi.n	80105e4 <__copybits+0x38>
 80105c8:	0014      	movs	r4, r2
 80105ca:	3411      	adds	r4, #17
 80105cc:	2500      	movs	r5, #0
 80105ce:	429c      	cmp	r4, r3
 80105d0:	d803      	bhi.n	80105da <__copybits+0x2e>
 80105d2:	1a9b      	subs	r3, r3, r2
 80105d4:	3b11      	subs	r3, #17
 80105d6:	089b      	lsrs	r3, r3, #2
 80105d8:	009d      	lsls	r5, r3, #2
 80105da:	2300      	movs	r3, #0
 80105dc:	1940      	adds	r0, r0, r5
 80105de:	4281      	cmp	r1, r0
 80105e0:	d803      	bhi.n	80105ea <__copybits+0x3e>
 80105e2:	bd70      	pop	{r4, r5, r6, pc}
 80105e4:	cc40      	ldmia	r4!, {r6}
 80105e6:	c540      	stmia	r5!, {r6}
 80105e8:	e7ec      	b.n	80105c4 <__copybits+0x18>
 80105ea:	c008      	stmia	r0!, {r3}
 80105ec:	e7f7      	b.n	80105de <__copybits+0x32>

080105ee <__any_on>:
 80105ee:	0002      	movs	r2, r0
 80105f0:	6900      	ldr	r0, [r0, #16]
 80105f2:	b510      	push	{r4, lr}
 80105f4:	3214      	adds	r2, #20
 80105f6:	114b      	asrs	r3, r1, #5
 80105f8:	4298      	cmp	r0, r3
 80105fa:	db13      	blt.n	8010624 <__any_on+0x36>
 80105fc:	dd0c      	ble.n	8010618 <__any_on+0x2a>
 80105fe:	241f      	movs	r4, #31
 8010600:	0008      	movs	r0, r1
 8010602:	4020      	ands	r0, r4
 8010604:	4221      	tst	r1, r4
 8010606:	d007      	beq.n	8010618 <__any_on+0x2a>
 8010608:	0099      	lsls	r1, r3, #2
 801060a:	588c      	ldr	r4, [r1, r2]
 801060c:	0021      	movs	r1, r4
 801060e:	40c1      	lsrs	r1, r0
 8010610:	4081      	lsls	r1, r0
 8010612:	2001      	movs	r0, #1
 8010614:	428c      	cmp	r4, r1
 8010616:	d104      	bne.n	8010622 <__any_on+0x34>
 8010618:	009b      	lsls	r3, r3, #2
 801061a:	18d3      	adds	r3, r2, r3
 801061c:	4293      	cmp	r3, r2
 801061e:	d803      	bhi.n	8010628 <__any_on+0x3a>
 8010620:	2000      	movs	r0, #0
 8010622:	bd10      	pop	{r4, pc}
 8010624:	0003      	movs	r3, r0
 8010626:	e7f7      	b.n	8010618 <__any_on+0x2a>
 8010628:	3b04      	subs	r3, #4
 801062a:	6819      	ldr	r1, [r3, #0]
 801062c:	2900      	cmp	r1, #0
 801062e:	d0f5      	beq.n	801061c <__any_on+0x2e>
 8010630:	2001      	movs	r0, #1
 8010632:	e7f6      	b.n	8010622 <__any_on+0x34>

08010634 <_calloc_r>:
 8010634:	b570      	push	{r4, r5, r6, lr}
 8010636:	0c13      	lsrs	r3, r2, #16
 8010638:	0c0d      	lsrs	r5, r1, #16
 801063a:	d11e      	bne.n	801067a <_calloc_r+0x46>
 801063c:	2b00      	cmp	r3, #0
 801063e:	d10c      	bne.n	801065a <_calloc_r+0x26>
 8010640:	b289      	uxth	r1, r1
 8010642:	b294      	uxth	r4, r2
 8010644:	434c      	muls	r4, r1
 8010646:	0021      	movs	r1, r4
 8010648:	f000 f842 	bl	80106d0 <_malloc_r>
 801064c:	1e05      	subs	r5, r0, #0
 801064e:	d01b      	beq.n	8010688 <_calloc_r+0x54>
 8010650:	0022      	movs	r2, r4
 8010652:	2100      	movs	r1, #0
 8010654:	f7fd fea7 	bl	800e3a6 <memset>
 8010658:	e016      	b.n	8010688 <_calloc_r+0x54>
 801065a:	1c1d      	adds	r5, r3, #0
 801065c:	1c0b      	adds	r3, r1, #0
 801065e:	b292      	uxth	r2, r2
 8010660:	b289      	uxth	r1, r1
 8010662:	b29c      	uxth	r4, r3
 8010664:	4351      	muls	r1, r2
 8010666:	b2ab      	uxth	r3, r5
 8010668:	4363      	muls	r3, r4
 801066a:	0c0c      	lsrs	r4, r1, #16
 801066c:	191c      	adds	r4, r3, r4
 801066e:	0c22      	lsrs	r2, r4, #16
 8010670:	d107      	bne.n	8010682 <_calloc_r+0x4e>
 8010672:	0424      	lsls	r4, r4, #16
 8010674:	b289      	uxth	r1, r1
 8010676:	430c      	orrs	r4, r1
 8010678:	e7e5      	b.n	8010646 <_calloc_r+0x12>
 801067a:	2b00      	cmp	r3, #0
 801067c:	d101      	bne.n	8010682 <_calloc_r+0x4e>
 801067e:	1c13      	adds	r3, r2, #0
 8010680:	e7ed      	b.n	801065e <_calloc_r+0x2a>
 8010682:	230c      	movs	r3, #12
 8010684:	2500      	movs	r5, #0
 8010686:	6003      	str	r3, [r0, #0]
 8010688:	0028      	movs	r0, r5
 801068a:	bd70      	pop	{r4, r5, r6, pc}

0801068c <sbrk_aligned>:
 801068c:	b570      	push	{r4, r5, r6, lr}
 801068e:	4e0f      	ldr	r6, [pc, #60]	; (80106cc <sbrk_aligned+0x40>)
 8010690:	000d      	movs	r5, r1
 8010692:	6831      	ldr	r1, [r6, #0]
 8010694:	0004      	movs	r4, r0
 8010696:	2900      	cmp	r1, #0
 8010698:	d102      	bne.n	80106a0 <sbrk_aligned+0x14>
 801069a:	f000 fba9 	bl	8010df0 <_sbrk_r>
 801069e:	6030      	str	r0, [r6, #0]
 80106a0:	0029      	movs	r1, r5
 80106a2:	0020      	movs	r0, r4
 80106a4:	f000 fba4 	bl	8010df0 <_sbrk_r>
 80106a8:	1c43      	adds	r3, r0, #1
 80106aa:	d00a      	beq.n	80106c2 <sbrk_aligned+0x36>
 80106ac:	2303      	movs	r3, #3
 80106ae:	1cc5      	adds	r5, r0, #3
 80106b0:	439d      	bics	r5, r3
 80106b2:	42a8      	cmp	r0, r5
 80106b4:	d007      	beq.n	80106c6 <sbrk_aligned+0x3a>
 80106b6:	1a29      	subs	r1, r5, r0
 80106b8:	0020      	movs	r0, r4
 80106ba:	f000 fb99 	bl	8010df0 <_sbrk_r>
 80106be:	1c43      	adds	r3, r0, #1
 80106c0:	d101      	bne.n	80106c6 <sbrk_aligned+0x3a>
 80106c2:	2501      	movs	r5, #1
 80106c4:	426d      	negs	r5, r5
 80106c6:	0028      	movs	r0, r5
 80106c8:	bd70      	pop	{r4, r5, r6, pc}
 80106ca:	46c0      	nop			; (mov r8, r8)
 80106cc:	20000cf4 	.word	0x20000cf4

080106d0 <_malloc_r>:
 80106d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80106d2:	2203      	movs	r2, #3
 80106d4:	1ccb      	adds	r3, r1, #3
 80106d6:	4393      	bics	r3, r2
 80106d8:	3308      	adds	r3, #8
 80106da:	0006      	movs	r6, r0
 80106dc:	001f      	movs	r7, r3
 80106de:	2b0c      	cmp	r3, #12
 80106e0:	d232      	bcs.n	8010748 <_malloc_r+0x78>
 80106e2:	270c      	movs	r7, #12
 80106e4:	42b9      	cmp	r1, r7
 80106e6:	d831      	bhi.n	801074c <_malloc_r+0x7c>
 80106e8:	0030      	movs	r0, r6
 80106ea:	f001 fabb 	bl	8011c64 <__malloc_lock>
 80106ee:	4d32      	ldr	r5, [pc, #200]	; (80107b8 <_malloc_r+0xe8>)
 80106f0:	682b      	ldr	r3, [r5, #0]
 80106f2:	001c      	movs	r4, r3
 80106f4:	2c00      	cmp	r4, #0
 80106f6:	d12e      	bne.n	8010756 <_malloc_r+0x86>
 80106f8:	0039      	movs	r1, r7
 80106fa:	0030      	movs	r0, r6
 80106fc:	f7ff ffc6 	bl	801068c <sbrk_aligned>
 8010700:	0004      	movs	r4, r0
 8010702:	1c43      	adds	r3, r0, #1
 8010704:	d11e      	bne.n	8010744 <_malloc_r+0x74>
 8010706:	682c      	ldr	r4, [r5, #0]
 8010708:	0025      	movs	r5, r4
 801070a:	2d00      	cmp	r5, #0
 801070c:	d14a      	bne.n	80107a4 <_malloc_r+0xd4>
 801070e:	6823      	ldr	r3, [r4, #0]
 8010710:	0029      	movs	r1, r5
 8010712:	18e3      	adds	r3, r4, r3
 8010714:	0030      	movs	r0, r6
 8010716:	9301      	str	r3, [sp, #4]
 8010718:	f000 fb6a 	bl	8010df0 <_sbrk_r>
 801071c:	9b01      	ldr	r3, [sp, #4]
 801071e:	4283      	cmp	r3, r0
 8010720:	d143      	bne.n	80107aa <_malloc_r+0xda>
 8010722:	6823      	ldr	r3, [r4, #0]
 8010724:	3703      	adds	r7, #3
 8010726:	1aff      	subs	r7, r7, r3
 8010728:	2303      	movs	r3, #3
 801072a:	439f      	bics	r7, r3
 801072c:	3708      	adds	r7, #8
 801072e:	2f0c      	cmp	r7, #12
 8010730:	d200      	bcs.n	8010734 <_malloc_r+0x64>
 8010732:	270c      	movs	r7, #12
 8010734:	0039      	movs	r1, r7
 8010736:	0030      	movs	r0, r6
 8010738:	f7ff ffa8 	bl	801068c <sbrk_aligned>
 801073c:	1c43      	adds	r3, r0, #1
 801073e:	d034      	beq.n	80107aa <_malloc_r+0xda>
 8010740:	6823      	ldr	r3, [r4, #0]
 8010742:	19df      	adds	r7, r3, r7
 8010744:	6027      	str	r7, [r4, #0]
 8010746:	e013      	b.n	8010770 <_malloc_r+0xa0>
 8010748:	2b00      	cmp	r3, #0
 801074a:	dacb      	bge.n	80106e4 <_malloc_r+0x14>
 801074c:	230c      	movs	r3, #12
 801074e:	2500      	movs	r5, #0
 8010750:	6033      	str	r3, [r6, #0]
 8010752:	0028      	movs	r0, r5
 8010754:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010756:	6822      	ldr	r2, [r4, #0]
 8010758:	1bd1      	subs	r1, r2, r7
 801075a:	d420      	bmi.n	801079e <_malloc_r+0xce>
 801075c:	290b      	cmp	r1, #11
 801075e:	d917      	bls.n	8010790 <_malloc_r+0xc0>
 8010760:	19e2      	adds	r2, r4, r7
 8010762:	6027      	str	r7, [r4, #0]
 8010764:	42a3      	cmp	r3, r4
 8010766:	d111      	bne.n	801078c <_malloc_r+0xbc>
 8010768:	602a      	str	r2, [r5, #0]
 801076a:	6863      	ldr	r3, [r4, #4]
 801076c:	6011      	str	r1, [r2, #0]
 801076e:	6053      	str	r3, [r2, #4]
 8010770:	0030      	movs	r0, r6
 8010772:	0025      	movs	r5, r4
 8010774:	f001 fa7e 	bl	8011c74 <__malloc_unlock>
 8010778:	2207      	movs	r2, #7
 801077a:	350b      	adds	r5, #11
 801077c:	1d23      	adds	r3, r4, #4
 801077e:	4395      	bics	r5, r2
 8010780:	1aea      	subs	r2, r5, r3
 8010782:	429d      	cmp	r5, r3
 8010784:	d0e5      	beq.n	8010752 <_malloc_r+0x82>
 8010786:	1b5b      	subs	r3, r3, r5
 8010788:	50a3      	str	r3, [r4, r2]
 801078a:	e7e2      	b.n	8010752 <_malloc_r+0x82>
 801078c:	605a      	str	r2, [r3, #4]
 801078e:	e7ec      	b.n	801076a <_malloc_r+0x9a>
 8010790:	6862      	ldr	r2, [r4, #4]
 8010792:	42a3      	cmp	r3, r4
 8010794:	d101      	bne.n	801079a <_malloc_r+0xca>
 8010796:	602a      	str	r2, [r5, #0]
 8010798:	e7ea      	b.n	8010770 <_malloc_r+0xa0>
 801079a:	605a      	str	r2, [r3, #4]
 801079c:	e7e8      	b.n	8010770 <_malloc_r+0xa0>
 801079e:	0023      	movs	r3, r4
 80107a0:	6864      	ldr	r4, [r4, #4]
 80107a2:	e7a7      	b.n	80106f4 <_malloc_r+0x24>
 80107a4:	002c      	movs	r4, r5
 80107a6:	686d      	ldr	r5, [r5, #4]
 80107a8:	e7af      	b.n	801070a <_malloc_r+0x3a>
 80107aa:	230c      	movs	r3, #12
 80107ac:	0030      	movs	r0, r6
 80107ae:	6033      	str	r3, [r6, #0]
 80107b0:	f001 fa60 	bl	8011c74 <__malloc_unlock>
 80107b4:	e7cd      	b.n	8010752 <_malloc_r+0x82>
 80107b6:	46c0      	nop			; (mov r8, r8)
 80107b8:	20000cf0 	.word	0x20000cf0

080107bc <_realloc_r>:
 80107bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80107be:	0007      	movs	r7, r0
 80107c0:	000e      	movs	r6, r1
 80107c2:	0014      	movs	r4, r2
 80107c4:	2900      	cmp	r1, #0
 80107c6:	d105      	bne.n	80107d4 <_realloc_r+0x18>
 80107c8:	0011      	movs	r1, r2
 80107ca:	f7ff ff81 	bl	80106d0 <_malloc_r>
 80107ce:	0005      	movs	r5, r0
 80107d0:	0028      	movs	r0, r5
 80107d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80107d4:	2a00      	cmp	r2, #0
 80107d6:	d103      	bne.n	80107e0 <_realloc_r+0x24>
 80107d8:	f001 fa54 	bl	8011c84 <_free_r>
 80107dc:	0025      	movs	r5, r4
 80107de:	e7f7      	b.n	80107d0 <_realloc_r+0x14>
 80107e0:	f001 fa9a 	bl	8011d18 <_malloc_usable_size_r>
 80107e4:	9001      	str	r0, [sp, #4]
 80107e6:	4284      	cmp	r4, r0
 80107e8:	d803      	bhi.n	80107f2 <_realloc_r+0x36>
 80107ea:	0035      	movs	r5, r6
 80107ec:	0843      	lsrs	r3, r0, #1
 80107ee:	42a3      	cmp	r3, r4
 80107f0:	d3ee      	bcc.n	80107d0 <_realloc_r+0x14>
 80107f2:	0021      	movs	r1, r4
 80107f4:	0038      	movs	r0, r7
 80107f6:	f7ff ff6b 	bl	80106d0 <_malloc_r>
 80107fa:	1e05      	subs	r5, r0, #0
 80107fc:	d0e8      	beq.n	80107d0 <_realloc_r+0x14>
 80107fe:	9b01      	ldr	r3, [sp, #4]
 8010800:	0022      	movs	r2, r4
 8010802:	429c      	cmp	r4, r3
 8010804:	d900      	bls.n	8010808 <_realloc_r+0x4c>
 8010806:	001a      	movs	r2, r3
 8010808:	0031      	movs	r1, r6
 801080a:	0028      	movs	r0, r5
 801080c:	f7fd fdc2 	bl	800e394 <memcpy>
 8010810:	0031      	movs	r1, r6
 8010812:	0038      	movs	r0, r7
 8010814:	f001 fa36 	bl	8011c84 <_free_r>
 8010818:	e7da      	b.n	80107d0 <_realloc_r+0x14>
	...

0801081c <__ssputs_r>:
 801081c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801081e:	688e      	ldr	r6, [r1, #8]
 8010820:	b085      	sub	sp, #20
 8010822:	0007      	movs	r7, r0
 8010824:	000c      	movs	r4, r1
 8010826:	9203      	str	r2, [sp, #12]
 8010828:	9301      	str	r3, [sp, #4]
 801082a:	429e      	cmp	r6, r3
 801082c:	d83c      	bhi.n	80108a8 <__ssputs_r+0x8c>
 801082e:	2390      	movs	r3, #144	; 0x90
 8010830:	898a      	ldrh	r2, [r1, #12]
 8010832:	00db      	lsls	r3, r3, #3
 8010834:	421a      	tst	r2, r3
 8010836:	d034      	beq.n	80108a2 <__ssputs_r+0x86>
 8010838:	6909      	ldr	r1, [r1, #16]
 801083a:	6823      	ldr	r3, [r4, #0]
 801083c:	6960      	ldr	r0, [r4, #20]
 801083e:	1a5b      	subs	r3, r3, r1
 8010840:	9302      	str	r3, [sp, #8]
 8010842:	2303      	movs	r3, #3
 8010844:	4343      	muls	r3, r0
 8010846:	0fdd      	lsrs	r5, r3, #31
 8010848:	18ed      	adds	r5, r5, r3
 801084a:	9b01      	ldr	r3, [sp, #4]
 801084c:	9802      	ldr	r0, [sp, #8]
 801084e:	3301      	adds	r3, #1
 8010850:	181b      	adds	r3, r3, r0
 8010852:	106d      	asrs	r5, r5, #1
 8010854:	42ab      	cmp	r3, r5
 8010856:	d900      	bls.n	801085a <__ssputs_r+0x3e>
 8010858:	001d      	movs	r5, r3
 801085a:	0553      	lsls	r3, r2, #21
 801085c:	d532      	bpl.n	80108c4 <__ssputs_r+0xa8>
 801085e:	0029      	movs	r1, r5
 8010860:	0038      	movs	r0, r7
 8010862:	f7ff ff35 	bl	80106d0 <_malloc_r>
 8010866:	1e06      	subs	r6, r0, #0
 8010868:	d109      	bne.n	801087e <__ssputs_r+0x62>
 801086a:	230c      	movs	r3, #12
 801086c:	603b      	str	r3, [r7, #0]
 801086e:	2340      	movs	r3, #64	; 0x40
 8010870:	2001      	movs	r0, #1
 8010872:	89a2      	ldrh	r2, [r4, #12]
 8010874:	4240      	negs	r0, r0
 8010876:	4313      	orrs	r3, r2
 8010878:	81a3      	strh	r3, [r4, #12]
 801087a:	b005      	add	sp, #20
 801087c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801087e:	9a02      	ldr	r2, [sp, #8]
 8010880:	6921      	ldr	r1, [r4, #16]
 8010882:	f7fd fd87 	bl	800e394 <memcpy>
 8010886:	89a3      	ldrh	r3, [r4, #12]
 8010888:	4a14      	ldr	r2, [pc, #80]	; (80108dc <__ssputs_r+0xc0>)
 801088a:	401a      	ands	r2, r3
 801088c:	2380      	movs	r3, #128	; 0x80
 801088e:	4313      	orrs	r3, r2
 8010890:	81a3      	strh	r3, [r4, #12]
 8010892:	9b02      	ldr	r3, [sp, #8]
 8010894:	6126      	str	r6, [r4, #16]
 8010896:	18f6      	adds	r6, r6, r3
 8010898:	6026      	str	r6, [r4, #0]
 801089a:	6165      	str	r5, [r4, #20]
 801089c:	9e01      	ldr	r6, [sp, #4]
 801089e:	1aed      	subs	r5, r5, r3
 80108a0:	60a5      	str	r5, [r4, #8]
 80108a2:	9b01      	ldr	r3, [sp, #4]
 80108a4:	429e      	cmp	r6, r3
 80108a6:	d900      	bls.n	80108aa <__ssputs_r+0x8e>
 80108a8:	9e01      	ldr	r6, [sp, #4]
 80108aa:	0032      	movs	r2, r6
 80108ac:	9903      	ldr	r1, [sp, #12]
 80108ae:	6820      	ldr	r0, [r4, #0]
 80108b0:	f001 f9c5 	bl	8011c3e <memmove>
 80108b4:	68a3      	ldr	r3, [r4, #8]
 80108b6:	2000      	movs	r0, #0
 80108b8:	1b9b      	subs	r3, r3, r6
 80108ba:	60a3      	str	r3, [r4, #8]
 80108bc:	6823      	ldr	r3, [r4, #0]
 80108be:	199e      	adds	r6, r3, r6
 80108c0:	6026      	str	r6, [r4, #0]
 80108c2:	e7da      	b.n	801087a <__ssputs_r+0x5e>
 80108c4:	002a      	movs	r2, r5
 80108c6:	0038      	movs	r0, r7
 80108c8:	f7ff ff78 	bl	80107bc <_realloc_r>
 80108cc:	1e06      	subs	r6, r0, #0
 80108ce:	d1e0      	bne.n	8010892 <__ssputs_r+0x76>
 80108d0:	0038      	movs	r0, r7
 80108d2:	6921      	ldr	r1, [r4, #16]
 80108d4:	f001 f9d6 	bl	8011c84 <_free_r>
 80108d8:	e7c7      	b.n	801086a <__ssputs_r+0x4e>
 80108da:	46c0      	nop			; (mov r8, r8)
 80108dc:	fffffb7f 	.word	0xfffffb7f

080108e0 <_svfiprintf_r>:
 80108e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80108e2:	b0a1      	sub	sp, #132	; 0x84
 80108e4:	9003      	str	r0, [sp, #12]
 80108e6:	001d      	movs	r5, r3
 80108e8:	898b      	ldrh	r3, [r1, #12]
 80108ea:	000f      	movs	r7, r1
 80108ec:	0016      	movs	r6, r2
 80108ee:	061b      	lsls	r3, r3, #24
 80108f0:	d511      	bpl.n	8010916 <_svfiprintf_r+0x36>
 80108f2:	690b      	ldr	r3, [r1, #16]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d10e      	bne.n	8010916 <_svfiprintf_r+0x36>
 80108f8:	2140      	movs	r1, #64	; 0x40
 80108fa:	f7ff fee9 	bl	80106d0 <_malloc_r>
 80108fe:	6038      	str	r0, [r7, #0]
 8010900:	6138      	str	r0, [r7, #16]
 8010902:	2800      	cmp	r0, #0
 8010904:	d105      	bne.n	8010912 <_svfiprintf_r+0x32>
 8010906:	230c      	movs	r3, #12
 8010908:	9a03      	ldr	r2, [sp, #12]
 801090a:	3801      	subs	r0, #1
 801090c:	6013      	str	r3, [r2, #0]
 801090e:	b021      	add	sp, #132	; 0x84
 8010910:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010912:	2340      	movs	r3, #64	; 0x40
 8010914:	617b      	str	r3, [r7, #20]
 8010916:	2300      	movs	r3, #0
 8010918:	ac08      	add	r4, sp, #32
 801091a:	6163      	str	r3, [r4, #20]
 801091c:	3320      	adds	r3, #32
 801091e:	7663      	strb	r3, [r4, #25]
 8010920:	3310      	adds	r3, #16
 8010922:	76a3      	strb	r3, [r4, #26]
 8010924:	9507      	str	r5, [sp, #28]
 8010926:	0035      	movs	r5, r6
 8010928:	782b      	ldrb	r3, [r5, #0]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d001      	beq.n	8010932 <_svfiprintf_r+0x52>
 801092e:	2b25      	cmp	r3, #37	; 0x25
 8010930:	d147      	bne.n	80109c2 <_svfiprintf_r+0xe2>
 8010932:	1bab      	subs	r3, r5, r6
 8010934:	9305      	str	r3, [sp, #20]
 8010936:	42b5      	cmp	r5, r6
 8010938:	d00c      	beq.n	8010954 <_svfiprintf_r+0x74>
 801093a:	0032      	movs	r2, r6
 801093c:	0039      	movs	r1, r7
 801093e:	9803      	ldr	r0, [sp, #12]
 8010940:	f7ff ff6c 	bl	801081c <__ssputs_r>
 8010944:	1c43      	adds	r3, r0, #1
 8010946:	d100      	bne.n	801094a <_svfiprintf_r+0x6a>
 8010948:	e0ae      	b.n	8010aa8 <_svfiprintf_r+0x1c8>
 801094a:	6962      	ldr	r2, [r4, #20]
 801094c:	9b05      	ldr	r3, [sp, #20]
 801094e:	4694      	mov	ip, r2
 8010950:	4463      	add	r3, ip
 8010952:	6163      	str	r3, [r4, #20]
 8010954:	782b      	ldrb	r3, [r5, #0]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d100      	bne.n	801095c <_svfiprintf_r+0x7c>
 801095a:	e0a5      	b.n	8010aa8 <_svfiprintf_r+0x1c8>
 801095c:	2201      	movs	r2, #1
 801095e:	2300      	movs	r3, #0
 8010960:	4252      	negs	r2, r2
 8010962:	6062      	str	r2, [r4, #4]
 8010964:	a904      	add	r1, sp, #16
 8010966:	3254      	adds	r2, #84	; 0x54
 8010968:	1852      	adds	r2, r2, r1
 801096a:	1c6e      	adds	r6, r5, #1
 801096c:	6023      	str	r3, [r4, #0]
 801096e:	60e3      	str	r3, [r4, #12]
 8010970:	60a3      	str	r3, [r4, #8]
 8010972:	7013      	strb	r3, [r2, #0]
 8010974:	65a3      	str	r3, [r4, #88]	; 0x58
 8010976:	2205      	movs	r2, #5
 8010978:	7831      	ldrb	r1, [r6, #0]
 801097a:	4854      	ldr	r0, [pc, #336]	; (8010acc <_svfiprintf_r+0x1ec>)
 801097c:	f001 f954 	bl	8011c28 <memchr>
 8010980:	1c75      	adds	r5, r6, #1
 8010982:	2800      	cmp	r0, #0
 8010984:	d11f      	bne.n	80109c6 <_svfiprintf_r+0xe6>
 8010986:	6822      	ldr	r2, [r4, #0]
 8010988:	06d3      	lsls	r3, r2, #27
 801098a:	d504      	bpl.n	8010996 <_svfiprintf_r+0xb6>
 801098c:	2353      	movs	r3, #83	; 0x53
 801098e:	a904      	add	r1, sp, #16
 8010990:	185b      	adds	r3, r3, r1
 8010992:	2120      	movs	r1, #32
 8010994:	7019      	strb	r1, [r3, #0]
 8010996:	0713      	lsls	r3, r2, #28
 8010998:	d504      	bpl.n	80109a4 <_svfiprintf_r+0xc4>
 801099a:	2353      	movs	r3, #83	; 0x53
 801099c:	a904      	add	r1, sp, #16
 801099e:	185b      	adds	r3, r3, r1
 80109a0:	212b      	movs	r1, #43	; 0x2b
 80109a2:	7019      	strb	r1, [r3, #0]
 80109a4:	7833      	ldrb	r3, [r6, #0]
 80109a6:	2b2a      	cmp	r3, #42	; 0x2a
 80109a8:	d016      	beq.n	80109d8 <_svfiprintf_r+0xf8>
 80109aa:	0035      	movs	r5, r6
 80109ac:	2100      	movs	r1, #0
 80109ae:	200a      	movs	r0, #10
 80109b0:	68e3      	ldr	r3, [r4, #12]
 80109b2:	782a      	ldrb	r2, [r5, #0]
 80109b4:	1c6e      	adds	r6, r5, #1
 80109b6:	3a30      	subs	r2, #48	; 0x30
 80109b8:	2a09      	cmp	r2, #9
 80109ba:	d94e      	bls.n	8010a5a <_svfiprintf_r+0x17a>
 80109bc:	2900      	cmp	r1, #0
 80109be:	d111      	bne.n	80109e4 <_svfiprintf_r+0x104>
 80109c0:	e017      	b.n	80109f2 <_svfiprintf_r+0x112>
 80109c2:	3501      	adds	r5, #1
 80109c4:	e7b0      	b.n	8010928 <_svfiprintf_r+0x48>
 80109c6:	4b41      	ldr	r3, [pc, #260]	; (8010acc <_svfiprintf_r+0x1ec>)
 80109c8:	6822      	ldr	r2, [r4, #0]
 80109ca:	1ac0      	subs	r0, r0, r3
 80109cc:	2301      	movs	r3, #1
 80109ce:	4083      	lsls	r3, r0
 80109d0:	4313      	orrs	r3, r2
 80109d2:	002e      	movs	r6, r5
 80109d4:	6023      	str	r3, [r4, #0]
 80109d6:	e7ce      	b.n	8010976 <_svfiprintf_r+0x96>
 80109d8:	9b07      	ldr	r3, [sp, #28]
 80109da:	1d19      	adds	r1, r3, #4
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	9107      	str	r1, [sp, #28]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	db01      	blt.n	80109e8 <_svfiprintf_r+0x108>
 80109e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80109e6:	e004      	b.n	80109f2 <_svfiprintf_r+0x112>
 80109e8:	425b      	negs	r3, r3
 80109ea:	60e3      	str	r3, [r4, #12]
 80109ec:	2302      	movs	r3, #2
 80109ee:	4313      	orrs	r3, r2
 80109f0:	6023      	str	r3, [r4, #0]
 80109f2:	782b      	ldrb	r3, [r5, #0]
 80109f4:	2b2e      	cmp	r3, #46	; 0x2e
 80109f6:	d10a      	bne.n	8010a0e <_svfiprintf_r+0x12e>
 80109f8:	786b      	ldrb	r3, [r5, #1]
 80109fa:	2b2a      	cmp	r3, #42	; 0x2a
 80109fc:	d135      	bne.n	8010a6a <_svfiprintf_r+0x18a>
 80109fe:	9b07      	ldr	r3, [sp, #28]
 8010a00:	3502      	adds	r5, #2
 8010a02:	1d1a      	adds	r2, r3, #4
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	9207      	str	r2, [sp, #28]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	db2b      	blt.n	8010a64 <_svfiprintf_r+0x184>
 8010a0c:	9309      	str	r3, [sp, #36]	; 0x24
 8010a0e:	4e30      	ldr	r6, [pc, #192]	; (8010ad0 <_svfiprintf_r+0x1f0>)
 8010a10:	2203      	movs	r2, #3
 8010a12:	0030      	movs	r0, r6
 8010a14:	7829      	ldrb	r1, [r5, #0]
 8010a16:	f001 f907 	bl	8011c28 <memchr>
 8010a1a:	2800      	cmp	r0, #0
 8010a1c:	d006      	beq.n	8010a2c <_svfiprintf_r+0x14c>
 8010a1e:	2340      	movs	r3, #64	; 0x40
 8010a20:	1b80      	subs	r0, r0, r6
 8010a22:	4083      	lsls	r3, r0
 8010a24:	6822      	ldr	r2, [r4, #0]
 8010a26:	3501      	adds	r5, #1
 8010a28:	4313      	orrs	r3, r2
 8010a2a:	6023      	str	r3, [r4, #0]
 8010a2c:	7829      	ldrb	r1, [r5, #0]
 8010a2e:	2206      	movs	r2, #6
 8010a30:	4828      	ldr	r0, [pc, #160]	; (8010ad4 <_svfiprintf_r+0x1f4>)
 8010a32:	1c6e      	adds	r6, r5, #1
 8010a34:	7621      	strb	r1, [r4, #24]
 8010a36:	f001 f8f7 	bl	8011c28 <memchr>
 8010a3a:	2800      	cmp	r0, #0
 8010a3c:	d03c      	beq.n	8010ab8 <_svfiprintf_r+0x1d8>
 8010a3e:	4b26      	ldr	r3, [pc, #152]	; (8010ad8 <_svfiprintf_r+0x1f8>)
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d125      	bne.n	8010a90 <_svfiprintf_r+0x1b0>
 8010a44:	2207      	movs	r2, #7
 8010a46:	9b07      	ldr	r3, [sp, #28]
 8010a48:	3307      	adds	r3, #7
 8010a4a:	4393      	bics	r3, r2
 8010a4c:	3308      	adds	r3, #8
 8010a4e:	9307      	str	r3, [sp, #28]
 8010a50:	6963      	ldr	r3, [r4, #20]
 8010a52:	9a04      	ldr	r2, [sp, #16]
 8010a54:	189b      	adds	r3, r3, r2
 8010a56:	6163      	str	r3, [r4, #20]
 8010a58:	e765      	b.n	8010926 <_svfiprintf_r+0x46>
 8010a5a:	4343      	muls	r3, r0
 8010a5c:	0035      	movs	r5, r6
 8010a5e:	2101      	movs	r1, #1
 8010a60:	189b      	adds	r3, r3, r2
 8010a62:	e7a6      	b.n	80109b2 <_svfiprintf_r+0xd2>
 8010a64:	2301      	movs	r3, #1
 8010a66:	425b      	negs	r3, r3
 8010a68:	e7d0      	b.n	8010a0c <_svfiprintf_r+0x12c>
 8010a6a:	2300      	movs	r3, #0
 8010a6c:	200a      	movs	r0, #10
 8010a6e:	001a      	movs	r2, r3
 8010a70:	3501      	adds	r5, #1
 8010a72:	6063      	str	r3, [r4, #4]
 8010a74:	7829      	ldrb	r1, [r5, #0]
 8010a76:	1c6e      	adds	r6, r5, #1
 8010a78:	3930      	subs	r1, #48	; 0x30
 8010a7a:	2909      	cmp	r1, #9
 8010a7c:	d903      	bls.n	8010a86 <_svfiprintf_r+0x1a6>
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d0c5      	beq.n	8010a0e <_svfiprintf_r+0x12e>
 8010a82:	9209      	str	r2, [sp, #36]	; 0x24
 8010a84:	e7c3      	b.n	8010a0e <_svfiprintf_r+0x12e>
 8010a86:	4342      	muls	r2, r0
 8010a88:	0035      	movs	r5, r6
 8010a8a:	2301      	movs	r3, #1
 8010a8c:	1852      	adds	r2, r2, r1
 8010a8e:	e7f1      	b.n	8010a74 <_svfiprintf_r+0x194>
 8010a90:	ab07      	add	r3, sp, #28
 8010a92:	9300      	str	r3, [sp, #0]
 8010a94:	003a      	movs	r2, r7
 8010a96:	0021      	movs	r1, r4
 8010a98:	4b10      	ldr	r3, [pc, #64]	; (8010adc <_svfiprintf_r+0x1fc>)
 8010a9a:	9803      	ldr	r0, [sp, #12]
 8010a9c:	e000      	b.n	8010aa0 <_svfiprintf_r+0x1c0>
 8010a9e:	bf00      	nop
 8010aa0:	9004      	str	r0, [sp, #16]
 8010aa2:	9b04      	ldr	r3, [sp, #16]
 8010aa4:	3301      	adds	r3, #1
 8010aa6:	d1d3      	bne.n	8010a50 <_svfiprintf_r+0x170>
 8010aa8:	89bb      	ldrh	r3, [r7, #12]
 8010aaa:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010aac:	065b      	lsls	r3, r3, #25
 8010aae:	d400      	bmi.n	8010ab2 <_svfiprintf_r+0x1d2>
 8010ab0:	e72d      	b.n	801090e <_svfiprintf_r+0x2e>
 8010ab2:	2001      	movs	r0, #1
 8010ab4:	4240      	negs	r0, r0
 8010ab6:	e72a      	b.n	801090e <_svfiprintf_r+0x2e>
 8010ab8:	ab07      	add	r3, sp, #28
 8010aba:	9300      	str	r3, [sp, #0]
 8010abc:	003a      	movs	r2, r7
 8010abe:	0021      	movs	r1, r4
 8010ac0:	4b06      	ldr	r3, [pc, #24]	; (8010adc <_svfiprintf_r+0x1fc>)
 8010ac2:	9803      	ldr	r0, [sp, #12]
 8010ac4:	f000 f87c 	bl	8010bc0 <_printf_i>
 8010ac8:	e7ea      	b.n	8010aa0 <_svfiprintf_r+0x1c0>
 8010aca:	46c0      	nop			; (mov r8, r8)
 8010acc:	080130d4 	.word	0x080130d4
 8010ad0:	080130da 	.word	0x080130da
 8010ad4:	080130de 	.word	0x080130de
 8010ad8:	00000000 	.word	0x00000000
 8010adc:	0801081d 	.word	0x0801081d

08010ae0 <_printf_common>:
 8010ae0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010ae2:	0015      	movs	r5, r2
 8010ae4:	9301      	str	r3, [sp, #4]
 8010ae6:	688a      	ldr	r2, [r1, #8]
 8010ae8:	690b      	ldr	r3, [r1, #16]
 8010aea:	000c      	movs	r4, r1
 8010aec:	9000      	str	r0, [sp, #0]
 8010aee:	4293      	cmp	r3, r2
 8010af0:	da00      	bge.n	8010af4 <_printf_common+0x14>
 8010af2:	0013      	movs	r3, r2
 8010af4:	0022      	movs	r2, r4
 8010af6:	602b      	str	r3, [r5, #0]
 8010af8:	3243      	adds	r2, #67	; 0x43
 8010afa:	7812      	ldrb	r2, [r2, #0]
 8010afc:	2a00      	cmp	r2, #0
 8010afe:	d001      	beq.n	8010b04 <_printf_common+0x24>
 8010b00:	3301      	adds	r3, #1
 8010b02:	602b      	str	r3, [r5, #0]
 8010b04:	6823      	ldr	r3, [r4, #0]
 8010b06:	069b      	lsls	r3, r3, #26
 8010b08:	d502      	bpl.n	8010b10 <_printf_common+0x30>
 8010b0a:	682b      	ldr	r3, [r5, #0]
 8010b0c:	3302      	adds	r3, #2
 8010b0e:	602b      	str	r3, [r5, #0]
 8010b10:	6822      	ldr	r2, [r4, #0]
 8010b12:	2306      	movs	r3, #6
 8010b14:	0017      	movs	r7, r2
 8010b16:	401f      	ands	r7, r3
 8010b18:	421a      	tst	r2, r3
 8010b1a:	d027      	beq.n	8010b6c <_printf_common+0x8c>
 8010b1c:	0023      	movs	r3, r4
 8010b1e:	3343      	adds	r3, #67	; 0x43
 8010b20:	781b      	ldrb	r3, [r3, #0]
 8010b22:	1e5a      	subs	r2, r3, #1
 8010b24:	4193      	sbcs	r3, r2
 8010b26:	6822      	ldr	r2, [r4, #0]
 8010b28:	0692      	lsls	r2, r2, #26
 8010b2a:	d430      	bmi.n	8010b8e <_printf_common+0xae>
 8010b2c:	0022      	movs	r2, r4
 8010b2e:	9901      	ldr	r1, [sp, #4]
 8010b30:	9800      	ldr	r0, [sp, #0]
 8010b32:	9e08      	ldr	r6, [sp, #32]
 8010b34:	3243      	adds	r2, #67	; 0x43
 8010b36:	47b0      	blx	r6
 8010b38:	1c43      	adds	r3, r0, #1
 8010b3a:	d025      	beq.n	8010b88 <_printf_common+0xa8>
 8010b3c:	2306      	movs	r3, #6
 8010b3e:	6820      	ldr	r0, [r4, #0]
 8010b40:	682a      	ldr	r2, [r5, #0]
 8010b42:	68e1      	ldr	r1, [r4, #12]
 8010b44:	2500      	movs	r5, #0
 8010b46:	4003      	ands	r3, r0
 8010b48:	2b04      	cmp	r3, #4
 8010b4a:	d103      	bne.n	8010b54 <_printf_common+0x74>
 8010b4c:	1a8d      	subs	r5, r1, r2
 8010b4e:	43eb      	mvns	r3, r5
 8010b50:	17db      	asrs	r3, r3, #31
 8010b52:	401d      	ands	r5, r3
 8010b54:	68a3      	ldr	r3, [r4, #8]
 8010b56:	6922      	ldr	r2, [r4, #16]
 8010b58:	4293      	cmp	r3, r2
 8010b5a:	dd01      	ble.n	8010b60 <_printf_common+0x80>
 8010b5c:	1a9b      	subs	r3, r3, r2
 8010b5e:	18ed      	adds	r5, r5, r3
 8010b60:	2700      	movs	r7, #0
 8010b62:	42bd      	cmp	r5, r7
 8010b64:	d120      	bne.n	8010ba8 <_printf_common+0xc8>
 8010b66:	2000      	movs	r0, #0
 8010b68:	e010      	b.n	8010b8c <_printf_common+0xac>
 8010b6a:	3701      	adds	r7, #1
 8010b6c:	68e3      	ldr	r3, [r4, #12]
 8010b6e:	682a      	ldr	r2, [r5, #0]
 8010b70:	1a9b      	subs	r3, r3, r2
 8010b72:	42bb      	cmp	r3, r7
 8010b74:	ddd2      	ble.n	8010b1c <_printf_common+0x3c>
 8010b76:	0022      	movs	r2, r4
 8010b78:	2301      	movs	r3, #1
 8010b7a:	9901      	ldr	r1, [sp, #4]
 8010b7c:	9800      	ldr	r0, [sp, #0]
 8010b7e:	9e08      	ldr	r6, [sp, #32]
 8010b80:	3219      	adds	r2, #25
 8010b82:	47b0      	blx	r6
 8010b84:	1c43      	adds	r3, r0, #1
 8010b86:	d1f0      	bne.n	8010b6a <_printf_common+0x8a>
 8010b88:	2001      	movs	r0, #1
 8010b8a:	4240      	negs	r0, r0
 8010b8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010b8e:	2030      	movs	r0, #48	; 0x30
 8010b90:	18e1      	adds	r1, r4, r3
 8010b92:	3143      	adds	r1, #67	; 0x43
 8010b94:	7008      	strb	r0, [r1, #0]
 8010b96:	0021      	movs	r1, r4
 8010b98:	1c5a      	adds	r2, r3, #1
 8010b9a:	3145      	adds	r1, #69	; 0x45
 8010b9c:	7809      	ldrb	r1, [r1, #0]
 8010b9e:	18a2      	adds	r2, r4, r2
 8010ba0:	3243      	adds	r2, #67	; 0x43
 8010ba2:	3302      	adds	r3, #2
 8010ba4:	7011      	strb	r1, [r2, #0]
 8010ba6:	e7c1      	b.n	8010b2c <_printf_common+0x4c>
 8010ba8:	0022      	movs	r2, r4
 8010baa:	2301      	movs	r3, #1
 8010bac:	9901      	ldr	r1, [sp, #4]
 8010bae:	9800      	ldr	r0, [sp, #0]
 8010bb0:	9e08      	ldr	r6, [sp, #32]
 8010bb2:	321a      	adds	r2, #26
 8010bb4:	47b0      	blx	r6
 8010bb6:	1c43      	adds	r3, r0, #1
 8010bb8:	d0e6      	beq.n	8010b88 <_printf_common+0xa8>
 8010bba:	3701      	adds	r7, #1
 8010bbc:	e7d1      	b.n	8010b62 <_printf_common+0x82>
	...

08010bc0 <_printf_i>:
 8010bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bc2:	b08b      	sub	sp, #44	; 0x2c
 8010bc4:	9206      	str	r2, [sp, #24]
 8010bc6:	000a      	movs	r2, r1
 8010bc8:	3243      	adds	r2, #67	; 0x43
 8010bca:	9307      	str	r3, [sp, #28]
 8010bcc:	9005      	str	r0, [sp, #20]
 8010bce:	9204      	str	r2, [sp, #16]
 8010bd0:	7e0a      	ldrb	r2, [r1, #24]
 8010bd2:	000c      	movs	r4, r1
 8010bd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010bd6:	2a78      	cmp	r2, #120	; 0x78
 8010bd8:	d807      	bhi.n	8010bea <_printf_i+0x2a>
 8010bda:	2a62      	cmp	r2, #98	; 0x62
 8010bdc:	d809      	bhi.n	8010bf2 <_printf_i+0x32>
 8010bde:	2a00      	cmp	r2, #0
 8010be0:	d100      	bne.n	8010be4 <_printf_i+0x24>
 8010be2:	e0c1      	b.n	8010d68 <_printf_i+0x1a8>
 8010be4:	2a58      	cmp	r2, #88	; 0x58
 8010be6:	d100      	bne.n	8010bea <_printf_i+0x2a>
 8010be8:	e08c      	b.n	8010d04 <_printf_i+0x144>
 8010bea:	0026      	movs	r6, r4
 8010bec:	3642      	adds	r6, #66	; 0x42
 8010bee:	7032      	strb	r2, [r6, #0]
 8010bf0:	e022      	b.n	8010c38 <_printf_i+0x78>
 8010bf2:	0010      	movs	r0, r2
 8010bf4:	3863      	subs	r0, #99	; 0x63
 8010bf6:	2815      	cmp	r0, #21
 8010bf8:	d8f7      	bhi.n	8010bea <_printf_i+0x2a>
 8010bfa:	f7ef fa9d 	bl	8000138 <__gnu_thumb1_case_shi>
 8010bfe:	0016      	.short	0x0016
 8010c00:	fff6001f 	.word	0xfff6001f
 8010c04:	fff6fff6 	.word	0xfff6fff6
 8010c08:	001ffff6 	.word	0x001ffff6
 8010c0c:	fff6fff6 	.word	0xfff6fff6
 8010c10:	fff6fff6 	.word	0xfff6fff6
 8010c14:	003600a8 	.word	0x003600a8
 8010c18:	fff6009a 	.word	0xfff6009a
 8010c1c:	00b9fff6 	.word	0x00b9fff6
 8010c20:	0036fff6 	.word	0x0036fff6
 8010c24:	fff6fff6 	.word	0xfff6fff6
 8010c28:	009e      	.short	0x009e
 8010c2a:	0026      	movs	r6, r4
 8010c2c:	681a      	ldr	r2, [r3, #0]
 8010c2e:	3642      	adds	r6, #66	; 0x42
 8010c30:	1d11      	adds	r1, r2, #4
 8010c32:	6019      	str	r1, [r3, #0]
 8010c34:	6813      	ldr	r3, [r2, #0]
 8010c36:	7033      	strb	r3, [r6, #0]
 8010c38:	2301      	movs	r3, #1
 8010c3a:	e0a7      	b.n	8010d8c <_printf_i+0x1cc>
 8010c3c:	6808      	ldr	r0, [r1, #0]
 8010c3e:	6819      	ldr	r1, [r3, #0]
 8010c40:	1d0a      	adds	r2, r1, #4
 8010c42:	0605      	lsls	r5, r0, #24
 8010c44:	d50b      	bpl.n	8010c5e <_printf_i+0x9e>
 8010c46:	680d      	ldr	r5, [r1, #0]
 8010c48:	601a      	str	r2, [r3, #0]
 8010c4a:	2d00      	cmp	r5, #0
 8010c4c:	da03      	bge.n	8010c56 <_printf_i+0x96>
 8010c4e:	232d      	movs	r3, #45	; 0x2d
 8010c50:	9a04      	ldr	r2, [sp, #16]
 8010c52:	426d      	negs	r5, r5
 8010c54:	7013      	strb	r3, [r2, #0]
 8010c56:	4b61      	ldr	r3, [pc, #388]	; (8010ddc <_printf_i+0x21c>)
 8010c58:	270a      	movs	r7, #10
 8010c5a:	9303      	str	r3, [sp, #12]
 8010c5c:	e01b      	b.n	8010c96 <_printf_i+0xd6>
 8010c5e:	680d      	ldr	r5, [r1, #0]
 8010c60:	601a      	str	r2, [r3, #0]
 8010c62:	0641      	lsls	r1, r0, #25
 8010c64:	d5f1      	bpl.n	8010c4a <_printf_i+0x8a>
 8010c66:	b22d      	sxth	r5, r5
 8010c68:	e7ef      	b.n	8010c4a <_printf_i+0x8a>
 8010c6a:	680d      	ldr	r5, [r1, #0]
 8010c6c:	6819      	ldr	r1, [r3, #0]
 8010c6e:	1d08      	adds	r0, r1, #4
 8010c70:	6018      	str	r0, [r3, #0]
 8010c72:	062e      	lsls	r6, r5, #24
 8010c74:	d501      	bpl.n	8010c7a <_printf_i+0xba>
 8010c76:	680d      	ldr	r5, [r1, #0]
 8010c78:	e003      	b.n	8010c82 <_printf_i+0xc2>
 8010c7a:	066d      	lsls	r5, r5, #25
 8010c7c:	d5fb      	bpl.n	8010c76 <_printf_i+0xb6>
 8010c7e:	680d      	ldr	r5, [r1, #0]
 8010c80:	b2ad      	uxth	r5, r5
 8010c82:	4b56      	ldr	r3, [pc, #344]	; (8010ddc <_printf_i+0x21c>)
 8010c84:	2708      	movs	r7, #8
 8010c86:	9303      	str	r3, [sp, #12]
 8010c88:	2a6f      	cmp	r2, #111	; 0x6f
 8010c8a:	d000      	beq.n	8010c8e <_printf_i+0xce>
 8010c8c:	3702      	adds	r7, #2
 8010c8e:	0023      	movs	r3, r4
 8010c90:	2200      	movs	r2, #0
 8010c92:	3343      	adds	r3, #67	; 0x43
 8010c94:	701a      	strb	r2, [r3, #0]
 8010c96:	6863      	ldr	r3, [r4, #4]
 8010c98:	60a3      	str	r3, [r4, #8]
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	db03      	blt.n	8010ca6 <_printf_i+0xe6>
 8010c9e:	2204      	movs	r2, #4
 8010ca0:	6821      	ldr	r1, [r4, #0]
 8010ca2:	4391      	bics	r1, r2
 8010ca4:	6021      	str	r1, [r4, #0]
 8010ca6:	2d00      	cmp	r5, #0
 8010ca8:	d102      	bne.n	8010cb0 <_printf_i+0xf0>
 8010caa:	9e04      	ldr	r6, [sp, #16]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d00c      	beq.n	8010cca <_printf_i+0x10a>
 8010cb0:	9e04      	ldr	r6, [sp, #16]
 8010cb2:	0028      	movs	r0, r5
 8010cb4:	0039      	movs	r1, r7
 8010cb6:	f7ef facf 	bl	8000258 <__aeabi_uidivmod>
 8010cba:	9b03      	ldr	r3, [sp, #12]
 8010cbc:	3e01      	subs	r6, #1
 8010cbe:	5c5b      	ldrb	r3, [r3, r1]
 8010cc0:	7033      	strb	r3, [r6, #0]
 8010cc2:	002b      	movs	r3, r5
 8010cc4:	0005      	movs	r5, r0
 8010cc6:	429f      	cmp	r7, r3
 8010cc8:	d9f3      	bls.n	8010cb2 <_printf_i+0xf2>
 8010cca:	2f08      	cmp	r7, #8
 8010ccc:	d109      	bne.n	8010ce2 <_printf_i+0x122>
 8010cce:	6823      	ldr	r3, [r4, #0]
 8010cd0:	07db      	lsls	r3, r3, #31
 8010cd2:	d506      	bpl.n	8010ce2 <_printf_i+0x122>
 8010cd4:	6863      	ldr	r3, [r4, #4]
 8010cd6:	6922      	ldr	r2, [r4, #16]
 8010cd8:	4293      	cmp	r3, r2
 8010cda:	dc02      	bgt.n	8010ce2 <_printf_i+0x122>
 8010cdc:	2330      	movs	r3, #48	; 0x30
 8010cde:	3e01      	subs	r6, #1
 8010ce0:	7033      	strb	r3, [r6, #0]
 8010ce2:	9b04      	ldr	r3, [sp, #16]
 8010ce4:	1b9b      	subs	r3, r3, r6
 8010ce6:	6123      	str	r3, [r4, #16]
 8010ce8:	9b07      	ldr	r3, [sp, #28]
 8010cea:	0021      	movs	r1, r4
 8010cec:	9300      	str	r3, [sp, #0]
 8010cee:	9805      	ldr	r0, [sp, #20]
 8010cf0:	9b06      	ldr	r3, [sp, #24]
 8010cf2:	aa09      	add	r2, sp, #36	; 0x24
 8010cf4:	f7ff fef4 	bl	8010ae0 <_printf_common>
 8010cf8:	1c43      	adds	r3, r0, #1
 8010cfa:	d14c      	bne.n	8010d96 <_printf_i+0x1d6>
 8010cfc:	2001      	movs	r0, #1
 8010cfe:	4240      	negs	r0, r0
 8010d00:	b00b      	add	sp, #44	; 0x2c
 8010d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d04:	3145      	adds	r1, #69	; 0x45
 8010d06:	700a      	strb	r2, [r1, #0]
 8010d08:	4a34      	ldr	r2, [pc, #208]	; (8010ddc <_printf_i+0x21c>)
 8010d0a:	9203      	str	r2, [sp, #12]
 8010d0c:	681a      	ldr	r2, [r3, #0]
 8010d0e:	6821      	ldr	r1, [r4, #0]
 8010d10:	ca20      	ldmia	r2!, {r5}
 8010d12:	601a      	str	r2, [r3, #0]
 8010d14:	0608      	lsls	r0, r1, #24
 8010d16:	d516      	bpl.n	8010d46 <_printf_i+0x186>
 8010d18:	07cb      	lsls	r3, r1, #31
 8010d1a:	d502      	bpl.n	8010d22 <_printf_i+0x162>
 8010d1c:	2320      	movs	r3, #32
 8010d1e:	4319      	orrs	r1, r3
 8010d20:	6021      	str	r1, [r4, #0]
 8010d22:	2710      	movs	r7, #16
 8010d24:	2d00      	cmp	r5, #0
 8010d26:	d1b2      	bne.n	8010c8e <_printf_i+0xce>
 8010d28:	2320      	movs	r3, #32
 8010d2a:	6822      	ldr	r2, [r4, #0]
 8010d2c:	439a      	bics	r2, r3
 8010d2e:	6022      	str	r2, [r4, #0]
 8010d30:	e7ad      	b.n	8010c8e <_printf_i+0xce>
 8010d32:	2220      	movs	r2, #32
 8010d34:	6809      	ldr	r1, [r1, #0]
 8010d36:	430a      	orrs	r2, r1
 8010d38:	6022      	str	r2, [r4, #0]
 8010d3a:	0022      	movs	r2, r4
 8010d3c:	2178      	movs	r1, #120	; 0x78
 8010d3e:	3245      	adds	r2, #69	; 0x45
 8010d40:	7011      	strb	r1, [r2, #0]
 8010d42:	4a27      	ldr	r2, [pc, #156]	; (8010de0 <_printf_i+0x220>)
 8010d44:	e7e1      	b.n	8010d0a <_printf_i+0x14a>
 8010d46:	0648      	lsls	r0, r1, #25
 8010d48:	d5e6      	bpl.n	8010d18 <_printf_i+0x158>
 8010d4a:	b2ad      	uxth	r5, r5
 8010d4c:	e7e4      	b.n	8010d18 <_printf_i+0x158>
 8010d4e:	681a      	ldr	r2, [r3, #0]
 8010d50:	680d      	ldr	r5, [r1, #0]
 8010d52:	1d10      	adds	r0, r2, #4
 8010d54:	6949      	ldr	r1, [r1, #20]
 8010d56:	6018      	str	r0, [r3, #0]
 8010d58:	6813      	ldr	r3, [r2, #0]
 8010d5a:	062e      	lsls	r6, r5, #24
 8010d5c:	d501      	bpl.n	8010d62 <_printf_i+0x1a2>
 8010d5e:	6019      	str	r1, [r3, #0]
 8010d60:	e002      	b.n	8010d68 <_printf_i+0x1a8>
 8010d62:	066d      	lsls	r5, r5, #25
 8010d64:	d5fb      	bpl.n	8010d5e <_printf_i+0x19e>
 8010d66:	8019      	strh	r1, [r3, #0]
 8010d68:	2300      	movs	r3, #0
 8010d6a:	9e04      	ldr	r6, [sp, #16]
 8010d6c:	6123      	str	r3, [r4, #16]
 8010d6e:	e7bb      	b.n	8010ce8 <_printf_i+0x128>
 8010d70:	681a      	ldr	r2, [r3, #0]
 8010d72:	1d11      	adds	r1, r2, #4
 8010d74:	6019      	str	r1, [r3, #0]
 8010d76:	6816      	ldr	r6, [r2, #0]
 8010d78:	2100      	movs	r1, #0
 8010d7a:	0030      	movs	r0, r6
 8010d7c:	6862      	ldr	r2, [r4, #4]
 8010d7e:	f000 ff53 	bl	8011c28 <memchr>
 8010d82:	2800      	cmp	r0, #0
 8010d84:	d001      	beq.n	8010d8a <_printf_i+0x1ca>
 8010d86:	1b80      	subs	r0, r0, r6
 8010d88:	6060      	str	r0, [r4, #4]
 8010d8a:	6863      	ldr	r3, [r4, #4]
 8010d8c:	6123      	str	r3, [r4, #16]
 8010d8e:	2300      	movs	r3, #0
 8010d90:	9a04      	ldr	r2, [sp, #16]
 8010d92:	7013      	strb	r3, [r2, #0]
 8010d94:	e7a8      	b.n	8010ce8 <_printf_i+0x128>
 8010d96:	6923      	ldr	r3, [r4, #16]
 8010d98:	0032      	movs	r2, r6
 8010d9a:	9906      	ldr	r1, [sp, #24]
 8010d9c:	9805      	ldr	r0, [sp, #20]
 8010d9e:	9d07      	ldr	r5, [sp, #28]
 8010da0:	47a8      	blx	r5
 8010da2:	1c43      	adds	r3, r0, #1
 8010da4:	d0aa      	beq.n	8010cfc <_printf_i+0x13c>
 8010da6:	6823      	ldr	r3, [r4, #0]
 8010da8:	079b      	lsls	r3, r3, #30
 8010daa:	d415      	bmi.n	8010dd8 <_printf_i+0x218>
 8010dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010dae:	68e0      	ldr	r0, [r4, #12]
 8010db0:	4298      	cmp	r0, r3
 8010db2:	daa5      	bge.n	8010d00 <_printf_i+0x140>
 8010db4:	0018      	movs	r0, r3
 8010db6:	e7a3      	b.n	8010d00 <_printf_i+0x140>
 8010db8:	0022      	movs	r2, r4
 8010dba:	2301      	movs	r3, #1
 8010dbc:	9906      	ldr	r1, [sp, #24]
 8010dbe:	9805      	ldr	r0, [sp, #20]
 8010dc0:	9e07      	ldr	r6, [sp, #28]
 8010dc2:	3219      	adds	r2, #25
 8010dc4:	47b0      	blx	r6
 8010dc6:	1c43      	adds	r3, r0, #1
 8010dc8:	d098      	beq.n	8010cfc <_printf_i+0x13c>
 8010dca:	3501      	adds	r5, #1
 8010dcc:	68e3      	ldr	r3, [r4, #12]
 8010dce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010dd0:	1a9b      	subs	r3, r3, r2
 8010dd2:	42ab      	cmp	r3, r5
 8010dd4:	dcf0      	bgt.n	8010db8 <_printf_i+0x1f8>
 8010dd6:	e7e9      	b.n	8010dac <_printf_i+0x1ec>
 8010dd8:	2500      	movs	r5, #0
 8010dda:	e7f7      	b.n	8010dcc <_printf_i+0x20c>
 8010ddc:	080130e5 	.word	0x080130e5
 8010de0:	080130f6 	.word	0x080130f6

08010de4 <nan>:
 8010de4:	2000      	movs	r0, #0
 8010de6:	4901      	ldr	r1, [pc, #4]	; (8010dec <nan+0x8>)
 8010de8:	4770      	bx	lr
 8010dea:	46c0      	nop			; (mov r8, r8)
 8010dec:	7ff80000 	.word	0x7ff80000

08010df0 <_sbrk_r>:
 8010df0:	2300      	movs	r3, #0
 8010df2:	b570      	push	{r4, r5, r6, lr}
 8010df4:	4d06      	ldr	r5, [pc, #24]	; (8010e10 <_sbrk_r+0x20>)
 8010df6:	0004      	movs	r4, r0
 8010df8:	0008      	movs	r0, r1
 8010dfa:	602b      	str	r3, [r5, #0]
 8010dfc:	f7f7 fb18 	bl	8008430 <_sbrk>
 8010e00:	1c43      	adds	r3, r0, #1
 8010e02:	d103      	bne.n	8010e0c <_sbrk_r+0x1c>
 8010e04:	682b      	ldr	r3, [r5, #0]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d000      	beq.n	8010e0c <_sbrk_r+0x1c>
 8010e0a:	6023      	str	r3, [r4, #0]
 8010e0c:	bd70      	pop	{r4, r5, r6, pc}
 8010e0e:	46c0      	nop			; (mov r8, r8)
 8010e10:	20000cf8 	.word	0x20000cf8

08010e14 <nanf>:
 8010e14:	4800      	ldr	r0, [pc, #0]	; (8010e18 <nanf+0x4>)
 8010e16:	4770      	bx	lr
 8010e18:	7fc00000 	.word	0x7fc00000

08010e1c <strcpy>:
 8010e1c:	0003      	movs	r3, r0
 8010e1e:	780a      	ldrb	r2, [r1, #0]
 8010e20:	3101      	adds	r1, #1
 8010e22:	701a      	strb	r2, [r3, #0]
 8010e24:	3301      	adds	r3, #1
 8010e26:	2a00      	cmp	r2, #0
 8010e28:	d1f9      	bne.n	8010e1e <strcpy+0x2>
 8010e2a:	4770      	bx	lr

08010e2c <strncmp>:
 8010e2c:	b530      	push	{r4, r5, lr}
 8010e2e:	0005      	movs	r5, r0
 8010e30:	1e10      	subs	r0, r2, #0
 8010e32:	d008      	beq.n	8010e46 <strncmp+0x1a>
 8010e34:	2400      	movs	r4, #0
 8010e36:	3a01      	subs	r2, #1
 8010e38:	5d2b      	ldrb	r3, [r5, r4]
 8010e3a:	5d08      	ldrb	r0, [r1, r4]
 8010e3c:	4283      	cmp	r3, r0
 8010e3e:	d101      	bne.n	8010e44 <strncmp+0x18>
 8010e40:	4294      	cmp	r4, r2
 8010e42:	d101      	bne.n	8010e48 <strncmp+0x1c>
 8010e44:	1a18      	subs	r0, r3, r0
 8010e46:	bd30      	pop	{r4, r5, pc}
 8010e48:	3401      	adds	r4, #1
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d1f4      	bne.n	8010e38 <strncmp+0xc>
 8010e4e:	e7f9      	b.n	8010e44 <strncmp+0x18>

08010e50 <__ascii_wctomb>:
 8010e50:	0003      	movs	r3, r0
 8010e52:	1e08      	subs	r0, r1, #0
 8010e54:	d005      	beq.n	8010e62 <__ascii_wctomb+0x12>
 8010e56:	2aff      	cmp	r2, #255	; 0xff
 8010e58:	d904      	bls.n	8010e64 <__ascii_wctomb+0x14>
 8010e5a:	228a      	movs	r2, #138	; 0x8a
 8010e5c:	2001      	movs	r0, #1
 8010e5e:	601a      	str	r2, [r3, #0]
 8010e60:	4240      	negs	r0, r0
 8010e62:	4770      	bx	lr
 8010e64:	2001      	movs	r0, #1
 8010e66:	700a      	strb	r2, [r1, #0]
 8010e68:	e7fb      	b.n	8010e62 <__ascii_wctomb+0x12>
	...

08010e6c <__assert_func>:
 8010e6c:	b530      	push	{r4, r5, lr}
 8010e6e:	0014      	movs	r4, r2
 8010e70:	001a      	movs	r2, r3
 8010e72:	4b09      	ldr	r3, [pc, #36]	; (8010e98 <__assert_func+0x2c>)
 8010e74:	0005      	movs	r5, r0
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	b085      	sub	sp, #20
 8010e7a:	68d8      	ldr	r0, [r3, #12]
 8010e7c:	4b07      	ldr	r3, [pc, #28]	; (8010e9c <__assert_func+0x30>)
 8010e7e:	2c00      	cmp	r4, #0
 8010e80:	d101      	bne.n	8010e86 <__assert_func+0x1a>
 8010e82:	4b07      	ldr	r3, [pc, #28]	; (8010ea0 <__assert_func+0x34>)
 8010e84:	001c      	movs	r4, r3
 8010e86:	9301      	str	r3, [sp, #4]
 8010e88:	9100      	str	r1, [sp, #0]
 8010e8a:	002b      	movs	r3, r5
 8010e8c:	4905      	ldr	r1, [pc, #20]	; (8010ea4 <__assert_func+0x38>)
 8010e8e:	9402      	str	r4, [sp, #8]
 8010e90:	f000 feb0 	bl	8011bf4 <fiprintf>
 8010e94:	f001 f978 	bl	8012188 <abort>
 8010e98:	200000dc 	.word	0x200000dc
 8010e9c:	08013107 	.word	0x08013107
 8010ea0:	08013142 	.word	0x08013142
 8010ea4:	08013114 	.word	0x08013114

08010ea8 <quorem>:
 8010ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010eaa:	0006      	movs	r6, r0
 8010eac:	690b      	ldr	r3, [r1, #16]
 8010eae:	6932      	ldr	r2, [r6, #16]
 8010eb0:	b087      	sub	sp, #28
 8010eb2:	2000      	movs	r0, #0
 8010eb4:	9103      	str	r1, [sp, #12]
 8010eb6:	429a      	cmp	r2, r3
 8010eb8:	db65      	blt.n	8010f86 <quorem+0xde>
 8010eba:	3b01      	subs	r3, #1
 8010ebc:	009c      	lsls	r4, r3, #2
 8010ebe:	9300      	str	r3, [sp, #0]
 8010ec0:	000b      	movs	r3, r1
 8010ec2:	3314      	adds	r3, #20
 8010ec4:	9305      	str	r3, [sp, #20]
 8010ec6:	191b      	adds	r3, r3, r4
 8010ec8:	9304      	str	r3, [sp, #16]
 8010eca:	0033      	movs	r3, r6
 8010ecc:	3314      	adds	r3, #20
 8010ece:	9302      	str	r3, [sp, #8]
 8010ed0:	191c      	adds	r4, r3, r4
 8010ed2:	9b04      	ldr	r3, [sp, #16]
 8010ed4:	6827      	ldr	r7, [r4, #0]
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	0038      	movs	r0, r7
 8010eda:	1c5d      	adds	r5, r3, #1
 8010edc:	0029      	movs	r1, r5
 8010ede:	9301      	str	r3, [sp, #4]
 8010ee0:	f7ef f934 	bl	800014c <__udivsi3>
 8010ee4:	9001      	str	r0, [sp, #4]
 8010ee6:	42af      	cmp	r7, r5
 8010ee8:	d324      	bcc.n	8010f34 <quorem+0x8c>
 8010eea:	2500      	movs	r5, #0
 8010eec:	46ac      	mov	ip, r5
 8010eee:	9802      	ldr	r0, [sp, #8]
 8010ef0:	9f05      	ldr	r7, [sp, #20]
 8010ef2:	cf08      	ldmia	r7!, {r3}
 8010ef4:	9a01      	ldr	r2, [sp, #4]
 8010ef6:	b299      	uxth	r1, r3
 8010ef8:	4351      	muls	r1, r2
 8010efa:	0c1b      	lsrs	r3, r3, #16
 8010efc:	4353      	muls	r3, r2
 8010efe:	1949      	adds	r1, r1, r5
 8010f00:	0c0a      	lsrs	r2, r1, #16
 8010f02:	189b      	adds	r3, r3, r2
 8010f04:	6802      	ldr	r2, [r0, #0]
 8010f06:	b289      	uxth	r1, r1
 8010f08:	b292      	uxth	r2, r2
 8010f0a:	4462      	add	r2, ip
 8010f0c:	1a52      	subs	r2, r2, r1
 8010f0e:	6801      	ldr	r1, [r0, #0]
 8010f10:	0c1d      	lsrs	r5, r3, #16
 8010f12:	0c09      	lsrs	r1, r1, #16
 8010f14:	b29b      	uxth	r3, r3
 8010f16:	1acb      	subs	r3, r1, r3
 8010f18:	1411      	asrs	r1, r2, #16
 8010f1a:	185b      	adds	r3, r3, r1
 8010f1c:	1419      	asrs	r1, r3, #16
 8010f1e:	b292      	uxth	r2, r2
 8010f20:	041b      	lsls	r3, r3, #16
 8010f22:	431a      	orrs	r2, r3
 8010f24:	9b04      	ldr	r3, [sp, #16]
 8010f26:	468c      	mov	ip, r1
 8010f28:	c004      	stmia	r0!, {r2}
 8010f2a:	42bb      	cmp	r3, r7
 8010f2c:	d2e1      	bcs.n	8010ef2 <quorem+0x4a>
 8010f2e:	6823      	ldr	r3, [r4, #0]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d030      	beq.n	8010f96 <quorem+0xee>
 8010f34:	0030      	movs	r0, r6
 8010f36:	9903      	ldr	r1, [sp, #12]
 8010f38:	f7ff f968 	bl	801020c <__mcmp>
 8010f3c:	2800      	cmp	r0, #0
 8010f3e:	db21      	blt.n	8010f84 <quorem+0xdc>
 8010f40:	0030      	movs	r0, r6
 8010f42:	2400      	movs	r4, #0
 8010f44:	9b01      	ldr	r3, [sp, #4]
 8010f46:	9903      	ldr	r1, [sp, #12]
 8010f48:	3301      	adds	r3, #1
 8010f4a:	9301      	str	r3, [sp, #4]
 8010f4c:	3014      	adds	r0, #20
 8010f4e:	3114      	adds	r1, #20
 8010f50:	6803      	ldr	r3, [r0, #0]
 8010f52:	c920      	ldmia	r1!, {r5}
 8010f54:	b29a      	uxth	r2, r3
 8010f56:	1914      	adds	r4, r2, r4
 8010f58:	b2aa      	uxth	r2, r5
 8010f5a:	1aa2      	subs	r2, r4, r2
 8010f5c:	0c1b      	lsrs	r3, r3, #16
 8010f5e:	0c2d      	lsrs	r5, r5, #16
 8010f60:	1414      	asrs	r4, r2, #16
 8010f62:	1b5b      	subs	r3, r3, r5
 8010f64:	191b      	adds	r3, r3, r4
 8010f66:	141c      	asrs	r4, r3, #16
 8010f68:	b292      	uxth	r2, r2
 8010f6a:	041b      	lsls	r3, r3, #16
 8010f6c:	4313      	orrs	r3, r2
 8010f6e:	c008      	stmia	r0!, {r3}
 8010f70:	9b04      	ldr	r3, [sp, #16]
 8010f72:	428b      	cmp	r3, r1
 8010f74:	d2ec      	bcs.n	8010f50 <quorem+0xa8>
 8010f76:	9b00      	ldr	r3, [sp, #0]
 8010f78:	9a02      	ldr	r2, [sp, #8]
 8010f7a:	009b      	lsls	r3, r3, #2
 8010f7c:	18d3      	adds	r3, r2, r3
 8010f7e:	681a      	ldr	r2, [r3, #0]
 8010f80:	2a00      	cmp	r2, #0
 8010f82:	d015      	beq.n	8010fb0 <quorem+0x108>
 8010f84:	9801      	ldr	r0, [sp, #4]
 8010f86:	b007      	add	sp, #28
 8010f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f8a:	6823      	ldr	r3, [r4, #0]
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d106      	bne.n	8010f9e <quorem+0xf6>
 8010f90:	9b00      	ldr	r3, [sp, #0]
 8010f92:	3b01      	subs	r3, #1
 8010f94:	9300      	str	r3, [sp, #0]
 8010f96:	9b02      	ldr	r3, [sp, #8]
 8010f98:	3c04      	subs	r4, #4
 8010f9a:	42a3      	cmp	r3, r4
 8010f9c:	d3f5      	bcc.n	8010f8a <quorem+0xe2>
 8010f9e:	9b00      	ldr	r3, [sp, #0]
 8010fa0:	6133      	str	r3, [r6, #16]
 8010fa2:	e7c7      	b.n	8010f34 <quorem+0x8c>
 8010fa4:	681a      	ldr	r2, [r3, #0]
 8010fa6:	2a00      	cmp	r2, #0
 8010fa8:	d106      	bne.n	8010fb8 <quorem+0x110>
 8010faa:	9a00      	ldr	r2, [sp, #0]
 8010fac:	3a01      	subs	r2, #1
 8010fae:	9200      	str	r2, [sp, #0]
 8010fb0:	9a02      	ldr	r2, [sp, #8]
 8010fb2:	3b04      	subs	r3, #4
 8010fb4:	429a      	cmp	r2, r3
 8010fb6:	d3f5      	bcc.n	8010fa4 <quorem+0xfc>
 8010fb8:	9b00      	ldr	r3, [sp, #0]
 8010fba:	6133      	str	r3, [r6, #16]
 8010fbc:	e7e2      	b.n	8010f84 <quorem+0xdc>
	...

08010fc0 <_dtoa_r>:
 8010fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010fc2:	b09d      	sub	sp, #116	; 0x74
 8010fc4:	9202      	str	r2, [sp, #8]
 8010fc6:	9303      	str	r3, [sp, #12]
 8010fc8:	9b02      	ldr	r3, [sp, #8]
 8010fca:	9c03      	ldr	r4, [sp, #12]
 8010fcc:	9308      	str	r3, [sp, #32]
 8010fce:	9409      	str	r4, [sp, #36]	; 0x24
 8010fd0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010fd2:	0007      	movs	r7, r0
 8010fd4:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8010fd6:	2c00      	cmp	r4, #0
 8010fd8:	d10e      	bne.n	8010ff8 <_dtoa_r+0x38>
 8010fda:	2010      	movs	r0, #16
 8010fdc:	f000 fe1a 	bl	8011c14 <malloc>
 8010fe0:	1e02      	subs	r2, r0, #0
 8010fe2:	6278      	str	r0, [r7, #36]	; 0x24
 8010fe4:	d104      	bne.n	8010ff0 <_dtoa_r+0x30>
 8010fe6:	21ea      	movs	r1, #234	; 0xea
 8010fe8:	4bc7      	ldr	r3, [pc, #796]	; (8011308 <_dtoa_r+0x348>)
 8010fea:	48c8      	ldr	r0, [pc, #800]	; (801130c <_dtoa_r+0x34c>)
 8010fec:	f7ff ff3e 	bl	8010e6c <__assert_func>
 8010ff0:	6044      	str	r4, [r0, #4]
 8010ff2:	6084      	str	r4, [r0, #8]
 8010ff4:	6004      	str	r4, [r0, #0]
 8010ff6:	60c4      	str	r4, [r0, #12]
 8010ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ffa:	6819      	ldr	r1, [r3, #0]
 8010ffc:	2900      	cmp	r1, #0
 8010ffe:	d00a      	beq.n	8011016 <_dtoa_r+0x56>
 8011000:	685a      	ldr	r2, [r3, #4]
 8011002:	2301      	movs	r3, #1
 8011004:	4093      	lsls	r3, r2
 8011006:	604a      	str	r2, [r1, #4]
 8011008:	608b      	str	r3, [r1, #8]
 801100a:	0038      	movs	r0, r7
 801100c:	f7fe fe72 	bl	800fcf4 <_Bfree>
 8011010:	2200      	movs	r2, #0
 8011012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011014:	601a      	str	r2, [r3, #0]
 8011016:	9b03      	ldr	r3, [sp, #12]
 8011018:	2b00      	cmp	r3, #0
 801101a:	da20      	bge.n	801105e <_dtoa_r+0x9e>
 801101c:	2301      	movs	r3, #1
 801101e:	602b      	str	r3, [r5, #0]
 8011020:	9b03      	ldr	r3, [sp, #12]
 8011022:	005b      	lsls	r3, r3, #1
 8011024:	085b      	lsrs	r3, r3, #1
 8011026:	9309      	str	r3, [sp, #36]	; 0x24
 8011028:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801102a:	4bb9      	ldr	r3, [pc, #740]	; (8011310 <_dtoa_r+0x350>)
 801102c:	4ab8      	ldr	r2, [pc, #736]	; (8011310 <_dtoa_r+0x350>)
 801102e:	402b      	ands	r3, r5
 8011030:	4293      	cmp	r3, r2
 8011032:	d117      	bne.n	8011064 <_dtoa_r+0xa4>
 8011034:	4bb7      	ldr	r3, [pc, #732]	; (8011314 <_dtoa_r+0x354>)
 8011036:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011038:	0328      	lsls	r0, r5, #12
 801103a:	6013      	str	r3, [r2, #0]
 801103c:	9b02      	ldr	r3, [sp, #8]
 801103e:	0b00      	lsrs	r0, r0, #12
 8011040:	4318      	orrs	r0, r3
 8011042:	d101      	bne.n	8011048 <_dtoa_r+0x88>
 8011044:	f000 fdbf 	bl	8011bc6 <_dtoa_r+0xc06>
 8011048:	48b3      	ldr	r0, [pc, #716]	; (8011318 <_dtoa_r+0x358>)
 801104a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801104c:	9006      	str	r0, [sp, #24]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d002      	beq.n	8011058 <_dtoa_r+0x98>
 8011052:	4bb2      	ldr	r3, [pc, #712]	; (801131c <_dtoa_r+0x35c>)
 8011054:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011056:	6013      	str	r3, [r2, #0]
 8011058:	9806      	ldr	r0, [sp, #24]
 801105a:	b01d      	add	sp, #116	; 0x74
 801105c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801105e:	2300      	movs	r3, #0
 8011060:	602b      	str	r3, [r5, #0]
 8011062:	e7e1      	b.n	8011028 <_dtoa_r+0x68>
 8011064:	9b08      	ldr	r3, [sp, #32]
 8011066:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8011068:	9312      	str	r3, [sp, #72]	; 0x48
 801106a:	9413      	str	r4, [sp, #76]	; 0x4c
 801106c:	9812      	ldr	r0, [sp, #72]	; 0x48
 801106e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011070:	2200      	movs	r2, #0
 8011072:	2300      	movs	r3, #0
 8011074:	f7ef f9f0 	bl	8000458 <__aeabi_dcmpeq>
 8011078:	1e04      	subs	r4, r0, #0
 801107a:	d009      	beq.n	8011090 <_dtoa_r+0xd0>
 801107c:	2301      	movs	r3, #1
 801107e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011080:	6013      	str	r3, [r2, #0]
 8011082:	4ba7      	ldr	r3, [pc, #668]	; (8011320 <_dtoa_r+0x360>)
 8011084:	9306      	str	r3, [sp, #24]
 8011086:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011088:	2b00      	cmp	r3, #0
 801108a:	d0e5      	beq.n	8011058 <_dtoa_r+0x98>
 801108c:	4ba5      	ldr	r3, [pc, #660]	; (8011324 <_dtoa_r+0x364>)
 801108e:	e7e1      	b.n	8011054 <_dtoa_r+0x94>
 8011090:	ab1a      	add	r3, sp, #104	; 0x68
 8011092:	9301      	str	r3, [sp, #4]
 8011094:	ab1b      	add	r3, sp, #108	; 0x6c
 8011096:	9300      	str	r3, [sp, #0]
 8011098:	0038      	movs	r0, r7
 801109a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801109c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801109e:	f7ff f9dd 	bl	801045c <__d2b>
 80110a2:	006e      	lsls	r6, r5, #1
 80110a4:	9005      	str	r0, [sp, #20]
 80110a6:	0d76      	lsrs	r6, r6, #21
 80110a8:	d100      	bne.n	80110ac <_dtoa_r+0xec>
 80110aa:	e07c      	b.n	80111a6 <_dtoa_r+0x1e6>
 80110ac:	9812      	ldr	r0, [sp, #72]	; 0x48
 80110ae:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80110b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80110b2:	4a9d      	ldr	r2, [pc, #628]	; (8011328 <_dtoa_r+0x368>)
 80110b4:	031b      	lsls	r3, r3, #12
 80110b6:	0b1b      	lsrs	r3, r3, #12
 80110b8:	431a      	orrs	r2, r3
 80110ba:	0011      	movs	r1, r2
 80110bc:	4b9b      	ldr	r3, [pc, #620]	; (801132c <_dtoa_r+0x36c>)
 80110be:	9418      	str	r4, [sp, #96]	; 0x60
 80110c0:	18f6      	adds	r6, r6, r3
 80110c2:	2200      	movs	r2, #0
 80110c4:	4b9a      	ldr	r3, [pc, #616]	; (8011330 <_dtoa_r+0x370>)
 80110c6:	f7f0 ff1b 	bl	8001f00 <__aeabi_dsub>
 80110ca:	4a9a      	ldr	r2, [pc, #616]	; (8011334 <_dtoa_r+0x374>)
 80110cc:	4b9a      	ldr	r3, [pc, #616]	; (8011338 <_dtoa_r+0x378>)
 80110ce:	f7f0 fcab 	bl	8001a28 <__aeabi_dmul>
 80110d2:	4a9a      	ldr	r2, [pc, #616]	; (801133c <_dtoa_r+0x37c>)
 80110d4:	4b9a      	ldr	r3, [pc, #616]	; (8011340 <_dtoa_r+0x380>)
 80110d6:	f7ef fd69 	bl	8000bac <__aeabi_dadd>
 80110da:	0004      	movs	r4, r0
 80110dc:	0030      	movs	r0, r6
 80110de:	000d      	movs	r5, r1
 80110e0:	f7f1 faf4 	bl	80026cc <__aeabi_i2d>
 80110e4:	4a97      	ldr	r2, [pc, #604]	; (8011344 <_dtoa_r+0x384>)
 80110e6:	4b98      	ldr	r3, [pc, #608]	; (8011348 <_dtoa_r+0x388>)
 80110e8:	f7f0 fc9e 	bl	8001a28 <__aeabi_dmul>
 80110ec:	0002      	movs	r2, r0
 80110ee:	000b      	movs	r3, r1
 80110f0:	0020      	movs	r0, r4
 80110f2:	0029      	movs	r1, r5
 80110f4:	f7ef fd5a 	bl	8000bac <__aeabi_dadd>
 80110f8:	0004      	movs	r4, r0
 80110fa:	000d      	movs	r5, r1
 80110fc:	f7f1 fab0 	bl	8002660 <__aeabi_d2iz>
 8011100:	2200      	movs	r2, #0
 8011102:	9002      	str	r0, [sp, #8]
 8011104:	2300      	movs	r3, #0
 8011106:	0020      	movs	r0, r4
 8011108:	0029      	movs	r1, r5
 801110a:	f7ef f9ab 	bl	8000464 <__aeabi_dcmplt>
 801110e:	2800      	cmp	r0, #0
 8011110:	d00b      	beq.n	801112a <_dtoa_r+0x16a>
 8011112:	9802      	ldr	r0, [sp, #8]
 8011114:	f7f1 fada 	bl	80026cc <__aeabi_i2d>
 8011118:	002b      	movs	r3, r5
 801111a:	0022      	movs	r2, r4
 801111c:	f7ef f99c 	bl	8000458 <__aeabi_dcmpeq>
 8011120:	4243      	negs	r3, r0
 8011122:	4158      	adcs	r0, r3
 8011124:	9b02      	ldr	r3, [sp, #8]
 8011126:	1a1b      	subs	r3, r3, r0
 8011128:	9302      	str	r3, [sp, #8]
 801112a:	2301      	movs	r3, #1
 801112c:	9316      	str	r3, [sp, #88]	; 0x58
 801112e:	9b02      	ldr	r3, [sp, #8]
 8011130:	2b16      	cmp	r3, #22
 8011132:	d80f      	bhi.n	8011154 <_dtoa_r+0x194>
 8011134:	9812      	ldr	r0, [sp, #72]	; 0x48
 8011136:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011138:	00da      	lsls	r2, r3, #3
 801113a:	4b84      	ldr	r3, [pc, #528]	; (801134c <_dtoa_r+0x38c>)
 801113c:	189b      	adds	r3, r3, r2
 801113e:	681a      	ldr	r2, [r3, #0]
 8011140:	685b      	ldr	r3, [r3, #4]
 8011142:	f7ef f98f 	bl	8000464 <__aeabi_dcmplt>
 8011146:	2800      	cmp	r0, #0
 8011148:	d049      	beq.n	80111de <_dtoa_r+0x21e>
 801114a:	9b02      	ldr	r3, [sp, #8]
 801114c:	3b01      	subs	r3, #1
 801114e:	9302      	str	r3, [sp, #8]
 8011150:	2300      	movs	r3, #0
 8011152:	9316      	str	r3, [sp, #88]	; 0x58
 8011154:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8011156:	1b9e      	subs	r6, r3, r6
 8011158:	2300      	movs	r3, #0
 801115a:	930a      	str	r3, [sp, #40]	; 0x28
 801115c:	0033      	movs	r3, r6
 801115e:	3b01      	subs	r3, #1
 8011160:	930d      	str	r3, [sp, #52]	; 0x34
 8011162:	d504      	bpl.n	801116e <_dtoa_r+0x1ae>
 8011164:	2301      	movs	r3, #1
 8011166:	1b9b      	subs	r3, r3, r6
 8011168:	930a      	str	r3, [sp, #40]	; 0x28
 801116a:	2300      	movs	r3, #0
 801116c:	930d      	str	r3, [sp, #52]	; 0x34
 801116e:	9b02      	ldr	r3, [sp, #8]
 8011170:	2b00      	cmp	r3, #0
 8011172:	db36      	blt.n	80111e2 <_dtoa_r+0x222>
 8011174:	9a02      	ldr	r2, [sp, #8]
 8011176:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011178:	4694      	mov	ip, r2
 801117a:	4463      	add	r3, ip
 801117c:	930d      	str	r3, [sp, #52]	; 0x34
 801117e:	2300      	movs	r3, #0
 8011180:	9215      	str	r2, [sp, #84]	; 0x54
 8011182:	930e      	str	r3, [sp, #56]	; 0x38
 8011184:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011186:	2401      	movs	r4, #1
 8011188:	2b09      	cmp	r3, #9
 801118a:	d864      	bhi.n	8011256 <_dtoa_r+0x296>
 801118c:	2b05      	cmp	r3, #5
 801118e:	dd02      	ble.n	8011196 <_dtoa_r+0x1d6>
 8011190:	2400      	movs	r4, #0
 8011192:	3b04      	subs	r3, #4
 8011194:	9322      	str	r3, [sp, #136]	; 0x88
 8011196:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011198:	1e98      	subs	r0, r3, #2
 801119a:	2803      	cmp	r0, #3
 801119c:	d864      	bhi.n	8011268 <_dtoa_r+0x2a8>
 801119e:	f7ee ffc1 	bl	8000124 <__gnu_thumb1_case_uqi>
 80111a2:	3829      	.short	0x3829
 80111a4:	5836      	.short	0x5836
 80111a6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80111a8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80111aa:	189e      	adds	r6, r3, r2
 80111ac:	4b68      	ldr	r3, [pc, #416]	; (8011350 <_dtoa_r+0x390>)
 80111ae:	18f2      	adds	r2, r6, r3
 80111b0:	2a20      	cmp	r2, #32
 80111b2:	dd0f      	ble.n	80111d4 <_dtoa_r+0x214>
 80111b4:	2340      	movs	r3, #64	; 0x40
 80111b6:	1a9b      	subs	r3, r3, r2
 80111b8:	409d      	lsls	r5, r3
 80111ba:	4b66      	ldr	r3, [pc, #408]	; (8011354 <_dtoa_r+0x394>)
 80111bc:	9802      	ldr	r0, [sp, #8]
 80111be:	18f3      	adds	r3, r6, r3
 80111c0:	40d8      	lsrs	r0, r3
 80111c2:	4328      	orrs	r0, r5
 80111c4:	f7f1 fab2 	bl	800272c <__aeabi_ui2d>
 80111c8:	2301      	movs	r3, #1
 80111ca:	4c63      	ldr	r4, [pc, #396]	; (8011358 <_dtoa_r+0x398>)
 80111cc:	3e01      	subs	r6, #1
 80111ce:	1909      	adds	r1, r1, r4
 80111d0:	9318      	str	r3, [sp, #96]	; 0x60
 80111d2:	e776      	b.n	80110c2 <_dtoa_r+0x102>
 80111d4:	2320      	movs	r3, #32
 80111d6:	9802      	ldr	r0, [sp, #8]
 80111d8:	1a9b      	subs	r3, r3, r2
 80111da:	4098      	lsls	r0, r3
 80111dc:	e7f2      	b.n	80111c4 <_dtoa_r+0x204>
 80111de:	9016      	str	r0, [sp, #88]	; 0x58
 80111e0:	e7b8      	b.n	8011154 <_dtoa_r+0x194>
 80111e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80111e4:	9a02      	ldr	r2, [sp, #8]
 80111e6:	1a9b      	subs	r3, r3, r2
 80111e8:	930a      	str	r3, [sp, #40]	; 0x28
 80111ea:	4253      	negs	r3, r2
 80111ec:	930e      	str	r3, [sp, #56]	; 0x38
 80111ee:	2300      	movs	r3, #0
 80111f0:	9315      	str	r3, [sp, #84]	; 0x54
 80111f2:	e7c7      	b.n	8011184 <_dtoa_r+0x1c4>
 80111f4:	2300      	movs	r3, #0
 80111f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80111f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80111fa:	930c      	str	r3, [sp, #48]	; 0x30
 80111fc:	9307      	str	r3, [sp, #28]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	dc13      	bgt.n	801122a <_dtoa_r+0x26a>
 8011202:	2301      	movs	r3, #1
 8011204:	001a      	movs	r2, r3
 8011206:	930c      	str	r3, [sp, #48]	; 0x30
 8011208:	9307      	str	r3, [sp, #28]
 801120a:	9223      	str	r2, [sp, #140]	; 0x8c
 801120c:	e00d      	b.n	801122a <_dtoa_r+0x26a>
 801120e:	2301      	movs	r3, #1
 8011210:	e7f1      	b.n	80111f6 <_dtoa_r+0x236>
 8011212:	2300      	movs	r3, #0
 8011214:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011216:	930f      	str	r3, [sp, #60]	; 0x3c
 8011218:	4694      	mov	ip, r2
 801121a:	9b02      	ldr	r3, [sp, #8]
 801121c:	4463      	add	r3, ip
 801121e:	930c      	str	r3, [sp, #48]	; 0x30
 8011220:	3301      	adds	r3, #1
 8011222:	9307      	str	r3, [sp, #28]
 8011224:	2b00      	cmp	r3, #0
 8011226:	dc00      	bgt.n	801122a <_dtoa_r+0x26a>
 8011228:	2301      	movs	r3, #1
 801122a:	2200      	movs	r2, #0
 801122c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801122e:	6042      	str	r2, [r0, #4]
 8011230:	3204      	adds	r2, #4
 8011232:	0015      	movs	r5, r2
 8011234:	3514      	adds	r5, #20
 8011236:	6841      	ldr	r1, [r0, #4]
 8011238:	429d      	cmp	r5, r3
 801123a:	d919      	bls.n	8011270 <_dtoa_r+0x2b0>
 801123c:	0038      	movs	r0, r7
 801123e:	f7fe fd15 	bl	800fc6c <_Balloc>
 8011242:	9006      	str	r0, [sp, #24]
 8011244:	2800      	cmp	r0, #0
 8011246:	d117      	bne.n	8011278 <_dtoa_r+0x2b8>
 8011248:	21d5      	movs	r1, #213	; 0xd5
 801124a:	0002      	movs	r2, r0
 801124c:	4b43      	ldr	r3, [pc, #268]	; (801135c <_dtoa_r+0x39c>)
 801124e:	0049      	lsls	r1, r1, #1
 8011250:	e6cb      	b.n	8010fea <_dtoa_r+0x2a>
 8011252:	2301      	movs	r3, #1
 8011254:	e7de      	b.n	8011214 <_dtoa_r+0x254>
 8011256:	2300      	movs	r3, #0
 8011258:	940f      	str	r4, [sp, #60]	; 0x3c
 801125a:	9322      	str	r3, [sp, #136]	; 0x88
 801125c:	3b01      	subs	r3, #1
 801125e:	930c      	str	r3, [sp, #48]	; 0x30
 8011260:	9307      	str	r3, [sp, #28]
 8011262:	2200      	movs	r2, #0
 8011264:	3313      	adds	r3, #19
 8011266:	e7d0      	b.n	801120a <_dtoa_r+0x24a>
 8011268:	2301      	movs	r3, #1
 801126a:	930f      	str	r3, [sp, #60]	; 0x3c
 801126c:	3b02      	subs	r3, #2
 801126e:	e7f6      	b.n	801125e <_dtoa_r+0x29e>
 8011270:	3101      	adds	r1, #1
 8011272:	6041      	str	r1, [r0, #4]
 8011274:	0052      	lsls	r2, r2, #1
 8011276:	e7dc      	b.n	8011232 <_dtoa_r+0x272>
 8011278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801127a:	9a06      	ldr	r2, [sp, #24]
 801127c:	601a      	str	r2, [r3, #0]
 801127e:	9b07      	ldr	r3, [sp, #28]
 8011280:	2b0e      	cmp	r3, #14
 8011282:	d900      	bls.n	8011286 <_dtoa_r+0x2c6>
 8011284:	e0eb      	b.n	801145e <_dtoa_r+0x49e>
 8011286:	2c00      	cmp	r4, #0
 8011288:	d100      	bne.n	801128c <_dtoa_r+0x2cc>
 801128a:	e0e8      	b.n	801145e <_dtoa_r+0x49e>
 801128c:	9b02      	ldr	r3, [sp, #8]
 801128e:	2b00      	cmp	r3, #0
 8011290:	dd68      	ble.n	8011364 <_dtoa_r+0x3a4>
 8011292:	001a      	movs	r2, r3
 8011294:	210f      	movs	r1, #15
 8011296:	4b2d      	ldr	r3, [pc, #180]	; (801134c <_dtoa_r+0x38c>)
 8011298:	400a      	ands	r2, r1
 801129a:	00d2      	lsls	r2, r2, #3
 801129c:	189b      	adds	r3, r3, r2
 801129e:	681d      	ldr	r5, [r3, #0]
 80112a0:	685e      	ldr	r6, [r3, #4]
 80112a2:	9b02      	ldr	r3, [sp, #8]
 80112a4:	111c      	asrs	r4, r3, #4
 80112a6:	2302      	movs	r3, #2
 80112a8:	9310      	str	r3, [sp, #64]	; 0x40
 80112aa:	9b02      	ldr	r3, [sp, #8]
 80112ac:	05db      	lsls	r3, r3, #23
 80112ae:	d50b      	bpl.n	80112c8 <_dtoa_r+0x308>
 80112b0:	4b2b      	ldr	r3, [pc, #172]	; (8011360 <_dtoa_r+0x3a0>)
 80112b2:	400c      	ands	r4, r1
 80112b4:	6a1a      	ldr	r2, [r3, #32]
 80112b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112b8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80112ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80112bc:	f7ef ffb2 	bl	8001224 <__aeabi_ddiv>
 80112c0:	2303      	movs	r3, #3
 80112c2:	9008      	str	r0, [sp, #32]
 80112c4:	9109      	str	r1, [sp, #36]	; 0x24
 80112c6:	9310      	str	r3, [sp, #64]	; 0x40
 80112c8:	4b25      	ldr	r3, [pc, #148]	; (8011360 <_dtoa_r+0x3a0>)
 80112ca:	9314      	str	r3, [sp, #80]	; 0x50
 80112cc:	2c00      	cmp	r4, #0
 80112ce:	d108      	bne.n	80112e2 <_dtoa_r+0x322>
 80112d0:	9808      	ldr	r0, [sp, #32]
 80112d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80112d4:	002a      	movs	r2, r5
 80112d6:	0033      	movs	r3, r6
 80112d8:	f7ef ffa4 	bl	8001224 <__aeabi_ddiv>
 80112dc:	9008      	str	r0, [sp, #32]
 80112de:	9109      	str	r1, [sp, #36]	; 0x24
 80112e0:	e05c      	b.n	801139c <_dtoa_r+0x3dc>
 80112e2:	2301      	movs	r3, #1
 80112e4:	421c      	tst	r4, r3
 80112e6:	d00b      	beq.n	8011300 <_dtoa_r+0x340>
 80112e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80112ea:	0028      	movs	r0, r5
 80112ec:	3301      	adds	r3, #1
 80112ee:	9310      	str	r3, [sp, #64]	; 0x40
 80112f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80112f2:	0031      	movs	r1, r6
 80112f4:	681a      	ldr	r2, [r3, #0]
 80112f6:	685b      	ldr	r3, [r3, #4]
 80112f8:	f7f0 fb96 	bl	8001a28 <__aeabi_dmul>
 80112fc:	0005      	movs	r5, r0
 80112fe:	000e      	movs	r6, r1
 8011300:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011302:	1064      	asrs	r4, r4, #1
 8011304:	3308      	adds	r3, #8
 8011306:	e7e0      	b.n	80112ca <_dtoa_r+0x30a>
 8011308:	08012f64 	.word	0x08012f64
 801130c:	08013152 	.word	0x08013152
 8011310:	7ff00000 	.word	0x7ff00000
 8011314:	0000270f 	.word	0x0000270f
 8011318:	0801314c 	.word	0x0801314c
 801131c:	0801314f 	.word	0x0801314f
 8011320:	08013150 	.word	0x08013150
 8011324:	08013151 	.word	0x08013151
 8011328:	3ff00000 	.word	0x3ff00000
 801132c:	fffffc01 	.word	0xfffffc01
 8011330:	3ff80000 	.word	0x3ff80000
 8011334:	636f4361 	.word	0x636f4361
 8011338:	3fd287a7 	.word	0x3fd287a7
 801133c:	8b60c8b3 	.word	0x8b60c8b3
 8011340:	3fc68a28 	.word	0x3fc68a28
 8011344:	509f79fb 	.word	0x509f79fb
 8011348:	3fd34413 	.word	0x3fd34413
 801134c:	08013000 	.word	0x08013000
 8011350:	00000432 	.word	0x00000432
 8011354:	00000412 	.word	0x00000412
 8011358:	fe100000 	.word	0xfe100000
 801135c:	08012ed9 	.word	0x08012ed9
 8011360:	08012fd8 	.word	0x08012fd8
 8011364:	2302      	movs	r3, #2
 8011366:	9310      	str	r3, [sp, #64]	; 0x40
 8011368:	9b02      	ldr	r3, [sp, #8]
 801136a:	2b00      	cmp	r3, #0
 801136c:	d016      	beq.n	801139c <_dtoa_r+0x3dc>
 801136e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8011370:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011372:	425c      	negs	r4, r3
 8011374:	230f      	movs	r3, #15
 8011376:	4ab6      	ldr	r2, [pc, #728]	; (8011650 <_dtoa_r+0x690>)
 8011378:	4023      	ands	r3, r4
 801137a:	00db      	lsls	r3, r3, #3
 801137c:	18d3      	adds	r3, r2, r3
 801137e:	681a      	ldr	r2, [r3, #0]
 8011380:	685b      	ldr	r3, [r3, #4]
 8011382:	f7f0 fb51 	bl	8001a28 <__aeabi_dmul>
 8011386:	2601      	movs	r6, #1
 8011388:	2300      	movs	r3, #0
 801138a:	9008      	str	r0, [sp, #32]
 801138c:	9109      	str	r1, [sp, #36]	; 0x24
 801138e:	4db1      	ldr	r5, [pc, #708]	; (8011654 <_dtoa_r+0x694>)
 8011390:	1124      	asrs	r4, r4, #4
 8011392:	2c00      	cmp	r4, #0
 8011394:	d000      	beq.n	8011398 <_dtoa_r+0x3d8>
 8011396:	e094      	b.n	80114c2 <_dtoa_r+0x502>
 8011398:	2b00      	cmp	r3, #0
 801139a:	d19f      	bne.n	80112dc <_dtoa_r+0x31c>
 801139c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d100      	bne.n	80113a4 <_dtoa_r+0x3e4>
 80113a2:	e09b      	b.n	80114dc <_dtoa_r+0x51c>
 80113a4:	9c08      	ldr	r4, [sp, #32]
 80113a6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80113a8:	2200      	movs	r2, #0
 80113aa:	0020      	movs	r0, r4
 80113ac:	0029      	movs	r1, r5
 80113ae:	4baa      	ldr	r3, [pc, #680]	; (8011658 <_dtoa_r+0x698>)
 80113b0:	f7ef f858 	bl	8000464 <__aeabi_dcmplt>
 80113b4:	2800      	cmp	r0, #0
 80113b6:	d100      	bne.n	80113ba <_dtoa_r+0x3fa>
 80113b8:	e090      	b.n	80114dc <_dtoa_r+0x51c>
 80113ba:	9b07      	ldr	r3, [sp, #28]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d100      	bne.n	80113c2 <_dtoa_r+0x402>
 80113c0:	e08c      	b.n	80114dc <_dtoa_r+0x51c>
 80113c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	dd46      	ble.n	8011456 <_dtoa_r+0x496>
 80113c8:	9b02      	ldr	r3, [sp, #8]
 80113ca:	2200      	movs	r2, #0
 80113cc:	0020      	movs	r0, r4
 80113ce:	0029      	movs	r1, r5
 80113d0:	1e5e      	subs	r6, r3, #1
 80113d2:	4ba2      	ldr	r3, [pc, #648]	; (801165c <_dtoa_r+0x69c>)
 80113d4:	f7f0 fb28 	bl	8001a28 <__aeabi_dmul>
 80113d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80113da:	9008      	str	r0, [sp, #32]
 80113dc:	9109      	str	r1, [sp, #36]	; 0x24
 80113de:	3301      	adds	r3, #1
 80113e0:	9310      	str	r3, [sp, #64]	; 0x40
 80113e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80113e4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80113e6:	9c08      	ldr	r4, [sp, #32]
 80113e8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80113ea:	9314      	str	r3, [sp, #80]	; 0x50
 80113ec:	f7f1 f96e 	bl	80026cc <__aeabi_i2d>
 80113f0:	0022      	movs	r2, r4
 80113f2:	002b      	movs	r3, r5
 80113f4:	f7f0 fb18 	bl	8001a28 <__aeabi_dmul>
 80113f8:	2200      	movs	r2, #0
 80113fa:	4b99      	ldr	r3, [pc, #612]	; (8011660 <_dtoa_r+0x6a0>)
 80113fc:	f7ef fbd6 	bl	8000bac <__aeabi_dadd>
 8011400:	9010      	str	r0, [sp, #64]	; 0x40
 8011402:	9111      	str	r1, [sp, #68]	; 0x44
 8011404:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011406:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011408:	9208      	str	r2, [sp, #32]
 801140a:	9309      	str	r3, [sp, #36]	; 0x24
 801140c:	4a95      	ldr	r2, [pc, #596]	; (8011664 <_dtoa_r+0x6a4>)
 801140e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011410:	4694      	mov	ip, r2
 8011412:	4463      	add	r3, ip
 8011414:	9317      	str	r3, [sp, #92]	; 0x5c
 8011416:	9309      	str	r3, [sp, #36]	; 0x24
 8011418:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801141a:	2b00      	cmp	r3, #0
 801141c:	d161      	bne.n	80114e2 <_dtoa_r+0x522>
 801141e:	2200      	movs	r2, #0
 8011420:	0020      	movs	r0, r4
 8011422:	0029      	movs	r1, r5
 8011424:	4b90      	ldr	r3, [pc, #576]	; (8011668 <_dtoa_r+0x6a8>)
 8011426:	f7f0 fd6b 	bl	8001f00 <__aeabi_dsub>
 801142a:	9a08      	ldr	r2, [sp, #32]
 801142c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801142e:	0004      	movs	r4, r0
 8011430:	000d      	movs	r5, r1
 8011432:	f7ef f82b 	bl	800048c <__aeabi_dcmpgt>
 8011436:	2800      	cmp	r0, #0
 8011438:	d000      	beq.n	801143c <_dtoa_r+0x47c>
 801143a:	e2af      	b.n	801199c <_dtoa_r+0x9dc>
 801143c:	488b      	ldr	r0, [pc, #556]	; (801166c <_dtoa_r+0x6ac>)
 801143e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011440:	4684      	mov	ip, r0
 8011442:	4461      	add	r1, ip
 8011444:	000b      	movs	r3, r1
 8011446:	0020      	movs	r0, r4
 8011448:	0029      	movs	r1, r5
 801144a:	9a08      	ldr	r2, [sp, #32]
 801144c:	f7ef f80a 	bl	8000464 <__aeabi_dcmplt>
 8011450:	2800      	cmp	r0, #0
 8011452:	d000      	beq.n	8011456 <_dtoa_r+0x496>
 8011454:	e29f      	b.n	8011996 <_dtoa_r+0x9d6>
 8011456:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011458:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 801145a:	9308      	str	r3, [sp, #32]
 801145c:	9409      	str	r4, [sp, #36]	; 0x24
 801145e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011460:	2b00      	cmp	r3, #0
 8011462:	da00      	bge.n	8011466 <_dtoa_r+0x4a6>
 8011464:	e172      	b.n	801174c <_dtoa_r+0x78c>
 8011466:	9a02      	ldr	r2, [sp, #8]
 8011468:	2a0e      	cmp	r2, #14
 801146a:	dd00      	ble.n	801146e <_dtoa_r+0x4ae>
 801146c:	e16e      	b.n	801174c <_dtoa_r+0x78c>
 801146e:	4b78      	ldr	r3, [pc, #480]	; (8011650 <_dtoa_r+0x690>)
 8011470:	00d2      	lsls	r2, r2, #3
 8011472:	189b      	adds	r3, r3, r2
 8011474:	685c      	ldr	r4, [r3, #4]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	930a      	str	r3, [sp, #40]	; 0x28
 801147a:	940b      	str	r4, [sp, #44]	; 0x2c
 801147c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801147e:	2b00      	cmp	r3, #0
 8011480:	db00      	blt.n	8011484 <_dtoa_r+0x4c4>
 8011482:	e0f7      	b.n	8011674 <_dtoa_r+0x6b4>
 8011484:	9b07      	ldr	r3, [sp, #28]
 8011486:	2b00      	cmp	r3, #0
 8011488:	dd00      	ble.n	801148c <_dtoa_r+0x4cc>
 801148a:	e0f3      	b.n	8011674 <_dtoa_r+0x6b4>
 801148c:	d000      	beq.n	8011490 <_dtoa_r+0x4d0>
 801148e:	e282      	b.n	8011996 <_dtoa_r+0x9d6>
 8011490:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011492:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011494:	2200      	movs	r2, #0
 8011496:	4b74      	ldr	r3, [pc, #464]	; (8011668 <_dtoa_r+0x6a8>)
 8011498:	f7f0 fac6 	bl	8001a28 <__aeabi_dmul>
 801149c:	9a08      	ldr	r2, [sp, #32]
 801149e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80114a0:	f7ee fffe 	bl	80004a0 <__aeabi_dcmpge>
 80114a4:	9e07      	ldr	r6, [sp, #28]
 80114a6:	0035      	movs	r5, r6
 80114a8:	2800      	cmp	r0, #0
 80114aa:	d000      	beq.n	80114ae <_dtoa_r+0x4ee>
 80114ac:	e259      	b.n	8011962 <_dtoa_r+0x9a2>
 80114ae:	9b06      	ldr	r3, [sp, #24]
 80114b0:	9a06      	ldr	r2, [sp, #24]
 80114b2:	3301      	adds	r3, #1
 80114b4:	9308      	str	r3, [sp, #32]
 80114b6:	2331      	movs	r3, #49	; 0x31
 80114b8:	7013      	strb	r3, [r2, #0]
 80114ba:	9b02      	ldr	r3, [sp, #8]
 80114bc:	3301      	adds	r3, #1
 80114be:	9302      	str	r3, [sp, #8]
 80114c0:	e254      	b.n	801196c <_dtoa_r+0x9ac>
 80114c2:	4234      	tst	r4, r6
 80114c4:	d007      	beq.n	80114d6 <_dtoa_r+0x516>
 80114c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80114c8:	3301      	adds	r3, #1
 80114ca:	9310      	str	r3, [sp, #64]	; 0x40
 80114cc:	682a      	ldr	r2, [r5, #0]
 80114ce:	686b      	ldr	r3, [r5, #4]
 80114d0:	f7f0 faaa 	bl	8001a28 <__aeabi_dmul>
 80114d4:	0033      	movs	r3, r6
 80114d6:	1064      	asrs	r4, r4, #1
 80114d8:	3508      	adds	r5, #8
 80114da:	e75a      	b.n	8011392 <_dtoa_r+0x3d2>
 80114dc:	9e02      	ldr	r6, [sp, #8]
 80114de:	9b07      	ldr	r3, [sp, #28]
 80114e0:	e780      	b.n	80113e4 <_dtoa_r+0x424>
 80114e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80114e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80114e6:	1e5a      	subs	r2, r3, #1
 80114e8:	4b59      	ldr	r3, [pc, #356]	; (8011650 <_dtoa_r+0x690>)
 80114ea:	00d2      	lsls	r2, r2, #3
 80114ec:	189b      	adds	r3, r3, r2
 80114ee:	681a      	ldr	r2, [r3, #0]
 80114f0:	685b      	ldr	r3, [r3, #4]
 80114f2:	2900      	cmp	r1, #0
 80114f4:	d051      	beq.n	801159a <_dtoa_r+0x5da>
 80114f6:	2000      	movs	r0, #0
 80114f8:	495d      	ldr	r1, [pc, #372]	; (8011670 <_dtoa_r+0x6b0>)
 80114fa:	f7ef fe93 	bl	8001224 <__aeabi_ddiv>
 80114fe:	9a08      	ldr	r2, [sp, #32]
 8011500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011502:	f7f0 fcfd 	bl	8001f00 <__aeabi_dsub>
 8011506:	9a06      	ldr	r2, [sp, #24]
 8011508:	9b06      	ldr	r3, [sp, #24]
 801150a:	4694      	mov	ip, r2
 801150c:	9317      	str	r3, [sp, #92]	; 0x5c
 801150e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011510:	9010      	str	r0, [sp, #64]	; 0x40
 8011512:	9111      	str	r1, [sp, #68]	; 0x44
 8011514:	4463      	add	r3, ip
 8011516:	9319      	str	r3, [sp, #100]	; 0x64
 8011518:	0029      	movs	r1, r5
 801151a:	0020      	movs	r0, r4
 801151c:	f7f1 f8a0 	bl	8002660 <__aeabi_d2iz>
 8011520:	9014      	str	r0, [sp, #80]	; 0x50
 8011522:	f7f1 f8d3 	bl	80026cc <__aeabi_i2d>
 8011526:	0002      	movs	r2, r0
 8011528:	000b      	movs	r3, r1
 801152a:	0020      	movs	r0, r4
 801152c:	0029      	movs	r1, r5
 801152e:	f7f0 fce7 	bl	8001f00 <__aeabi_dsub>
 8011532:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8011534:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8011536:	3301      	adds	r3, #1
 8011538:	9308      	str	r3, [sp, #32]
 801153a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801153c:	0004      	movs	r4, r0
 801153e:	3330      	adds	r3, #48	; 0x30
 8011540:	7013      	strb	r3, [r2, #0]
 8011542:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011544:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011546:	000d      	movs	r5, r1
 8011548:	f7ee ff8c 	bl	8000464 <__aeabi_dcmplt>
 801154c:	2800      	cmp	r0, #0
 801154e:	d175      	bne.n	801163c <_dtoa_r+0x67c>
 8011550:	0022      	movs	r2, r4
 8011552:	002b      	movs	r3, r5
 8011554:	2000      	movs	r0, #0
 8011556:	4940      	ldr	r1, [pc, #256]	; (8011658 <_dtoa_r+0x698>)
 8011558:	f7f0 fcd2 	bl	8001f00 <__aeabi_dsub>
 801155c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801155e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011560:	f7ee ff80 	bl	8000464 <__aeabi_dcmplt>
 8011564:	2800      	cmp	r0, #0
 8011566:	d000      	beq.n	801156a <_dtoa_r+0x5aa>
 8011568:	e0d2      	b.n	8011710 <_dtoa_r+0x750>
 801156a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801156c:	9a08      	ldr	r2, [sp, #32]
 801156e:	4293      	cmp	r3, r2
 8011570:	d100      	bne.n	8011574 <_dtoa_r+0x5b4>
 8011572:	e770      	b.n	8011456 <_dtoa_r+0x496>
 8011574:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011576:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011578:	2200      	movs	r2, #0
 801157a:	4b38      	ldr	r3, [pc, #224]	; (801165c <_dtoa_r+0x69c>)
 801157c:	f7f0 fa54 	bl	8001a28 <__aeabi_dmul>
 8011580:	4b36      	ldr	r3, [pc, #216]	; (801165c <_dtoa_r+0x69c>)
 8011582:	9010      	str	r0, [sp, #64]	; 0x40
 8011584:	9111      	str	r1, [sp, #68]	; 0x44
 8011586:	2200      	movs	r2, #0
 8011588:	0020      	movs	r0, r4
 801158a:	0029      	movs	r1, r5
 801158c:	f7f0 fa4c 	bl	8001a28 <__aeabi_dmul>
 8011590:	9b08      	ldr	r3, [sp, #32]
 8011592:	0004      	movs	r4, r0
 8011594:	000d      	movs	r5, r1
 8011596:	9317      	str	r3, [sp, #92]	; 0x5c
 8011598:	e7be      	b.n	8011518 <_dtoa_r+0x558>
 801159a:	9808      	ldr	r0, [sp, #32]
 801159c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801159e:	f7f0 fa43 	bl	8001a28 <__aeabi_dmul>
 80115a2:	9a06      	ldr	r2, [sp, #24]
 80115a4:	9b06      	ldr	r3, [sp, #24]
 80115a6:	4694      	mov	ip, r2
 80115a8:	9308      	str	r3, [sp, #32]
 80115aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80115ac:	9010      	str	r0, [sp, #64]	; 0x40
 80115ae:	9111      	str	r1, [sp, #68]	; 0x44
 80115b0:	4463      	add	r3, ip
 80115b2:	9319      	str	r3, [sp, #100]	; 0x64
 80115b4:	0029      	movs	r1, r5
 80115b6:	0020      	movs	r0, r4
 80115b8:	f7f1 f852 	bl	8002660 <__aeabi_d2iz>
 80115bc:	9017      	str	r0, [sp, #92]	; 0x5c
 80115be:	f7f1 f885 	bl	80026cc <__aeabi_i2d>
 80115c2:	0002      	movs	r2, r0
 80115c4:	000b      	movs	r3, r1
 80115c6:	0020      	movs	r0, r4
 80115c8:	0029      	movs	r1, r5
 80115ca:	f7f0 fc99 	bl	8001f00 <__aeabi_dsub>
 80115ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80115d0:	9a08      	ldr	r2, [sp, #32]
 80115d2:	3330      	adds	r3, #48	; 0x30
 80115d4:	7013      	strb	r3, [r2, #0]
 80115d6:	0013      	movs	r3, r2
 80115d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80115da:	3301      	adds	r3, #1
 80115dc:	0004      	movs	r4, r0
 80115de:	000d      	movs	r5, r1
 80115e0:	9308      	str	r3, [sp, #32]
 80115e2:	4293      	cmp	r3, r2
 80115e4:	d12c      	bne.n	8011640 <_dtoa_r+0x680>
 80115e6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80115e8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80115ea:	9a06      	ldr	r2, [sp, #24]
 80115ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80115ee:	4694      	mov	ip, r2
 80115f0:	4463      	add	r3, ip
 80115f2:	2200      	movs	r2, #0
 80115f4:	9308      	str	r3, [sp, #32]
 80115f6:	4b1e      	ldr	r3, [pc, #120]	; (8011670 <_dtoa_r+0x6b0>)
 80115f8:	f7ef fad8 	bl	8000bac <__aeabi_dadd>
 80115fc:	0002      	movs	r2, r0
 80115fe:	000b      	movs	r3, r1
 8011600:	0020      	movs	r0, r4
 8011602:	0029      	movs	r1, r5
 8011604:	f7ee ff42 	bl	800048c <__aeabi_dcmpgt>
 8011608:	2800      	cmp	r0, #0
 801160a:	d000      	beq.n	801160e <_dtoa_r+0x64e>
 801160c:	e080      	b.n	8011710 <_dtoa_r+0x750>
 801160e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011610:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011612:	2000      	movs	r0, #0
 8011614:	4916      	ldr	r1, [pc, #88]	; (8011670 <_dtoa_r+0x6b0>)
 8011616:	f7f0 fc73 	bl	8001f00 <__aeabi_dsub>
 801161a:	0002      	movs	r2, r0
 801161c:	000b      	movs	r3, r1
 801161e:	0020      	movs	r0, r4
 8011620:	0029      	movs	r1, r5
 8011622:	f7ee ff1f 	bl	8000464 <__aeabi_dcmplt>
 8011626:	2800      	cmp	r0, #0
 8011628:	d100      	bne.n	801162c <_dtoa_r+0x66c>
 801162a:	e714      	b.n	8011456 <_dtoa_r+0x496>
 801162c:	9b08      	ldr	r3, [sp, #32]
 801162e:	001a      	movs	r2, r3
 8011630:	3a01      	subs	r2, #1
 8011632:	9208      	str	r2, [sp, #32]
 8011634:	7812      	ldrb	r2, [r2, #0]
 8011636:	2a30      	cmp	r2, #48	; 0x30
 8011638:	d0f8      	beq.n	801162c <_dtoa_r+0x66c>
 801163a:	9308      	str	r3, [sp, #32]
 801163c:	9602      	str	r6, [sp, #8]
 801163e:	e055      	b.n	80116ec <_dtoa_r+0x72c>
 8011640:	2200      	movs	r2, #0
 8011642:	4b06      	ldr	r3, [pc, #24]	; (801165c <_dtoa_r+0x69c>)
 8011644:	f7f0 f9f0 	bl	8001a28 <__aeabi_dmul>
 8011648:	0004      	movs	r4, r0
 801164a:	000d      	movs	r5, r1
 801164c:	e7b2      	b.n	80115b4 <_dtoa_r+0x5f4>
 801164e:	46c0      	nop			; (mov r8, r8)
 8011650:	08013000 	.word	0x08013000
 8011654:	08012fd8 	.word	0x08012fd8
 8011658:	3ff00000 	.word	0x3ff00000
 801165c:	40240000 	.word	0x40240000
 8011660:	401c0000 	.word	0x401c0000
 8011664:	fcc00000 	.word	0xfcc00000
 8011668:	40140000 	.word	0x40140000
 801166c:	7cc00000 	.word	0x7cc00000
 8011670:	3fe00000 	.word	0x3fe00000
 8011674:	9b07      	ldr	r3, [sp, #28]
 8011676:	9e06      	ldr	r6, [sp, #24]
 8011678:	3b01      	subs	r3, #1
 801167a:	199b      	adds	r3, r3, r6
 801167c:	930c      	str	r3, [sp, #48]	; 0x30
 801167e:	9c08      	ldr	r4, [sp, #32]
 8011680:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8011682:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011684:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011686:	0020      	movs	r0, r4
 8011688:	0029      	movs	r1, r5
 801168a:	f7ef fdcb 	bl	8001224 <__aeabi_ddiv>
 801168e:	f7f0 ffe7 	bl	8002660 <__aeabi_d2iz>
 8011692:	9007      	str	r0, [sp, #28]
 8011694:	f7f1 f81a 	bl	80026cc <__aeabi_i2d>
 8011698:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801169a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801169c:	f7f0 f9c4 	bl	8001a28 <__aeabi_dmul>
 80116a0:	0002      	movs	r2, r0
 80116a2:	000b      	movs	r3, r1
 80116a4:	0020      	movs	r0, r4
 80116a6:	0029      	movs	r1, r5
 80116a8:	f7f0 fc2a 	bl	8001f00 <__aeabi_dsub>
 80116ac:	0033      	movs	r3, r6
 80116ae:	9a07      	ldr	r2, [sp, #28]
 80116b0:	3601      	adds	r6, #1
 80116b2:	3230      	adds	r2, #48	; 0x30
 80116b4:	701a      	strb	r2, [r3, #0]
 80116b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80116b8:	9608      	str	r6, [sp, #32]
 80116ba:	429a      	cmp	r2, r3
 80116bc:	d139      	bne.n	8011732 <_dtoa_r+0x772>
 80116be:	0002      	movs	r2, r0
 80116c0:	000b      	movs	r3, r1
 80116c2:	f7ef fa73 	bl	8000bac <__aeabi_dadd>
 80116c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80116c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80116ca:	0004      	movs	r4, r0
 80116cc:	000d      	movs	r5, r1
 80116ce:	f7ee fedd 	bl	800048c <__aeabi_dcmpgt>
 80116d2:	2800      	cmp	r0, #0
 80116d4:	d11b      	bne.n	801170e <_dtoa_r+0x74e>
 80116d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80116d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80116da:	0020      	movs	r0, r4
 80116dc:	0029      	movs	r1, r5
 80116de:	f7ee febb 	bl	8000458 <__aeabi_dcmpeq>
 80116e2:	2800      	cmp	r0, #0
 80116e4:	d002      	beq.n	80116ec <_dtoa_r+0x72c>
 80116e6:	9b07      	ldr	r3, [sp, #28]
 80116e8:	07db      	lsls	r3, r3, #31
 80116ea:	d410      	bmi.n	801170e <_dtoa_r+0x74e>
 80116ec:	0038      	movs	r0, r7
 80116ee:	9905      	ldr	r1, [sp, #20]
 80116f0:	f7fe fb00 	bl	800fcf4 <_Bfree>
 80116f4:	2300      	movs	r3, #0
 80116f6:	9a08      	ldr	r2, [sp, #32]
 80116f8:	9802      	ldr	r0, [sp, #8]
 80116fa:	7013      	strb	r3, [r2, #0]
 80116fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80116fe:	3001      	adds	r0, #1
 8011700:	6018      	str	r0, [r3, #0]
 8011702:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011704:	2b00      	cmp	r3, #0
 8011706:	d100      	bne.n	801170a <_dtoa_r+0x74a>
 8011708:	e4a6      	b.n	8011058 <_dtoa_r+0x98>
 801170a:	601a      	str	r2, [r3, #0]
 801170c:	e4a4      	b.n	8011058 <_dtoa_r+0x98>
 801170e:	9e02      	ldr	r6, [sp, #8]
 8011710:	9b08      	ldr	r3, [sp, #32]
 8011712:	9308      	str	r3, [sp, #32]
 8011714:	3b01      	subs	r3, #1
 8011716:	781a      	ldrb	r2, [r3, #0]
 8011718:	2a39      	cmp	r2, #57	; 0x39
 801171a:	d106      	bne.n	801172a <_dtoa_r+0x76a>
 801171c:	9a06      	ldr	r2, [sp, #24]
 801171e:	429a      	cmp	r2, r3
 8011720:	d1f7      	bne.n	8011712 <_dtoa_r+0x752>
 8011722:	2230      	movs	r2, #48	; 0x30
 8011724:	9906      	ldr	r1, [sp, #24]
 8011726:	3601      	adds	r6, #1
 8011728:	700a      	strb	r2, [r1, #0]
 801172a:	781a      	ldrb	r2, [r3, #0]
 801172c:	3201      	adds	r2, #1
 801172e:	701a      	strb	r2, [r3, #0]
 8011730:	e784      	b.n	801163c <_dtoa_r+0x67c>
 8011732:	2200      	movs	r2, #0
 8011734:	4baa      	ldr	r3, [pc, #680]	; (80119e0 <_dtoa_r+0xa20>)
 8011736:	f7f0 f977 	bl	8001a28 <__aeabi_dmul>
 801173a:	2200      	movs	r2, #0
 801173c:	2300      	movs	r3, #0
 801173e:	0004      	movs	r4, r0
 8011740:	000d      	movs	r5, r1
 8011742:	f7ee fe89 	bl	8000458 <__aeabi_dcmpeq>
 8011746:	2800      	cmp	r0, #0
 8011748:	d09b      	beq.n	8011682 <_dtoa_r+0x6c2>
 801174a:	e7cf      	b.n	80116ec <_dtoa_r+0x72c>
 801174c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801174e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8011750:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8011752:	2d00      	cmp	r5, #0
 8011754:	d012      	beq.n	801177c <_dtoa_r+0x7bc>
 8011756:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011758:	2a01      	cmp	r2, #1
 801175a:	dc66      	bgt.n	801182a <_dtoa_r+0x86a>
 801175c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801175e:	2a00      	cmp	r2, #0
 8011760:	d05d      	beq.n	801181e <_dtoa_r+0x85e>
 8011762:	4aa0      	ldr	r2, [pc, #640]	; (80119e4 <_dtoa_r+0xa24>)
 8011764:	189b      	adds	r3, r3, r2
 8011766:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011768:	2101      	movs	r1, #1
 801176a:	18d2      	adds	r2, r2, r3
 801176c:	920a      	str	r2, [sp, #40]	; 0x28
 801176e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011770:	0038      	movs	r0, r7
 8011772:	18d3      	adds	r3, r2, r3
 8011774:	930d      	str	r3, [sp, #52]	; 0x34
 8011776:	f7fe fbb9 	bl	800feec <__i2b>
 801177a:	0005      	movs	r5, r0
 801177c:	2c00      	cmp	r4, #0
 801177e:	dd0e      	ble.n	801179e <_dtoa_r+0x7de>
 8011780:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011782:	2b00      	cmp	r3, #0
 8011784:	dd0b      	ble.n	801179e <_dtoa_r+0x7de>
 8011786:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011788:	0023      	movs	r3, r4
 801178a:	4294      	cmp	r4, r2
 801178c:	dd00      	ble.n	8011790 <_dtoa_r+0x7d0>
 801178e:	0013      	movs	r3, r2
 8011790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011792:	1ae4      	subs	r4, r4, r3
 8011794:	1ad2      	subs	r2, r2, r3
 8011796:	920a      	str	r2, [sp, #40]	; 0x28
 8011798:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801179a:	1ad3      	subs	r3, r2, r3
 801179c:	930d      	str	r3, [sp, #52]	; 0x34
 801179e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d01f      	beq.n	80117e4 <_dtoa_r+0x824>
 80117a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	d054      	beq.n	8011854 <_dtoa_r+0x894>
 80117aa:	2e00      	cmp	r6, #0
 80117ac:	dd11      	ble.n	80117d2 <_dtoa_r+0x812>
 80117ae:	0029      	movs	r1, r5
 80117b0:	0032      	movs	r2, r6
 80117b2:	0038      	movs	r0, r7
 80117b4:	f7fe fc60 	bl	8010078 <__pow5mult>
 80117b8:	9a05      	ldr	r2, [sp, #20]
 80117ba:	0001      	movs	r1, r0
 80117bc:	0005      	movs	r5, r0
 80117be:	0038      	movs	r0, r7
 80117c0:	f7fe fbaa 	bl	800ff18 <__multiply>
 80117c4:	9905      	ldr	r1, [sp, #20]
 80117c6:	9014      	str	r0, [sp, #80]	; 0x50
 80117c8:	0038      	movs	r0, r7
 80117ca:	f7fe fa93 	bl	800fcf4 <_Bfree>
 80117ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80117d0:	9305      	str	r3, [sp, #20]
 80117d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80117d4:	1b9a      	subs	r2, r3, r6
 80117d6:	42b3      	cmp	r3, r6
 80117d8:	d004      	beq.n	80117e4 <_dtoa_r+0x824>
 80117da:	0038      	movs	r0, r7
 80117dc:	9905      	ldr	r1, [sp, #20]
 80117de:	f7fe fc4b 	bl	8010078 <__pow5mult>
 80117e2:	9005      	str	r0, [sp, #20]
 80117e4:	2101      	movs	r1, #1
 80117e6:	0038      	movs	r0, r7
 80117e8:	f7fe fb80 	bl	800feec <__i2b>
 80117ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80117ee:	0006      	movs	r6, r0
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	dd31      	ble.n	8011858 <_dtoa_r+0x898>
 80117f4:	001a      	movs	r2, r3
 80117f6:	0001      	movs	r1, r0
 80117f8:	0038      	movs	r0, r7
 80117fa:	f7fe fc3d 	bl	8010078 <__pow5mult>
 80117fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011800:	0006      	movs	r6, r0
 8011802:	2b01      	cmp	r3, #1
 8011804:	dd2d      	ble.n	8011862 <_dtoa_r+0x8a2>
 8011806:	2300      	movs	r3, #0
 8011808:	930e      	str	r3, [sp, #56]	; 0x38
 801180a:	6933      	ldr	r3, [r6, #16]
 801180c:	3303      	adds	r3, #3
 801180e:	009b      	lsls	r3, r3, #2
 8011810:	18f3      	adds	r3, r6, r3
 8011812:	6858      	ldr	r0, [r3, #4]
 8011814:	f7fe fb22 	bl	800fe5c <__hi0bits>
 8011818:	2320      	movs	r3, #32
 801181a:	1a18      	subs	r0, r3, r0
 801181c:	e039      	b.n	8011892 <_dtoa_r+0x8d2>
 801181e:	2336      	movs	r3, #54	; 0x36
 8011820:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8011822:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8011824:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8011826:	1a9b      	subs	r3, r3, r2
 8011828:	e79d      	b.n	8011766 <_dtoa_r+0x7a6>
 801182a:	9b07      	ldr	r3, [sp, #28]
 801182c:	1e5e      	subs	r6, r3, #1
 801182e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011830:	42b3      	cmp	r3, r6
 8011832:	db07      	blt.n	8011844 <_dtoa_r+0x884>
 8011834:	1b9e      	subs	r6, r3, r6
 8011836:	9b07      	ldr	r3, [sp, #28]
 8011838:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801183a:	2b00      	cmp	r3, #0
 801183c:	da93      	bge.n	8011766 <_dtoa_r+0x7a6>
 801183e:	1ae4      	subs	r4, r4, r3
 8011840:	2300      	movs	r3, #0
 8011842:	e790      	b.n	8011766 <_dtoa_r+0x7a6>
 8011844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011846:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011848:	1af3      	subs	r3, r6, r3
 801184a:	18d3      	adds	r3, r2, r3
 801184c:	960e      	str	r6, [sp, #56]	; 0x38
 801184e:	9315      	str	r3, [sp, #84]	; 0x54
 8011850:	2600      	movs	r6, #0
 8011852:	e7f0      	b.n	8011836 <_dtoa_r+0x876>
 8011854:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011856:	e7c0      	b.n	80117da <_dtoa_r+0x81a>
 8011858:	2300      	movs	r3, #0
 801185a:	930e      	str	r3, [sp, #56]	; 0x38
 801185c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801185e:	2b01      	cmp	r3, #1
 8011860:	dc13      	bgt.n	801188a <_dtoa_r+0x8ca>
 8011862:	2300      	movs	r3, #0
 8011864:	930e      	str	r3, [sp, #56]	; 0x38
 8011866:	9b08      	ldr	r3, [sp, #32]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d10e      	bne.n	801188a <_dtoa_r+0x8ca>
 801186c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801186e:	031b      	lsls	r3, r3, #12
 8011870:	d10b      	bne.n	801188a <_dtoa_r+0x8ca>
 8011872:	4b5d      	ldr	r3, [pc, #372]	; (80119e8 <_dtoa_r+0xa28>)
 8011874:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011876:	4213      	tst	r3, r2
 8011878:	d007      	beq.n	801188a <_dtoa_r+0x8ca>
 801187a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801187c:	3301      	adds	r3, #1
 801187e:	930a      	str	r3, [sp, #40]	; 0x28
 8011880:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011882:	3301      	adds	r3, #1
 8011884:	930d      	str	r3, [sp, #52]	; 0x34
 8011886:	2301      	movs	r3, #1
 8011888:	930e      	str	r3, [sp, #56]	; 0x38
 801188a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801188c:	2001      	movs	r0, #1
 801188e:	2b00      	cmp	r3, #0
 8011890:	d1bb      	bne.n	801180a <_dtoa_r+0x84a>
 8011892:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011894:	221f      	movs	r2, #31
 8011896:	1818      	adds	r0, r3, r0
 8011898:	0003      	movs	r3, r0
 801189a:	4013      	ands	r3, r2
 801189c:	4210      	tst	r0, r2
 801189e:	d046      	beq.n	801192e <_dtoa_r+0x96e>
 80118a0:	3201      	adds	r2, #1
 80118a2:	1ad2      	subs	r2, r2, r3
 80118a4:	2a04      	cmp	r2, #4
 80118a6:	dd3f      	ble.n	8011928 <_dtoa_r+0x968>
 80118a8:	221c      	movs	r2, #28
 80118aa:	1ad3      	subs	r3, r2, r3
 80118ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80118ae:	18e4      	adds	r4, r4, r3
 80118b0:	18d2      	adds	r2, r2, r3
 80118b2:	920a      	str	r2, [sp, #40]	; 0x28
 80118b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80118b6:	18d3      	adds	r3, r2, r3
 80118b8:	930d      	str	r3, [sp, #52]	; 0x34
 80118ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118bc:	2b00      	cmp	r3, #0
 80118be:	dd05      	ble.n	80118cc <_dtoa_r+0x90c>
 80118c0:	001a      	movs	r2, r3
 80118c2:	0038      	movs	r0, r7
 80118c4:	9905      	ldr	r1, [sp, #20]
 80118c6:	f7fe fc33 	bl	8010130 <__lshift>
 80118ca:	9005      	str	r0, [sp, #20]
 80118cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	dd05      	ble.n	80118de <_dtoa_r+0x91e>
 80118d2:	0031      	movs	r1, r6
 80118d4:	001a      	movs	r2, r3
 80118d6:	0038      	movs	r0, r7
 80118d8:	f7fe fc2a 	bl	8010130 <__lshift>
 80118dc:	0006      	movs	r6, r0
 80118de:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d026      	beq.n	8011932 <_dtoa_r+0x972>
 80118e4:	0031      	movs	r1, r6
 80118e6:	9805      	ldr	r0, [sp, #20]
 80118e8:	f7fe fc90 	bl	801020c <__mcmp>
 80118ec:	2800      	cmp	r0, #0
 80118ee:	da20      	bge.n	8011932 <_dtoa_r+0x972>
 80118f0:	9b02      	ldr	r3, [sp, #8]
 80118f2:	220a      	movs	r2, #10
 80118f4:	3b01      	subs	r3, #1
 80118f6:	9302      	str	r3, [sp, #8]
 80118f8:	0038      	movs	r0, r7
 80118fa:	2300      	movs	r3, #0
 80118fc:	9905      	ldr	r1, [sp, #20]
 80118fe:	f7fe fa1d 	bl	800fd3c <__multadd>
 8011902:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011904:	9005      	str	r0, [sp, #20]
 8011906:	2b00      	cmp	r3, #0
 8011908:	d100      	bne.n	801190c <_dtoa_r+0x94c>
 801190a:	e166      	b.n	8011bda <_dtoa_r+0xc1a>
 801190c:	2300      	movs	r3, #0
 801190e:	0029      	movs	r1, r5
 8011910:	220a      	movs	r2, #10
 8011912:	0038      	movs	r0, r7
 8011914:	f7fe fa12 	bl	800fd3c <__multadd>
 8011918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801191a:	0005      	movs	r5, r0
 801191c:	2b00      	cmp	r3, #0
 801191e:	dc47      	bgt.n	80119b0 <_dtoa_r+0x9f0>
 8011920:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011922:	2b02      	cmp	r3, #2
 8011924:	dc0d      	bgt.n	8011942 <_dtoa_r+0x982>
 8011926:	e043      	b.n	80119b0 <_dtoa_r+0x9f0>
 8011928:	2a04      	cmp	r2, #4
 801192a:	d0c6      	beq.n	80118ba <_dtoa_r+0x8fa>
 801192c:	0013      	movs	r3, r2
 801192e:	331c      	adds	r3, #28
 8011930:	e7bc      	b.n	80118ac <_dtoa_r+0x8ec>
 8011932:	9b07      	ldr	r3, [sp, #28]
 8011934:	2b00      	cmp	r3, #0
 8011936:	dc35      	bgt.n	80119a4 <_dtoa_r+0x9e4>
 8011938:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801193a:	2b02      	cmp	r3, #2
 801193c:	dd32      	ble.n	80119a4 <_dtoa_r+0x9e4>
 801193e:	9b07      	ldr	r3, [sp, #28]
 8011940:	930c      	str	r3, [sp, #48]	; 0x30
 8011942:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011944:	2b00      	cmp	r3, #0
 8011946:	d10c      	bne.n	8011962 <_dtoa_r+0x9a2>
 8011948:	0031      	movs	r1, r6
 801194a:	2205      	movs	r2, #5
 801194c:	0038      	movs	r0, r7
 801194e:	f7fe f9f5 	bl	800fd3c <__multadd>
 8011952:	0006      	movs	r6, r0
 8011954:	0001      	movs	r1, r0
 8011956:	9805      	ldr	r0, [sp, #20]
 8011958:	f7fe fc58 	bl	801020c <__mcmp>
 801195c:	2800      	cmp	r0, #0
 801195e:	dd00      	ble.n	8011962 <_dtoa_r+0x9a2>
 8011960:	e5a5      	b.n	80114ae <_dtoa_r+0x4ee>
 8011962:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011964:	43db      	mvns	r3, r3
 8011966:	9302      	str	r3, [sp, #8]
 8011968:	9b06      	ldr	r3, [sp, #24]
 801196a:	9308      	str	r3, [sp, #32]
 801196c:	2400      	movs	r4, #0
 801196e:	0031      	movs	r1, r6
 8011970:	0038      	movs	r0, r7
 8011972:	f7fe f9bf 	bl	800fcf4 <_Bfree>
 8011976:	2d00      	cmp	r5, #0
 8011978:	d100      	bne.n	801197c <_dtoa_r+0x9bc>
 801197a:	e6b7      	b.n	80116ec <_dtoa_r+0x72c>
 801197c:	2c00      	cmp	r4, #0
 801197e:	d005      	beq.n	801198c <_dtoa_r+0x9cc>
 8011980:	42ac      	cmp	r4, r5
 8011982:	d003      	beq.n	801198c <_dtoa_r+0x9cc>
 8011984:	0021      	movs	r1, r4
 8011986:	0038      	movs	r0, r7
 8011988:	f7fe f9b4 	bl	800fcf4 <_Bfree>
 801198c:	0029      	movs	r1, r5
 801198e:	0038      	movs	r0, r7
 8011990:	f7fe f9b0 	bl	800fcf4 <_Bfree>
 8011994:	e6aa      	b.n	80116ec <_dtoa_r+0x72c>
 8011996:	2600      	movs	r6, #0
 8011998:	0035      	movs	r5, r6
 801199a:	e7e2      	b.n	8011962 <_dtoa_r+0x9a2>
 801199c:	9602      	str	r6, [sp, #8]
 801199e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80119a0:	0035      	movs	r5, r6
 80119a2:	e584      	b.n	80114ae <_dtoa_r+0x4ee>
 80119a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d100      	bne.n	80119ac <_dtoa_r+0x9ec>
 80119aa:	e0ce      	b.n	8011b4a <_dtoa_r+0xb8a>
 80119ac:	9b07      	ldr	r3, [sp, #28]
 80119ae:	930c      	str	r3, [sp, #48]	; 0x30
 80119b0:	2c00      	cmp	r4, #0
 80119b2:	dd05      	ble.n	80119c0 <_dtoa_r+0xa00>
 80119b4:	0029      	movs	r1, r5
 80119b6:	0022      	movs	r2, r4
 80119b8:	0038      	movs	r0, r7
 80119ba:	f7fe fbb9 	bl	8010130 <__lshift>
 80119be:	0005      	movs	r5, r0
 80119c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80119c2:	0028      	movs	r0, r5
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d022      	beq.n	8011a0e <_dtoa_r+0xa4e>
 80119c8:	0038      	movs	r0, r7
 80119ca:	6869      	ldr	r1, [r5, #4]
 80119cc:	f7fe f94e 	bl	800fc6c <_Balloc>
 80119d0:	1e04      	subs	r4, r0, #0
 80119d2:	d10f      	bne.n	80119f4 <_dtoa_r+0xa34>
 80119d4:	0002      	movs	r2, r0
 80119d6:	4b05      	ldr	r3, [pc, #20]	; (80119ec <_dtoa_r+0xa2c>)
 80119d8:	4905      	ldr	r1, [pc, #20]	; (80119f0 <_dtoa_r+0xa30>)
 80119da:	f7ff fb06 	bl	8010fea <_dtoa_r+0x2a>
 80119de:	46c0      	nop			; (mov r8, r8)
 80119e0:	40240000 	.word	0x40240000
 80119e4:	00000433 	.word	0x00000433
 80119e8:	7ff00000 	.word	0x7ff00000
 80119ec:	08012ed9 	.word	0x08012ed9
 80119f0:	000002ea 	.word	0x000002ea
 80119f4:	0029      	movs	r1, r5
 80119f6:	692b      	ldr	r3, [r5, #16]
 80119f8:	310c      	adds	r1, #12
 80119fa:	1c9a      	adds	r2, r3, #2
 80119fc:	0092      	lsls	r2, r2, #2
 80119fe:	300c      	adds	r0, #12
 8011a00:	f7fc fcc8 	bl	800e394 <memcpy>
 8011a04:	2201      	movs	r2, #1
 8011a06:	0021      	movs	r1, r4
 8011a08:	0038      	movs	r0, r7
 8011a0a:	f7fe fb91 	bl	8010130 <__lshift>
 8011a0e:	9b06      	ldr	r3, [sp, #24]
 8011a10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011a12:	930a      	str	r3, [sp, #40]	; 0x28
 8011a14:	3b01      	subs	r3, #1
 8011a16:	189b      	adds	r3, r3, r2
 8011a18:	2201      	movs	r2, #1
 8011a1a:	002c      	movs	r4, r5
 8011a1c:	0005      	movs	r5, r0
 8011a1e:	9314      	str	r3, [sp, #80]	; 0x50
 8011a20:	9b08      	ldr	r3, [sp, #32]
 8011a22:	4013      	ands	r3, r2
 8011a24:	930f      	str	r3, [sp, #60]	; 0x3c
 8011a26:	0031      	movs	r1, r6
 8011a28:	9805      	ldr	r0, [sp, #20]
 8011a2a:	f7ff fa3d 	bl	8010ea8 <quorem>
 8011a2e:	0003      	movs	r3, r0
 8011a30:	0021      	movs	r1, r4
 8011a32:	3330      	adds	r3, #48	; 0x30
 8011a34:	900d      	str	r0, [sp, #52]	; 0x34
 8011a36:	9805      	ldr	r0, [sp, #20]
 8011a38:	9307      	str	r3, [sp, #28]
 8011a3a:	f7fe fbe7 	bl	801020c <__mcmp>
 8011a3e:	002a      	movs	r2, r5
 8011a40:	900e      	str	r0, [sp, #56]	; 0x38
 8011a42:	0031      	movs	r1, r6
 8011a44:	0038      	movs	r0, r7
 8011a46:	f7fe fbfd 	bl	8010244 <__mdiff>
 8011a4a:	68c3      	ldr	r3, [r0, #12]
 8011a4c:	9008      	str	r0, [sp, #32]
 8011a4e:	9310      	str	r3, [sp, #64]	; 0x40
 8011a50:	2301      	movs	r3, #1
 8011a52:	930c      	str	r3, [sp, #48]	; 0x30
 8011a54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d104      	bne.n	8011a64 <_dtoa_r+0xaa4>
 8011a5a:	0001      	movs	r1, r0
 8011a5c:	9805      	ldr	r0, [sp, #20]
 8011a5e:	f7fe fbd5 	bl	801020c <__mcmp>
 8011a62:	900c      	str	r0, [sp, #48]	; 0x30
 8011a64:	0038      	movs	r0, r7
 8011a66:	9908      	ldr	r1, [sp, #32]
 8011a68:	f7fe f944 	bl	800fcf4 <_Bfree>
 8011a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011a70:	3301      	adds	r3, #1
 8011a72:	9308      	str	r3, [sp, #32]
 8011a74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a76:	4313      	orrs	r3, r2
 8011a78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011a7a:	4313      	orrs	r3, r2
 8011a7c:	d10c      	bne.n	8011a98 <_dtoa_r+0xad8>
 8011a7e:	9b07      	ldr	r3, [sp, #28]
 8011a80:	2b39      	cmp	r3, #57	; 0x39
 8011a82:	d026      	beq.n	8011ad2 <_dtoa_r+0xb12>
 8011a84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	dd02      	ble.n	8011a90 <_dtoa_r+0xad0>
 8011a8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a8c:	3331      	adds	r3, #49	; 0x31
 8011a8e:	9307      	str	r3, [sp, #28]
 8011a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a92:	9a07      	ldr	r2, [sp, #28]
 8011a94:	701a      	strb	r2, [r3, #0]
 8011a96:	e76a      	b.n	801196e <_dtoa_r+0x9ae>
 8011a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	db04      	blt.n	8011aa8 <_dtoa_r+0xae8>
 8011a9e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011aa0:	4313      	orrs	r3, r2
 8011aa2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011aa4:	4313      	orrs	r3, r2
 8011aa6:	d11f      	bne.n	8011ae8 <_dtoa_r+0xb28>
 8011aa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	ddf0      	ble.n	8011a90 <_dtoa_r+0xad0>
 8011aae:	9905      	ldr	r1, [sp, #20]
 8011ab0:	2201      	movs	r2, #1
 8011ab2:	0038      	movs	r0, r7
 8011ab4:	f7fe fb3c 	bl	8010130 <__lshift>
 8011ab8:	0031      	movs	r1, r6
 8011aba:	9005      	str	r0, [sp, #20]
 8011abc:	f7fe fba6 	bl	801020c <__mcmp>
 8011ac0:	2800      	cmp	r0, #0
 8011ac2:	dc03      	bgt.n	8011acc <_dtoa_r+0xb0c>
 8011ac4:	d1e4      	bne.n	8011a90 <_dtoa_r+0xad0>
 8011ac6:	9b07      	ldr	r3, [sp, #28]
 8011ac8:	07db      	lsls	r3, r3, #31
 8011aca:	d5e1      	bpl.n	8011a90 <_dtoa_r+0xad0>
 8011acc:	9b07      	ldr	r3, [sp, #28]
 8011ace:	2b39      	cmp	r3, #57	; 0x39
 8011ad0:	d1db      	bne.n	8011a8a <_dtoa_r+0xaca>
 8011ad2:	2339      	movs	r3, #57	; 0x39
 8011ad4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ad6:	7013      	strb	r3, [r2, #0]
 8011ad8:	9b08      	ldr	r3, [sp, #32]
 8011ada:	9308      	str	r3, [sp, #32]
 8011adc:	3b01      	subs	r3, #1
 8011ade:	781a      	ldrb	r2, [r3, #0]
 8011ae0:	2a39      	cmp	r2, #57	; 0x39
 8011ae2:	d068      	beq.n	8011bb6 <_dtoa_r+0xbf6>
 8011ae4:	3201      	adds	r2, #1
 8011ae6:	e7d5      	b.n	8011a94 <_dtoa_r+0xad4>
 8011ae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	dd07      	ble.n	8011afe <_dtoa_r+0xb3e>
 8011aee:	9b07      	ldr	r3, [sp, #28]
 8011af0:	2b39      	cmp	r3, #57	; 0x39
 8011af2:	d0ee      	beq.n	8011ad2 <_dtoa_r+0xb12>
 8011af4:	9b07      	ldr	r3, [sp, #28]
 8011af6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011af8:	3301      	adds	r3, #1
 8011afa:	7013      	strb	r3, [r2, #0]
 8011afc:	e737      	b.n	801196e <_dtoa_r+0x9ae>
 8011afe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b00:	9a07      	ldr	r2, [sp, #28]
 8011b02:	701a      	strb	r2, [r3, #0]
 8011b04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011b06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b08:	4293      	cmp	r3, r2
 8011b0a:	d03e      	beq.n	8011b8a <_dtoa_r+0xbca>
 8011b0c:	2300      	movs	r3, #0
 8011b0e:	220a      	movs	r2, #10
 8011b10:	9905      	ldr	r1, [sp, #20]
 8011b12:	0038      	movs	r0, r7
 8011b14:	f7fe f912 	bl	800fd3c <__multadd>
 8011b18:	2300      	movs	r3, #0
 8011b1a:	9005      	str	r0, [sp, #20]
 8011b1c:	220a      	movs	r2, #10
 8011b1e:	0021      	movs	r1, r4
 8011b20:	0038      	movs	r0, r7
 8011b22:	42ac      	cmp	r4, r5
 8011b24:	d106      	bne.n	8011b34 <_dtoa_r+0xb74>
 8011b26:	f7fe f909 	bl	800fd3c <__multadd>
 8011b2a:	0004      	movs	r4, r0
 8011b2c:	0005      	movs	r5, r0
 8011b2e:	9b08      	ldr	r3, [sp, #32]
 8011b30:	930a      	str	r3, [sp, #40]	; 0x28
 8011b32:	e778      	b.n	8011a26 <_dtoa_r+0xa66>
 8011b34:	f7fe f902 	bl	800fd3c <__multadd>
 8011b38:	0029      	movs	r1, r5
 8011b3a:	0004      	movs	r4, r0
 8011b3c:	2300      	movs	r3, #0
 8011b3e:	220a      	movs	r2, #10
 8011b40:	0038      	movs	r0, r7
 8011b42:	f7fe f8fb 	bl	800fd3c <__multadd>
 8011b46:	0005      	movs	r5, r0
 8011b48:	e7f1      	b.n	8011b2e <_dtoa_r+0xb6e>
 8011b4a:	9b07      	ldr	r3, [sp, #28]
 8011b4c:	930c      	str	r3, [sp, #48]	; 0x30
 8011b4e:	2400      	movs	r4, #0
 8011b50:	0031      	movs	r1, r6
 8011b52:	9805      	ldr	r0, [sp, #20]
 8011b54:	f7ff f9a8 	bl	8010ea8 <quorem>
 8011b58:	9b06      	ldr	r3, [sp, #24]
 8011b5a:	3030      	adds	r0, #48	; 0x30
 8011b5c:	5518      	strb	r0, [r3, r4]
 8011b5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011b60:	3401      	adds	r4, #1
 8011b62:	9007      	str	r0, [sp, #28]
 8011b64:	42a3      	cmp	r3, r4
 8011b66:	dd07      	ble.n	8011b78 <_dtoa_r+0xbb8>
 8011b68:	2300      	movs	r3, #0
 8011b6a:	220a      	movs	r2, #10
 8011b6c:	0038      	movs	r0, r7
 8011b6e:	9905      	ldr	r1, [sp, #20]
 8011b70:	f7fe f8e4 	bl	800fd3c <__multadd>
 8011b74:	9005      	str	r0, [sp, #20]
 8011b76:	e7eb      	b.n	8011b50 <_dtoa_r+0xb90>
 8011b78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011b7a:	2001      	movs	r0, #1
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	dd00      	ble.n	8011b82 <_dtoa_r+0xbc2>
 8011b80:	0018      	movs	r0, r3
 8011b82:	2400      	movs	r4, #0
 8011b84:	9b06      	ldr	r3, [sp, #24]
 8011b86:	181b      	adds	r3, r3, r0
 8011b88:	9308      	str	r3, [sp, #32]
 8011b8a:	9905      	ldr	r1, [sp, #20]
 8011b8c:	2201      	movs	r2, #1
 8011b8e:	0038      	movs	r0, r7
 8011b90:	f7fe face 	bl	8010130 <__lshift>
 8011b94:	0031      	movs	r1, r6
 8011b96:	9005      	str	r0, [sp, #20]
 8011b98:	f7fe fb38 	bl	801020c <__mcmp>
 8011b9c:	2800      	cmp	r0, #0
 8011b9e:	dc9b      	bgt.n	8011ad8 <_dtoa_r+0xb18>
 8011ba0:	d102      	bne.n	8011ba8 <_dtoa_r+0xbe8>
 8011ba2:	9b07      	ldr	r3, [sp, #28]
 8011ba4:	07db      	lsls	r3, r3, #31
 8011ba6:	d497      	bmi.n	8011ad8 <_dtoa_r+0xb18>
 8011ba8:	9b08      	ldr	r3, [sp, #32]
 8011baa:	9308      	str	r3, [sp, #32]
 8011bac:	3b01      	subs	r3, #1
 8011bae:	781a      	ldrb	r2, [r3, #0]
 8011bb0:	2a30      	cmp	r2, #48	; 0x30
 8011bb2:	d0fa      	beq.n	8011baa <_dtoa_r+0xbea>
 8011bb4:	e6db      	b.n	801196e <_dtoa_r+0x9ae>
 8011bb6:	9a06      	ldr	r2, [sp, #24]
 8011bb8:	429a      	cmp	r2, r3
 8011bba:	d18e      	bne.n	8011ada <_dtoa_r+0xb1a>
 8011bbc:	9b02      	ldr	r3, [sp, #8]
 8011bbe:	3301      	adds	r3, #1
 8011bc0:	9302      	str	r3, [sp, #8]
 8011bc2:	2331      	movs	r3, #49	; 0x31
 8011bc4:	e799      	b.n	8011afa <_dtoa_r+0xb3a>
 8011bc6:	4b09      	ldr	r3, [pc, #36]	; (8011bec <_dtoa_r+0xc2c>)
 8011bc8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011bca:	9306      	str	r3, [sp, #24]
 8011bcc:	4b08      	ldr	r3, [pc, #32]	; (8011bf0 <_dtoa_r+0xc30>)
 8011bce:	2a00      	cmp	r2, #0
 8011bd0:	d001      	beq.n	8011bd6 <_dtoa_r+0xc16>
 8011bd2:	f7ff fa3f 	bl	8011054 <_dtoa_r+0x94>
 8011bd6:	f7ff fa3f 	bl	8011058 <_dtoa_r+0x98>
 8011bda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	dcb6      	bgt.n	8011b4e <_dtoa_r+0xb8e>
 8011be0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011be2:	2b02      	cmp	r3, #2
 8011be4:	dd00      	ble.n	8011be8 <_dtoa_r+0xc28>
 8011be6:	e6ac      	b.n	8011942 <_dtoa_r+0x982>
 8011be8:	e7b1      	b.n	8011b4e <_dtoa_r+0xb8e>
 8011bea:	46c0      	nop			; (mov r8, r8)
 8011bec:	08013143 	.word	0x08013143
 8011bf0:	0801314b 	.word	0x0801314b

08011bf4 <fiprintf>:
 8011bf4:	b40e      	push	{r1, r2, r3}
 8011bf6:	b503      	push	{r0, r1, lr}
 8011bf8:	0001      	movs	r1, r0
 8011bfa:	ab03      	add	r3, sp, #12
 8011bfc:	4804      	ldr	r0, [pc, #16]	; (8011c10 <fiprintf+0x1c>)
 8011bfe:	cb04      	ldmia	r3!, {r2}
 8011c00:	6800      	ldr	r0, [r0, #0]
 8011c02:	9301      	str	r3, [sp, #4]
 8011c04:	f000 f8b8 	bl	8011d78 <_vfiprintf_r>
 8011c08:	b002      	add	sp, #8
 8011c0a:	bc08      	pop	{r3}
 8011c0c:	b003      	add	sp, #12
 8011c0e:	4718      	bx	r3
 8011c10:	200000dc 	.word	0x200000dc

08011c14 <malloc>:
 8011c14:	b510      	push	{r4, lr}
 8011c16:	4b03      	ldr	r3, [pc, #12]	; (8011c24 <malloc+0x10>)
 8011c18:	0001      	movs	r1, r0
 8011c1a:	6818      	ldr	r0, [r3, #0]
 8011c1c:	f7fe fd58 	bl	80106d0 <_malloc_r>
 8011c20:	bd10      	pop	{r4, pc}
 8011c22:	46c0      	nop			; (mov r8, r8)
 8011c24:	200000dc 	.word	0x200000dc

08011c28 <memchr>:
 8011c28:	b2c9      	uxtb	r1, r1
 8011c2a:	1882      	adds	r2, r0, r2
 8011c2c:	4290      	cmp	r0, r2
 8011c2e:	d101      	bne.n	8011c34 <memchr+0xc>
 8011c30:	2000      	movs	r0, #0
 8011c32:	4770      	bx	lr
 8011c34:	7803      	ldrb	r3, [r0, #0]
 8011c36:	428b      	cmp	r3, r1
 8011c38:	d0fb      	beq.n	8011c32 <memchr+0xa>
 8011c3a:	3001      	adds	r0, #1
 8011c3c:	e7f6      	b.n	8011c2c <memchr+0x4>

08011c3e <memmove>:
 8011c3e:	b510      	push	{r4, lr}
 8011c40:	4288      	cmp	r0, r1
 8011c42:	d902      	bls.n	8011c4a <memmove+0xc>
 8011c44:	188b      	adds	r3, r1, r2
 8011c46:	4298      	cmp	r0, r3
 8011c48:	d303      	bcc.n	8011c52 <memmove+0x14>
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	e007      	b.n	8011c5e <memmove+0x20>
 8011c4e:	5c8b      	ldrb	r3, [r1, r2]
 8011c50:	5483      	strb	r3, [r0, r2]
 8011c52:	3a01      	subs	r2, #1
 8011c54:	d2fb      	bcs.n	8011c4e <memmove+0x10>
 8011c56:	bd10      	pop	{r4, pc}
 8011c58:	5ccc      	ldrb	r4, [r1, r3]
 8011c5a:	54c4      	strb	r4, [r0, r3]
 8011c5c:	3301      	adds	r3, #1
 8011c5e:	429a      	cmp	r2, r3
 8011c60:	d1fa      	bne.n	8011c58 <memmove+0x1a>
 8011c62:	e7f8      	b.n	8011c56 <memmove+0x18>

08011c64 <__malloc_lock>:
 8011c64:	b510      	push	{r4, lr}
 8011c66:	4802      	ldr	r0, [pc, #8]	; (8011c70 <__malloc_lock+0xc>)
 8011c68:	f000 fc65 	bl	8012536 <__retarget_lock_acquire_recursive>
 8011c6c:	bd10      	pop	{r4, pc}
 8011c6e:	46c0      	nop			; (mov r8, r8)
 8011c70:	20000cfc 	.word	0x20000cfc

08011c74 <__malloc_unlock>:
 8011c74:	b510      	push	{r4, lr}
 8011c76:	4802      	ldr	r0, [pc, #8]	; (8011c80 <__malloc_unlock+0xc>)
 8011c78:	f000 fc5e 	bl	8012538 <__retarget_lock_release_recursive>
 8011c7c:	bd10      	pop	{r4, pc}
 8011c7e:	46c0      	nop			; (mov r8, r8)
 8011c80:	20000cfc 	.word	0x20000cfc

08011c84 <_free_r>:
 8011c84:	b570      	push	{r4, r5, r6, lr}
 8011c86:	0005      	movs	r5, r0
 8011c88:	2900      	cmp	r1, #0
 8011c8a:	d010      	beq.n	8011cae <_free_r+0x2a>
 8011c8c:	1f0c      	subs	r4, r1, #4
 8011c8e:	6823      	ldr	r3, [r4, #0]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	da00      	bge.n	8011c96 <_free_r+0x12>
 8011c94:	18e4      	adds	r4, r4, r3
 8011c96:	0028      	movs	r0, r5
 8011c98:	f7ff ffe4 	bl	8011c64 <__malloc_lock>
 8011c9c:	4a1d      	ldr	r2, [pc, #116]	; (8011d14 <_free_r+0x90>)
 8011c9e:	6813      	ldr	r3, [r2, #0]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d105      	bne.n	8011cb0 <_free_r+0x2c>
 8011ca4:	6063      	str	r3, [r4, #4]
 8011ca6:	6014      	str	r4, [r2, #0]
 8011ca8:	0028      	movs	r0, r5
 8011caa:	f7ff ffe3 	bl	8011c74 <__malloc_unlock>
 8011cae:	bd70      	pop	{r4, r5, r6, pc}
 8011cb0:	42a3      	cmp	r3, r4
 8011cb2:	d908      	bls.n	8011cc6 <_free_r+0x42>
 8011cb4:	6821      	ldr	r1, [r4, #0]
 8011cb6:	1860      	adds	r0, r4, r1
 8011cb8:	4283      	cmp	r3, r0
 8011cba:	d1f3      	bne.n	8011ca4 <_free_r+0x20>
 8011cbc:	6818      	ldr	r0, [r3, #0]
 8011cbe:	685b      	ldr	r3, [r3, #4]
 8011cc0:	1841      	adds	r1, r0, r1
 8011cc2:	6021      	str	r1, [r4, #0]
 8011cc4:	e7ee      	b.n	8011ca4 <_free_r+0x20>
 8011cc6:	001a      	movs	r2, r3
 8011cc8:	685b      	ldr	r3, [r3, #4]
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d001      	beq.n	8011cd2 <_free_r+0x4e>
 8011cce:	42a3      	cmp	r3, r4
 8011cd0:	d9f9      	bls.n	8011cc6 <_free_r+0x42>
 8011cd2:	6811      	ldr	r1, [r2, #0]
 8011cd4:	1850      	adds	r0, r2, r1
 8011cd6:	42a0      	cmp	r0, r4
 8011cd8:	d10b      	bne.n	8011cf2 <_free_r+0x6e>
 8011cda:	6820      	ldr	r0, [r4, #0]
 8011cdc:	1809      	adds	r1, r1, r0
 8011cde:	1850      	adds	r0, r2, r1
 8011ce0:	6011      	str	r1, [r2, #0]
 8011ce2:	4283      	cmp	r3, r0
 8011ce4:	d1e0      	bne.n	8011ca8 <_free_r+0x24>
 8011ce6:	6818      	ldr	r0, [r3, #0]
 8011ce8:	685b      	ldr	r3, [r3, #4]
 8011cea:	1841      	adds	r1, r0, r1
 8011cec:	6011      	str	r1, [r2, #0]
 8011cee:	6053      	str	r3, [r2, #4]
 8011cf0:	e7da      	b.n	8011ca8 <_free_r+0x24>
 8011cf2:	42a0      	cmp	r0, r4
 8011cf4:	d902      	bls.n	8011cfc <_free_r+0x78>
 8011cf6:	230c      	movs	r3, #12
 8011cf8:	602b      	str	r3, [r5, #0]
 8011cfa:	e7d5      	b.n	8011ca8 <_free_r+0x24>
 8011cfc:	6821      	ldr	r1, [r4, #0]
 8011cfe:	1860      	adds	r0, r4, r1
 8011d00:	4283      	cmp	r3, r0
 8011d02:	d103      	bne.n	8011d0c <_free_r+0x88>
 8011d04:	6818      	ldr	r0, [r3, #0]
 8011d06:	685b      	ldr	r3, [r3, #4]
 8011d08:	1841      	adds	r1, r0, r1
 8011d0a:	6021      	str	r1, [r4, #0]
 8011d0c:	6063      	str	r3, [r4, #4]
 8011d0e:	6054      	str	r4, [r2, #4]
 8011d10:	e7ca      	b.n	8011ca8 <_free_r+0x24>
 8011d12:	46c0      	nop			; (mov r8, r8)
 8011d14:	20000cf0 	.word	0x20000cf0

08011d18 <_malloc_usable_size_r>:
 8011d18:	1f0b      	subs	r3, r1, #4
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	1f18      	subs	r0, r3, #4
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	da01      	bge.n	8011d26 <_malloc_usable_size_r+0xe>
 8011d22:	580b      	ldr	r3, [r1, r0]
 8011d24:	18c0      	adds	r0, r0, r3
 8011d26:	4770      	bx	lr

08011d28 <__sfputc_r>:
 8011d28:	6893      	ldr	r3, [r2, #8]
 8011d2a:	b510      	push	{r4, lr}
 8011d2c:	3b01      	subs	r3, #1
 8011d2e:	6093      	str	r3, [r2, #8]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	da04      	bge.n	8011d3e <__sfputc_r+0x16>
 8011d34:	6994      	ldr	r4, [r2, #24]
 8011d36:	42a3      	cmp	r3, r4
 8011d38:	db07      	blt.n	8011d4a <__sfputc_r+0x22>
 8011d3a:	290a      	cmp	r1, #10
 8011d3c:	d005      	beq.n	8011d4a <__sfputc_r+0x22>
 8011d3e:	6813      	ldr	r3, [r2, #0]
 8011d40:	1c58      	adds	r0, r3, #1
 8011d42:	6010      	str	r0, [r2, #0]
 8011d44:	7019      	strb	r1, [r3, #0]
 8011d46:	0008      	movs	r0, r1
 8011d48:	bd10      	pop	{r4, pc}
 8011d4a:	f000 f94f 	bl	8011fec <__swbuf_r>
 8011d4e:	0001      	movs	r1, r0
 8011d50:	e7f9      	b.n	8011d46 <__sfputc_r+0x1e>

08011d52 <__sfputs_r>:
 8011d52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d54:	0006      	movs	r6, r0
 8011d56:	000f      	movs	r7, r1
 8011d58:	0014      	movs	r4, r2
 8011d5a:	18d5      	adds	r5, r2, r3
 8011d5c:	42ac      	cmp	r4, r5
 8011d5e:	d101      	bne.n	8011d64 <__sfputs_r+0x12>
 8011d60:	2000      	movs	r0, #0
 8011d62:	e007      	b.n	8011d74 <__sfputs_r+0x22>
 8011d64:	7821      	ldrb	r1, [r4, #0]
 8011d66:	003a      	movs	r2, r7
 8011d68:	0030      	movs	r0, r6
 8011d6a:	f7ff ffdd 	bl	8011d28 <__sfputc_r>
 8011d6e:	3401      	adds	r4, #1
 8011d70:	1c43      	adds	r3, r0, #1
 8011d72:	d1f3      	bne.n	8011d5c <__sfputs_r+0xa>
 8011d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011d78 <_vfiprintf_r>:
 8011d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d7a:	b0a1      	sub	sp, #132	; 0x84
 8011d7c:	0006      	movs	r6, r0
 8011d7e:	000c      	movs	r4, r1
 8011d80:	001f      	movs	r7, r3
 8011d82:	9203      	str	r2, [sp, #12]
 8011d84:	2800      	cmp	r0, #0
 8011d86:	d004      	beq.n	8011d92 <_vfiprintf_r+0x1a>
 8011d88:	6983      	ldr	r3, [r0, #24]
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d101      	bne.n	8011d92 <_vfiprintf_r+0x1a>
 8011d8e:	f000 fb31 	bl	80123f4 <__sinit>
 8011d92:	4b8e      	ldr	r3, [pc, #568]	; (8011fcc <_vfiprintf_r+0x254>)
 8011d94:	429c      	cmp	r4, r3
 8011d96:	d11c      	bne.n	8011dd2 <_vfiprintf_r+0x5a>
 8011d98:	6874      	ldr	r4, [r6, #4]
 8011d9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011d9c:	07db      	lsls	r3, r3, #31
 8011d9e:	d405      	bmi.n	8011dac <_vfiprintf_r+0x34>
 8011da0:	89a3      	ldrh	r3, [r4, #12]
 8011da2:	059b      	lsls	r3, r3, #22
 8011da4:	d402      	bmi.n	8011dac <_vfiprintf_r+0x34>
 8011da6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011da8:	f000 fbc5 	bl	8012536 <__retarget_lock_acquire_recursive>
 8011dac:	89a3      	ldrh	r3, [r4, #12]
 8011dae:	071b      	lsls	r3, r3, #28
 8011db0:	d502      	bpl.n	8011db8 <_vfiprintf_r+0x40>
 8011db2:	6923      	ldr	r3, [r4, #16]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d11d      	bne.n	8011df4 <_vfiprintf_r+0x7c>
 8011db8:	0021      	movs	r1, r4
 8011dba:	0030      	movs	r0, r6
 8011dbc:	f000 f96c 	bl	8012098 <__swsetup_r>
 8011dc0:	2800      	cmp	r0, #0
 8011dc2:	d017      	beq.n	8011df4 <_vfiprintf_r+0x7c>
 8011dc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011dc6:	07db      	lsls	r3, r3, #31
 8011dc8:	d50d      	bpl.n	8011de6 <_vfiprintf_r+0x6e>
 8011dca:	2001      	movs	r0, #1
 8011dcc:	4240      	negs	r0, r0
 8011dce:	b021      	add	sp, #132	; 0x84
 8011dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011dd2:	4b7f      	ldr	r3, [pc, #508]	; (8011fd0 <_vfiprintf_r+0x258>)
 8011dd4:	429c      	cmp	r4, r3
 8011dd6:	d101      	bne.n	8011ddc <_vfiprintf_r+0x64>
 8011dd8:	68b4      	ldr	r4, [r6, #8]
 8011dda:	e7de      	b.n	8011d9a <_vfiprintf_r+0x22>
 8011ddc:	4b7d      	ldr	r3, [pc, #500]	; (8011fd4 <_vfiprintf_r+0x25c>)
 8011dde:	429c      	cmp	r4, r3
 8011de0:	d1db      	bne.n	8011d9a <_vfiprintf_r+0x22>
 8011de2:	68f4      	ldr	r4, [r6, #12]
 8011de4:	e7d9      	b.n	8011d9a <_vfiprintf_r+0x22>
 8011de6:	89a3      	ldrh	r3, [r4, #12]
 8011de8:	059b      	lsls	r3, r3, #22
 8011dea:	d4ee      	bmi.n	8011dca <_vfiprintf_r+0x52>
 8011dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011dee:	f000 fba3 	bl	8012538 <__retarget_lock_release_recursive>
 8011df2:	e7ea      	b.n	8011dca <_vfiprintf_r+0x52>
 8011df4:	2300      	movs	r3, #0
 8011df6:	ad08      	add	r5, sp, #32
 8011df8:	616b      	str	r3, [r5, #20]
 8011dfa:	3320      	adds	r3, #32
 8011dfc:	766b      	strb	r3, [r5, #25]
 8011dfe:	3310      	adds	r3, #16
 8011e00:	76ab      	strb	r3, [r5, #26]
 8011e02:	9707      	str	r7, [sp, #28]
 8011e04:	9f03      	ldr	r7, [sp, #12]
 8011e06:	783b      	ldrb	r3, [r7, #0]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d001      	beq.n	8011e10 <_vfiprintf_r+0x98>
 8011e0c:	2b25      	cmp	r3, #37	; 0x25
 8011e0e:	d14e      	bne.n	8011eae <_vfiprintf_r+0x136>
 8011e10:	9b03      	ldr	r3, [sp, #12]
 8011e12:	1afb      	subs	r3, r7, r3
 8011e14:	9305      	str	r3, [sp, #20]
 8011e16:	9b03      	ldr	r3, [sp, #12]
 8011e18:	429f      	cmp	r7, r3
 8011e1a:	d00d      	beq.n	8011e38 <_vfiprintf_r+0xc0>
 8011e1c:	9b05      	ldr	r3, [sp, #20]
 8011e1e:	0021      	movs	r1, r4
 8011e20:	0030      	movs	r0, r6
 8011e22:	9a03      	ldr	r2, [sp, #12]
 8011e24:	f7ff ff95 	bl	8011d52 <__sfputs_r>
 8011e28:	1c43      	adds	r3, r0, #1
 8011e2a:	d100      	bne.n	8011e2e <_vfiprintf_r+0xb6>
 8011e2c:	e0b5      	b.n	8011f9a <_vfiprintf_r+0x222>
 8011e2e:	696a      	ldr	r2, [r5, #20]
 8011e30:	9b05      	ldr	r3, [sp, #20]
 8011e32:	4694      	mov	ip, r2
 8011e34:	4463      	add	r3, ip
 8011e36:	616b      	str	r3, [r5, #20]
 8011e38:	783b      	ldrb	r3, [r7, #0]
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d100      	bne.n	8011e40 <_vfiprintf_r+0xc8>
 8011e3e:	e0ac      	b.n	8011f9a <_vfiprintf_r+0x222>
 8011e40:	2201      	movs	r2, #1
 8011e42:	1c7b      	adds	r3, r7, #1
 8011e44:	9303      	str	r3, [sp, #12]
 8011e46:	2300      	movs	r3, #0
 8011e48:	4252      	negs	r2, r2
 8011e4a:	606a      	str	r2, [r5, #4]
 8011e4c:	a904      	add	r1, sp, #16
 8011e4e:	3254      	adds	r2, #84	; 0x54
 8011e50:	1852      	adds	r2, r2, r1
 8011e52:	602b      	str	r3, [r5, #0]
 8011e54:	60eb      	str	r3, [r5, #12]
 8011e56:	60ab      	str	r3, [r5, #8]
 8011e58:	7013      	strb	r3, [r2, #0]
 8011e5a:	65ab      	str	r3, [r5, #88]	; 0x58
 8011e5c:	9b03      	ldr	r3, [sp, #12]
 8011e5e:	2205      	movs	r2, #5
 8011e60:	7819      	ldrb	r1, [r3, #0]
 8011e62:	485d      	ldr	r0, [pc, #372]	; (8011fd8 <_vfiprintf_r+0x260>)
 8011e64:	f7ff fee0 	bl	8011c28 <memchr>
 8011e68:	9b03      	ldr	r3, [sp, #12]
 8011e6a:	1c5f      	adds	r7, r3, #1
 8011e6c:	2800      	cmp	r0, #0
 8011e6e:	d120      	bne.n	8011eb2 <_vfiprintf_r+0x13a>
 8011e70:	682a      	ldr	r2, [r5, #0]
 8011e72:	06d3      	lsls	r3, r2, #27
 8011e74:	d504      	bpl.n	8011e80 <_vfiprintf_r+0x108>
 8011e76:	2353      	movs	r3, #83	; 0x53
 8011e78:	a904      	add	r1, sp, #16
 8011e7a:	185b      	adds	r3, r3, r1
 8011e7c:	2120      	movs	r1, #32
 8011e7e:	7019      	strb	r1, [r3, #0]
 8011e80:	0713      	lsls	r3, r2, #28
 8011e82:	d504      	bpl.n	8011e8e <_vfiprintf_r+0x116>
 8011e84:	2353      	movs	r3, #83	; 0x53
 8011e86:	a904      	add	r1, sp, #16
 8011e88:	185b      	adds	r3, r3, r1
 8011e8a:	212b      	movs	r1, #43	; 0x2b
 8011e8c:	7019      	strb	r1, [r3, #0]
 8011e8e:	9b03      	ldr	r3, [sp, #12]
 8011e90:	781b      	ldrb	r3, [r3, #0]
 8011e92:	2b2a      	cmp	r3, #42	; 0x2a
 8011e94:	d016      	beq.n	8011ec4 <_vfiprintf_r+0x14c>
 8011e96:	2100      	movs	r1, #0
 8011e98:	68eb      	ldr	r3, [r5, #12]
 8011e9a:	9f03      	ldr	r7, [sp, #12]
 8011e9c:	783a      	ldrb	r2, [r7, #0]
 8011e9e:	1c78      	adds	r0, r7, #1
 8011ea0:	3a30      	subs	r2, #48	; 0x30
 8011ea2:	4684      	mov	ip, r0
 8011ea4:	2a09      	cmp	r2, #9
 8011ea6:	d94f      	bls.n	8011f48 <_vfiprintf_r+0x1d0>
 8011ea8:	2900      	cmp	r1, #0
 8011eaa:	d111      	bne.n	8011ed0 <_vfiprintf_r+0x158>
 8011eac:	e017      	b.n	8011ede <_vfiprintf_r+0x166>
 8011eae:	3701      	adds	r7, #1
 8011eb0:	e7a9      	b.n	8011e06 <_vfiprintf_r+0x8e>
 8011eb2:	4b49      	ldr	r3, [pc, #292]	; (8011fd8 <_vfiprintf_r+0x260>)
 8011eb4:	682a      	ldr	r2, [r5, #0]
 8011eb6:	1ac0      	subs	r0, r0, r3
 8011eb8:	2301      	movs	r3, #1
 8011eba:	4083      	lsls	r3, r0
 8011ebc:	4313      	orrs	r3, r2
 8011ebe:	602b      	str	r3, [r5, #0]
 8011ec0:	9703      	str	r7, [sp, #12]
 8011ec2:	e7cb      	b.n	8011e5c <_vfiprintf_r+0xe4>
 8011ec4:	9b07      	ldr	r3, [sp, #28]
 8011ec6:	1d19      	adds	r1, r3, #4
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	9107      	str	r1, [sp, #28]
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	db01      	blt.n	8011ed4 <_vfiprintf_r+0x15c>
 8011ed0:	930b      	str	r3, [sp, #44]	; 0x2c
 8011ed2:	e004      	b.n	8011ede <_vfiprintf_r+0x166>
 8011ed4:	425b      	negs	r3, r3
 8011ed6:	60eb      	str	r3, [r5, #12]
 8011ed8:	2302      	movs	r3, #2
 8011eda:	4313      	orrs	r3, r2
 8011edc:	602b      	str	r3, [r5, #0]
 8011ede:	783b      	ldrb	r3, [r7, #0]
 8011ee0:	2b2e      	cmp	r3, #46	; 0x2e
 8011ee2:	d10a      	bne.n	8011efa <_vfiprintf_r+0x182>
 8011ee4:	787b      	ldrb	r3, [r7, #1]
 8011ee6:	2b2a      	cmp	r3, #42	; 0x2a
 8011ee8:	d137      	bne.n	8011f5a <_vfiprintf_r+0x1e2>
 8011eea:	9b07      	ldr	r3, [sp, #28]
 8011eec:	3702      	adds	r7, #2
 8011eee:	1d1a      	adds	r2, r3, #4
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	9207      	str	r2, [sp, #28]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	db2d      	blt.n	8011f54 <_vfiprintf_r+0x1dc>
 8011ef8:	9309      	str	r3, [sp, #36]	; 0x24
 8011efa:	2203      	movs	r2, #3
 8011efc:	7839      	ldrb	r1, [r7, #0]
 8011efe:	4837      	ldr	r0, [pc, #220]	; (8011fdc <_vfiprintf_r+0x264>)
 8011f00:	f7ff fe92 	bl	8011c28 <memchr>
 8011f04:	2800      	cmp	r0, #0
 8011f06:	d007      	beq.n	8011f18 <_vfiprintf_r+0x1a0>
 8011f08:	4b34      	ldr	r3, [pc, #208]	; (8011fdc <_vfiprintf_r+0x264>)
 8011f0a:	682a      	ldr	r2, [r5, #0]
 8011f0c:	1ac0      	subs	r0, r0, r3
 8011f0e:	2340      	movs	r3, #64	; 0x40
 8011f10:	4083      	lsls	r3, r0
 8011f12:	4313      	orrs	r3, r2
 8011f14:	3701      	adds	r7, #1
 8011f16:	602b      	str	r3, [r5, #0]
 8011f18:	7839      	ldrb	r1, [r7, #0]
 8011f1a:	1c7b      	adds	r3, r7, #1
 8011f1c:	2206      	movs	r2, #6
 8011f1e:	4830      	ldr	r0, [pc, #192]	; (8011fe0 <_vfiprintf_r+0x268>)
 8011f20:	9303      	str	r3, [sp, #12]
 8011f22:	7629      	strb	r1, [r5, #24]
 8011f24:	f7ff fe80 	bl	8011c28 <memchr>
 8011f28:	2800      	cmp	r0, #0
 8011f2a:	d045      	beq.n	8011fb8 <_vfiprintf_r+0x240>
 8011f2c:	4b2d      	ldr	r3, [pc, #180]	; (8011fe4 <_vfiprintf_r+0x26c>)
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d127      	bne.n	8011f82 <_vfiprintf_r+0x20a>
 8011f32:	2207      	movs	r2, #7
 8011f34:	9b07      	ldr	r3, [sp, #28]
 8011f36:	3307      	adds	r3, #7
 8011f38:	4393      	bics	r3, r2
 8011f3a:	3308      	adds	r3, #8
 8011f3c:	9307      	str	r3, [sp, #28]
 8011f3e:	696b      	ldr	r3, [r5, #20]
 8011f40:	9a04      	ldr	r2, [sp, #16]
 8011f42:	189b      	adds	r3, r3, r2
 8011f44:	616b      	str	r3, [r5, #20]
 8011f46:	e75d      	b.n	8011e04 <_vfiprintf_r+0x8c>
 8011f48:	210a      	movs	r1, #10
 8011f4a:	434b      	muls	r3, r1
 8011f4c:	4667      	mov	r7, ip
 8011f4e:	189b      	adds	r3, r3, r2
 8011f50:	3909      	subs	r1, #9
 8011f52:	e7a3      	b.n	8011e9c <_vfiprintf_r+0x124>
 8011f54:	2301      	movs	r3, #1
 8011f56:	425b      	negs	r3, r3
 8011f58:	e7ce      	b.n	8011ef8 <_vfiprintf_r+0x180>
 8011f5a:	2300      	movs	r3, #0
 8011f5c:	001a      	movs	r2, r3
 8011f5e:	3701      	adds	r7, #1
 8011f60:	606b      	str	r3, [r5, #4]
 8011f62:	7839      	ldrb	r1, [r7, #0]
 8011f64:	1c78      	adds	r0, r7, #1
 8011f66:	3930      	subs	r1, #48	; 0x30
 8011f68:	4684      	mov	ip, r0
 8011f6a:	2909      	cmp	r1, #9
 8011f6c:	d903      	bls.n	8011f76 <_vfiprintf_r+0x1fe>
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d0c3      	beq.n	8011efa <_vfiprintf_r+0x182>
 8011f72:	9209      	str	r2, [sp, #36]	; 0x24
 8011f74:	e7c1      	b.n	8011efa <_vfiprintf_r+0x182>
 8011f76:	230a      	movs	r3, #10
 8011f78:	435a      	muls	r2, r3
 8011f7a:	4667      	mov	r7, ip
 8011f7c:	1852      	adds	r2, r2, r1
 8011f7e:	3b09      	subs	r3, #9
 8011f80:	e7ef      	b.n	8011f62 <_vfiprintf_r+0x1ea>
 8011f82:	ab07      	add	r3, sp, #28
 8011f84:	9300      	str	r3, [sp, #0]
 8011f86:	0022      	movs	r2, r4
 8011f88:	0029      	movs	r1, r5
 8011f8a:	0030      	movs	r0, r6
 8011f8c:	4b16      	ldr	r3, [pc, #88]	; (8011fe8 <_vfiprintf_r+0x270>)
 8011f8e:	e000      	b.n	8011f92 <_vfiprintf_r+0x21a>
 8011f90:	bf00      	nop
 8011f92:	9004      	str	r0, [sp, #16]
 8011f94:	9b04      	ldr	r3, [sp, #16]
 8011f96:	3301      	adds	r3, #1
 8011f98:	d1d1      	bne.n	8011f3e <_vfiprintf_r+0x1c6>
 8011f9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011f9c:	07db      	lsls	r3, r3, #31
 8011f9e:	d405      	bmi.n	8011fac <_vfiprintf_r+0x234>
 8011fa0:	89a3      	ldrh	r3, [r4, #12]
 8011fa2:	059b      	lsls	r3, r3, #22
 8011fa4:	d402      	bmi.n	8011fac <_vfiprintf_r+0x234>
 8011fa6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011fa8:	f000 fac6 	bl	8012538 <__retarget_lock_release_recursive>
 8011fac:	89a3      	ldrh	r3, [r4, #12]
 8011fae:	065b      	lsls	r3, r3, #25
 8011fb0:	d500      	bpl.n	8011fb4 <_vfiprintf_r+0x23c>
 8011fb2:	e70a      	b.n	8011dca <_vfiprintf_r+0x52>
 8011fb4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011fb6:	e70a      	b.n	8011dce <_vfiprintf_r+0x56>
 8011fb8:	ab07      	add	r3, sp, #28
 8011fba:	9300      	str	r3, [sp, #0]
 8011fbc:	0022      	movs	r2, r4
 8011fbe:	0029      	movs	r1, r5
 8011fc0:	0030      	movs	r0, r6
 8011fc2:	4b09      	ldr	r3, [pc, #36]	; (8011fe8 <_vfiprintf_r+0x270>)
 8011fc4:	f7fe fdfc 	bl	8010bc0 <_printf_i>
 8011fc8:	e7e3      	b.n	8011f92 <_vfiprintf_r+0x21a>
 8011fca:	46c0      	nop			; (mov r8, r8)
 8011fcc:	080131d0 	.word	0x080131d0
 8011fd0:	080131f0 	.word	0x080131f0
 8011fd4:	080131b0 	.word	0x080131b0
 8011fd8:	080130d4 	.word	0x080130d4
 8011fdc:	080130da 	.word	0x080130da
 8011fe0:	080130de 	.word	0x080130de
 8011fe4:	00000000 	.word	0x00000000
 8011fe8:	08011d53 	.word	0x08011d53

08011fec <__swbuf_r>:
 8011fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fee:	0005      	movs	r5, r0
 8011ff0:	000e      	movs	r6, r1
 8011ff2:	0014      	movs	r4, r2
 8011ff4:	2800      	cmp	r0, #0
 8011ff6:	d004      	beq.n	8012002 <__swbuf_r+0x16>
 8011ff8:	6983      	ldr	r3, [r0, #24]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d101      	bne.n	8012002 <__swbuf_r+0x16>
 8011ffe:	f000 f9f9 	bl	80123f4 <__sinit>
 8012002:	4b22      	ldr	r3, [pc, #136]	; (801208c <__swbuf_r+0xa0>)
 8012004:	429c      	cmp	r4, r3
 8012006:	d12e      	bne.n	8012066 <__swbuf_r+0x7a>
 8012008:	686c      	ldr	r4, [r5, #4]
 801200a:	69a3      	ldr	r3, [r4, #24]
 801200c:	60a3      	str	r3, [r4, #8]
 801200e:	89a3      	ldrh	r3, [r4, #12]
 8012010:	071b      	lsls	r3, r3, #28
 8012012:	d532      	bpl.n	801207a <__swbuf_r+0x8e>
 8012014:	6923      	ldr	r3, [r4, #16]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d02f      	beq.n	801207a <__swbuf_r+0x8e>
 801201a:	6823      	ldr	r3, [r4, #0]
 801201c:	6922      	ldr	r2, [r4, #16]
 801201e:	b2f7      	uxtb	r7, r6
 8012020:	1a98      	subs	r0, r3, r2
 8012022:	6963      	ldr	r3, [r4, #20]
 8012024:	b2f6      	uxtb	r6, r6
 8012026:	4283      	cmp	r3, r0
 8012028:	dc05      	bgt.n	8012036 <__swbuf_r+0x4a>
 801202a:	0021      	movs	r1, r4
 801202c:	0028      	movs	r0, r5
 801202e:	f000 f93f 	bl	80122b0 <_fflush_r>
 8012032:	2800      	cmp	r0, #0
 8012034:	d127      	bne.n	8012086 <__swbuf_r+0x9a>
 8012036:	68a3      	ldr	r3, [r4, #8]
 8012038:	3001      	adds	r0, #1
 801203a:	3b01      	subs	r3, #1
 801203c:	60a3      	str	r3, [r4, #8]
 801203e:	6823      	ldr	r3, [r4, #0]
 8012040:	1c5a      	adds	r2, r3, #1
 8012042:	6022      	str	r2, [r4, #0]
 8012044:	701f      	strb	r7, [r3, #0]
 8012046:	6963      	ldr	r3, [r4, #20]
 8012048:	4283      	cmp	r3, r0
 801204a:	d004      	beq.n	8012056 <__swbuf_r+0x6a>
 801204c:	89a3      	ldrh	r3, [r4, #12]
 801204e:	07db      	lsls	r3, r3, #31
 8012050:	d507      	bpl.n	8012062 <__swbuf_r+0x76>
 8012052:	2e0a      	cmp	r6, #10
 8012054:	d105      	bne.n	8012062 <__swbuf_r+0x76>
 8012056:	0021      	movs	r1, r4
 8012058:	0028      	movs	r0, r5
 801205a:	f000 f929 	bl	80122b0 <_fflush_r>
 801205e:	2800      	cmp	r0, #0
 8012060:	d111      	bne.n	8012086 <__swbuf_r+0x9a>
 8012062:	0030      	movs	r0, r6
 8012064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012066:	4b0a      	ldr	r3, [pc, #40]	; (8012090 <__swbuf_r+0xa4>)
 8012068:	429c      	cmp	r4, r3
 801206a:	d101      	bne.n	8012070 <__swbuf_r+0x84>
 801206c:	68ac      	ldr	r4, [r5, #8]
 801206e:	e7cc      	b.n	801200a <__swbuf_r+0x1e>
 8012070:	4b08      	ldr	r3, [pc, #32]	; (8012094 <__swbuf_r+0xa8>)
 8012072:	429c      	cmp	r4, r3
 8012074:	d1c9      	bne.n	801200a <__swbuf_r+0x1e>
 8012076:	68ec      	ldr	r4, [r5, #12]
 8012078:	e7c7      	b.n	801200a <__swbuf_r+0x1e>
 801207a:	0021      	movs	r1, r4
 801207c:	0028      	movs	r0, r5
 801207e:	f000 f80b 	bl	8012098 <__swsetup_r>
 8012082:	2800      	cmp	r0, #0
 8012084:	d0c9      	beq.n	801201a <__swbuf_r+0x2e>
 8012086:	2601      	movs	r6, #1
 8012088:	4276      	negs	r6, r6
 801208a:	e7ea      	b.n	8012062 <__swbuf_r+0x76>
 801208c:	080131d0 	.word	0x080131d0
 8012090:	080131f0 	.word	0x080131f0
 8012094:	080131b0 	.word	0x080131b0

08012098 <__swsetup_r>:
 8012098:	4b37      	ldr	r3, [pc, #220]	; (8012178 <__swsetup_r+0xe0>)
 801209a:	b570      	push	{r4, r5, r6, lr}
 801209c:	681d      	ldr	r5, [r3, #0]
 801209e:	0006      	movs	r6, r0
 80120a0:	000c      	movs	r4, r1
 80120a2:	2d00      	cmp	r5, #0
 80120a4:	d005      	beq.n	80120b2 <__swsetup_r+0x1a>
 80120a6:	69ab      	ldr	r3, [r5, #24]
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d102      	bne.n	80120b2 <__swsetup_r+0x1a>
 80120ac:	0028      	movs	r0, r5
 80120ae:	f000 f9a1 	bl	80123f4 <__sinit>
 80120b2:	4b32      	ldr	r3, [pc, #200]	; (801217c <__swsetup_r+0xe4>)
 80120b4:	429c      	cmp	r4, r3
 80120b6:	d10f      	bne.n	80120d8 <__swsetup_r+0x40>
 80120b8:	686c      	ldr	r4, [r5, #4]
 80120ba:	230c      	movs	r3, #12
 80120bc:	5ee2      	ldrsh	r2, [r4, r3]
 80120be:	b293      	uxth	r3, r2
 80120c0:	0711      	lsls	r1, r2, #28
 80120c2:	d42d      	bmi.n	8012120 <__swsetup_r+0x88>
 80120c4:	06d9      	lsls	r1, r3, #27
 80120c6:	d411      	bmi.n	80120ec <__swsetup_r+0x54>
 80120c8:	2309      	movs	r3, #9
 80120ca:	2001      	movs	r0, #1
 80120cc:	6033      	str	r3, [r6, #0]
 80120ce:	3337      	adds	r3, #55	; 0x37
 80120d0:	4313      	orrs	r3, r2
 80120d2:	81a3      	strh	r3, [r4, #12]
 80120d4:	4240      	negs	r0, r0
 80120d6:	bd70      	pop	{r4, r5, r6, pc}
 80120d8:	4b29      	ldr	r3, [pc, #164]	; (8012180 <__swsetup_r+0xe8>)
 80120da:	429c      	cmp	r4, r3
 80120dc:	d101      	bne.n	80120e2 <__swsetup_r+0x4a>
 80120de:	68ac      	ldr	r4, [r5, #8]
 80120e0:	e7eb      	b.n	80120ba <__swsetup_r+0x22>
 80120e2:	4b28      	ldr	r3, [pc, #160]	; (8012184 <__swsetup_r+0xec>)
 80120e4:	429c      	cmp	r4, r3
 80120e6:	d1e8      	bne.n	80120ba <__swsetup_r+0x22>
 80120e8:	68ec      	ldr	r4, [r5, #12]
 80120ea:	e7e6      	b.n	80120ba <__swsetup_r+0x22>
 80120ec:	075b      	lsls	r3, r3, #29
 80120ee:	d513      	bpl.n	8012118 <__swsetup_r+0x80>
 80120f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80120f2:	2900      	cmp	r1, #0
 80120f4:	d008      	beq.n	8012108 <__swsetup_r+0x70>
 80120f6:	0023      	movs	r3, r4
 80120f8:	3344      	adds	r3, #68	; 0x44
 80120fa:	4299      	cmp	r1, r3
 80120fc:	d002      	beq.n	8012104 <__swsetup_r+0x6c>
 80120fe:	0030      	movs	r0, r6
 8012100:	f7ff fdc0 	bl	8011c84 <_free_r>
 8012104:	2300      	movs	r3, #0
 8012106:	6363      	str	r3, [r4, #52]	; 0x34
 8012108:	2224      	movs	r2, #36	; 0x24
 801210a:	89a3      	ldrh	r3, [r4, #12]
 801210c:	4393      	bics	r3, r2
 801210e:	81a3      	strh	r3, [r4, #12]
 8012110:	2300      	movs	r3, #0
 8012112:	6063      	str	r3, [r4, #4]
 8012114:	6923      	ldr	r3, [r4, #16]
 8012116:	6023      	str	r3, [r4, #0]
 8012118:	2308      	movs	r3, #8
 801211a:	89a2      	ldrh	r2, [r4, #12]
 801211c:	4313      	orrs	r3, r2
 801211e:	81a3      	strh	r3, [r4, #12]
 8012120:	6923      	ldr	r3, [r4, #16]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d10b      	bne.n	801213e <__swsetup_r+0xa6>
 8012126:	21a0      	movs	r1, #160	; 0xa0
 8012128:	2280      	movs	r2, #128	; 0x80
 801212a:	89a3      	ldrh	r3, [r4, #12]
 801212c:	0089      	lsls	r1, r1, #2
 801212e:	0092      	lsls	r2, r2, #2
 8012130:	400b      	ands	r3, r1
 8012132:	4293      	cmp	r3, r2
 8012134:	d003      	beq.n	801213e <__swsetup_r+0xa6>
 8012136:	0021      	movs	r1, r4
 8012138:	0030      	movs	r0, r6
 801213a:	f000 fa27 	bl	801258c <__smakebuf_r>
 801213e:	220c      	movs	r2, #12
 8012140:	5ea3      	ldrsh	r3, [r4, r2]
 8012142:	2001      	movs	r0, #1
 8012144:	001a      	movs	r2, r3
 8012146:	b299      	uxth	r1, r3
 8012148:	4002      	ands	r2, r0
 801214a:	4203      	tst	r3, r0
 801214c:	d00f      	beq.n	801216e <__swsetup_r+0xd6>
 801214e:	2200      	movs	r2, #0
 8012150:	60a2      	str	r2, [r4, #8]
 8012152:	6962      	ldr	r2, [r4, #20]
 8012154:	4252      	negs	r2, r2
 8012156:	61a2      	str	r2, [r4, #24]
 8012158:	2000      	movs	r0, #0
 801215a:	6922      	ldr	r2, [r4, #16]
 801215c:	4282      	cmp	r2, r0
 801215e:	d1ba      	bne.n	80120d6 <__swsetup_r+0x3e>
 8012160:	060a      	lsls	r2, r1, #24
 8012162:	d5b8      	bpl.n	80120d6 <__swsetup_r+0x3e>
 8012164:	2240      	movs	r2, #64	; 0x40
 8012166:	4313      	orrs	r3, r2
 8012168:	81a3      	strh	r3, [r4, #12]
 801216a:	3801      	subs	r0, #1
 801216c:	e7b3      	b.n	80120d6 <__swsetup_r+0x3e>
 801216e:	0788      	lsls	r0, r1, #30
 8012170:	d400      	bmi.n	8012174 <__swsetup_r+0xdc>
 8012172:	6962      	ldr	r2, [r4, #20]
 8012174:	60a2      	str	r2, [r4, #8]
 8012176:	e7ef      	b.n	8012158 <__swsetup_r+0xc0>
 8012178:	200000dc 	.word	0x200000dc
 801217c:	080131d0 	.word	0x080131d0
 8012180:	080131f0 	.word	0x080131f0
 8012184:	080131b0 	.word	0x080131b0

08012188 <abort>:
 8012188:	2006      	movs	r0, #6
 801218a:	b510      	push	{r4, lr}
 801218c:	f000 fa6c 	bl	8012668 <raise>
 8012190:	2001      	movs	r0, #1
 8012192:	f7f6 f8db 	bl	800834c <_exit>
	...

08012198 <__sflush_r>:
 8012198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801219a:	898b      	ldrh	r3, [r1, #12]
 801219c:	0005      	movs	r5, r0
 801219e:	000c      	movs	r4, r1
 80121a0:	071a      	lsls	r2, r3, #28
 80121a2:	d45f      	bmi.n	8012264 <__sflush_r+0xcc>
 80121a4:	684a      	ldr	r2, [r1, #4]
 80121a6:	2a00      	cmp	r2, #0
 80121a8:	dc04      	bgt.n	80121b4 <__sflush_r+0x1c>
 80121aa:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80121ac:	2a00      	cmp	r2, #0
 80121ae:	dc01      	bgt.n	80121b4 <__sflush_r+0x1c>
 80121b0:	2000      	movs	r0, #0
 80121b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80121b4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80121b6:	2f00      	cmp	r7, #0
 80121b8:	d0fa      	beq.n	80121b0 <__sflush_r+0x18>
 80121ba:	2200      	movs	r2, #0
 80121bc:	2180      	movs	r1, #128	; 0x80
 80121be:	682e      	ldr	r6, [r5, #0]
 80121c0:	602a      	str	r2, [r5, #0]
 80121c2:	001a      	movs	r2, r3
 80121c4:	0149      	lsls	r1, r1, #5
 80121c6:	400a      	ands	r2, r1
 80121c8:	420b      	tst	r3, r1
 80121ca:	d034      	beq.n	8012236 <__sflush_r+0x9e>
 80121cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80121ce:	89a3      	ldrh	r3, [r4, #12]
 80121d0:	075b      	lsls	r3, r3, #29
 80121d2:	d506      	bpl.n	80121e2 <__sflush_r+0x4a>
 80121d4:	6863      	ldr	r3, [r4, #4]
 80121d6:	1ac0      	subs	r0, r0, r3
 80121d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d001      	beq.n	80121e2 <__sflush_r+0x4a>
 80121de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80121e0:	1ac0      	subs	r0, r0, r3
 80121e2:	0002      	movs	r2, r0
 80121e4:	6a21      	ldr	r1, [r4, #32]
 80121e6:	2300      	movs	r3, #0
 80121e8:	0028      	movs	r0, r5
 80121ea:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80121ec:	47b8      	blx	r7
 80121ee:	89a1      	ldrh	r1, [r4, #12]
 80121f0:	1c43      	adds	r3, r0, #1
 80121f2:	d106      	bne.n	8012202 <__sflush_r+0x6a>
 80121f4:	682b      	ldr	r3, [r5, #0]
 80121f6:	2b1d      	cmp	r3, #29
 80121f8:	d831      	bhi.n	801225e <__sflush_r+0xc6>
 80121fa:	4a2c      	ldr	r2, [pc, #176]	; (80122ac <__sflush_r+0x114>)
 80121fc:	40da      	lsrs	r2, r3
 80121fe:	07d3      	lsls	r3, r2, #31
 8012200:	d52d      	bpl.n	801225e <__sflush_r+0xc6>
 8012202:	2300      	movs	r3, #0
 8012204:	6063      	str	r3, [r4, #4]
 8012206:	6923      	ldr	r3, [r4, #16]
 8012208:	6023      	str	r3, [r4, #0]
 801220a:	04cb      	lsls	r3, r1, #19
 801220c:	d505      	bpl.n	801221a <__sflush_r+0x82>
 801220e:	1c43      	adds	r3, r0, #1
 8012210:	d102      	bne.n	8012218 <__sflush_r+0x80>
 8012212:	682b      	ldr	r3, [r5, #0]
 8012214:	2b00      	cmp	r3, #0
 8012216:	d100      	bne.n	801221a <__sflush_r+0x82>
 8012218:	6560      	str	r0, [r4, #84]	; 0x54
 801221a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801221c:	602e      	str	r6, [r5, #0]
 801221e:	2900      	cmp	r1, #0
 8012220:	d0c6      	beq.n	80121b0 <__sflush_r+0x18>
 8012222:	0023      	movs	r3, r4
 8012224:	3344      	adds	r3, #68	; 0x44
 8012226:	4299      	cmp	r1, r3
 8012228:	d002      	beq.n	8012230 <__sflush_r+0x98>
 801222a:	0028      	movs	r0, r5
 801222c:	f7ff fd2a 	bl	8011c84 <_free_r>
 8012230:	2000      	movs	r0, #0
 8012232:	6360      	str	r0, [r4, #52]	; 0x34
 8012234:	e7bd      	b.n	80121b2 <__sflush_r+0x1a>
 8012236:	2301      	movs	r3, #1
 8012238:	0028      	movs	r0, r5
 801223a:	6a21      	ldr	r1, [r4, #32]
 801223c:	47b8      	blx	r7
 801223e:	1c43      	adds	r3, r0, #1
 8012240:	d1c5      	bne.n	80121ce <__sflush_r+0x36>
 8012242:	682b      	ldr	r3, [r5, #0]
 8012244:	2b00      	cmp	r3, #0
 8012246:	d0c2      	beq.n	80121ce <__sflush_r+0x36>
 8012248:	2b1d      	cmp	r3, #29
 801224a:	d001      	beq.n	8012250 <__sflush_r+0xb8>
 801224c:	2b16      	cmp	r3, #22
 801224e:	d101      	bne.n	8012254 <__sflush_r+0xbc>
 8012250:	602e      	str	r6, [r5, #0]
 8012252:	e7ad      	b.n	80121b0 <__sflush_r+0x18>
 8012254:	2340      	movs	r3, #64	; 0x40
 8012256:	89a2      	ldrh	r2, [r4, #12]
 8012258:	4313      	orrs	r3, r2
 801225a:	81a3      	strh	r3, [r4, #12]
 801225c:	e7a9      	b.n	80121b2 <__sflush_r+0x1a>
 801225e:	2340      	movs	r3, #64	; 0x40
 8012260:	430b      	orrs	r3, r1
 8012262:	e7fa      	b.n	801225a <__sflush_r+0xc2>
 8012264:	690f      	ldr	r7, [r1, #16]
 8012266:	2f00      	cmp	r7, #0
 8012268:	d0a2      	beq.n	80121b0 <__sflush_r+0x18>
 801226a:	680a      	ldr	r2, [r1, #0]
 801226c:	600f      	str	r7, [r1, #0]
 801226e:	1bd2      	subs	r2, r2, r7
 8012270:	9201      	str	r2, [sp, #4]
 8012272:	2200      	movs	r2, #0
 8012274:	079b      	lsls	r3, r3, #30
 8012276:	d100      	bne.n	801227a <__sflush_r+0xe2>
 8012278:	694a      	ldr	r2, [r1, #20]
 801227a:	60a2      	str	r2, [r4, #8]
 801227c:	9b01      	ldr	r3, [sp, #4]
 801227e:	2b00      	cmp	r3, #0
 8012280:	dc00      	bgt.n	8012284 <__sflush_r+0xec>
 8012282:	e795      	b.n	80121b0 <__sflush_r+0x18>
 8012284:	003a      	movs	r2, r7
 8012286:	0028      	movs	r0, r5
 8012288:	9b01      	ldr	r3, [sp, #4]
 801228a:	6a21      	ldr	r1, [r4, #32]
 801228c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801228e:	47b0      	blx	r6
 8012290:	2800      	cmp	r0, #0
 8012292:	dc06      	bgt.n	80122a2 <__sflush_r+0x10a>
 8012294:	2340      	movs	r3, #64	; 0x40
 8012296:	2001      	movs	r0, #1
 8012298:	89a2      	ldrh	r2, [r4, #12]
 801229a:	4240      	negs	r0, r0
 801229c:	4313      	orrs	r3, r2
 801229e:	81a3      	strh	r3, [r4, #12]
 80122a0:	e787      	b.n	80121b2 <__sflush_r+0x1a>
 80122a2:	9b01      	ldr	r3, [sp, #4]
 80122a4:	183f      	adds	r7, r7, r0
 80122a6:	1a1b      	subs	r3, r3, r0
 80122a8:	9301      	str	r3, [sp, #4]
 80122aa:	e7e7      	b.n	801227c <__sflush_r+0xe4>
 80122ac:	20400001 	.word	0x20400001

080122b0 <_fflush_r>:
 80122b0:	690b      	ldr	r3, [r1, #16]
 80122b2:	b570      	push	{r4, r5, r6, lr}
 80122b4:	0005      	movs	r5, r0
 80122b6:	000c      	movs	r4, r1
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d102      	bne.n	80122c2 <_fflush_r+0x12>
 80122bc:	2500      	movs	r5, #0
 80122be:	0028      	movs	r0, r5
 80122c0:	bd70      	pop	{r4, r5, r6, pc}
 80122c2:	2800      	cmp	r0, #0
 80122c4:	d004      	beq.n	80122d0 <_fflush_r+0x20>
 80122c6:	6983      	ldr	r3, [r0, #24]
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d101      	bne.n	80122d0 <_fflush_r+0x20>
 80122cc:	f000 f892 	bl	80123f4 <__sinit>
 80122d0:	4b14      	ldr	r3, [pc, #80]	; (8012324 <_fflush_r+0x74>)
 80122d2:	429c      	cmp	r4, r3
 80122d4:	d11b      	bne.n	801230e <_fflush_r+0x5e>
 80122d6:	686c      	ldr	r4, [r5, #4]
 80122d8:	220c      	movs	r2, #12
 80122da:	5ea3      	ldrsh	r3, [r4, r2]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d0ed      	beq.n	80122bc <_fflush_r+0xc>
 80122e0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80122e2:	07d2      	lsls	r2, r2, #31
 80122e4:	d404      	bmi.n	80122f0 <_fflush_r+0x40>
 80122e6:	059b      	lsls	r3, r3, #22
 80122e8:	d402      	bmi.n	80122f0 <_fflush_r+0x40>
 80122ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80122ec:	f000 f923 	bl	8012536 <__retarget_lock_acquire_recursive>
 80122f0:	0028      	movs	r0, r5
 80122f2:	0021      	movs	r1, r4
 80122f4:	f7ff ff50 	bl	8012198 <__sflush_r>
 80122f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80122fa:	0005      	movs	r5, r0
 80122fc:	07db      	lsls	r3, r3, #31
 80122fe:	d4de      	bmi.n	80122be <_fflush_r+0xe>
 8012300:	89a3      	ldrh	r3, [r4, #12]
 8012302:	059b      	lsls	r3, r3, #22
 8012304:	d4db      	bmi.n	80122be <_fflush_r+0xe>
 8012306:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012308:	f000 f916 	bl	8012538 <__retarget_lock_release_recursive>
 801230c:	e7d7      	b.n	80122be <_fflush_r+0xe>
 801230e:	4b06      	ldr	r3, [pc, #24]	; (8012328 <_fflush_r+0x78>)
 8012310:	429c      	cmp	r4, r3
 8012312:	d101      	bne.n	8012318 <_fflush_r+0x68>
 8012314:	68ac      	ldr	r4, [r5, #8]
 8012316:	e7df      	b.n	80122d8 <_fflush_r+0x28>
 8012318:	4b04      	ldr	r3, [pc, #16]	; (801232c <_fflush_r+0x7c>)
 801231a:	429c      	cmp	r4, r3
 801231c:	d1dc      	bne.n	80122d8 <_fflush_r+0x28>
 801231e:	68ec      	ldr	r4, [r5, #12]
 8012320:	e7da      	b.n	80122d8 <_fflush_r+0x28>
 8012322:	46c0      	nop			; (mov r8, r8)
 8012324:	080131d0 	.word	0x080131d0
 8012328:	080131f0 	.word	0x080131f0
 801232c:	080131b0 	.word	0x080131b0

08012330 <std>:
 8012330:	2300      	movs	r3, #0
 8012332:	b510      	push	{r4, lr}
 8012334:	0004      	movs	r4, r0
 8012336:	6003      	str	r3, [r0, #0]
 8012338:	6043      	str	r3, [r0, #4]
 801233a:	6083      	str	r3, [r0, #8]
 801233c:	8181      	strh	r1, [r0, #12]
 801233e:	6643      	str	r3, [r0, #100]	; 0x64
 8012340:	0019      	movs	r1, r3
 8012342:	81c2      	strh	r2, [r0, #14]
 8012344:	6103      	str	r3, [r0, #16]
 8012346:	6143      	str	r3, [r0, #20]
 8012348:	6183      	str	r3, [r0, #24]
 801234a:	2208      	movs	r2, #8
 801234c:	305c      	adds	r0, #92	; 0x5c
 801234e:	f7fc f82a 	bl	800e3a6 <memset>
 8012352:	4b05      	ldr	r3, [pc, #20]	; (8012368 <std+0x38>)
 8012354:	6224      	str	r4, [r4, #32]
 8012356:	6263      	str	r3, [r4, #36]	; 0x24
 8012358:	4b04      	ldr	r3, [pc, #16]	; (801236c <std+0x3c>)
 801235a:	62a3      	str	r3, [r4, #40]	; 0x28
 801235c:	4b04      	ldr	r3, [pc, #16]	; (8012370 <std+0x40>)
 801235e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012360:	4b04      	ldr	r3, [pc, #16]	; (8012374 <std+0x44>)
 8012362:	6323      	str	r3, [r4, #48]	; 0x30
 8012364:	bd10      	pop	{r4, pc}
 8012366:	46c0      	nop			; (mov r8, r8)
 8012368:	080126a9 	.word	0x080126a9
 801236c:	080126d1 	.word	0x080126d1
 8012370:	08012709 	.word	0x08012709
 8012374:	08012735 	.word	0x08012735

08012378 <_cleanup_r>:
 8012378:	b510      	push	{r4, lr}
 801237a:	4902      	ldr	r1, [pc, #8]	; (8012384 <_cleanup_r+0xc>)
 801237c:	f000 f8ba 	bl	80124f4 <_fwalk_reent>
 8012380:	bd10      	pop	{r4, pc}
 8012382:	46c0      	nop			; (mov r8, r8)
 8012384:	080122b1 	.word	0x080122b1

08012388 <__sfmoreglue>:
 8012388:	b570      	push	{r4, r5, r6, lr}
 801238a:	2568      	movs	r5, #104	; 0x68
 801238c:	1e4a      	subs	r2, r1, #1
 801238e:	4355      	muls	r5, r2
 8012390:	000e      	movs	r6, r1
 8012392:	0029      	movs	r1, r5
 8012394:	3174      	adds	r1, #116	; 0x74
 8012396:	f7fe f99b 	bl	80106d0 <_malloc_r>
 801239a:	1e04      	subs	r4, r0, #0
 801239c:	d008      	beq.n	80123b0 <__sfmoreglue+0x28>
 801239e:	2100      	movs	r1, #0
 80123a0:	002a      	movs	r2, r5
 80123a2:	6001      	str	r1, [r0, #0]
 80123a4:	6046      	str	r6, [r0, #4]
 80123a6:	300c      	adds	r0, #12
 80123a8:	60a0      	str	r0, [r4, #8]
 80123aa:	3268      	adds	r2, #104	; 0x68
 80123ac:	f7fb fffb 	bl	800e3a6 <memset>
 80123b0:	0020      	movs	r0, r4
 80123b2:	bd70      	pop	{r4, r5, r6, pc}

080123b4 <__sfp_lock_acquire>:
 80123b4:	b510      	push	{r4, lr}
 80123b6:	4802      	ldr	r0, [pc, #8]	; (80123c0 <__sfp_lock_acquire+0xc>)
 80123b8:	f000 f8bd 	bl	8012536 <__retarget_lock_acquire_recursive>
 80123bc:	bd10      	pop	{r4, pc}
 80123be:	46c0      	nop			; (mov r8, r8)
 80123c0:	20000cfd 	.word	0x20000cfd

080123c4 <__sfp_lock_release>:
 80123c4:	b510      	push	{r4, lr}
 80123c6:	4802      	ldr	r0, [pc, #8]	; (80123d0 <__sfp_lock_release+0xc>)
 80123c8:	f000 f8b6 	bl	8012538 <__retarget_lock_release_recursive>
 80123cc:	bd10      	pop	{r4, pc}
 80123ce:	46c0      	nop			; (mov r8, r8)
 80123d0:	20000cfd 	.word	0x20000cfd

080123d4 <__sinit_lock_acquire>:
 80123d4:	b510      	push	{r4, lr}
 80123d6:	4802      	ldr	r0, [pc, #8]	; (80123e0 <__sinit_lock_acquire+0xc>)
 80123d8:	f000 f8ad 	bl	8012536 <__retarget_lock_acquire_recursive>
 80123dc:	bd10      	pop	{r4, pc}
 80123de:	46c0      	nop			; (mov r8, r8)
 80123e0:	20000cfe 	.word	0x20000cfe

080123e4 <__sinit_lock_release>:
 80123e4:	b510      	push	{r4, lr}
 80123e6:	4802      	ldr	r0, [pc, #8]	; (80123f0 <__sinit_lock_release+0xc>)
 80123e8:	f000 f8a6 	bl	8012538 <__retarget_lock_release_recursive>
 80123ec:	bd10      	pop	{r4, pc}
 80123ee:	46c0      	nop			; (mov r8, r8)
 80123f0:	20000cfe 	.word	0x20000cfe

080123f4 <__sinit>:
 80123f4:	b513      	push	{r0, r1, r4, lr}
 80123f6:	0004      	movs	r4, r0
 80123f8:	f7ff ffec 	bl	80123d4 <__sinit_lock_acquire>
 80123fc:	69a3      	ldr	r3, [r4, #24]
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d002      	beq.n	8012408 <__sinit+0x14>
 8012402:	f7ff ffef 	bl	80123e4 <__sinit_lock_release>
 8012406:	bd13      	pop	{r0, r1, r4, pc}
 8012408:	64a3      	str	r3, [r4, #72]	; 0x48
 801240a:	64e3      	str	r3, [r4, #76]	; 0x4c
 801240c:	6523      	str	r3, [r4, #80]	; 0x50
 801240e:	4b13      	ldr	r3, [pc, #76]	; (801245c <__sinit+0x68>)
 8012410:	4a13      	ldr	r2, [pc, #76]	; (8012460 <__sinit+0x6c>)
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	62a2      	str	r2, [r4, #40]	; 0x28
 8012416:	9301      	str	r3, [sp, #4]
 8012418:	42a3      	cmp	r3, r4
 801241a:	d101      	bne.n	8012420 <__sinit+0x2c>
 801241c:	2301      	movs	r3, #1
 801241e:	61a3      	str	r3, [r4, #24]
 8012420:	0020      	movs	r0, r4
 8012422:	f000 f81f 	bl	8012464 <__sfp>
 8012426:	6060      	str	r0, [r4, #4]
 8012428:	0020      	movs	r0, r4
 801242a:	f000 f81b 	bl	8012464 <__sfp>
 801242e:	60a0      	str	r0, [r4, #8]
 8012430:	0020      	movs	r0, r4
 8012432:	f000 f817 	bl	8012464 <__sfp>
 8012436:	2200      	movs	r2, #0
 8012438:	2104      	movs	r1, #4
 801243a:	60e0      	str	r0, [r4, #12]
 801243c:	6860      	ldr	r0, [r4, #4]
 801243e:	f7ff ff77 	bl	8012330 <std>
 8012442:	2201      	movs	r2, #1
 8012444:	2109      	movs	r1, #9
 8012446:	68a0      	ldr	r0, [r4, #8]
 8012448:	f7ff ff72 	bl	8012330 <std>
 801244c:	2202      	movs	r2, #2
 801244e:	2112      	movs	r1, #18
 8012450:	68e0      	ldr	r0, [r4, #12]
 8012452:	f7ff ff6d 	bl	8012330 <std>
 8012456:	2301      	movs	r3, #1
 8012458:	61a3      	str	r3, [r4, #24]
 801245a:	e7d2      	b.n	8012402 <__sinit+0xe>
 801245c:	08012d7c 	.word	0x08012d7c
 8012460:	08012379 	.word	0x08012379

08012464 <__sfp>:
 8012464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012466:	0007      	movs	r7, r0
 8012468:	f7ff ffa4 	bl	80123b4 <__sfp_lock_acquire>
 801246c:	4b1f      	ldr	r3, [pc, #124]	; (80124ec <__sfp+0x88>)
 801246e:	681e      	ldr	r6, [r3, #0]
 8012470:	69b3      	ldr	r3, [r6, #24]
 8012472:	2b00      	cmp	r3, #0
 8012474:	d102      	bne.n	801247c <__sfp+0x18>
 8012476:	0030      	movs	r0, r6
 8012478:	f7ff ffbc 	bl	80123f4 <__sinit>
 801247c:	3648      	adds	r6, #72	; 0x48
 801247e:	68b4      	ldr	r4, [r6, #8]
 8012480:	6873      	ldr	r3, [r6, #4]
 8012482:	3b01      	subs	r3, #1
 8012484:	d504      	bpl.n	8012490 <__sfp+0x2c>
 8012486:	6833      	ldr	r3, [r6, #0]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d022      	beq.n	80124d2 <__sfp+0x6e>
 801248c:	6836      	ldr	r6, [r6, #0]
 801248e:	e7f6      	b.n	801247e <__sfp+0x1a>
 8012490:	220c      	movs	r2, #12
 8012492:	5ea5      	ldrsh	r5, [r4, r2]
 8012494:	2d00      	cmp	r5, #0
 8012496:	d11a      	bne.n	80124ce <__sfp+0x6a>
 8012498:	0020      	movs	r0, r4
 801249a:	4b15      	ldr	r3, [pc, #84]	; (80124f0 <__sfp+0x8c>)
 801249c:	3058      	adds	r0, #88	; 0x58
 801249e:	60e3      	str	r3, [r4, #12]
 80124a0:	6665      	str	r5, [r4, #100]	; 0x64
 80124a2:	f000 f847 	bl	8012534 <__retarget_lock_init_recursive>
 80124a6:	f7ff ff8d 	bl	80123c4 <__sfp_lock_release>
 80124aa:	0020      	movs	r0, r4
 80124ac:	2208      	movs	r2, #8
 80124ae:	0029      	movs	r1, r5
 80124b0:	6025      	str	r5, [r4, #0]
 80124b2:	60a5      	str	r5, [r4, #8]
 80124b4:	6065      	str	r5, [r4, #4]
 80124b6:	6125      	str	r5, [r4, #16]
 80124b8:	6165      	str	r5, [r4, #20]
 80124ba:	61a5      	str	r5, [r4, #24]
 80124bc:	305c      	adds	r0, #92	; 0x5c
 80124be:	f7fb ff72 	bl	800e3a6 <memset>
 80124c2:	6365      	str	r5, [r4, #52]	; 0x34
 80124c4:	63a5      	str	r5, [r4, #56]	; 0x38
 80124c6:	64a5      	str	r5, [r4, #72]	; 0x48
 80124c8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80124ca:	0020      	movs	r0, r4
 80124cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80124ce:	3468      	adds	r4, #104	; 0x68
 80124d0:	e7d7      	b.n	8012482 <__sfp+0x1e>
 80124d2:	2104      	movs	r1, #4
 80124d4:	0038      	movs	r0, r7
 80124d6:	f7ff ff57 	bl	8012388 <__sfmoreglue>
 80124da:	1e04      	subs	r4, r0, #0
 80124dc:	6030      	str	r0, [r6, #0]
 80124de:	d1d5      	bne.n	801248c <__sfp+0x28>
 80124e0:	f7ff ff70 	bl	80123c4 <__sfp_lock_release>
 80124e4:	230c      	movs	r3, #12
 80124e6:	603b      	str	r3, [r7, #0]
 80124e8:	e7ef      	b.n	80124ca <__sfp+0x66>
 80124ea:	46c0      	nop			; (mov r8, r8)
 80124ec:	08012d7c 	.word	0x08012d7c
 80124f0:	ffff0001 	.word	0xffff0001

080124f4 <_fwalk_reent>:
 80124f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80124f6:	0004      	movs	r4, r0
 80124f8:	0006      	movs	r6, r0
 80124fa:	2700      	movs	r7, #0
 80124fc:	9101      	str	r1, [sp, #4]
 80124fe:	3448      	adds	r4, #72	; 0x48
 8012500:	6863      	ldr	r3, [r4, #4]
 8012502:	68a5      	ldr	r5, [r4, #8]
 8012504:	9300      	str	r3, [sp, #0]
 8012506:	9b00      	ldr	r3, [sp, #0]
 8012508:	3b01      	subs	r3, #1
 801250a:	9300      	str	r3, [sp, #0]
 801250c:	d504      	bpl.n	8012518 <_fwalk_reent+0x24>
 801250e:	6824      	ldr	r4, [r4, #0]
 8012510:	2c00      	cmp	r4, #0
 8012512:	d1f5      	bne.n	8012500 <_fwalk_reent+0xc>
 8012514:	0038      	movs	r0, r7
 8012516:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012518:	89ab      	ldrh	r3, [r5, #12]
 801251a:	2b01      	cmp	r3, #1
 801251c:	d908      	bls.n	8012530 <_fwalk_reent+0x3c>
 801251e:	220e      	movs	r2, #14
 8012520:	5eab      	ldrsh	r3, [r5, r2]
 8012522:	3301      	adds	r3, #1
 8012524:	d004      	beq.n	8012530 <_fwalk_reent+0x3c>
 8012526:	0029      	movs	r1, r5
 8012528:	0030      	movs	r0, r6
 801252a:	9b01      	ldr	r3, [sp, #4]
 801252c:	4798      	blx	r3
 801252e:	4307      	orrs	r7, r0
 8012530:	3568      	adds	r5, #104	; 0x68
 8012532:	e7e8      	b.n	8012506 <_fwalk_reent+0x12>

08012534 <__retarget_lock_init_recursive>:
 8012534:	4770      	bx	lr

08012536 <__retarget_lock_acquire_recursive>:
 8012536:	4770      	bx	lr

08012538 <__retarget_lock_release_recursive>:
 8012538:	4770      	bx	lr
	...

0801253c <__swhatbuf_r>:
 801253c:	b570      	push	{r4, r5, r6, lr}
 801253e:	000e      	movs	r6, r1
 8012540:	001d      	movs	r5, r3
 8012542:	230e      	movs	r3, #14
 8012544:	5ec9      	ldrsh	r1, [r1, r3]
 8012546:	0014      	movs	r4, r2
 8012548:	b096      	sub	sp, #88	; 0x58
 801254a:	2900      	cmp	r1, #0
 801254c:	da08      	bge.n	8012560 <__swhatbuf_r+0x24>
 801254e:	220c      	movs	r2, #12
 8012550:	5eb3      	ldrsh	r3, [r6, r2]
 8012552:	2200      	movs	r2, #0
 8012554:	602a      	str	r2, [r5, #0]
 8012556:	061b      	lsls	r3, r3, #24
 8012558:	d411      	bmi.n	801257e <__swhatbuf_r+0x42>
 801255a:	2380      	movs	r3, #128	; 0x80
 801255c:	00db      	lsls	r3, r3, #3
 801255e:	e00f      	b.n	8012580 <__swhatbuf_r+0x44>
 8012560:	466a      	mov	r2, sp
 8012562:	f000 f913 	bl	801278c <_fstat_r>
 8012566:	2800      	cmp	r0, #0
 8012568:	dbf1      	blt.n	801254e <__swhatbuf_r+0x12>
 801256a:	23f0      	movs	r3, #240	; 0xf0
 801256c:	9901      	ldr	r1, [sp, #4]
 801256e:	021b      	lsls	r3, r3, #8
 8012570:	4019      	ands	r1, r3
 8012572:	4b05      	ldr	r3, [pc, #20]	; (8012588 <__swhatbuf_r+0x4c>)
 8012574:	18c9      	adds	r1, r1, r3
 8012576:	424b      	negs	r3, r1
 8012578:	4159      	adcs	r1, r3
 801257a:	6029      	str	r1, [r5, #0]
 801257c:	e7ed      	b.n	801255a <__swhatbuf_r+0x1e>
 801257e:	2340      	movs	r3, #64	; 0x40
 8012580:	2000      	movs	r0, #0
 8012582:	6023      	str	r3, [r4, #0]
 8012584:	b016      	add	sp, #88	; 0x58
 8012586:	bd70      	pop	{r4, r5, r6, pc}
 8012588:	ffffe000 	.word	0xffffe000

0801258c <__smakebuf_r>:
 801258c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801258e:	2602      	movs	r6, #2
 8012590:	898b      	ldrh	r3, [r1, #12]
 8012592:	0005      	movs	r5, r0
 8012594:	000c      	movs	r4, r1
 8012596:	4233      	tst	r3, r6
 8012598:	d006      	beq.n	80125a8 <__smakebuf_r+0x1c>
 801259a:	0023      	movs	r3, r4
 801259c:	3347      	adds	r3, #71	; 0x47
 801259e:	6023      	str	r3, [r4, #0]
 80125a0:	6123      	str	r3, [r4, #16]
 80125a2:	2301      	movs	r3, #1
 80125a4:	6163      	str	r3, [r4, #20]
 80125a6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80125a8:	466a      	mov	r2, sp
 80125aa:	ab01      	add	r3, sp, #4
 80125ac:	f7ff ffc6 	bl	801253c <__swhatbuf_r>
 80125b0:	9900      	ldr	r1, [sp, #0]
 80125b2:	0007      	movs	r7, r0
 80125b4:	0028      	movs	r0, r5
 80125b6:	f7fe f88b 	bl	80106d0 <_malloc_r>
 80125ba:	2800      	cmp	r0, #0
 80125bc:	d108      	bne.n	80125d0 <__smakebuf_r+0x44>
 80125be:	220c      	movs	r2, #12
 80125c0:	5ea3      	ldrsh	r3, [r4, r2]
 80125c2:	059a      	lsls	r2, r3, #22
 80125c4:	d4ef      	bmi.n	80125a6 <__smakebuf_r+0x1a>
 80125c6:	2203      	movs	r2, #3
 80125c8:	4393      	bics	r3, r2
 80125ca:	431e      	orrs	r6, r3
 80125cc:	81a6      	strh	r6, [r4, #12]
 80125ce:	e7e4      	b.n	801259a <__smakebuf_r+0xe>
 80125d0:	4b0f      	ldr	r3, [pc, #60]	; (8012610 <__smakebuf_r+0x84>)
 80125d2:	62ab      	str	r3, [r5, #40]	; 0x28
 80125d4:	2380      	movs	r3, #128	; 0x80
 80125d6:	89a2      	ldrh	r2, [r4, #12]
 80125d8:	6020      	str	r0, [r4, #0]
 80125da:	4313      	orrs	r3, r2
 80125dc:	81a3      	strh	r3, [r4, #12]
 80125de:	9b00      	ldr	r3, [sp, #0]
 80125e0:	6120      	str	r0, [r4, #16]
 80125e2:	6163      	str	r3, [r4, #20]
 80125e4:	9b01      	ldr	r3, [sp, #4]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d00d      	beq.n	8012606 <__smakebuf_r+0x7a>
 80125ea:	0028      	movs	r0, r5
 80125ec:	230e      	movs	r3, #14
 80125ee:	5ee1      	ldrsh	r1, [r4, r3]
 80125f0:	f000 f8de 	bl	80127b0 <_isatty_r>
 80125f4:	2800      	cmp	r0, #0
 80125f6:	d006      	beq.n	8012606 <__smakebuf_r+0x7a>
 80125f8:	2203      	movs	r2, #3
 80125fa:	89a3      	ldrh	r3, [r4, #12]
 80125fc:	4393      	bics	r3, r2
 80125fe:	001a      	movs	r2, r3
 8012600:	2301      	movs	r3, #1
 8012602:	4313      	orrs	r3, r2
 8012604:	81a3      	strh	r3, [r4, #12]
 8012606:	89a0      	ldrh	r0, [r4, #12]
 8012608:	4307      	orrs	r7, r0
 801260a:	81a7      	strh	r7, [r4, #12]
 801260c:	e7cb      	b.n	80125a6 <__smakebuf_r+0x1a>
 801260e:	46c0      	nop			; (mov r8, r8)
 8012610:	08012379 	.word	0x08012379

08012614 <_raise_r>:
 8012614:	b570      	push	{r4, r5, r6, lr}
 8012616:	0004      	movs	r4, r0
 8012618:	000d      	movs	r5, r1
 801261a:	291f      	cmp	r1, #31
 801261c:	d904      	bls.n	8012628 <_raise_r+0x14>
 801261e:	2316      	movs	r3, #22
 8012620:	6003      	str	r3, [r0, #0]
 8012622:	2001      	movs	r0, #1
 8012624:	4240      	negs	r0, r0
 8012626:	bd70      	pop	{r4, r5, r6, pc}
 8012628:	6c43      	ldr	r3, [r0, #68]	; 0x44
 801262a:	2b00      	cmp	r3, #0
 801262c:	d004      	beq.n	8012638 <_raise_r+0x24>
 801262e:	008a      	lsls	r2, r1, #2
 8012630:	189b      	adds	r3, r3, r2
 8012632:	681a      	ldr	r2, [r3, #0]
 8012634:	2a00      	cmp	r2, #0
 8012636:	d108      	bne.n	801264a <_raise_r+0x36>
 8012638:	0020      	movs	r0, r4
 801263a:	f000 f831 	bl	80126a0 <_getpid_r>
 801263e:	002a      	movs	r2, r5
 8012640:	0001      	movs	r1, r0
 8012642:	0020      	movs	r0, r4
 8012644:	f000 f81a 	bl	801267c <_kill_r>
 8012648:	e7ed      	b.n	8012626 <_raise_r+0x12>
 801264a:	2000      	movs	r0, #0
 801264c:	2a01      	cmp	r2, #1
 801264e:	d0ea      	beq.n	8012626 <_raise_r+0x12>
 8012650:	1c51      	adds	r1, r2, #1
 8012652:	d103      	bne.n	801265c <_raise_r+0x48>
 8012654:	2316      	movs	r3, #22
 8012656:	3001      	adds	r0, #1
 8012658:	6023      	str	r3, [r4, #0]
 801265a:	e7e4      	b.n	8012626 <_raise_r+0x12>
 801265c:	2400      	movs	r4, #0
 801265e:	0028      	movs	r0, r5
 8012660:	601c      	str	r4, [r3, #0]
 8012662:	4790      	blx	r2
 8012664:	0020      	movs	r0, r4
 8012666:	e7de      	b.n	8012626 <_raise_r+0x12>

08012668 <raise>:
 8012668:	b510      	push	{r4, lr}
 801266a:	4b03      	ldr	r3, [pc, #12]	; (8012678 <raise+0x10>)
 801266c:	0001      	movs	r1, r0
 801266e:	6818      	ldr	r0, [r3, #0]
 8012670:	f7ff ffd0 	bl	8012614 <_raise_r>
 8012674:	bd10      	pop	{r4, pc}
 8012676:	46c0      	nop			; (mov r8, r8)
 8012678:	200000dc 	.word	0x200000dc

0801267c <_kill_r>:
 801267c:	2300      	movs	r3, #0
 801267e:	b570      	push	{r4, r5, r6, lr}
 8012680:	4d06      	ldr	r5, [pc, #24]	; (801269c <_kill_r+0x20>)
 8012682:	0004      	movs	r4, r0
 8012684:	0008      	movs	r0, r1
 8012686:	0011      	movs	r1, r2
 8012688:	602b      	str	r3, [r5, #0]
 801268a:	f7f5 fe4f 	bl	800832c <_kill>
 801268e:	1c43      	adds	r3, r0, #1
 8012690:	d103      	bne.n	801269a <_kill_r+0x1e>
 8012692:	682b      	ldr	r3, [r5, #0]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d000      	beq.n	801269a <_kill_r+0x1e>
 8012698:	6023      	str	r3, [r4, #0]
 801269a:	bd70      	pop	{r4, r5, r6, pc}
 801269c:	20000cf8 	.word	0x20000cf8

080126a0 <_getpid_r>:
 80126a0:	b510      	push	{r4, lr}
 80126a2:	f7f5 fe3d 	bl	8008320 <_getpid>
 80126a6:	bd10      	pop	{r4, pc}

080126a8 <__sread>:
 80126a8:	b570      	push	{r4, r5, r6, lr}
 80126aa:	000c      	movs	r4, r1
 80126ac:	250e      	movs	r5, #14
 80126ae:	5f49      	ldrsh	r1, [r1, r5]
 80126b0:	f000 f8a4 	bl	80127fc <_read_r>
 80126b4:	2800      	cmp	r0, #0
 80126b6:	db03      	blt.n	80126c0 <__sread+0x18>
 80126b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80126ba:	181b      	adds	r3, r3, r0
 80126bc:	6563      	str	r3, [r4, #84]	; 0x54
 80126be:	bd70      	pop	{r4, r5, r6, pc}
 80126c0:	89a3      	ldrh	r3, [r4, #12]
 80126c2:	4a02      	ldr	r2, [pc, #8]	; (80126cc <__sread+0x24>)
 80126c4:	4013      	ands	r3, r2
 80126c6:	81a3      	strh	r3, [r4, #12]
 80126c8:	e7f9      	b.n	80126be <__sread+0x16>
 80126ca:	46c0      	nop			; (mov r8, r8)
 80126cc:	ffffefff 	.word	0xffffefff

080126d0 <__swrite>:
 80126d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126d2:	001f      	movs	r7, r3
 80126d4:	898b      	ldrh	r3, [r1, #12]
 80126d6:	0005      	movs	r5, r0
 80126d8:	000c      	movs	r4, r1
 80126da:	0016      	movs	r6, r2
 80126dc:	05db      	lsls	r3, r3, #23
 80126de:	d505      	bpl.n	80126ec <__swrite+0x1c>
 80126e0:	230e      	movs	r3, #14
 80126e2:	5ec9      	ldrsh	r1, [r1, r3]
 80126e4:	2200      	movs	r2, #0
 80126e6:	2302      	movs	r3, #2
 80126e8:	f000 f874 	bl	80127d4 <_lseek_r>
 80126ec:	89a3      	ldrh	r3, [r4, #12]
 80126ee:	4a05      	ldr	r2, [pc, #20]	; (8012704 <__swrite+0x34>)
 80126f0:	0028      	movs	r0, r5
 80126f2:	4013      	ands	r3, r2
 80126f4:	81a3      	strh	r3, [r4, #12]
 80126f6:	0032      	movs	r2, r6
 80126f8:	230e      	movs	r3, #14
 80126fa:	5ee1      	ldrsh	r1, [r4, r3]
 80126fc:	003b      	movs	r3, r7
 80126fe:	f000 f81f 	bl	8012740 <_write_r>
 8012702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012704:	ffffefff 	.word	0xffffefff

08012708 <__sseek>:
 8012708:	b570      	push	{r4, r5, r6, lr}
 801270a:	000c      	movs	r4, r1
 801270c:	250e      	movs	r5, #14
 801270e:	5f49      	ldrsh	r1, [r1, r5]
 8012710:	f000 f860 	bl	80127d4 <_lseek_r>
 8012714:	89a3      	ldrh	r3, [r4, #12]
 8012716:	1c42      	adds	r2, r0, #1
 8012718:	d103      	bne.n	8012722 <__sseek+0x1a>
 801271a:	4a05      	ldr	r2, [pc, #20]	; (8012730 <__sseek+0x28>)
 801271c:	4013      	ands	r3, r2
 801271e:	81a3      	strh	r3, [r4, #12]
 8012720:	bd70      	pop	{r4, r5, r6, pc}
 8012722:	2280      	movs	r2, #128	; 0x80
 8012724:	0152      	lsls	r2, r2, #5
 8012726:	4313      	orrs	r3, r2
 8012728:	81a3      	strh	r3, [r4, #12]
 801272a:	6560      	str	r0, [r4, #84]	; 0x54
 801272c:	e7f8      	b.n	8012720 <__sseek+0x18>
 801272e:	46c0      	nop			; (mov r8, r8)
 8012730:	ffffefff 	.word	0xffffefff

08012734 <__sclose>:
 8012734:	b510      	push	{r4, lr}
 8012736:	230e      	movs	r3, #14
 8012738:	5ec9      	ldrsh	r1, [r1, r3]
 801273a:	f000 f815 	bl	8012768 <_close_r>
 801273e:	bd10      	pop	{r4, pc}

08012740 <_write_r>:
 8012740:	b570      	push	{r4, r5, r6, lr}
 8012742:	0004      	movs	r4, r0
 8012744:	0008      	movs	r0, r1
 8012746:	0011      	movs	r1, r2
 8012748:	001a      	movs	r2, r3
 801274a:	2300      	movs	r3, #0
 801274c:	4d05      	ldr	r5, [pc, #20]	; (8012764 <_write_r+0x24>)
 801274e:	602b      	str	r3, [r5, #0]
 8012750:	f7f5 fe25 	bl	800839e <_write>
 8012754:	1c43      	adds	r3, r0, #1
 8012756:	d103      	bne.n	8012760 <_write_r+0x20>
 8012758:	682b      	ldr	r3, [r5, #0]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d000      	beq.n	8012760 <_write_r+0x20>
 801275e:	6023      	str	r3, [r4, #0]
 8012760:	bd70      	pop	{r4, r5, r6, pc}
 8012762:	46c0      	nop			; (mov r8, r8)
 8012764:	20000cf8 	.word	0x20000cf8

08012768 <_close_r>:
 8012768:	2300      	movs	r3, #0
 801276a:	b570      	push	{r4, r5, r6, lr}
 801276c:	4d06      	ldr	r5, [pc, #24]	; (8012788 <_close_r+0x20>)
 801276e:	0004      	movs	r4, r0
 8012770:	0008      	movs	r0, r1
 8012772:	602b      	str	r3, [r5, #0]
 8012774:	f7f5 fe2f 	bl	80083d6 <_close>
 8012778:	1c43      	adds	r3, r0, #1
 801277a:	d103      	bne.n	8012784 <_close_r+0x1c>
 801277c:	682b      	ldr	r3, [r5, #0]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d000      	beq.n	8012784 <_close_r+0x1c>
 8012782:	6023      	str	r3, [r4, #0]
 8012784:	bd70      	pop	{r4, r5, r6, pc}
 8012786:	46c0      	nop			; (mov r8, r8)
 8012788:	20000cf8 	.word	0x20000cf8

0801278c <_fstat_r>:
 801278c:	2300      	movs	r3, #0
 801278e:	b570      	push	{r4, r5, r6, lr}
 8012790:	4d06      	ldr	r5, [pc, #24]	; (80127ac <_fstat_r+0x20>)
 8012792:	0004      	movs	r4, r0
 8012794:	0008      	movs	r0, r1
 8012796:	0011      	movs	r1, r2
 8012798:	602b      	str	r3, [r5, #0]
 801279a:	f7f5 fe26 	bl	80083ea <_fstat>
 801279e:	1c43      	adds	r3, r0, #1
 80127a0:	d103      	bne.n	80127aa <_fstat_r+0x1e>
 80127a2:	682b      	ldr	r3, [r5, #0]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d000      	beq.n	80127aa <_fstat_r+0x1e>
 80127a8:	6023      	str	r3, [r4, #0]
 80127aa:	bd70      	pop	{r4, r5, r6, pc}
 80127ac:	20000cf8 	.word	0x20000cf8

080127b0 <_isatty_r>:
 80127b0:	2300      	movs	r3, #0
 80127b2:	b570      	push	{r4, r5, r6, lr}
 80127b4:	4d06      	ldr	r5, [pc, #24]	; (80127d0 <_isatty_r+0x20>)
 80127b6:	0004      	movs	r4, r0
 80127b8:	0008      	movs	r0, r1
 80127ba:	602b      	str	r3, [r5, #0]
 80127bc:	f7f5 fe23 	bl	8008406 <_isatty>
 80127c0:	1c43      	adds	r3, r0, #1
 80127c2:	d103      	bne.n	80127cc <_isatty_r+0x1c>
 80127c4:	682b      	ldr	r3, [r5, #0]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d000      	beq.n	80127cc <_isatty_r+0x1c>
 80127ca:	6023      	str	r3, [r4, #0]
 80127cc:	bd70      	pop	{r4, r5, r6, pc}
 80127ce:	46c0      	nop			; (mov r8, r8)
 80127d0:	20000cf8 	.word	0x20000cf8

080127d4 <_lseek_r>:
 80127d4:	b570      	push	{r4, r5, r6, lr}
 80127d6:	0004      	movs	r4, r0
 80127d8:	0008      	movs	r0, r1
 80127da:	0011      	movs	r1, r2
 80127dc:	001a      	movs	r2, r3
 80127de:	2300      	movs	r3, #0
 80127e0:	4d05      	ldr	r5, [pc, #20]	; (80127f8 <_lseek_r+0x24>)
 80127e2:	602b      	str	r3, [r5, #0]
 80127e4:	f7f5 fe18 	bl	8008418 <_lseek>
 80127e8:	1c43      	adds	r3, r0, #1
 80127ea:	d103      	bne.n	80127f4 <_lseek_r+0x20>
 80127ec:	682b      	ldr	r3, [r5, #0]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d000      	beq.n	80127f4 <_lseek_r+0x20>
 80127f2:	6023      	str	r3, [r4, #0]
 80127f4:	bd70      	pop	{r4, r5, r6, pc}
 80127f6:	46c0      	nop			; (mov r8, r8)
 80127f8:	20000cf8 	.word	0x20000cf8

080127fc <_read_r>:
 80127fc:	b570      	push	{r4, r5, r6, lr}
 80127fe:	0004      	movs	r4, r0
 8012800:	0008      	movs	r0, r1
 8012802:	0011      	movs	r1, r2
 8012804:	001a      	movs	r2, r3
 8012806:	2300      	movs	r3, #0
 8012808:	4d05      	ldr	r5, [pc, #20]	; (8012820 <_read_r+0x24>)
 801280a:	602b      	str	r3, [r5, #0]
 801280c:	f7f5 fdaa 	bl	8008364 <_read>
 8012810:	1c43      	adds	r3, r0, #1
 8012812:	d103      	bne.n	801281c <_read_r+0x20>
 8012814:	682b      	ldr	r3, [r5, #0]
 8012816:	2b00      	cmp	r3, #0
 8012818:	d000      	beq.n	801281c <_read_r+0x20>
 801281a:	6023      	str	r3, [r4, #0]
 801281c:	bd70      	pop	{r4, r5, r6, pc}
 801281e:	46c0      	nop			; (mov r8, r8)
 8012820:	20000cf8 	.word	0x20000cf8

08012824 <_init>:
 8012824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012826:	46c0      	nop			; (mov r8, r8)
 8012828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801282a:	bc08      	pop	{r3}
 801282c:	469e      	mov	lr, r3
 801282e:	4770      	bx	lr

08012830 <_fini>:
 8012830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012832:	46c0      	nop			; (mov r8, r8)
 8012834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012836:	bc08      	pop	{r3}
 8012838:	469e      	mov	lr, r3
 801283a:	4770      	bx	lr
