// Seed: 2679412981
module module_0 (
    output wor id_0,
    output wire id_1,
    output supply0 id_2,
    input logic id_3,
    output supply0 id_4,
    output logic id_5
);
  always @(id_3 or id_3) id_5 <= id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input logic id_2,
    input wand id_3,
    output wire id_4,
    output logic id_5
);
  wire id_7;
  genvar id_8;
  module_0(
      id_4, id_4, id_4, id_2, id_4, id_5
  );
  initial id_5 = #1  (id_2);
endmodule
