# TCL File Generated by Component Editor 22.4
# Thu Jan 25 18:55:55 IST 2024
# DO NOT MODIFY


# 
# pattern_writer "pattern_writer" v1.0
#  2024.01.25.18:55:55
# 
# 

# 
# request TCL package from ACDS 22.4
# 
package require -exact qsys 22.4


# 
# module pattern_writer
# 
set_module_property DESCRIPTION ""
set_module_property NAME pattern_writer
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME pattern_writer
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property OUT_OF_CONTEXT_SYNTHESIS_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pattern_writer
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pattern_writer.v VERILOG PATH pattern_writer.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter ADDRESS_WIDTH INTEGER 32
set_parameter_property ADDRESS_WIDTH DEFAULT_VALUE 32
set_parameter_property ADDRESS_WIDTH DISPLAY_NAME ADDRESS_WIDTH
set_parameter_property ADDRESS_WIDTH UNITS None
set_parameter_property ADDRESS_WIDTH AFFECTS_GENERATION false
set_parameter_property ADDRESS_WIDTH HDL_PARAMETER true
set_parameter_property ADDRESS_WIDTH EXPORT true
add_parameter LENGTH_WIDTH INTEGER 32
set_parameter_property LENGTH_WIDTH DEFAULT_VALUE 32
set_parameter_property LENGTH_WIDTH DISPLAY_NAME LENGTH_WIDTH
set_parameter_property LENGTH_WIDTH UNITS None
set_parameter_property LENGTH_WIDTH AFFECTS_GENERATION false
set_parameter_property LENGTH_WIDTH HDL_PARAMETER true
set_parameter_property LENGTH_WIDTH EXPORT true
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property DATA_WIDTH HDL_PARAMETER true
set_parameter_property DATA_WIDTH EXPORT true
add_parameter BYTE_ENABLE_WIDTH INTEGER 4
set_parameter_property BYTE_ENABLE_WIDTH DEFAULT_VALUE 4
set_parameter_property BYTE_ENABLE_WIDTH DISPLAY_NAME BYTE_ENABLE_WIDTH
set_parameter_property BYTE_ENABLE_WIDTH UNITS None
set_parameter_property BYTE_ENABLE_WIDTH AFFECTS_GENERATION false
set_parameter_property BYTE_ENABLE_WIDTH HDL_PARAMETER true
set_parameter_property BYTE_ENABLE_WIDTH EXPORT true
add_parameter BYTE_ENABLE_WIDTH_LOG2 INTEGER 2
set_parameter_property BYTE_ENABLE_WIDTH_LOG2 DEFAULT_VALUE 2
set_parameter_property BYTE_ENABLE_WIDTH_LOG2 DISPLAY_NAME BYTE_ENABLE_WIDTH_LOG2
set_parameter_property BYTE_ENABLE_WIDTH_LOG2 UNITS None
set_parameter_property BYTE_ENABLE_WIDTH_LOG2 AFFECTS_GENERATION false
set_parameter_property BYTE_ENABLE_WIDTH_LOG2 HDL_PARAMETER true
set_parameter_property BYTE_ENABLE_WIDTH_LOG2 EXPORT true
add_parameter BURST_ENABLE INTEGER 1
set_parameter_property BURST_ENABLE DEFAULT_VALUE 1
set_parameter_property BURST_ENABLE DISPLAY_NAME BURST_ENABLE
set_parameter_property BURST_ENABLE UNITS None
set_parameter_property BURST_ENABLE AFFECTS_GENERATION false
set_parameter_property BURST_ENABLE HDL_PARAMETER true
set_parameter_property BURST_ENABLE EXPORT true
add_parameter MAX_BURST_COUNT INTEGER 2
set_parameter_property MAX_BURST_COUNT DEFAULT_VALUE 2
set_parameter_property MAX_BURST_COUNT DISPLAY_NAME MAX_BURST_COUNT
set_parameter_property MAX_BURST_COUNT UNITS None
set_parameter_property MAX_BURST_COUNT AFFECTS_GENERATION false
set_parameter_property MAX_BURST_COUNT HDL_PARAMETER true
set_parameter_property MAX_BURST_COUNT EXPORT true
add_parameter BURST_WIDTH INTEGER 2
set_parameter_property BURST_WIDTH DEFAULT_VALUE 2
set_parameter_property BURST_WIDTH DISPLAY_NAME BURST_WIDTH
set_parameter_property BURST_WIDTH UNITS None
set_parameter_property BURST_WIDTH AFFECTS_GENERATION false
set_parameter_property BURST_WIDTH HDL_PARAMETER true
set_parameter_property BURST_WIDTH EXPORT true
add_parameter FIFO_DEPTH INTEGER 128
set_parameter_property FIFO_DEPTH DEFAULT_VALUE 128
set_parameter_property FIFO_DEPTH DISPLAY_NAME FIFO_DEPTH
set_parameter_property FIFO_DEPTH UNITS None
set_parameter_property FIFO_DEPTH AFFECTS_GENERATION false
set_parameter_property FIFO_DEPTH HDL_PARAMETER true
set_parameter_property FIFO_DEPTH EXPORT true
add_parameter FIFO_DEPTH_LOG2 INTEGER 7
set_parameter_property FIFO_DEPTH_LOG2 DEFAULT_VALUE 7
set_parameter_property FIFO_DEPTH_LOG2 DISPLAY_NAME FIFO_DEPTH_LOG2
set_parameter_property FIFO_DEPTH_LOG2 UNITS None
set_parameter_property FIFO_DEPTH_LOG2 AFFECTS_GENERATION false
set_parameter_property FIFO_DEPTH_LOG2 HDL_PARAMETER true
set_parameter_property FIFO_DEPTH_LOG2 EXPORT true
add_parameter BURST_REALIGN_ENABLE INTEGER 1
set_parameter_property BURST_REALIGN_ENABLE DEFAULT_VALUE 1
set_parameter_property BURST_REALIGN_ENABLE DISPLAY_NAME BURST_REALIGN_ENABLE
set_parameter_property BURST_REALIGN_ENABLE UNITS None
set_parameter_property BURST_REALIGN_ENABLE AFFECTS_GENERATION false
set_parameter_property BURST_REALIGN_ENABLE HDL_PARAMETER true
set_parameter_property BURST_REALIGN_ENABLE EXPORT true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
set_interface_property clock IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock SV_INTERFACE_TYPE ""
set_interface_property clock SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""
set_interface_property reset IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset SV_INTERFACE_TYPE ""
set_interface_property reset SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset reset reset Input 1


# 
# connection point snk_data_slave
# 
add_interface snk_data_slave axi4stream end
set_interface_property snk_data_slave associatedClock clock
set_interface_property snk_data_slave associatedReset reset
set_interface_property snk_data_slave ENABLED true
set_interface_property snk_data_slave EXPORT_OF ""
set_interface_property snk_data_slave PORT_NAME_MAP ""
set_interface_property snk_data_slave CMSIS_SVD_VARIABLES ""
set_interface_property snk_data_slave SVD_ADDRESS_GROUP ""
set_interface_property snk_data_slave IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property snk_data_slave SV_INTERFACE_TYPE ""
set_interface_property snk_data_slave SV_INTERFACE_MODPORT_TYPE ""

add_interface_port snk_data_slave snk_data tdata Input "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port snk_data_slave snk_valid tvalid Input 1
add_interface_port snk_data_slave snk_ready tready Output 1


# 
# connection point snk_cmd_slave
# 
add_interface snk_cmd_slave axi4stream end
set_interface_property snk_cmd_slave associatedClock clock
set_interface_property snk_cmd_slave associatedReset reset
set_interface_property snk_cmd_slave ENABLED true
set_interface_property snk_cmd_slave EXPORT_OF ""
set_interface_property snk_cmd_slave PORT_NAME_MAP ""
set_interface_property snk_cmd_slave CMSIS_SVD_VARIABLES ""
set_interface_property snk_cmd_slave SVD_ADDRESS_GROUP ""
set_interface_property snk_cmd_slave IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property snk_cmd_slave SV_INTERFACE_TYPE ""
set_interface_property snk_cmd_slave SV_INTERFACE_MODPORT_TYPE ""

add_interface_port snk_cmd_slave snk_command_data tdata Input 96
add_interface_port snk_cmd_slave snk_command_valid tvalid Input 1
add_interface_port snk_cmd_slave snk_command_ready tready Output 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressGroup 0
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master minimumResponseLatency 1
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master waitrequestAllowance 0
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""
set_interface_property avalon_master IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avalon_master SV_INTERFACE_TYPE ""
set_interface_property avalon_master SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avalon_master master_address address Output "((ADDRESS_WIDTH - 1)) - (0) + 1"
add_interface_port avalon_master master_write write Output 1
add_interface_port avalon_master master_writedata writedata Output "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port avalon_master master_burstcount burstcount Output "((BURST_WIDTH - 1)) - (0) + 1"
add_interface_port avalon_master master_byteenable byteenable Output "((BYTE_ENABLE_WIDTH - 1)) - (0) + 1"
add_interface_port avalon_master master_waitrequest waitrequest Input 1

