202602121255
Status: #idea
Tags:[[Verilog]]

General:
logical operators return a single bit, nonzero = true, zero = false
bitwise operators flip EVERY bit, returns same width

! = logical operator
~ = bitwise operator

& = bitwise and, 
&& = logical and

| = bitwise or
|| = logical or

^ = bitwise XOR
no logical XOR