// Seed: 2502070348
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output tri0 id_4,
    input tri0 id_5
    , id_14,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    input tri id_9,
    output wor id_10,
    input wor id_11,
    output tri0 id_12
);
endmodule
module module_1 #(
    parameter id_0 = 32'd74
) (
    input  tri  _id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  wire id_4,
    output wand id_5,
    output wand id_6
);
  logic [1 'd0 : id_0] id_8, id_9, id_10, id_11;
  assign id_6 = id_9 != id_3 ? id_10 : id_0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_6,
      id_5,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_1,
      id_2,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
