Analysis & Synthesis report for logic_analyzer_demo
Wed Mar 02 16:42:07 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 02 16:42:06 2011     ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                      ; logic_analyzer_demo                       ;
; Top-level Entity Name              ; logic_analyzer_demo                       ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 101                                       ;
;     Total combinational functions  ; 101                                       ;
;     Dedicated logic registers      ; 78                                        ;
; Total registers                    ; 78                                        ;
; Total pins                         ; 85                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP2C35F672C6        ;                     ;
; Top-level entity name                                                      ; logic_analyzer_demo ; logic_analyzer_demo ;
; Family name                                                                ; Cyclone II          ; Stratix II          ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; Off                 ; Off                 ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                             ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+
; logic_analyzer_demo.vhd          ; yes             ; User VHDL File  ; Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd ;
; dflipflop.vhd                    ; yes             ; User VHDL File  ; Z:/EE367/Labs/lab07/dflipflop.vhd           ;
; clock_div.vhd                    ; yes             ; User VHDL File  ; Z:/EE367/Labs/lab07/clock_div.vhd           ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 101    ;
;                                             ;        ;
; Total combinational functions               ; 101    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 16     ;
;     -- 3 input functions                    ; 21     ;
;     -- <=2 input functions                  ; 64     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 86     ;
;     -- arithmetic mode                      ; 15     ;
;                                             ;        ;
; Total registers                             ; 78     ;
;     -- Dedicated logic registers            ; 78     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 85     ;
; Maximum fan-out node                        ; KEY[0] ;
; Maximum fan-out                             ; 78     ;
; Total fan-out                               ; 465    ;
; Average fan-out                             ; 1.76   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                             ; Library Name ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
; |logic_analyzer_demo       ; 101 (16)          ; 78 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 85   ; 0            ; |logic_analyzer_demo                            ;              ;
;    |clock_div:U1|          ; 85 (23)           ; 62 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1               ;              ;
;       |dflipflop:D10|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D10 ;              ;
;       |dflipflop:D11|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D11 ;              ;
;       |dflipflop:D12|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D12 ;              ;
;       |dflipflop:D13|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D13 ;              ;
;       |dflipflop:D14|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D14 ;              ;
;       |dflipflop:D15|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D15 ;              ;
;       |dflipflop:D16|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D16 ;              ;
;       |dflipflop:D17|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D17 ;              ;
;       |dflipflop:D18|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D18 ;              ;
;       |dflipflop:D19|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D19 ;              ;
;       |dflipflop:D1|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D1  ;              ;
;       |dflipflop:D20|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D20 ;              ;
;       |dflipflop:D21|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D21 ;              ;
;       |dflipflop:D22|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D22 ;              ;
;       |dflipflop:D23|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D23 ;              ;
;       |dflipflop:D24|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D24 ;              ;
;       |dflipflop:D25|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D25 ;              ;
;       |dflipflop:D26|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D26 ;              ;
;       |dflipflop:D27|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D27 ;              ;
;       |dflipflop:D28|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D28 ;              ;
;       |dflipflop:D29|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D29 ;              ;
;       |dflipflop:D2|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D2  ;              ;
;       |dflipflop:D30|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D30 ;              ;
;       |dflipflop:D31|      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D31 ;              ;
;       |dflipflop:D3|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D3  ;              ;
;       |dflipflop:D4|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D4  ;              ;
;       |dflipflop:D5|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D5  ;              ;
;       |dflipflop:D6|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D6  ;              ;
;       |dflipflop:D7|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D7  ;              ;
;       |dflipflop:D8|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D8  ;              ;
;       |dflipflop:D9|       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_demo|clock_div:U1|dflipflop:D9  ;              ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 78    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; clock_div:U1|dflipflop:D1|Qn            ; 2       ;
; clock_div:U1|dflipflop:D2|Qn            ; 2       ;
; clock_div:U1|dflipflop:D3|Qn            ; 2       ;
; clock_div:U1|dflipflop:D4|Qn            ; 2       ;
; clock_div:U1|dflipflop:D5|Qn            ; 2       ;
; clock_div:U1|dflipflop:D6|Qn            ; 2       ;
; clock_div:U1|dflipflop:D7|Qn            ; 2       ;
; clock_div:U1|dflipflop:D8|Qn            ; 2       ;
; clock_div:U1|dflipflop:D9|Qn            ; 2       ;
; clock_div:U1|dflipflop:D10|Qn           ; 2       ;
; clock_div:U1|dflipflop:D11|Qn           ; 2       ;
; clock_div:U1|dflipflop:D12|Qn           ; 2       ;
; clock_div:U1|dflipflop:D13|Qn           ; 2       ;
; clock_div:U1|dflipflop:D14|Qn           ; 2       ;
; clock_div:U1|dflipflop:D15|Qn           ; 2       ;
; clock_div:U1|dflipflop:D16|Qn           ; 2       ;
; clock_div:U1|dflipflop:D17|Qn           ; 2       ;
; clock_div:U1|dflipflop:D18|Qn           ; 2       ;
; clock_div:U1|dflipflop:D19|Qn           ; 2       ;
; clock_div:U1|dflipflop:D20|Qn           ; 2       ;
; clock_div:U1|dflipflop:D21|Qn           ; 2       ;
; clock_div:U1|dflipflop:D22|Qn           ; 2       ;
; clock_div:U1|dflipflop:D23|Qn           ; 2       ;
; clock_div:U1|dflipflop:D24|Qn           ; 2       ;
; clock_div:U1|dflipflop:D25|Qn           ; 2       ;
; clock_div:U1|dflipflop:D26|Qn           ; 2       ;
; clock_div:U1|dflipflop:D27|Qn           ; 2       ;
; clock_div:U1|dflipflop:D28|Qn           ; 2       ;
; clock_div:U1|dflipflop:D29|Qn           ; 2       ;
; clock_div:U1|dflipflop:D30|Qn           ; 2       ;
; clock_div:U1|dflipflop:D31|Qn           ; 2       ;
; Total number of inverted registers = 31 ;         ;
+-----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Wed Mar 02 16:42:00 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off logic_analyzer_demo -c logic_analyzer_demo
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file logic_analyzer_demo.vhd
    Info: Found design unit 1: logic_analyzer_demo-logic_analyzer_demo_arch
    Info: Found entity 1: logic_analyzer_demo
Info: Found 2 design units, including 1 entities, in source file dflipflop.vhd
    Info: Found design unit 1: dflipflop-dff_arch
    Info: Found entity 1: dflipflop
Info: Found 2 design units, including 1 entities, in source file clock_div.vhd
    Info: Found design unit 1: clock_div-clock_div_arch
    Info: Found entity 1: clock_div
Info: Elaborating entity "logic_analyzer_demo" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at logic_analyzer_demo.vhd(130): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at logic_analyzer_demo.vhd(132): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10873): Using initial value X (don't care) for net "LEDR[17..16]" at logic_analyzer_demo.vhd(35)
Warning (10873): Using initial value X (don't care) for net "LEDG[7..5]" at logic_analyzer_demo.vhd(36)
Info: Elaborating entity "clock_div" for hierarchy "clock_div:U1"
Info: Elaborating entity "dflipflop" for hierarchy "clock_div:U1|dflipflop:D1"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer clock_div:U1|Mux0
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "GPIO_0[0]" is stuck at GND
    Warning (13410): Pin "GPIO_0[2]" is stuck at GND
    Warning (13410): Pin "GPIO_0[4]" is stuck at GND
    Warning (13410): Pin "GPIO_0[6]" is stuck at GND
    Warning (13410): Pin "GPIO_0[8]" is stuck at GND
    Warning (13410): Pin "GPIO_0[10]" is stuck at GND
    Warning (13410): Pin "GPIO_0[12]" is stuck at GND
    Warning (13410): Pin "GPIO_0[14]" is stuck at GND
    Warning (13410): Pin "GPIO_0[16]" is stuck at GND
    Warning (13410): Pin "GPIO_0[18]" is stuck at GND
    Warning (13410): Pin "GPIO_0[20]" is stuck at GND
    Warning (13410): Pin "GPIO_0[22]" is stuck at GND
    Warning (13410): Pin "GPIO_0[24]" is stuck at GND
    Warning (13410): Pin "GPIO_0[26]" is stuck at GND
    Warning (13410): Pin "GPIO_0[28]" is stuck at GND
    Warning (13410): Pin "GPIO_0[30]" is stuck at GND
    Warning (13410): Pin "GPIO_0[32]" is stuck at GND
    Warning (13410): Pin "GPIO_0[34]" is stuck at GND
    Warning (13410): Pin "GPIO_0[35]" is stuck at GND
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info: Implemented 186 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 62 output pins
    Info: Implemented 101 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Wed Mar 02 16:42:07 2011
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


