{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648953117029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648953117030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 20:31:56 2022 " "Processing started: Sat Apr 02 20:31:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648953117030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648953117030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648953117030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648953118307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648953118307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/dds.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experimentos/diagrama_bloques.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experimentos/diagrama_bloques.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diagrama_bloques " "Found entity 1: diagrama_bloques" {  } { { "experimentos/diagrama_bloques.bdf" "" { Schematic "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/experimentos/diagrama_bloques.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_read_file.v(12) " "Verilog HDL warning at mem_read_file.v(12): extended using \"x\" or \"z\"" {  } { { "mem_read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648953150277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_read_file.v(18) " "Verilog HDL warning at mem_read_file.v(18): extended using \"x\" or \"z\"" {  } { { "mem_read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648953150278 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_read_file.v(20) " "Verilog HDL warning at mem_read_file.v(20): extended using \"x\" or \"z\"" {  } { { "mem_read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648953150278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_read_file.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_read_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_read_file " "Found entity 1: mem_read_file" {  } { { "mem_read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_0_to_9675 " "Found entity 1: contador_0_to_9675" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/DE1_SOC_golden_top.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_module/tb_memory_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_module/tb_memory_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory_rw " "Found entity 1: tb_memory_rw" {  } { { "tb_module/tb_memory_rw.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/tb_module/tb_memory_rw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_file.v 1 1 " "Found 1 design units, including 1 entities, in source file read_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitfiles " "Found entity 1: splitfiles" {  } { { "read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/read_file.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "memory_ram.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/memory_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_state_mealy_state_machine " "Found entity 1: four_state_mealy_state_machine" {  } { { "fsm.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/fsm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_files/param_values.v 0 0 " "Found 0 design units, including 0 entities, in source file config_files/param_values.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_files/config.v 0 0 " "Found 0 design units, including 0 entities, in source file config_files/config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware_modules/preescaller.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware_modules/preescaller.v" { { "Info" "ISGN_ENTITY_NAME" "1 preescaller " "Found entity 1: preescaller" {  } { { "hardware_modules/preescaller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/hardware_modules/preescaller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648953150633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648953150633 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "preescaller preescaller.v(16) " "Verilog HDL Parameter Declaration warning at preescaller.v(16): Parameter Declaration in module \"preescaller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "hardware_modules/preescaller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/hardware_modules/preescaller.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1648953150640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1648953150864 ""}
{ "Error" "EVRFX_VERI_PARAMETER_NOT_DEFINED" "DIV dds.v(60) " "Verilog HDL error at dds.v(60): parameter \"DIV\" is not a formal parameter of instantiated module" {  } { { "dds.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/dds.v" 60 0 0 } }  } 0 10130 "Verilog HDL error at %2!s!: parameter \"%1!s!\" is not a formal parameter of instantiated module" 0 0 "Design Software" 0 -1 1648953150871 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1648953150872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/output_files/dds_generator.map.smsg " "Generated suppressed messages file C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/output_files/dds_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1648953150958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648953150974 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 02 20:32:30 2022 " "Processing ended: Sat Apr 02 20:32:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648953150974 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648953150974 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648953150974 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648953150974 ""}
