Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Oct 21 09:17:42 2023
| Host         : edabknam running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file xilinx_pulpissimo_timing_summary_routed.rpt -pb xilinx_pulpissimo_timing_summary_routed.pb -rpx xilinx_pulpissimo_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pulpissimo
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 997 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/r_clk0_o_reg/Q (HIGH)

 There are 3405 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_clk_reg/Q (HIGH)

 There are 318 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_en_reg/Q (HIGH)

 There are 3086 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_en_reg/Q (HIGH)

 There are 275 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_en_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_master_sel_ext_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_master_sel_num_reg/Q (HIGH)

 There are 287 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_slave_sel_ext_reg/Q (HIGH)

 There are 287 register/latch pins with no clock driven by root clock pin: i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_slave_sel_num_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12923 pins that are not constrained for maximum delay. (HIGH)

 There are 677 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.668        0.000                      0                69064        0.051        0.000                      0                69064        1.100        0.000                       0                 35821  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                         ------------         ----------      --------------
i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1                        {0.000 2.500}        5.000           200.000         
  clk_out1_xilinx_slow_clk_mngr                                                               {0.000 62.500}       125.000         8.000           
  clkfbout_xilinx_slow_clk_mngr                                                               {0.000 2.500}        5.000           200.000         
i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_xilinx_clk_mngr                                                                    {0.000 25.000}       50.000          20.000          
  clk_out2_xilinx_clk_mngr                                                                    {0.000 50.000}       100.000         10.000          
  clkfbout_xilinx_clk_mngr                                                                    {0.000 2.500}        5.000           200.000         
ref_clk                                                                                       {0.000 2.500}        5.000           200.000         
tck                                                                                           {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1                                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_xilinx_slow_clk_mngr                                                                   122.134        0.000                      0                   17        0.108        0.000                      0                   17       62.100        0.000                       0                    20  
  clkfbout_xilinx_slow_clk_mngr                                                                                                                                                                                                                 3.592        0.000                       0                     3  
i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_xilinx_clk_mngr                                                                          5.850        0.000                      0                63718        0.051        0.000                      0                63718       24.600        0.000                       0                 32806  
  clk_out2_xilinx_clk_mngr                                                                         44.076        0.000                      0                 3994        0.112        0.000                      0                 3994       49.358        0.000                       0                  2288  
  clkfbout_xilinx_clk_mngr                                                                                                                                                                                                                      3.592        0.000                       0                     3  
tck                                                                                                 0.668        0.000                      0                 1166        0.063        0.000                      0                 1166       49.600        0.000                       0                   699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_out1_xilinx_clk_mngr  clk_out1_xilinx_clk_mngr       44.768        0.000                      0                  169        0.524        0.000                      0                  169  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
  To Clock:  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_slow_clk_mngr
  To Clock:  clk_out1_xilinx_slow_clk_mngr

Setup :            0  Failing Endpoints,  Worst Slack      122.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             122.134ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.309ns (20.275%)  route 1.215ns (79.725%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.542ns = ( 121.458 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.780ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.229    -3.212    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.989 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.573    -2.416    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT6 (Prop_lut6_I2_O)        0.043    -2.373 f  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_2/O
                         net (fo=3, routed)           0.366    -2.007    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_2_n_0
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_1/O
                         net (fo=1, routed)           0.276    -1.688    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clock_gate_en
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.119   121.458    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate/I0
                         clock pessimism             -0.780   120.678    
                         clock uncertainty           -0.100   120.578    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.132   120.446    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate
  -------------------------------------------------------------------
                         required time                        120.446    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                122.134    

Slack (MET) :             122.670ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.223ns (8.622%)  route 2.363ns (91.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.744ns = ( 121.256 - 125.000 ) 
    Source Clock Delay      (SCD):    -5.155ns
    Clock Pessimism Removal (CPR):    -0.923ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.157    -5.846    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.103    -5.743 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.588    -5.155    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr_en_clk
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDCE (Prop_fdce_C_Q)         0.223    -4.932 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           2.363    -2.569    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/I0
                         clock pessimism             -0.923   120.333    
                         clock uncertainty           -0.100   120.233    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.132   120.101    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                        120.101    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                122.670    

Slack (MET) :             123.571ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.309ns (24.597%)  route 0.947ns (75.403%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.563ns = ( 122.437 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.223ns
    Clock Pessimism Removal (CPR):    -0.767ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.218    -3.223    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -3.000 f  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/Q
                         net (fo=4, routed)           0.488    -2.512    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[3]
    SLICE_X79Y196        LUT6 (Prop_lut6_I4_O)        0.043    -2.469 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_2/O
                         net (fo=3, routed)           0.459    -2.010    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_2_n_0
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.043    -1.967 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.967    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[6]
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.098   122.437    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/C
                         clock pessimism             -0.767   121.670    
                         clock uncertainty           -0.100   121.570    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)        0.034   121.604    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                        121.604    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                123.571    

Slack (MET) :             123.589ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.315ns (24.955%)  route 0.947ns (75.045%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.563ns = ( 122.437 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.223ns
    Clock Pessimism Removal (CPR):    -0.767ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.218    -3.223    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -3.000 f  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/Q
                         net (fo=4, routed)           0.488    -2.512    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[3]
    SLICE_X79Y196        LUT6 (Prop_lut6_I4_O)        0.043    -2.469 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_2/O
                         net (fo=3, routed)           0.459    -2.010    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_2_n_0
    SLICE_X80Y196        LUT3 (Prop_lut3_I1_O)        0.049    -1.961 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -1.961    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[7]
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.098   122.437    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/C
                         clock pessimism             -0.767   121.670    
                         clock uncertainty           -0.100   121.570    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)        0.058   121.628    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                        121.628    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                123.589    

Slack (MET) :             124.026ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.266ns (34.218%)  route 0.511ns (65.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 122.425 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.767ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.229    -3.212    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.989 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.511    -2.478    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT4 (Prop_lut4_I1_O)        0.043    -2.435 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -2.435    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[3]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.086   122.425    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/C
                         clock pessimism             -0.767   121.658    
                         clock uncertainty           -0.100   121.558    
    SLICE_X79Y196        FDCE (Setup_fdce_C_D)        0.033   121.591    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        121.591    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                124.026    

Slack (MET) :             124.039ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.278ns (35.218%)  route 0.511ns (64.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 122.425 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.767ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.229    -3.212    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.989 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.511    -2.478    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.055    -2.423 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -2.423    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[4]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.086   122.425    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/C
                         clock pessimism             -0.767   121.658    
                         clock uncertainty           -0.100   121.558    
    SLICE_X79Y196        FDCE (Setup_fdce_C_D)        0.058   121.616    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        121.616    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                124.039    

Slack (MET) :             124.075ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.266ns (36.452%)  route 0.464ns (63.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 122.425 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.767ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.229    -3.212    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.989 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.464    -2.525    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT6 (Prop_lut6_I2_O)        0.043    -2.482 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -2.482    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[5]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.086   122.425    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]/C
                         clock pessimism             -0.767   121.658    
                         clock uncertainty           -0.100   121.558    
    SLICE_X79Y196        FDCE (Setup_fdce_C_D)        0.034   121.592    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        121.593    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                124.075    

Slack (MET) :             124.077ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.266ns (36.558%)  route 0.462ns (63.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 122.425 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.767ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.229    -3.212    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.989 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.462    -2.527    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.043    -2.484 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -2.484    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[1]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.086   122.425    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]/C
                         clock pessimism             -0.767   121.658    
                         clock uncertainty           -0.100   121.558    
    SLICE_X79Y196        FDCE (Setup_fdce_C_D)        0.034   121.592    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        121.593    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                124.077    

Slack (MET) :             124.093ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.274ns (37.248%)  route 0.462ns (62.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 122.425 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.767ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.229    -3.212    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.989 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.462    -2.527    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT3 (Prop_lut3_I1_O)        0.051    -2.476 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -2.476    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[2]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.086   122.425    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/C
                         clock pessimism             -0.767   121.658    
                         clock uncertainty           -0.100   121.558    
    SLICE_X79Y196        FDCE (Setup_fdce_C_D)        0.058   121.616    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        121.616    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                124.093    

Slack (MET) :             124.296ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.266ns (41.750%)  route 0.371ns (58.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.563ns = ( 122.437 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.649ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.229    -3.212    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.989 f  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.371    -2.618    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043    -2.575 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -2.575    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[0]
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.098   122.437    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                         clock pessimism             -0.649   121.788    
                         clock uncertainty           -0.100   121.688    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)        0.033   121.721    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        121.721    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                124.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.195ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.367    -2.324    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.023    -2.301 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.286    -2.015    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr_en_clk
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDCE (Prop_fdce_C_Q)         0.100    -1.915 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055    -1.860    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1[0]
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -2.678    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.045    -2.633 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.438    -2.195    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr_en_clk
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.180    -2.015    
    SLICE_X79Y48         FDCE (Hold_fdce_C_D)         0.047    -1.968    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.968    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.131ns (34.601%)  route 0.248ns (65.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.127    -1.564    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.538 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.543    -0.995    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.895 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.248    -0.647    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT3 (Prop_lut3_I1_O)        0.031    -0.616 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.616    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[2]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.196    -1.905    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.875 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.738    -1.137    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/C
                         clock pessimism              0.329    -0.808    
    SLICE_X79Y196        FDCE (Hold_fdce_C_D)         0.075    -0.733    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.527%)  route 0.243ns (65.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.127    -1.564    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.538 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.543    -0.995    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.895 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.243    -0.652    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT6 (Prop_lut6_I2_O)        0.028    -0.624 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.624    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[5]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.196    -1.905    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.875 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.738    -1.137    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]/C
                         clock pessimism              0.329    -0.808    
    SLICE_X79Y196        FDCE (Hold_fdce_C_D)         0.061    -0.747    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.079%)  route 0.248ns (65.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.127    -1.564    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.538 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.543    -0.995    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.895 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.248    -0.647    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.028    -0.619 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.619    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[1]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.196    -1.905    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.875 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.738    -1.137    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]/C
                         clock pessimism              0.329    -0.808    
    SLICE_X79Y196        FDCE (Hold_fdce_C_D)         0.060    -0.748    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.133ns (33.386%)  route 0.265ns (66.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.127    -1.564    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.538 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.543    -0.995    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.895 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.265    -0.630    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.033    -0.597 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.597    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[4]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.196    -1.905    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.875 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.738    -1.137    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/C
                         clock pessimism              0.329    -0.808    
    SLICE_X79Y196        FDCE (Hold_fdce_C_D)         0.075    -0.733    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.195ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.367    -2.324    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.023    -2.301 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.286    -2.015    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr_en_clk
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDCE (Prop_fdce_C_Q)         0.091    -1.924 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.051    -1.873    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1[6]
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -2.678    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.045    -2.633 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.438    -2.195    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr_en_clk
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.180    -2.015    
    SLICE_X79Y48         FDCE (Hold_fdce_C_D)        -0.003    -2.018    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          2.018    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.539%)  route 0.265ns (67.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.127    -1.564    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.538 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.543    -0.995    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.895 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.265    -0.630    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT4 (Prop_lut4_I1_O)        0.028    -0.602 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.602    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[3]
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.196    -1.905    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.875 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.738    -1.137    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X79Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/C
                         clock pessimism              0.329    -0.808    
    SLICE_X79Y196        FDCE (Hold_fdce_C_D)         0.060    -0.748    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.195ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.367    -2.324    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.023    -2.301 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.286    -2.015    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr_en_clk
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDCE (Prop_fdce_C_Q)         0.091    -1.924 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.106    -1.818    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1[1]
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -2.678    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.045    -2.633 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.438    -2.195    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr_en_clk
    SLICE_X79Y48         FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.180    -2.015    
    SLICE_X79Y48         FDCE (Hold_fdce_C_D)         0.006    -2.009    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.009    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.129ns (47.108%)  route 0.145ns (52.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.133ns
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    -0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.127    -1.564    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.538 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.543    -0.995    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.895 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/Q
                         net (fo=3, routed)           0.145    -0.750    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[6]
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.029    -0.721 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.721    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[7]
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.196    -1.905    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.875 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.742    -1.133    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/C
                         clock pessimism              0.138    -0.995    
    SLICE_X80Y196        FDCE (Hold_fdce_C_D)         0.075    -0.920    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_slow_clk_mngr rise@0.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.914%)  route 0.145ns (53.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.133ns
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    -0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.563     0.563    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.691 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.127    -1.564    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.538 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.543    -0.995    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.895 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/Q
                         net (fo=3, routed)           0.145    -0.750    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[6]
    SLICE_X80Y196        LUT2 (Prop_lut2_I1_O)        0.028    -0.722 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.722    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_d[6]
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.623     0.623    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -3.101 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.196    -1.905    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.875 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.742    -1.133    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]/C
                         clock pessimism              0.138    -0.995    
    SLICE_X80Y196        FDCE (Hold_fdce_C_D)         0.060    -0.935    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.935    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_slow_clk_mngr
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         125.000     123.592    BUFGCTRL_X0Y2    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate/I0
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         125.000     123.592    BUFGCTRL_X0Y1    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.409         125.000     123.592    BUFHCE_X0Y0      i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         125.000     123.929    MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         125.000     124.250    SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         125.000     124.250    SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         125.000     124.250    SLICE_X80Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         125.000     124.250    SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         125.000     124.250    SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         125.000     124.250    SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X80Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X80Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         62.500      62.100     SLICE_X79Y48     i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X80Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         62.500      62.150     SLICE_X79Y196    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_slow_clk_mngr
  To Clock:  clkfbout_xilinx_slow_clk_mngr

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_slow_clk_mngr
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y9    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
  To Clock:  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_mngr
  To Clock:  clk_out1_xilinx_clk_mngr

Setup :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.669ns  (logic 5.263ns (11.782%)  route 39.406ns (88.218%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 48.679 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.623    41.769    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X52Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.594    48.679    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X52Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]/C
                         clock pessimism             -0.797    47.882    
                         clock uncertainty           -0.085    47.796    
    SLICE_X52Y58         FDCE (Setup_fdce_C_CE)      -0.178    47.618    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         47.618    
                         arrival time                         -41.769    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.669ns  (logic 5.263ns (11.782%)  route 39.406ns (88.218%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 48.679 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.623    41.769    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X52Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.594    48.679    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X52Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[4]/C
                         clock pessimism             -0.797    47.882    
                         clock uncertainty           -0.085    47.796    
    SLICE_X52Y58         FDCE (Setup_fdce_C_CE)      -0.178    47.618    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         47.618    
                         arrival time                         -41.769    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.747ns  (logic 5.263ns (11.762%)  route 39.484ns (88.238%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 48.789 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.701    41.847    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X47Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.705    48.789    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X47Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0]/C
                         clock pessimism             -0.797    47.992    
                         clock uncertainty           -0.085    47.907    
    SLICE_X47Y58         FDCE (Setup_fdce_C_CE)      -0.201    47.706    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         47.706    
                         arrival time                         -41.847    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.572ns  (logic 5.263ns (11.808%)  route 39.309ns (88.192%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.526    41.672    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X50Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.553    48.637    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X50Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[1]/C
                         clock pessimism             -0.797    47.840    
                         clock uncertainty           -0.085    47.755    
    SLICE_X50Y58         FDCE (Setup_fdce_C_CE)      -0.178    47.577    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         47.577    
                         arrival time                         -41.672    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.572ns  (logic 5.263ns (11.808%)  route 39.309ns (88.192%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.526    41.672    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X50Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.553    48.637    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X50Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[2]/C
                         clock pessimism             -0.797    47.840    
                         clock uncertainty           -0.085    47.755    
    SLICE_X50Y58         FDCE (Setup_fdce_C_CE)      -0.178    47.577    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         47.577    
                         arrival time                         -41.672    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.841ns  (logic 5.263ns (11.737%)  route 39.578ns (88.263%))
  Logic Levels:           66  (CARRY4=6 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=16 MUXF7=1)
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 48.941 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.539    40.808    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.043    40.851 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q[31]_i_1/O
                         net (fo=32, routed)          1.090    41.941    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q
    SLICE_X47Y67         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.857    48.941    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X47Y67         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q_reg[30]/C
                         clock pessimism             -0.797    48.144    
                         clock uncertainty           -0.085    48.059    
    SLICE_X47Y67         FDCE (Setup_fdce_C_CE)      -0.201    47.858    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q_reg[30]
  -------------------------------------------------------------------
                         required time                         47.858    
                         arrival time                         -41.941    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.608ns  (logic 5.263ns (11.798%)  route 39.345ns (88.202%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 48.702 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.562    41.708    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X52Y61         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.617    48.702    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X52Y61         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[15]/C
                         clock pessimism             -0.797    47.905    
                         clock uncertainty           -0.085    47.819    
    SLICE_X52Y61         FDCE (Setup_fdce_C_CE)      -0.178    47.641    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         47.641    
                         arrival time                         -41.708    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.608ns  (logic 5.263ns (11.798%)  route 39.345ns (88.202%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 48.702 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.562    41.708    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X52Y61         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.617    48.702    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X52Y61         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[7]/C
                         clock pessimism             -0.797    47.905    
                         clock uncertainty           -0.085    47.819    
    SLICE_X52Y61         FDCE (Setup_fdce_C_CE)      -0.178    47.641    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         47.641    
                         arrival time                         -41.708    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.608ns  (logic 5.263ns (11.798%)  route 39.345ns (88.202%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 48.702 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.562    41.708    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X52Y61         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.617    48.702    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X52Y61         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[8]/C
                         clock pessimism             -0.797    47.905    
                         clock uncertainty           -0.085    47.819    
    SLICE_X52Y61         FDCE (Setup_fdce_C_CE)      -0.178    47.641    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         47.641    
                         arrival time                         -41.708    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.698ns  (logic 5.263ns (11.775%)  route 39.435ns (88.225%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 48.833 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.652    41.798    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X47Y60         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.748    48.833    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X47Y60         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[11]/C
                         clock pessimism             -0.797    48.036    
                         clock uncertainty           -0.085    47.950    
    SLICE_X47Y60         FDCE (Setup_fdce_C_CE)      -0.201    47.749    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         47.749    
                         arrival time                         -41.798    
  -------------------------------------------------------------------
                         slack                                  5.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_th_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_start_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.100ns (11.082%)  route 0.802ns (88.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.654    -0.917    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/HCLK
    SLICE_X121Y79        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_th_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y79        FDCE (Prop_fdce_C_Q)         0.100    -0.817 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_th_reg[9]/Q
                         net (fo=3, routed)           0.802    -0.015    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/cfg_start_i[9]
    SLICE_X122Y80        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_start_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.057    -0.846    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_i
    SLICE_X118Y79        LUT2 (Prop_lut2_I0_O)        0.035    -0.811 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0/O
                         net (fo=171, routed)         0.354    -0.458    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/clk_i
    SLICE_X122Y80        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_start_reg[9]/C
                         clock pessimism              0.332    -0.126    
    SLICE_X122Y80        FDCE (Hold_fdce_C_D)         0.060    -0.066    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_start_reg[9]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch3_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_comp_op_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.100ns (8.261%)  route 1.110ns (91.739%))
  Logic Levels:           0  
  Clock Path Skew:        1.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.097ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.690    -0.881    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/HCLK
    SLICE_X127Y92        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch3_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y92        FDCE (Prop_fdce_C_Q)         0.100    -0.781 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch3_mode_reg[1]/Q
                         net (fo=2, routed)           1.110     0.329    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/cfg_comp_op_i[1]
    SLICE_X127Y89        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_comp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.129    -0.774    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_i
    SLICE_X115Y83        LUT2 (Prop_lut2_I0_O)        0.035    -0.739 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0/O
                         net (fo=171, routed)         0.643    -0.097    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/clk_i
    SLICE_X127Y89        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_comp_op_reg[1]/C
                         clock pessimism              0.332     0.235    
    SLICE_X127Y89        FDCE (Hold_fdce_C_D)         0.041     0.276    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_comp_op_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer_reg[4][207]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.558%)  route 0.174ns (63.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.772     0.003    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.028     0.031 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.295     0.326    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.352 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.552     0.904    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/clk_i
    SLICE_X99Y197        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y197        FDCE (Prop_fdce_C_Q)         0.100     1.004 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr_reg[15]/Q
                         net (fo=9, routed)           0.174     1.178    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/data_i[207]
    SLICE_X94Y200        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer_reg[4][207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.921     0.084    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.035     0.119 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.347     0.466    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.496 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.740     1.236    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/clk_i
    SLICE_X94Y200        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer_reg[4][207]/C
                         clock pessimism             -0.144     1.092    
    SLICE_X94Y200        FDCE (Hold_fdce_C_D)         0.032     1.124    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer_reg[4][207]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch3_th_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_comp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.100ns (8.031%)  route 1.145ns (91.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.078ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.693    -0.878    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/HCLK
    SLICE_X139Y84        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch3_th_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y84        FDCE (Prop_fdce_C_Q)         0.100    -0.778 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch3_th_reg[2]/Q
                         net (fo=2, routed)           1.145     0.367    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/cfg_comp_i[2]
    SLICE_X138Y84        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_comp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.129    -0.774    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_i
    SLICE_X115Y83        LUT2 (Prop_lut2_I0_O)        0.035    -0.739 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0/O
                         net (fo=171, routed)         0.662    -0.078    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/clk_i
    SLICE_X138Y84        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_comp_reg[2]/C
                         clock pessimism              0.332     0.254    
    SLICE_X138Y84        FDCE (Hold_fdce_C_D)         0.059     0.313    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_comp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_th_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.173ns (19.566%)  route 0.711ns (80.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.680    -0.891    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/HCLK
    SLICE_X126Y77        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_th_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y77        FDCE (Prop_fdce_C_Q)         0.107    -0.784 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_th_reg[4]/Q
                         net (fo=3, routed)           0.711    -0.073    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/cfg_start_i[4]
    SLICE_X123Y77        LUT6 (Prop_lut6_I2_O)        0.066    -0.007 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_counter[4]_i_1_n_0
    SLICE_X123Y77        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.057    -0.846    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_i
    SLICE_X118Y79        LUT2 (Prop_lut2_I0_O)        0.035    -0.811 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0/O
                         net (fo=171, routed)         0.358    -0.453    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/clk_i
    SLICE_X123Y77        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_counter_reg[4]/C
                         clock pessimism              0.332    -0.121    
    SLICE_X123Y77        FDCE (Hold_fdce_C_D)         0.060    -0.061    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_tx_startaddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][155]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.694%)  route 0.188ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.772     0.003    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.028     0.031 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.295     0.326    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.352 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.527     0.879    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/clk_i
    SLICE_X79Y177        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_tx_startaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y177        FDCE (Prop_fdce_C_Q)         0.100     0.979 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_tx_startaddr_reg[2]/Q
                         net (fo=9, routed)           0.188     1.168    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/data_i[155]
    SLICE_X81Y178        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.921     0.084    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.035     0.119 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.347     0.466    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.496 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.730     1.226    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/clk_i
    SLICE_X81Y178        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][155]/C
                         clock pessimism             -0.152     1.074    
    SLICE_X81Y178        FDCE (Hold_fdce_C_D)         0.038     1.112    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][155]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_twd_trans_ext_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[5][64]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.978%)  route 0.186ns (65.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.772     0.003    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.028     0.031 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.295     0.326    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.352 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.538     0.890    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/clk_i
    SLICE_X80Y166        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_twd_trans_ext_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y166        FDCE (Prop_fdce_C_Q)         0.100     0.990 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_twd_trans_ext_count_reg[3]/Q
                         net (fo=9, routed)           0.186     1.176    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/data_i[64]
    SLICE_X76Y162        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[5][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.921     0.084    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.035     0.119 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.347     0.466    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.496 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.735     1.231    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/clk_i
    SLICE_X76Y162        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[5][64]/C
                         clock pessimism             -0.152     1.079    
    SLICE_X76Y162        FDCE (Hold_fdce_C_D)         0.041     1.120    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[5][64]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_hyper_addr_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[3][131]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.875%)  route 0.156ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.772     0.003    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.028     0.031 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.295     0.326    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.352 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.542     0.894    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/clk_i
    SLICE_X80Y157        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_hyper_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDCE (Prop_fdce_C_Q)         0.091     0.985 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_hyper_addr_reg[30]/Q
                         net (fo=9, routed)           0.156     1.141    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/data_i[131]
    SLICE_X79Y158        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[3][131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.921     0.084    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.035     0.119 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.347     0.466    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.496 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.737     1.233    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/clk_i
    SLICE_X79Y158        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[3][131]/C
                         clock pessimism             -0.152     1.081    
    SLICE_X79Y158        FDCE (Hold_fdce_C_D)         0.003     1.084    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer_reg[3][131]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_twd_trans_l2_stride_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer_reg[6][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (32.963%)  route 0.203ns (67.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.772     0.003    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.028     0.031 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.295     0.326    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.352 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.528     0.880    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/clk_i
    SLICE_X68Y200        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_twd_trans_l2_stride_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y200        FDCE (Prop_fdce_C_Q)         0.100     0.980 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_twd_trans_l2_stride_reg[15]/Q
                         net (fo=9, routed)           0.203     1.184    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/data_i[15]
    SLICE_X63Y199        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.921     0.084    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.035     0.119 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.347     0.466    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.496 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.742     1.238    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/clk_i
    SLICE_X63Y199        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer_reg[6][15]/C
                         clock pessimism             -0.144     1.094    
    SLICE_X63Y199        FDCE (Hold_fdce_C_D)         0.032     1.126    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_twd_trans_l2_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.842%)  route 0.186ns (61.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.772     0.003    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.028     0.031 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.295     0.326    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.352 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.531     0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/clk_i
    SLICE_X50Y201        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_twd_trans_l2_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y201        FDCE (Prop_fdce_C_Q)         0.118     1.001 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_twd_trans_l2_count_reg[15]/Q
                         net (fo=9, routed)           0.186     1.187    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/data_i[35]
    SLICE_X57Y197        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.921     0.084    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_i
    SLICE_X80Y192        LUT2 (Prop_lut2_I0_O)        0.035     0.119 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=1, routed)           0.347     0.466    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.496 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst/O
                         net (fo=16187, routed)       0.743     1.239    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/clk_i
    SLICE_X57Y197        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][35]/C
                         clock pessimism             -0.144     1.095    
    SLICE_X57Y197        FDCE (Hold_fdce_C_D)         0.033     1.128    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][35]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_mngr
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X1Y8      i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X1Y13     i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X3Y1      i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[3].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X1Y5      i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X0Y8      i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X3Y2      i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[3].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X1Y6      i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X2Y21     i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X5Y11     i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[3].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB36_X1Y1      i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X63Y46     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/rdata_q_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X28Y48     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X28Y48     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X104Y129   i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_slave_i2s_words_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X15Y58     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X15Y58     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X57Y31     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[10].mem_reg[10][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X58Y24     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[11].mem_reg[11][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X54Y37     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[11].mem_reg[11][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X58Y30     i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[11].mem_reg[11][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X45Y219    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X43Y221    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X44Y166    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X61Y208    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X70Y220    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X55Y211    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][34]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X47Y191    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][37]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X57Y206    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][38]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X66Y169    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X41Y162    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer_reg[0][40]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_xilinx_clk_mngr
  To Clock:  clk_out2_xilinx_clk_mngr

Setup :            0  Failing Endpoints,  Worst Slack       44.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.076ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.661ns (10.883%)  route 5.413ns (89.117%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.250ns = ( 49.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.797    -2.685    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.043    -2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.958    -1.684    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.043    -1.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.242    -1.399    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.055    -1.344 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.538    -0.806    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/clk_i
    SLICE_X34Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.317    -0.489 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/Q
                         net (fo=34, routed)          0.914     0.425    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     0.468 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     0.715    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.758 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0/O
                         net (fo=9, routed)           0.948     1.706    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_out[31]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.043     1.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_start_o_INST_0_i_1/O
                         net (fo=21, routed)          0.571     2.320    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_in[31]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.043     2.363 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1/O
                         net (fo=20, routed)          0.552     2.915    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.043     2.958 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1/O
                         net (fo=7, routed)           0.659     3.618    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.043     3.661 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0/O
                         net (fo=16, routed)          0.772     4.433    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/tx_start_i
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.476 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_4/O
                         net (fo=3, routed)           0.748     5.225    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_4_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.043     5.268 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_i_1/O
                         net (fo=1, routed)           0.000     5.268    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_i_1_n_0
    SLICE_X49Y89         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.626    47.941    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.036    47.977 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.817    48.794    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.036    48.830 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.205    49.035    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.046    49.081 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.669    49.750    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_i
    SLICE_X49Y89         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_reg/C  (IS_INVERTED)
                         clock pessimism             -0.425    49.325    
                         clock uncertainty           -0.096    49.230    
    SLICE_X49Y89         FDCE (Setup_fdce_C_D)        0.114    49.344    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_reg
  -------------------------------------------------------------------
                         required time                         49.344    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 44.076    

Slack (MET) :             44.098ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo3_o_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 0.661ns (10.686%)  route 5.524ns (89.314%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.145ns = ( 49.855 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.797    -2.685    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.043    -2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.958    -1.684    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.043    -1.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.242    -1.399    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.055    -1.344 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.538    -0.806    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/clk_i
    SLICE_X34Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.317    -0.489 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/Q
                         net (fo=34, routed)          0.914     0.425    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     0.468 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     0.715    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.758 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0/O
                         net (fo=9, routed)           0.948     1.706    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_out[31]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.043     1.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_start_o_INST_0_i_1/O
                         net (fo=21, routed)          0.571     2.320    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_in[31]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.043     2.363 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1/O
                         net (fo=20, routed)          0.552     2.915    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.043     2.958 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1/O
                         net (fo=7, routed)           0.659     3.618    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.043     3.661 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0/O
                         net (fo=16, routed)          0.772     4.433    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/tx_start_i
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.476 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_4/O
                         net (fo=3, routed)           0.860     5.336    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_4_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.043     5.379 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo3_o_i_1/O
                         net (fo=1, routed)           0.000     5.379    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo3_o_i_1_n_0
    SLICE_X50Y89         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo3_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.626    47.941    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.036    47.977 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.817    48.794    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.036    48.830 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.205    49.035    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.046    49.081 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.774    49.855    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_i
    SLICE_X50Y89         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo3_o_reg/C  (IS_INVERTED)
                         clock pessimism             -0.425    49.430    
                         clock uncertainty           -0.096    49.334    
    SLICE_X50Y89         FDCE (Setup_fdce_C_D)        0.143    49.477    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo3_o_reg
  -------------------------------------------------------------------
                         required time                         49.477    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 44.098    

Slack (MET) :             44.294ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.661ns (11.217%)  route 5.232ns (88.783%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.242ns = ( 49.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.797    -2.685    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.043    -2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.958    -1.684    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.043    -1.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.242    -1.399    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.055    -1.344 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.538    -0.806    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/clk_i
    SLICE_X34Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.317    -0.489 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/Q
                         net (fo=34, routed)          0.914     0.425    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     0.468 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     0.715    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.758 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0/O
                         net (fo=9, routed)           0.853     1.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_out[31]
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.043     1.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/eot_o_INST_0_i_7/O
                         net (fo=4, routed)           0.427     2.080    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/eot_o_INST_0_i_7_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.043     2.123 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/eot_o_INST_0_i_6/O
                         net (fo=50, routed)          1.291     3.414    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/is_cmd_cfg
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.043     3.457 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_qpi_o_INST_0_i_1/O
                         net (fo=2, routed)           0.560     4.018    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_qpi_o_INST_0_i_1_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.043     4.061 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_qpi_o_INST_0/O
                         net (fo=75, routed)          0.832     4.893    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/rx_qpi_i
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.043     4.936 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[1]_i_2/O
                         net (fo=1, routed)           0.108     5.044    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[1]_i_2_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I0_O)        0.043     5.087 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     5.087    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/s_spi_mode[1]
    SLICE_X46Y91         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.626    47.941    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.036    47.977 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.817    48.794    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.036    48.830 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.205    49.035    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.046    49.081 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.677    49.758    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_i
    SLICE_X46Y91         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.425    49.333    
                         clock uncertainty           -0.096    49.237    
    SLICE_X46Y91         FDCE (Setup_fdce_C_D)        0.143    49.380    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         49.380    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 44.294    

Slack (MET) :             44.357ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_en_cpha0_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.618ns (11.065%)  route 4.967ns (88.935%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.401ns = ( 49.599 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.797    -2.685    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.043    -2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.958    -1.684    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.043    -1.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.242    -1.399    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.055    -1.344 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.538    -0.806    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/clk_i
    SLICE_X34Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.317    -0.489 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/Q
                         net (fo=34, routed)          0.914     0.425    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     0.468 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     0.715    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.758 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0/O
                         net (fo=9, routed)           0.948     1.706    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_out[31]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.043     1.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_start_o_INST_0_i_1/O
                         net (fo=21, routed)          0.571     2.320    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_in[31]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.043     2.363 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1/O
                         net (fo=20, routed)          0.552     2.915    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.043     2.958 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1/O
                         net (fo=7, routed)           0.659     3.618    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.043     3.661 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0/O
                         net (fo=16, routed)          0.786     4.447    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/tx_start_i
    SLICE_X42Y93         LUT6 (Prop_lut6_I2_O)        0.043     4.490 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_en_cpha1_i_1/O
                         net (fo=2, routed)           0.289     4.779    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_en_cpha1_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_en_cpha0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.626    47.941    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.036    47.977 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.817    48.794    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.036    48.830 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.205    49.035    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.046    49.081 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.518    49.599    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_i
    SLICE_X41Y93         FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_en_cpha0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.425    49.174    
                         clock uncertainty           -0.096    49.078    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.058    49.136    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_en_cpha0_reg
  -------------------------------------------------------------------
                         required time                         49.136    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 44.357    

Slack (MET) :             44.444ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 0.618ns (10.883%)  route 5.061ns (89.117%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.306ns = ( 49.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.797    -2.685    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.043    -2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.958    -1.684    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.043    -1.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.242    -1.399    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.055    -1.344 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.538    -0.806    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/clk_i
    SLICE_X34Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.317    -0.489 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/Q
                         net (fo=34, routed)          0.914     0.425    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     0.468 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     0.715    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.758 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0/O
                         net (fo=9, routed)           0.853     1.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_out[31]
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.043     1.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/eot_o_INST_0_i_7/O
                         net (fo=4, routed)           0.427     2.080    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/eot_o_INST_0_i_7_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.043     2.123 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/eot_o_INST_0_i_6/O
                         net (fo=50, routed)          1.291     3.414    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/is_cmd_cfg
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.043     3.457 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_qpi_o_INST_0_i_1/O
                         net (fo=2, routed)           0.560     4.018    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_qpi_o_INST_0_i_1_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.043     4.061 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_qpi_o_INST_0/O
                         net (fo=75, routed)          0.769     4.830    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/rx_qpi_i
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.043     4.873 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     4.873    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/s_spi_mode[0]
    SLICE_X46Y93         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.626    47.941    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.036    47.977 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.817    48.794    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.036    48.830 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.205    49.035    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.046    49.081 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.613    49.694    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_i
    SLICE_X46Y93         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.425    49.269    
                         clock uncertainty           -0.096    49.173    
    SLICE_X46Y93         FDCE (Setup_fdce_C_D)        0.143    49.316    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         49.316    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                 44.444    

Slack (MET) :             44.453ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.661ns (11.461%)  route 5.107ns (88.539%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.178ns = ( 49.822 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.797    -2.685    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.043    -2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.958    -1.684    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.043    -1.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.242    -1.399    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.055    -1.344 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.538    -0.806    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/clk_i
    SLICE_X34Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.317    -0.489 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/Q
                         net (fo=34, routed)          0.914     0.425    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     0.468 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     0.715    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.758 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0/O
                         net (fo=9, routed)           0.948     1.706    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_out[31]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.043     1.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_start_o_INST_0_i_1/O
                         net (fo=21, routed)          0.571     2.320    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_in[31]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.043     2.363 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1/O
                         net (fo=20, routed)          0.552     2.915    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.043     2.958 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1/O
                         net (fo=7, routed)           0.659     3.618    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.043     3.661 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0/O
                         net (fo=16, routed)          0.772     4.433    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/tx_start_i
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.476 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_4/O
                         net (fo=3, routed)           0.442     4.919    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_4_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I3_O)        0.043     4.962 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_1/O
                         net (fo=1, routed)           0.000     4.962    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_1_n_0
    SLICE_X49Y90         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.626    47.941    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.036    47.977 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.817    48.794    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.036    48.830 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.205    49.035    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.046    49.081 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.741    49.822    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_i
    SLICE_X49Y90         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_reg/C  (IS_INVERTED)
                         clock pessimism             -0.425    49.397    
                         clock uncertainty           -0.096    49.301    
    SLICE_X49Y90         FDCE (Setup_fdce_C_D)        0.114    49.415    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_reg
  -------------------------------------------------------------------
                         required time                         49.415    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                 44.453    

Slack (MET) :             44.678ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 0.661ns (11.720%)  route 4.979ns (88.280%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.110ns = ( 49.890 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.797    -2.685    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.043    -2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.958    -1.684    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.043    -1.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.242    -1.399    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.055    -1.344 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.538    -0.806    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/clk_i
    SLICE_X34Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.317    -0.489 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/Q
                         net (fo=34, routed)          0.914     0.425    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     0.468 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     0.715    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.758 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0/O
                         net (fo=9, routed)           0.948     1.706    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_out[31]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.043     1.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_start_o_INST_0_i_1/O
                         net (fo=21, routed)          0.571     2.320    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_in[31]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.043     2.363 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1/O
                         net (fo=20, routed)          0.552     2.915    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.043     2.958 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1/O
                         net (fo=7, routed)           0.369     3.328    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.371 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_qpi_o_INST_0/O
                         net (fo=10, routed)          1.017     4.388    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/tx_qpi_i
    SLICE_X50Y90         LUT2 (Prop_lut2_I1_O)        0.043     4.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_5/O
                         net (fo=1, routed)           0.360     4.791    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_5_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.043     4.834 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_1/O
                         net (fo=1, routed)           0.000     4.834    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/s_spi_sdo04_out
    SLICE_X50Y90         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.626    47.941    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.036    47.977 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.817    48.794    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.036    48.830 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.205    49.035    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.046    49.081 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.809    49.890    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_i
    SLICE_X50Y90         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/C  (IS_INVERTED)
                         clock pessimism             -0.425    49.465    
                         clock uncertainty           -0.096    49.369    
    SLICE_X50Y90         FDCE (Setup_fdce_C_D)        0.143    49.512    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg
  -------------------------------------------------------------------
                         required time                         49.512    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                 44.678    

Slack (MET) :             45.165ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_clk_gate_sdio/clk_en_reg/D
                            (negative level-sensitive latch clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.517ns (11.759%)  route 3.880ns (88.241%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.585ns = ( 49.415 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.766    -2.716    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.043    -2.673 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.369    -2.304    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.043    -2.261 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.188    -2.073    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.043    -2.030 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         1.284    -0.745    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/clk_i
    SLICE_X78Y94         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDCE (Prop_fdce_C_Q)         0.259    -0.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_bit_cnt_reg[1]/Q
                         net (fo=33, routed)          1.687     1.201    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_bit_cnt[1]
    SLICE_X79Y94         LUT4 (Prop_lut4_I2_O)        0.043     1.244 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/data_last_o_INST_0_i_5/O
                         net (fo=3, routed)           0.348     1.591    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/data_last_o_INST_0_i_5_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I3_O)        0.043     1.634 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/data_last_o_INST_0_i_2/O
                         net (fo=26, routed)          0.512     2.146    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/data_last_o_INST_0_i_2_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.043     2.189 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/data_last_o_INST_0/O
                         net (fo=3, routed)           0.428     2.617    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/s_data_last
    SLICE_X88Y94         LUT4 (Prop_lut4_I0_O)        0.043     2.660 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if_i_1/O
                         net (fo=42, routed)          0.172     2.832    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/cmd_start_i
    SLICE_X88Y94         LUT5 (Prop_lut5_I1_O)        0.043     2.875 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/sdclk_en_o_INST_0/O
                         net (fo=1, routed)           0.359     3.234    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/s_cmd_clk_en
    SLICE_X84Y94         LUT2 (Prop_lut2_I0_O)        0.043     3.277 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_clk_gate_sdio_i_1/O
                         net (fo=1, routed)           0.374     3.651    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_clk_gate_sdio/en_i
    SLICE_X82Y92         LDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_clk_gate_sdio/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.580    47.895    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.036    47.931 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.313    48.244    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.036    48.280 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.157    48.437    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.036    48.473 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         0.942    49.415    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_clk_gate_sdio/clk_i
    SLICE_X82Y92         LDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_clk_gate_sdio/clk_en_reg/G  (IS_INVERTED)
                         clock pessimism             -0.503    48.912    
                         clock uncertainty           -0.096    48.816    
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                 45.165    

Slack (MET) :             45.715ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.431ns (10.976%)  route 3.496ns (89.024%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 49.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.766    -2.716    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.043    -2.673 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.369    -2.304    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.043    -2.261 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.188    -2.073    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.043    -2.030 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         1.284    -0.745    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/clk_i
    SLICE_X78Y94         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDCE (Prop_fdce_C_Q)         0.259    -0.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_bit_cnt_reg[1]/Q
                         net (fo=33, routed)          1.723     1.237    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_bit_cnt[1]
    SLICE_X71Y92         LUT5 (Prop_lut5_I3_O)        0.043     1.280 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[1]_i_5/O
                         net (fo=1, routed)           0.448     1.728    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[1]_i_5_n_0
    SLICE_X75Y92         LUT6 (Prop_lut6_I5_O)        0.043     1.771 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[1]_i_4/O
                         net (fo=1, routed)           0.457     2.228    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[1]_i_4_n_0
    SLICE_X73Y91         LUT6 (Prop_lut6_I5_O)        0.043     2.271 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[1]_i_2/O
                         net (fo=1, routed)           0.538     2.809    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[1]_i_2_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.043     2.852 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[1]_i_1/O
                         net (fo=2, routed)           0.330     3.181    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/s_sddata[1]
    SLICE_X77Y91         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.580    47.895    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.036    47.931 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.313    48.244    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.036    48.280 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.157    48.437    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.036    48.473 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         1.022    49.495    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/clk_i
    SLICE_X77Y91         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.485    49.010    
                         clock uncertainty           -0.096    48.914    
    SLICE_X77Y91         FDCE (Setup_fdce_C_D)       -0.018    48.896    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[1]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 45.715    

Slack (MET) :             46.226ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.536ns (15.761%)  route 2.865ns (84.239%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 49.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.766    -2.716    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.043    -2.673 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.369    -2.304    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.043    -2.261 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.188    -2.073    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.043    -2.030 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         1.320    -0.710    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/clk_i
    SLICE_X70Y91         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.259    -0.451 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_data_reg[26]/Q
                         net (fo=4, routed)           1.129     0.678    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/data5
    SLICE_X69Y92         LUT5 (Prop_lut5_I0_O)        0.054     0.732 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[2]_i_5/O
                         net (fo=1, routed)           0.342     1.074    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[2]_i_5_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I5_O)        0.137     1.211 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[2]_i_4/O
                         net (fo=1, routed)           0.557     1.768    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[2]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I5_O)        0.043     1.811 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[2]_i_2/O
                         net (fo=1, routed)           0.444     2.255    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[2]_i_2_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.043     2.298 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata[2]_i_1/O
                         net (fo=2, routed)           0.393     2.691    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/s_sddata[2]
    SLICE_X78Y88         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.580    47.895    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.036    47.931 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.313    48.244    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.036    48.280 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.157    48.437    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.036    48.473 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         1.024    49.497    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/clk_i
    SLICE_X78Y88         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.485    49.012    
                         clock uncertainty           -0.096    48.916    
    SLICE_X78Y88         FDCE (Setup_fdce_C_D)        0.001    48.917    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]
  -------------------------------------------------------------------
                         required time                         48.917    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 46.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.484%)  route 0.164ns (52.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.220ns
    Source Clock Delay      (SCD):    0.066ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.791    -0.780    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.028    -0.752 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.210    -0.542    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.028    -0.514 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.098    -0.416    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.028    -0.388 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         0.454     0.066    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/clk_i
    SLICE_X98Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDCE (Prop_fdce_C_Q)         0.118     0.184 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[27]/Q
                         net (fo=1, routed)           0.164     0.348    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg_n_0_[27]
    SLICE_X98Y96         LUT3 (Prop_lut3_I2_O)        0.030     0.378 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd[28]_i_1/O
                         net (fo=1, routed)           0.000     0.378    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd[28]_i_1_n_0
    SLICE_X98Y96         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.052    -0.851    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.035    -0.816 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.243    -0.573    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.035    -0.538 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.115    -0.423    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.035    -0.388 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         0.607     0.220    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/clk_i
    SLICE_X98Y96         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[28]/C
                         clock pessimism             -0.050     0.170    
    SLICE_X98Y96         FDCE (Hold_fdce_C_D)         0.096     0.266    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_en_reg/D
                            (negative level-sensitive latch clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.549%)  route 0.106ns (51.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.090ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    -0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.597    -0.974    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/clk_i
    SLICE_X84Y106        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDCE (Prop_fdce_C_Q)         0.100    -0.874 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/r_reg_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.768    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/en_i
    SLICE_X82Y107        LDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.813    -1.090    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X82Y107        LDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_en_reg/G  (IS_INVERTED)
                         clock pessimism              0.144    -0.946    
    SLICE_X82Y107        LDCE (Hold_ldce_G_D)         0.062    -0.884    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.175ns (46.252%)  route 0.203ns (53.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.276ns
    Source Clock Delay      (SCD):    0.066ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.791    -0.780    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.028    -0.752 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.210    -0.542    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.028    -0.514 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.098    -0.416    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.028    -0.388 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         0.454     0.066    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/clk_i
    SLICE_X98Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDCE (Prop_fdce_C_Q)         0.107     0.173 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[4]/Q
                         net (fo=1, routed)           0.203     0.376    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg_n_0_[4]
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.068     0.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd[5]_i_1/O
                         net (fo=1, routed)           0.000     0.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd[5]_i_1_n_0
    SLICE_X98Y98         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.052    -0.851    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.035    -0.816 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.243    -0.573    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_i
    SLICE_X102Y125       LUT3 (Prop_lut3_I0_O)        0.035    -0.538 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.115    -0.423    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_i
    SLICE_X103Y125       LUT2 (Prop_lut2_I0_O)        0.035    -0.388 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=542, routed)         0.664     0.276    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/clk_i
    SLICE_X98Y98         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[5]/C
                         clock pessimism             -0.050     0.226    
    SLICE_X98Y98         FDCE (Hold_fdce_C_D)         0.096     0.322    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_en_tx_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.157ns (31.998%)  route 0.334ns (68.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.794    -0.777    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.028    -0.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=171, routed)         0.281    -0.468    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/periph_clk_i
    SLICE_X92Y121        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_en_tx_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDCE (Prop_fdce_C_Q)         0.091    -0.377 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_en_tx_sync_reg[2]/Q
                         net (fo=6, routed)           0.334    -0.043    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/cfg_en_i
    SLICE_X90Y130        LUT6 (Prop_lut6_I3_O)        0.066     0.023 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.023    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS[1]_i_1_n_0
    SLICE_X90Y130        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.055    -0.848    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.035    -0.813 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=171, routed)         0.560    -0.253    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/clk_i
    SLICE_X90Y130        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS_reg[1]/C
                         clock pessimism              0.064    -0.189    
    SLICE_X90Y130        FDCE (Hold_fdce_C_D)         0.087    -0.102    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_en_reg/D
                            (negative level-sensitive latch clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.553%)  route 0.110ns (52.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.083ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.601    -0.970    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/clk_i
    SLICE_X93Y144        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y144        FDCE (Prop_fdce_C_Q)         0.100    -0.870 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/r_reg_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.760    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/en_i
    SLICE_X92Y144        LDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.820    -1.083    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X92Y144        LDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_en_reg/G  (IS_INVERTED)
                         clock pessimism              0.124    -0.959    
    SLICE_X92Y144        LDCE (Hold_ldce_G_D)         0.068    -0.891    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/r_filter_sda_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSDA_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.158ns (41.536%)  route 0.222ns (58.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.793    -0.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X82Y107        LUT2 (Prop_lut2_I0_O)        0.028    -0.750 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=276, routed)         0.313    -0.437    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/clk_i
    SLICE_X68Y102        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/r_filter_sda_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDPE (Prop_fdpe_C_Q)         0.091    -0.346 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/r_filter_sda_reg[2]/Q
                         net (fo=1, routed)           0.222    -0.123    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/r_filter_sda_reg_n_0_[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I3_O)        0.067    -0.056 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSDA_i_1/O
                         net (fo=1, routed)           0.000    -0.056    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSDA_i_1_n_0
    SLICE_X67Y102        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.055    -0.848    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X82Y107        LUT2 (Prop_lut2_I0_O)        0.035    -0.813 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=276, routed)         0.469    -0.344    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/clk_i
    SLICE_X67Y102        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSDA_reg/C
                         clock pessimism              0.063    -0.281    
    SLICE_X67Y102        FDPE (Hold_fdpe_C_D)         0.075    -0.206    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSDA_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_common_gen_clk_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_sampled_config_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.020%)  route 0.233ns (69.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.776    -0.795    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X99Y132        LUT2 (Prop_lut2_I0_O)        0.028    -0.767 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=101, routed)         0.284    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/periph_clk_i
    SLICE_X99Y136        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_common_gen_clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y136        FDCE (Prop_fdce_C_Q)         0.100    -0.384 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_common_gen_clk_div_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.151    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/cfg_div_i[12]
    SLICE_X100Y140       FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_sampled_config_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.033    -0.870    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X99Y132        LUT2 (Prop_lut2_I0_O)        0.035    -0.835 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=101, routed)         0.425    -0.410    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/clk_i
    SLICE_X100Y140       FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_sampled_config_reg[12]/C
                         clock pessimism              0.068    -0.342    
    SLICE_X100Y140       FDCE (Hold_fdce_C_D)         0.036    -0.306    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_sampled_config_reg[12]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_stop_bits_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.157ns (25.956%)  route 0.448ns (74.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.794    -0.777    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.028    -0.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=171, routed)         0.210    -0.539    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/periph_clk_i
    SLICE_X92Y120        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_stop_bits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDCE (Prop_fdce_C_Q)         0.100    -0.439 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_stop_bits_reg/Q
                         net (fo=2, routed)           0.284    -0.156    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/cfg_stop_bits_i
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.028    -0.128 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS[2]_i_3/O
                         net (fo=1, routed)           0.164     0.037    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS[2]_i_3_n_0
    SLICE_X90Y130        LUT3 (Prop_lut3_I0_O)        0.029     0.066 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.066    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS[2]_i_1_n_0
    SLICE_X90Y130        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.055    -0.848    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.035    -0.813 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=171, routed)         0.560    -0.253    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/clk_i
    SLICE_X90Y130        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS_reg[2]/C
                         clock pessimism              0.064    -0.189    
    SLICE_X90Y130        FDCE (Hold_fdce_C_D)         0.096    -0.093    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/FSM_sequential_CS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/parity_bit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.202%)  route 0.113ns (46.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.794    -0.777    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.028    -0.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=171, routed)         0.238    -0.511    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/clk_i
    SLICE_X97Y119        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/FSM_sequential_CS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDCE (Prop_fdce_C_Q)         0.100    -0.411 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/FSM_sequential_CS_reg[2]/Q
                         net (fo=18, routed)          0.113    -0.298    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/CS[2]
    SLICE_X98Y119        LUT6 (Prop_lut6_I2_O)        0.028    -0.270 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/parity_bit_i_1/O
                         net (fo=1, routed)           0.000    -0.270    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/parity_bit_i_1_n_0
    SLICE_X98Y119        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/parity_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.055    -0.848    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.035    -0.813 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=171, routed)         0.230    -0.583    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/clk_i
    SLICE_X98Y119        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/parity_bit_reg/C
                         clock pessimism              0.064    -0.519    
    SLICE_X98Y119        FDCE (Hold_fdce_C_D)         0.087    -0.432    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/r_filter_scl_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xilinx_clk_mngr rise@0.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.157ns (41.343%)  route 0.223ns (58.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          0.793    -0.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X82Y107        LUT2 (Prop_lut2_I0_O)        0.028    -0.750 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=276, routed)         0.313    -0.437    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/clk_i
    SLICE_X68Y102        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/r_filter_scl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDPE (Prop_fdpe_C_Q)         0.091    -0.346 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/r_filter_scl_reg[1]/Q
                         net (fo=2, routed)           0.223    -0.123    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/p_0_in__1[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I1_O)        0.066    -0.057 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSCL_i_1/O
                         net (fo=1, routed)           0.000    -0.057    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSCL_i_1_n_0
    SLICE_X67Y102        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.055    -0.848    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X82Y107        LUT2 (Prop_lut2_I0_O)        0.035    -0.813 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=276, routed)         0.469    -0.344    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/clk_i
    SLICE_X67Y102        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSCL_reg/C
                         clock pessimism              0.063    -0.281    
    SLICE_X67Y102        FDPE (Hold_fdpe_C_D)         0.061    -0.220    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/sSCL_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_xilinx_clk_mngr
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y7    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X104Y136   i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_slave_gen_clk_div_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X103Y136   i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_slave_gen_clk_div_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X101Y136   i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_slave_gen_clk_div_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X101Y136   i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_per_slave_gen_clk_div_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X67Y93     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X66Y94     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X67Y94     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X69Y91     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_r_crc_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[2]_srl3_r_crc_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[9]_srl5_r_crc_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y90     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[3].i_data_crc/r_crc_reg[13]_srl2_r_crc_reg_c_18/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y90     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[3].i_data_crc/r_crc_reg[2]_srl3_r_crc_reg_c_19/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y90     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[3].i_data_crc/r_crc_reg[9]_srl5_r_crc_reg_c_21/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_r_crc_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[2]_srl3_r_crc_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[9]_srl5_r_crc_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X74Y88     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[1].i_data_crc/r_crc_reg[13]_srl2_r_crc_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_r_crc_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[2]_srl3_r_crc_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y92     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[9]_srl5_r_crc_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X74Y88     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[1].i_data_crc/r_crc_reg[13]_srl2_r_crc_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X74Y88     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[1].i_data_crc/r_crc_reg[2]_srl3_r_crc_reg_c_7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X74Y88     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[1].i_data_crc/r_crc_reg[9]_srl5_r_crc_reg_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y89     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_crc_reg[13]_srl2_r_crc_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y89     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_crc_reg[2]_srl3_r_crc_reg_c_13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y89     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_crc_reg[9]_srl5_r_crc_reg_c_15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X78Y90     i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[3].i_data_crc/r_crc_reg[13]_srl2_r_crc_reg_c_18/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clk_mngr
  To Clock:  clkfbout_xilinx_clk_mngr

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clk_mngr
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y10   i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pad_jtag_tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.096ns  (logic 3.578ns (44.193%)  route 4.518ns (55.807%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    D29                                               0.000     0.000 f  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.564     1.564 f  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.521     4.085    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.178 f  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.735    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X81Y77         FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.228     5.963 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/Q
                         net (fo=1, routed)           4.518    10.481    pad_jtag_tdo_OBUF
    C29                  OBUF (Prop_obuf_I_O)         3.350    13.830 r  pad_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.830    pad_jtag_tdo
    C29                                                               r  pad_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.123ns  (logic 1.612ns (19.847%)  route 6.511ns (80.153%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.511    13.080    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y54        LUT2 (Prop_lut2_I1_O)        0.043    13.123 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1/O
                         net (fo=1, routed)           0.000    13.123    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1_n_0
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y54        FDCE (Setup_fdce_C_D)        0.066    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                 11.539    

Slack (MET) :             11.624ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.037ns  (logic 1.612ns (20.060%)  route 6.425ns (79.940%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.425    12.994    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.043    13.037 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.037    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1_n_0
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y54        FDCE (Setup_fdce_C_D)        0.065    24.661    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         24.661    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                 11.624    

Slack (MET) :             11.635ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.047ns  (logic 1.622ns (20.159%)  route 6.425ns (79.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.425    12.994    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.053    13.047 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1/O
                         net (fo=1, routed)           0.000    13.047    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1_n_0
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y54        FDCE (Setup_fdce_C_D)        0.086    24.682    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                         24.682    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                 11.635    

Slack (MET) :             11.719ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.941ns  (logic 1.612ns (20.303%)  route 6.329ns (79.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.329    12.898    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.043    12.941 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000    12.941    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y53        FDCE (Setup_fdce_C_D)        0.064    24.660    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         24.660    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                 11.719    

Slack (MET) :             11.719ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.942ns  (logic 1.612ns (20.300%)  route 6.330ns (79.700%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.330    12.899    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y53        LUT3 (Prop_lut3_I1_O)        0.043    12.942 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    12.942    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y53        FDCE (Setup_fdce_C_D)        0.065    24.661    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         24.661    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                 11.719    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.952ns  (logic 1.622ns (20.401%)  route 6.330ns (79.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.330    12.899    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.053    12.952 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.952    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y53        FDCE (Setup_fdce_C_D)        0.086    24.682    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         24.682    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.949ns  (logic 1.620ns (20.383%)  route 6.329ns (79.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.329    12.898    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.051    12.949 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    12.949    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y53        FDCE (Setup_fdce_C_D)        0.086    24.682    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         24.682    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.919ns  (logic 1.612ns (20.359%)  route 6.307ns (79.641%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.307    12.876    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y54        LUT4 (Prop_lut4_I2_O)        0.043    12.919 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1/O
                         net (fo=1, routed)           0.000    12.919    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1_n_0
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y54        FDCE (Setup_fdce_C_D)        0.064    24.660    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         24.660    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.923ns  (logic 1.616ns (20.399%)  route 6.307ns (79.601%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    B28                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    B28                  IBUF (Prop_ibuf_I_O)         1.569     6.569 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          6.307    12.876    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X108Y54        LUT3 (Prop_lut3_I2_O)        0.047    12.923 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1/O
                         net (fo=1, routed)           0.000    12.923    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1_n_0
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    D29                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.129    23.560    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.643 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.454    25.097    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X108Y54        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C
                         clock pessimism              0.000    25.097    
                         clock uncertainty           -0.501    24.596    
    SLICE_X108Y54        FDCE (Setup_fdce_C_D)        0.086    24.682    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         24.682    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                 11.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q3_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.872%)  route 0.172ns (54.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.629     2.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X78Y75         FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_fdre_C_Q)         0.118     2.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q3_reg/Q
                         net (fo=12, routed)          0.172     2.798    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q3
    SLICE_X81Y76         LUT6 (Prop_lut6_I1_O)        0.028     2.826 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_i_1/O
                         net (fo=1, routed)           0.000     2.826    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr
    SLICE_X81Y76         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.871     3.200    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X81Y76         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/C
                         clock pessimism             -0.498     2.702    
    SLICE_X81Y76         FDCE (Hold_fdce_C_D)         0.061     2.763    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q4_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.712%)  route 0.173ns (54.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.629     2.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X78Y75         FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_fdre_C_Q)         0.118     2.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q4_reg/Q
                         net (fo=11, routed)          0.173     2.799    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q4
    SLICE_X80Y76         LUT6 (Prop_lut6_I3_O)        0.028     2.827 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_2/O
                         net (fo=1, routed)           0.000     2.827    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_2_n_0
    SLICE_X80Y76         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.871     3.200    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X80Y76         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/C
                         clock pessimism             -0.498     2.702    
    SLICE_X80Y76         FDCE (Hold_fdce_C_D)         0.061     2.763    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.052%)  route 0.178ns (54.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.629     2.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X78Y75         FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_fdre_C_Q)         0.118     2.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q2_reg/Q
                         net (fo=12, routed)          0.178     2.804    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q2
    SLICE_X80Y76         LUT6 (Prop_lut6_I2_O)        0.028     2.832 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[2]_i_1/O
                         net (fo=1, routed)           0.000     2.832    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[2]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.871     3.200    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X80Y76         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/C
                         clock pessimism             -0.498     2.702    
    SLICE_X80Y76         FDCE (Hold_fdce_C_D)         0.060     2.762    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.548%)  route 0.182ns (55.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.629     2.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X78Y75         FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_fdre_C_Q)         0.118     2.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q2_reg/Q
                         net (fo=12, routed)          0.182     2.808    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q2
    SLICE_X80Y76         LUT6 (Prop_lut6_I2_O)        0.028     2.836 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[3]_i_1/O
                         net (fo=1, routed)           0.000     2.836    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[3]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.871     3.200    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X80Y76         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/C
                         clock pessimism             -0.498     2.702    
    SLICE_X80Y76         FDCE (Hold_fdce_C_D)         0.060     2.762    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.171ns (60.312%)  route 0.113ns (39.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.744     2.623    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X126Y49        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y49        FDCE (Prop_fdce_C_Q)         0.107     2.730 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/Q
                         net (fo=4, routed)           0.113     2.843    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/ack_synced
    SLICE_X124Y50        LUT4 (Prop_lut4_I2_O)        0.064     2.907 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_d_inferred__0_i_1/O
                         net (fo=1, routed)           0.000     2.907    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_d
    SLICE_X124Y50        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.933     3.262    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_i
    SLICE_X124Y50        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                         clock pessimism             -0.498     2.764    
    SLICE_X124Y50        FDPE (Hold_fdpe_C_D)         0.061     2.825    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_sequential_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.171ns (60.164%)  route 0.113ns (39.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.744     2.623    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X126Y49        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y49        FDCE (Prop_fdce_C_Q)         0.107     2.730 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/Q
                         net (fo=4, routed)           0.113     2.843    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/ack_synced
    SLICE_X124Y50        LUT3 (Prop_lut3_I2_O)        0.064     2.907 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_sequential_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.907    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_sequential_state_q[1]_i_1_n_0
    SLICE_X124Y50        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_sequential_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.933     3.262    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_i
    SLICE_X124Y50        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_sequential_state_q_reg[1]/C
                         clock pessimism             -0.498     2.764    
    SLICE_X124Y50        FDCE (Hold_fdce_C_D)         0.060     2.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.643     2.522    i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/tck_i
    SLICE_X83Y63         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.100     2.622 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.677    i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg__0[6]
    SLICE_X82Y63         LUT6 (Prop_lut6_I3_O)        0.028     2.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.705    i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg[5]_i_1_n_0
    SLICE_X82Y63         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.881     3.210    i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/tck_i
    SLICE_X82Y63         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg_reg[5]/C
                         clock pessimism             -0.677     2.533    
    SLICE_X82Y63         FDCE (Hold_fdce_C_D)         0.087     2.620    i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.130ns (37.086%)  route 0.221ns (62.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.635     2.514    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X80Y73         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDPE (Prop_fdpe_C_Q)         0.100     2.614 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg_reg[10]/Q
                         net (fo=1, routed)           0.221     2.835    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg[10]
    SLICE_X79Y73         LUT2 (Prop_lut2_I0_O)        0.030     2.865 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.865    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/p_1_in[9]
    SLICE_X79Y73         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.867     3.196    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X79Y73         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg_reg[9]/C
                         clock pessimism             -0.498     2.698    
    SLICE_X79Y73         FDCE (Hold_fdce_C_D)         0.075     2.773    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.663     2.542    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/clk_i
    SLICE_X121Y53        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y53        FDRE (Prop_fdre_C_Q)         0.100     2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/Q
                         net (fo=2, routed)           0.064     2.706    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dmi_resp[data][0]
    SLICE_X120Y53        LUT5 (Prop_lut5_I1_O)        0.028     2.734 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.734    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_d__0[0]
    SLICE_X120Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.903     3.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/tck_i
    SLICE_X120Y53        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q_reg[0]/C
                         clock pessimism             -0.679     2.553    
    SLICE_X120Y53        FDCE (Hold_fdce_C_D)         0.087     2.640    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.853    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.879 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.689     2.568    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/clk_i
    SLICE_X123Y57        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y57        FDRE (Prop_fdre_C_Q)         0.100     2.668 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/Q
                         net (fo=2, routed)           0.065     2.733    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dmi_resp[data][18]
    SLICE_X122Y57        LUT5 (Prop_lut5_I1_O)        0.028     2.761 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q[18]_i_1/O
                         net (fo=1, routed)           0.000     2.761    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_d__0[18]
    SLICE_X122Y57        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D29                                               0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         0.685     0.685 r  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.614     2.299    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.329 r  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.929     3.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/tck_i
    SLICE_X122Y57        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q_reg[18]/C
                         clock pessimism             -0.679     2.579    
    SLICE_X122Y57        FDCE (Hold_fdce_C_D)         0.087     2.666    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pad_jtag_tck }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX/I0
Min Period        n/a     BUFGCTRL/I1  n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX/I1
Min Period        n/a     BUFG/I       n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0  pad_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            0.750         100.000     99.250     SLICE_X118Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            0.750         100.000     99.250     SLICE_X113Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dtmcs_q_reg[abits][6]/C
Min Period        n/a     FDCE/C       n/a            0.750         100.000     99.250     SLICE_X113Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dtmcs_q_reg[abits][8]/C
Min Period        n/a     FDCE/C       n/a            0.750         100.000     99.250     SLICE_X114Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dtmcs_q_reg[dmistat][11]/C
Min Period        n/a     FDCE/C       n/a            0.750         100.000     99.250     SLICE_X114Y51  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dtmcs_q_reg[idle][13]/C
Min Period        n/a     FDCE/C       n/a            0.750         100.000     99.250     SLICE_X114Y51  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dtmcs_q_reg[idle][14]/C
Min Period        n/a     FDCE/C       n/a            0.750         100.000     99.250     SLICE_X114Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dtmcs_q_reg[version][0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X90Y60   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/bit_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X82Y60   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/rdy_sync_tff1_reg/C
Low Pulse Width   Fast    FDPE/C       n/a            0.400         50.000      49.600     SLICE_X85Y65   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_crc_i/crc_reg[28]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X80Y61   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg_reg[22]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X80Y61   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg_reg[23]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X80Y61   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg_reg[24]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X80Y61   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X89Y64   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg_reg[50]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X89Y64   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg_reg[51]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         50.000      49.600     SLICE_X89Y64   i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg_reg[52]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X118Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X118Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X116Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X118Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X118Y52  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X116Y53  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X116Y53  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X116Y53  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X116Y53  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         50.000      49.650     SLICE_X114Y53  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/address_q_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_mngr
  To Clock:  clk_out1_xilinx_clk_mngr

Setup :            0  Failing Endpoints,  Worst Slack       44.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.768ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/rst_ni
    SLICE_X143Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/clk_i
    SLICE_X143Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X143Y90        FDCE (Recov_fdce_C_CLR)     -0.212    46.819    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         46.819    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.768    

Slack (MET) :             44.768ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/rst_ni
    SLICE_X143Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/clk_i
    SLICE_X143Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X143Y90        FDCE (Recov_fdce_C_CLR)     -0.212    46.819    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         46.819    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.768    

Slack (MET) :             44.793ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/rst_ni
    SLICE_X142Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/clk_i
    SLICE_X142Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X142Y90        FDCE (Recov_fdce_C_CLR)     -0.187    46.844    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         46.844    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.793    

Slack (MET) :             44.793ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/rst_ni
    SLICE_X142Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/clk_i
    SLICE_X142Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X142Y90        FDCE (Recov_fdce_C_CLR)     -0.187    46.844    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         46.844    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.793    

Slack (MET) :             44.793ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/rst_ni
    SLICE_X142Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/clk_i
    SLICE_X142Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X142Y90        FDCE (Recov_fdce_C_CLR)     -0.187    46.844    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         46.844    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.793    

Slack (MET) :             44.826ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/rst_ni
    SLICE_X142Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/clk_i
    SLICE_X142Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X142Y90        FDCE (Recov_fdce_C_CLR)     -0.154    46.877    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         46.877    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.826    

Slack (MET) :             44.826ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/rst_ni
    SLICE_X142Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/clk_i
    SLICE_X142Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X142Y90        FDCE (Recov_fdce_C_CLR)     -0.154    46.877    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         46.877    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.826    

Slack (MET) :             44.826ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/rst_ni
    SLICE_X142Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/clk_i
    SLICE_X142Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X142Y90        FDCE (Recov_fdce_C_CLR)     -0.154    46.877    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[3].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         46.877    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.826    

Slack (MET) :             44.943ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.266ns (5.540%)  route 4.535ns (94.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.091     1.875    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/src_rst_ni
    SLICE_X140Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/src_clk_i
    SLICE_X140Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q_reg[0]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X140Y90        FDCE (Recov_fdce_C_CLR)     -0.212    46.819    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         46.819    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                 44.943    

Slack (MET) :             44.943ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.266ns (5.540%)  route 4.535ns (94.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.091     1.875    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/src_rst_ni
    SLICE_X140Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/src_clk_i
    SLICE_X140Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q_reg[1]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X140Y90        FDCE (Recov_fdce_C_CLR)     -0.212    46.819    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         46.819    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                 44.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.128ns (20.718%)  route 0.490ns (79.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.285     0.536    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X85Y111        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.516     0.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X85Y111        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[2]/C
                         clock pessimism              0.014     0.081    
    SLICE_X85Y111        FDCE (Remov_fdce_C_CLR)     -0.069     0.012    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.128ns (20.718%)  route 0.490ns (79.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.285     0.536    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X85Y111        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.516     0.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X85Y111        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[4]/C
                         clock pessimism              0.014     0.081    
    SLICE_X85Y111        FDCE (Remov_fdce_C_CLR)     -0.069     0.012    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.128ns (20.718%)  route 0.490ns (79.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.285     0.536    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X85Y111        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.516     0.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X85Y111        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[5]/C
                         clock pessimism              0.014     0.081    
    SLICE_X85Y111        FDCE (Remov_fdce_C_CLR)     -0.069     0.012    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.128ns (20.718%)  route 0.490ns (79.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.285     0.536    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X85Y111        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.516     0.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X85Y111        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[6]/C
                         clock pessimism              0.014     0.081    
    SLICE_X85Y111        FDCE (Remov_fdce_C_CLR)     -0.069     0.012    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.128ns (20.718%)  route 0.490ns (79.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.285     0.536    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X85Y111        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.516     0.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X85Y111        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[7]/C
                         clock pessimism              0.014     0.081    
    SLICE_X85Y111        FDCE (Remov_fdce_C_CLR)     -0.069     0.012    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.128ns (20.647%)  route 0.492ns (79.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.287     0.538    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X84Y111        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.516     0.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X84Y111        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg/C
                         clock pessimism              0.014     0.081    
    SLICE_X84Y111        FDCE (Remov_fdce_C_CLR)     -0.069     0.012    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.128ns (20.647%)  route 0.492ns (79.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.287     0.538    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X84Y111        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.516     0.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X84Y111        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                         clock pessimism              0.014     0.081    
    SLICE_X84Y111        FDCE (Remov_fdce_C_CLR)     -0.069     0.012    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.128ns (21.587%)  route 0.465ns (78.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.260     0.511    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X91Y112        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.473     0.024    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X91Y112        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0]/C
                         clock pessimism              0.014     0.038    
    SLICE_X91Y112        FDCE (Remov_fdce_C_CLR)     -0.069    -0.031    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.964%)  route 0.627ns (83.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.101ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.421     0.673    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X86Y110        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.550     0.101    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X86Y110        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.014     0.115    
    SLICE_X86Y110        FDCE (Remov_fdce_C_CLR)     -0.050     0.065    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.021%)  route 0.511ns (79.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.023ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.503     0.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        0.774    -0.797    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.028    -0.769 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.306    -0.463    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.028    -0.435 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.354    -0.082    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/clk_i
    SLICE_X91Y116        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.100     0.018 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_clean_fifo_reg/Q
                         net (fo=2, routed)           0.205     0.223    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/s_uart_rx_clean_fifo
    SLICE_X90Y116        LUT2 (Prop_lut2_I1_O)        0.028     0.251 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx_i_1/O
                         net (fo=36, routed)          0.306     0.558    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/rst_ni
    SLICE_X90Y111        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.553     0.553    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.031    -0.872    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_i
    SLICE_X95Y119        LUT2 (Prop_lut2_I0_O)        0.035    -0.837 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O
                         net (fo=1309, routed)        0.353    -0.484    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_i
    SLICE_X101Y121       LUT2 (Prop_lut2_I0_O)        0.035    -0.449 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O
                         net (fo=224, routed)         0.426    -0.023    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/clk_i
    SLICE_X90Y111        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism              0.014    -0.009    
    SLICE_X90Y111        FDCE (Remov_fdce_C_CLR)     -0.050    -0.059    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.617    





