$date
	Sun Oct 23 07:43:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#78907
b110 !
1"
#78910
b110 &
b110 %
1$
#78911
0"
#78914
b11 &
b11 %
#78918
b1010 &
b1010 %
#78922
b101 &
b101 %
#78926
b10000 &
b10000 %
#78930
b1000 &
b1000 %
#78934
b100 &
b100 %
#78938
b10 &
b10 %
#78942
b1 &
1#
b1 %
#78946
b0 &
b0 %
0#
0$
#1117283
b10101 !
1"
#1117286
b10101 &
b10101 %
1$
#1117287
0"
#1117290
b1000000 &
b1000000 %
#1117294
b100000 &
b100000 %
#1117298
b10000 &
b10000 %
#1117302
b1000 &
b1000 %
#1117306
b100 &
b100 %
#1117310
b10 &
b10 %
#1117314
b1 &
b1 %
1#
#1117318
b0 &
0#
b0 %
0$
#2105022
b1110 &
b1110 %
1$
b1110 !
1"
#2105023
0"
#2105026
b111 &
b111 %
#2105030
b10110 &
b10110 %
#2105034
b1011 &
b1011 %
#2105038
b100010 &
b100010 %
#2105042
b10001 &
b10001 %
#2105046
b110100 &
b110100 %
#2105050
b11010 &
b11010 %
#2105054
b1101 &
b1101 %
#2105058
b101000 &
b101000 %
#2105062
b10100 &
b10100 %
#2105066
b1010 &
b1010 %
#2105070
b101 &
b101 %
#2105074
b10000 &
b10000 %
#2105078
b1000 &
b1000 %
#2105082
b100 &
b100 %
#2105086
b10 &
b10 %
#2105090
b1 &
b1 %
1#
#2105094
b0 &
0#
b0 %
0$
#4500012
