// Seed: 3580603566
module module_0 (
    input tri1 id_0
);
  always @(posedge 1) begin
    id_2 = id_0;
  end
  wand id_3 = 'b0;
  assign id_3 = 1'b0;
  wire id_4 = id_4;
  tri0 id_5;
  id_6(
      id_5, 1
  );
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1
    , id_17,
    output wire id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    output tri id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    output wor id_13,
    output uwire id_14,
    input wor id_15
);
  wire id_18;
  wire id_19;
  module_0(
      id_9
  );
  always_comb id_4.id_15 = 1;
endmodule
