Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Mar  1 18:15:18 2022
| Host         : Aaron5800X running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7z007s
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           14 |
| No           | No                    | Yes                    |              34 |           16 |
| No           | Yes                   | No                     |              54 |           16 |
| Yes          | No                    | No                     |              62 |           24 |
| Yes          | No                    | Yes                    |              32 |           11 |
| Yes          | Yes                   | No                     |              54 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |                     Enable Signal                    |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                      | Inst_PWM/pwm                          |                1 |              1 |
|  clk_IBUF_BUFG | Inst_i2c_adc_user/Inst_i2c_master/E[0]               | Inst_state_toggle/state0              |                1 |              4 |
|  clk_IBUF_BUFG | Inst_lcd/Inst_i2c_master/addr_rw0                    |                                       |                2 |              6 |
|  clk_IBUF_BUFG | Inst_lcd/byteSel[5]_i_1_n_0                          | Inst_reset_delay/reset_h              |                2 |              6 |
|  clk_IBUF_BUFG | Inst_lcd/i2c_data_1                                  |                                       |                5 |              6 |
|  clk_IBUF_BUFG | Inst_lcd/Inst_i2c_master/busy1                       | Inst_reset_delay/reset_h              |                2 |              7 |
|  clk_IBUF_BUFG | Inst_i2c_adc_user/Inst_i2c_master/busy1              | Inst_reset_delay/reset_h              |                3 |              9 |
|  clk_IBUF_BUFG | Inst_lcd/pause_max_0                                 |                                       |                3 |             10 |
|  clk_IBUF_BUFG |                                                      | Inst_reset_deb/btn_cntr[0]_i_1__0_n_0 |                4 |             16 |
|  clk_IBUF_BUFG |                                                      | Inst_state_toggle/btn_cntr[0]_i_1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG | Inst_i2c_adc_user/Inst_i2c_master/data_rd[7]_i_1_n_0 | Inst_reset_delay/reset_h              |                6 |             16 |
|  clk_IBUF_BUFG | Inst_system_controller/run_clk                       |                                       |                9 |             20 |
|  clk_IBUF_BUFG | Inst_system_controller/run_clk                       | Inst_clock_gen/clock_toggler          |                5 |             20 |
|  clk_IBUF_BUFG | Inst_reset_delay/sel                                 |                                       |                5 |             20 |
|  clk_IBUF_BUFG | Inst_lcd/pause_cnt_2                                 | Inst_lcd/pause_cnt[23]_i_1_n_0        |                7 |             24 |
|  clk_IBUF_BUFG |                                                      |                                       |               14 |             32 |
|  clk_IBUF_BUFG |                                                      | Inst_reset_delay/reset_h              |               23 |             55 |
+----------------+------------------------------------------------------+---------------------------------------+------------------+----------------+


