/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [11:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_3z ? celloutsig_0_3z : in_data[68];
  assign celloutsig_1_7z = in_data[166] ? in_data[165] : celloutsig_1_0z[0];
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_2z) & (in_data[66] | celloutsig_0_0z[2]));
  assign celloutsig_0_12z = ~((celloutsig_0_7z[10] | celloutsig_0_1z[0]) & (celloutsig_0_5z | in_data[1]));
  assign celloutsig_1_3z = ~((in_data[125] | celloutsig_1_0z[4]) & (celloutsig_1_0z[0] | celloutsig_1_1z[9]));
  assign celloutsig_1_9z = ~((celloutsig_1_0z[3] | celloutsig_1_3z) & (celloutsig_1_4z | celloutsig_1_7z));
  assign celloutsig_1_11z = celloutsig_1_3z | ~(celloutsig_1_6z);
  assign celloutsig_0_2z = { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } == { in_data[53:37], celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_0z } >= { celloutsig_0_0z[2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_1z[10:1] >= { celloutsig_1_2z[9:1], celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_2z[3:1], celloutsig_1_7z, celloutsig_1_11z } >= { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_15z = celloutsig_1_13z[7:0] > { celloutsig_1_0z[3:1], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_2z[6:4], celloutsig_1_6z, celloutsig_1_11z } <= celloutsig_1_13z[5:1];
  assign celloutsig_0_3z = ! { in_data[82:71], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_4z = ! celloutsig_1_0z;
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_0z = in_data[85:82] % { 1'h1, in_data[31:29] };
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] * in_data[31:29];
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z[1:0] };
  assign celloutsig_1_13z = { celloutsig_1_1z[14], celloutsig_1_1z, celloutsig_1_4z } << { celloutsig_1_1z[10:0], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_7z = { in_data[27:16], celloutsig_0_0z } ^ { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[117:103] ^ { celloutsig_1_0z[6:0], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[156:146] ^ { celloutsig_1_0z[6:4], celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_9z[1:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z };
  always_latch
    if (clkin_data[96]) celloutsig_0_13z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_13z = { celloutsig_0_11z[5:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_0z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[119:112];
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_15z) | (celloutsig_1_3z & celloutsig_1_5z));
  assign celloutsig_1_6z = ~((in_data[100] & celloutsig_1_5z) | (celloutsig_1_0z[4] & celloutsig_1_1z[12]));
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_7z) | (in_data[173] & celloutsig_1_7z));
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
