Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'io_data_ddu' [D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:32]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'a' [D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/new/MEM.v:38]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'dpra' [D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/new/MEM.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'v' is not permitted [D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:32]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'v' [D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
