<dec f='codebrowser/include/hw/pci/pcie.h' l='78' type='PCIEAERLog'/>
<offset>64</offset>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='r'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='r'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='r'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='r'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='r'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='r'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='r'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='r'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='115' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='117' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='120' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='120' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='121' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='140' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='174' u='m' c='pcie_aer_exit'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='180' u='a' c='pcie_aer_update_uncor_status'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='185' u='m' c='pcie_aer_update_uncor_status'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='473' u='a' c='pcie_aer_clear_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='509' u='a' c='pcie_aer_record_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='735' u='a' c='pcie_aer_write_config'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='125' u='m'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='125' u='m'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='125' u='m'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='125' u='m'/>
