Core: ddr3_altera_emif_arch_nf_181_rdy7veq - Instance: mcu_0|ddr3|ddr3
Path, Setup Margin, Hold Margin
"Address/Command (Slow 900mV 100C Model)",0.127,0.127
"Core (Slow 900mV 100C Model)",0.543,-0.223
"Core Recovery/Removal (Slow 900mV 100C Model)",1.36,0.503
"DQS Gating (Slow 900mV 100C Model)",0.18,0.18
"Read Capture (Slow 900mV 100C Model)",0.065,0.065
"Write (Slow 900mV 100C Model)",0.1,0.1
"Write Levelling (Slow 900mV 100C Model)",0.21,0.21
"Address/Command (Slow 900mV -40C Model)",0.127,0.127
"Core (Slow 900mV -40C Model)",0.782,-0.264
"Core Recovery/Removal (Slow 900mV -40C Model)",1.604,0.254
"DQS Gating (Slow 900mV -40C Model)",0.18,0.18
"Read Capture (Slow 900mV -40C Model)",0.065,0.065
"Write (Slow 900mV -40C Model)",0.1,0.1
"Write Levelling (Slow 900mV -40C Model)",0.21,0.21
"Address/Command (Fast 900mV 100C Model)",0.127,0.127
"Core (Fast 900mV 100C Model)",1.992,-0.172
"Core Recovery/Removal (Fast 900mV 100C Model)",2.285,0.264
"DQS Gating (Fast 900mV 100C Model)",0.18,0.18
"Read Capture (Fast 900mV 100C Model)",0.065,0.065
"Write (Fast 900mV 100C Model)",0.1,0.1
"Write Levelling (Fast 900mV 100C Model)",0.21,0.21
"Address/Command (Fast 900mV -40C Model)",0.127,0.127
"Core (Fast 900mV -40C Model)",2.596,-0.225
"Core Recovery/Removal (Fast 900mV -40C Model)",2.912,0.205
"DQS Gating (Fast 900mV -40C Model)",0.18,0.18
"Read Capture (Fast 900mV -40C Model)",0.065,0.065
"Write (Fast 900mV -40C Model)",0.1,0.1
"Write Levelling (Fast 900mV -40C Model)",0.21,0.21
