/*
 * Copyright (c) 2022 Rockchip Electronics Co., Ltd
 *
 * SPDX-License-Identifier:     GPL-2.0+
 */

#include <cli.h>
#include <debug_uart.h>
#include <miiphy.h>
#include <syscon.h>
#include <linux/delay.h>
#include <asm/io.h>
#include <asm/arch-rockchip/hardware.h>
#include <asm/arch-rockchip/grf_rv1106.h>
#include <asm/arch-rockchip/ioc_rv1106.h>

DECLARE_GLOBAL_DATA_PTR;

#define PERI_GRF_BASE			0xff000000
#define PERI_GRF_PERI_CON1		0x0004

#define CORE_GRF_BASE			0xff040000
#define CORE_GRF_CACHE_PERI_ADDR_START	0x0024
#define CORE_GRF_CACHE_PERI_ADDR_END	0x0028
#define CORE_GRF_MCU_CACHE_MISC		0x002c

#define PERI_GRF_BASE			0xff000000
#define PERI_GRF_USBPHY_CON0		0x0050

#define PERI_SGRF_BASE			0xff070000
#define PERI_SGRF_FIREWALL_CON0		0x0020
#define PERI_SGRF_FIREWALL_CON1		0x0024
#define PERI_SGRF_FIREWALL_CON2		0x0028
#define PERI_SGRF_FIREWALL_CON3		0x002c
#define PERI_SGRF_FIREWALL_CON4		0x0030
#define PERI_SGRF_SOC_CON3		0x00bc

#define CORE_SGRF_BASE			0xff076000
#define CORE_SGRF_FIREWALL_CON0		0x0020
#define CORE_SGRF_FIREWALL_CON1		0x0024
#define CORE_SGRF_FIREWALL_CON2		0x0028
#define CORE_SGRF_FIREWALL_CON3		0x002c
#define CORE_SGRF_FIREWALL_CON4		0x0030
#define CORE_SGRF_CPU_CTRL_CON		0x0040
#define CORE_SGRF_HPMCU_BOOT_ADDR	0x0044

#define PMU_SGRF_BASE			0xff080000

/* QoS Generator Base Address */
#define QOS_CPU_BASE			0xff110000
#define QOS_CRYPTO_BASE			0xff120000
#define QOS_DECOM_BASE			0xff120080
#define QOS_DMAC_BASE			0xff120100
#define QOS_EMMC_BASE			0xff120180
#define QOS_FSPI_BASE			0xff120200
#define QOS_IVE_RD_BASE			0xff120280
#define QOS_IVE_WR_BASE			0xff120300
#define QOS_USB_BASE			0xff120380
#define QOS_ISP_BASE			0xff130000
#define QOS_SDMMC0_BASE			0xff130080
#define QOS_VICAP_BASE			0xff130100
#define QOS_NPU_BASE			0xff140000
#define QOS_VENC_BASE			0xff150000
#define QOS_VEPU_PP_BASE		0xff150080
#define QOS_MAC_BASE			0xff160000
#define QOS_RGA_RD_BASE			0xff160080
#define QOS_RGA_WR_BASE			0xff160100
#define QOS_SDIO_BASE			0xff160280
#define QOS_VOP_BASE			0xff160300

#define QOS_PRIORITY			0x0008
#define QOS_MODE			0x000c
#define QOS_BANDWIDTH			0x0010
#define QOS_SATURATION			0x0014
#define QOS_EXTCONTROL			0x0018

/* Shaping Base Address */
#define SHAPING_CPU_BASE		0xff110080
#define SHAPING_DECOM_BASE		0xff110400
#define SHAPING_IVE_RD_BASE		0xff120480
#define SHAPING_IVE_WR_BASE		0xff120500
#define SHAPING_ISP_BASE		0xff130180
#define SHAPING_VICAP_BASE		0xff130200
#define SHAPING_NPU_BASE		0xff140080
#define SHAPING_VENC_BASE		0xff150100
#define SHAPING_VEPU_PP_BASE		0xff150180
#define SHAPING_RGA_RD_BASE		0xff160380
#define SHAPING_RGA_WR_BASE		0xff160400
#define SHAPING_VOP_BASE		0xff160580

#define SHAPING_NBPKTMAX		0x0008

#define FW_DDR_BASE			0xff900000
#define FW_DDR_MST3_REG			0x4c
#define FW_SHRM_BASE			0xff910000
#define FW_SHRM_MST1_REG		0x44

#define PMU_BASE			0xff300000
#define PMU_BIU_IDLE_ST			0x00d8

#define CRU_BASE			0xff3b0000
#define CRU_GLB_RST_CON			0x0c10
#define CRU_PVTPLL0_CON0_L		0x1000
#define CRU_PVTPLL0_CON1_L		0x1008
#define CRU_PVTPLL1_CON0_L		0x1030
#define CRU_PVTPLL1_CON1_L		0x1038

#define CORECRU_BASE			0xff3b8000
#define CORECRU_CORESOFTRST_CON01	0xa04

#define USBPHY_APB_BASE			0xff3e0000
#define USBPHY_FSLS_DIFF_RECEIVER	0x0100

#define CSI_PHY_BASE			0xff3e8000
#define CSI_DPHY_LANE_EN		0x0
#define CSI_DPHY_DUAL_CLK_ENABLE	0x80
#define CSI_DPHY_PATH0_MODE		0x44c
#define CSI_DPHY_PATH1_MODE		0x84c

#define GPIO0_IOC_BASE			0xFF388000
#define GPIO1_IOC_BASE			0xFF538000
#define GPIO2_IOC_BASE			0xFF548000
#define GPIO3_IOC_BASE			0xFF558000
#define GPIO4_IOC_BASE			0xFF568000

#define GPIO3A_IOMUX_SEL_L		0x0040
#define GPIO3A_IOMUX_SEL_H		0x0044

#define GPIO4A_IOMUX_SEL_L		0x000
#define GPIO4A_IOMUX_SEL_H		0x004
#define GPIO4B_IOMUX_SEL_L		0x008

#define GPIO4_IOC_GPIO4B_DS0		0x0030
#define GPIO4_IOC_SARADC_IO_CON		0x00c0

#define VICRU_BASE			0XFF3B4000
#define VICRU_VISOFTRST_CON01		0xA04

/* OS_REG1[2:0]: chip ver */
#define CHIP_VER_REG			0xff020204
#define CHIP_VER_MSK			0x7
#define V(x)				((x) - 1)
#define ROM_VER_REG			0xffff4ffc
#define ROM_V2				0x30303256

int arch_cpu_init(void)
{
#if defined(CONFIG_SPL_BUILD)
	/* Save chip version to OS_REG1[2:0] */
	if (readl(ROM_VER_REG) == ROM_V2)
		writel((readl(CHIP_VER_REG) & ~CHIP_VER_MSK) | V(2), CHIP_VER_REG);
	else
		writel((readl(CHIP_VER_REG) & ~CHIP_VER_MSK) | V(1), CHIP_VER_REG);

	/* Set all devices to Non-secure */
	writel(0xffff0000, PERI_SGRF_BASE + PERI_SGRF_FIREWALL_CON0);
	writel(0xffff0000, PERI_SGRF_BASE + PERI_SGRF_FIREWALL_CON1);
	writel(0xffff0000, PERI_SGRF_BASE + PERI_SGRF_FIREWALL_CON2);
	writel(0xffff0000, PERI_SGRF_BASE + PERI_SGRF_FIREWALL_CON3);
	writel(0xffff0000, PERI_SGRF_BASE + PERI_SGRF_FIREWALL_CON4);
	writel(0x000f0000, PERI_SGRF_BASE + PERI_SGRF_SOC_CON3);
	writel(0xffff0000, CORE_SGRF_BASE + CORE_SGRF_FIREWALL_CON0);
	writel(0xffff0000, CORE_SGRF_BASE + CORE_SGRF_FIREWALL_CON1);
	writel(0xffff0000, CORE_SGRF_BASE + CORE_SGRF_FIREWALL_CON2);
	writel(0xffff0000, CORE_SGRF_BASE + CORE_SGRF_FIREWALL_CON3);
	writel(0xffff0000, CORE_SGRF_BASE + CORE_SGRF_FIREWALL_CON4);
	writel(0x00030002, CORE_SGRF_BASE + CORE_SGRF_CPU_CTRL_CON);
	writel(0x20000000, PMU_SGRF_BASE);

	/* Set the emmc and fspi to access secure area */
	writel(0x00000000, FW_DDR_BASE + FW_DDR_MST3_REG);
	writel(0xff00ffff, FW_SHRM_BASE + FW_SHRM_MST1_REG);

	/* Set fspi clk 6mA */
	if ((readl(GPIO4_IOC_BASE + GPIO4B_IOMUX_SEL_L) & 0x70) == 0x20)
		writel(0x3f000700, GPIO4_IOC_BASE + GPIO4_IOC_GPIO4B_DS0);

	/*
	 * Set the USB2 PHY in suspend mode and turn off the
	 * USB2 PHY FS/LS differential receiver to save power:
	 * VCC1V8_USB : reduce 3.8 mA
	 * VDD_0V9 : reduce 4.4 mA
	 */
	writel(0x01ff01d1, PERI_GRF_BASE + PERI_GRF_USBPHY_CON0);
	writel(0x00000000, USBPHY_APB_BASE + USBPHY_FSLS_DIFF_RECEIVER);

	/* release the wdt */
	writel(0x2000200, PERI_GRF_BASE + PERI_GRF_PERI_CON1);

	/*
	 * enable tsadc trigger global reset and select first reset.
	 * enable wdt trigger global/pmu reset and select first reset.
	 * select first reset trigger pmu reset.
	 */
	writel(0x85f, CRU_BASE + CRU_GLB_RST_CON);

	/*
	 * When venc/npu use pvtpll, reboot will fail, because
	 * pvtpll is reset before venc/npu reset, so venc/npu
	 * is not completely reset, system will block when access
	 * NoC in SPL.
	 * Enable pvtpll can make venc/npu reset go on, wait
	 * until venc/npu is reset completely.
	 */
	writel(0xffff0018, CRU_BASE + CRU_PVTPLL0_CON1_L);
	writel(0x00030003, CRU_BASE + CRU_PVTPLL0_CON0_L);
	writel(0xffff0018, CRU_BASE + CRU_PVTPLL1_CON1_L);
	writel(0x00030003, CRU_BASE + CRU_PVTPLL1_CON0_L);
	udelay(2);

	if (readl(PMU_BASE + PMU_BIU_IDLE_ST)) {
		printascii("BAD PMU_BIU_IDLE_ST: ");
		printhex8(readl(PMU_BASE + PMU_BIU_IDLE_ST));
	}

	/*
	 * Limits npu max transport packets to 4 for route to scheduler,
	 * give much more chance for other controllers to access memory.
	 * such as VENC.
	 */
	writel(0x4, SHAPING_NPU_BASE + SHAPING_NBPKTMAX);

	/* Improve VENC QOS PRIORITY */
	writel(0x303, QOS_VENC_BASE + QOS_PRIORITY);

	/* Set GPIO3_B0~GPIO3B7 and GPIO3_C0~GPIO3_C3 of MIPI CSI DPHY to default GPIO Input 1V8 Only mode */
	writel(0x0000007d, CSI_PHY_BASE + CSI_DPHY_LANE_EN);
	writel(0x0000005f, CSI_PHY_BASE + CSI_DPHY_DUAL_CLK_ENABLE);
	writel(0x00000001, CSI_PHY_BASE + CSI_DPHY_PATH0_MODE);
	writel(0x00000001, CSI_PHY_BASE + CSI_DPHY_PATH1_MODE);
	/* Set GPIO4_C0 GPIO4C1 of SARADC to default GPIO Input 1V8 Only mode */
	writel(0x000c000c, GPIO4_IOC_BASE + GPIO4_IOC_SARADC_IO_CON);
#endif

	/* reset sdmmc0 to prevent power leak */
	writel(0x30003000, VICRU_BASE + VICRU_VISOFTRST_CON01);
	udelay(1);
	writel(0x30000000, VICRU_BASE + VICRU_VISOFTRST_CON01);

	return 0;
}
