 `include "hqm_reorder_pipe_reg_def.rdl"
regfile CFG_PIPE_HEALTH_SEQNUM_STATE_GRP0_rf { cfg_pipe_health_seqnum_state_grp0_r CFG_PIPE_HEALTH_SEQNUM_STATE_GRP0 @0x00000000 ; };
regfile CFG_PIPE_HEALTH_SEQNUM_STATE_GRP1_rf { cfg_pipe_health_seqnum_state_grp1_r CFG_PIPE_HEALTH_SEQNUM_STATE_GRP1 @0x00000000 ; };
regfile CFG_REORDER_STATE_NALB_HP_rf { cfg_reorder_state_nalb_hp_r CFG_REORDER_STATE_NALB_HP @0x00000000 ; };
regfile CFG_REORDER_STATE_NALB_TP_rf { cfg_reorder_state_nalb_tp_r CFG_REORDER_STATE_NALB_TP @0x00000000 ; };
regfile CFG_REORDER_STATE_DIR_HP_rf { cfg_reorder_state_dir_hp_r CFG_REORDER_STATE_DIR_HP @0x00000000 ; };
regfile CFG_REORDER_STATE_DIR_TP_rf { cfg_reorder_state_dir_tp_r CFG_REORDER_STATE_DIR_TP @0x00000000 ; };
regfile CFG_REORDER_STATE_QID_QIDIX_CQ_rf { cfg_reorder_state_qid_qidix_cq_r CFG_REORDER_STATE_QID_QIDIX_CQ @0x00000000 ; };
regfile CFG_REORDER_STATE_CNT_rf { cfg_reorder_state_cnt_r CFG_REORDER_STATE_CNT @0x00000000 ; };
regfile CFG_GRP_0_SLOT_SHIFT_rf { cfg_grp_0_slot_shift_r CFG_GRP_0_SLOT_SHIFT @0x00000000 ; };
regfile CFG_GRP_1_SLOT_SHIFT_rf { cfg_grp_1_slot_shift_r CFG_GRP_1_SLOT_SHIFT @0x00000000 ; };
addrmap hqm_reorder_pipe_map {
       Space = "MEM";
       BaseAddress = "0x00000000";

CFG_PIPE_HEALTH_SEQNUM_STATE_GRP0_rf CFG_PIPE_HEALTH_SEQNUM_STATE_GRP0[32] @0x0e000000 ;
CFG_PIPE_HEALTH_SEQNUM_STATE_GRP1_rf CFG_PIPE_HEALTH_SEQNUM_STATE_GRP1[32] @0x0e010000 ;
CFG_REORDER_STATE_NALB_HP_rf CFG_REORDER_STATE_NALB_HP[2048] @0x0e020000 ;
CFG_REORDER_STATE_NALB_TP_rf CFG_REORDER_STATE_NALB_TP[2048] @0x0e030000 ;
CFG_REORDER_STATE_DIR_HP_rf CFG_REORDER_STATE_DIR_HP[2048] @0x0e040000 ;
CFG_REORDER_STATE_DIR_TP_rf CFG_REORDER_STATE_DIR_TP[2048] @0x0e050000 ;
CFG_REORDER_STATE_QID_QIDIX_CQ_rf CFG_REORDER_STATE_QID_QIDIX_CQ[2048] @0x0e060000 ;
CFG_REORDER_STATE_CNT_rf CFG_REORDER_STATE_CNT[2048] @0x0e070000 ;
  cfg_control_general_0_r                       CFG_CONTROL_GENERAL_0                         @0x0c000000 ;
  cfg_diagnostic_aw_status_r                    CFG_DIAGNOSTIC_AW_STATUS                      @0x0c000004 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_CHP_ROP_HCW                   @0x0c000008 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_DIR_RPLY_REQ                  @0x0c00000c ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_LDB_RPLY_REQ                  @0x0c000010 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_LSP_REORDERCMP                @0x0c000014 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_SN_COMPLETE                   @0x0c000018 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_SN_ORDERED                    @0x0c00001c ;
  cfg_frag_integrity_count_r                    CFG_FRAG_INTEGRITY_COUNT                      @0x0c000020 ;
  cfg_hw_agitate_control_r                      CFG_HW_AGITATE_CONTROL                        @0x0c000024 ;
  cfg_hw_agitate_select_r                       CFG_HW_AGITATE_SELECT                         @0x0c000028 ;
  cfg_interface_status_r                        CFG_INTERFACE_STATUS                          @0x0c00002c ;
  aw_smon_activitycounter0_r                    CFG_SMON_ACTIVITYCOUNTER0                     @0x0c000030 ;
  aw_smon_activitycounter1_r                    CFG_SMON_ACTIVITYCOUNTER1                     @0x0c000034 ;
  aw_smon_compare0_r                            CFG_SMON_COMPARE0                             @0x0c000038 ;
  aw_smon_compare1_r                            CFG_SMON_COMPARE1                             @0x0c00003c ;
  aw_smon_configuration0_r                      CFG_SMON_CONFIGURATION0                       @0x0c000040 ;
  aw_smon_configuration1_r                      CFG_SMON_CONFIGURATION1                       @0x0c000044 ;
  aw_smon_maximum_timer_r                       CFG_SMON_MAXIMUM_TIMER                        @0x0c000048 ;
  aw_smon_timer_r                               CFG_SMON_TIMER                                @0x0c00004c ;
  cfg_pipe_health_hold_grp0_r                   CFG_PIPE_HEALTH_HOLD_GRP0                     @0x0c000050 ;
  cfg_pipe_health_hold_grp1_r                   CFG_PIPE_HEALTH_HOLD_GRP1                     @0x0c000054 ;
  cfg_pipe_health_hold_rop_dp_r                 CFG_PIPE_HEALTH_HOLD_ROP_DP                   @0x0c000058 ;
  cfg_pipe_health_hold_rop_lsp_reordcomp_r      CFG_PIPE_HEALTH_HOLD_ROP_LSP_REORDCOMP        @0x0c00005c ;
  cfg_pipe_health_hold_rop_nalb_r               CFG_PIPE_HEALTH_HOLD_ROP_NALB                 @0x0c000060 ;
  cfg_pipe_health_hold_rop_qed_dqed_r           CFG_PIPE_HEALTH_HOLD_ROP_QED_DQED             @0x0c000064 ;
  cfg_pipe_health_valid_grp0_r                  CFG_PIPE_HEALTH_VALID_GRP0                    @0x0c000068 ;
  cfg_pipe_health_valid_grp1_r                  CFG_PIPE_HEALTH_VALID_GRP1                    @0x0c00006c ;
  cfg_pipe_health_valid_rop_dp_r                CFG_PIPE_HEALTH_VALID_ROP_DP                  @0x0c000070 ;
  cfg_pipe_health_valid_rop_lsp_reordcomp_r     CFG_PIPE_HEALTH_VALID_ROP_LSP_REORDCOMP       @0x0c000074 ;
  cfg_pipe_health_valid_rop_nalb_r              CFG_PIPE_HEALTH_VALID_ROP_NALB                @0x0c000078 ;
  cfg_pipe_health_valid_rop_qed_dqed_r          CFG_PIPE_HEALTH_VALID_ROP_QED_DQED            @0x0c00007c ;
  cfg_serializer_status_r                       CFG_SERIALIZER_STATUS                         @0x0c000080 ;
  cfg_syndrome_00_r                             CFG_SYNDROME_00                               @0x0c000084 ;
  cfg_syndrome_01_r                             CFG_SYNDROME_01                               @0x0c000088 ;
  cfg_unit_idle_r                               CFG_UNIT_IDLE                                 @0x0c00008c ;
  cfg_unit_timeout_r                            CFG_UNIT_TIMEOUT                              @0x0c000090 ;
  cfg_patch_control_r                           CFG_PATCH_CONTROL                             @0x0c000094 ;
  cfg_grp_sn_mode_r                             CFG_GRP_SN_MODE                               @0x04000000 ;
  cfg_rop_csr_control_r                         CFG_ROP_CSR_CONTROL                           @0x04000004 ;
  cfg_unit_version_r                            CFG_UNIT_VERSION                              @0x04000008 ;
CFG_GRP_0_SLOT_SHIFT_rf CFG_GRP_0_SLOT_SHIFT[16] @0x06000000 ;
CFG_GRP_1_SLOT_SHIFT_rf CFG_GRP_1_SLOT_SHIFT[16] @0x06010000 ;

  //BEGIN OVERRIDES
CFG_FIFO_WMSTAT_CHP_ROP_HCW.FIFO_HWM->reset = 8'h04 ;
CFG_FIFO_WMSTAT_CHP_ROP_HCW ->name = "Cfg Fifo Wmstat Chp Rop Hcw" ;
CFG_FIFO_WMSTAT_CHP_ROP_HCW ->desc = "Non-default settings may cause UNDEFINED behavior. This fifo holds requests from the CHP." ;

CFG_FIFO_WMSTAT_LDB_RPLY_REQ.FIFO_HWM->reset = 8'h06 ;
CFG_FIFO_WMSTAT_LDB_RPLY_REQ ->name = "Cfg Fifo Wmstat Ldb Rply Req" ;
CFG_FIFO_WMSTAT_LDB_RPLY_REQ ->desc = "Non-default settings may cause UNDEFINED behavior. This fifo holds the load balanced replay list ready to be sent over to nalb." ;

CFG_FIFO_WMSTAT_DIR_RPLY_REQ.FIFO_HWM->reset = 8'h06 ;
CFG_FIFO_WMSTAT_DIR_RPLY_REQ ->name = "Cfg Fifo Wmstat Dir Rply Req" ;
CFG_FIFO_WMSTAT_DIR_RPLY_REQ ->desc = "Non-default settings may cause UNDEFINED behavior. This fifo holds the directed type replay list ready to be sent over to dp." ;

CFG_FIFO_WMSTAT_SN_ORDERED.FIFO_HWM->reset = 8'h18 ;
CFG_FIFO_WMSTAT_SN_ORDERED ->name = "Cfg Fifo Wmstat Sn Ordered" ;
CFG_FIFO_WMSTAT_SN_ORDERED ->desc = "Non-default settings may cause UNDEFINED behavior. cfg_fifo_wmstat_sn_ordered" ;

CFG_FIFO_WMSTAT_SN_COMPLETE.FIFO_HWM->reset = 8'h04 ;
CFG_FIFO_WMSTAT_SN_COMPLETE ->name = "Cfg Fifo Wmstat Sn Complete" ;
CFG_FIFO_WMSTAT_SN_COMPLETE ->desc = "Non-default settings may cause UNDEFINED behavior. cfg_fifo_wmstat_sn_complete" ;

CFG_FIFO_WMSTAT_LSP_REORDERCMP.FIFO_HWM->reset = 8'h04 ;
CFG_FIFO_WMSTAT_LSP_REORDERCMP ->name = "Cfg Fifo Wmstat Lsp Reordercmp" ;
CFG_FIFO_WMSTAT_LSP_REORDERCMP ->desc= "Non-default settings may cause UNDEFINED behavior. cfg_fifo_wmstat_lsp_reordercmp" ;


enum enum_smon_select {

mode00 = 8'd0  { desc = "00 0x00 chp_rop_hcw_fifo_push, compare[7:0]=qid" ; } ;
mode01 = 8'd1  { desc = "01 0x01 dir_rply_req_fifo_push, compare[7:0]=qid" ; } ;
mode02 = 8'd2  { desc = "02 0x02 ldb_rply_req_fifo_push, compare[7:0]=cq" ; } ;
mode03 = 8'd3  { desc = "03 0x03 sn_ordered_fifo_push " ; } ;
mode04 = 8'd4  { desc = "04 0x04 sn_complete_fifo_push, compare[11:0]=sn" ; } ;
mode05 = 8'd5  { desc = "05 0x05 lsp_reordercmp_fifo_push, compare[7:0]=cq" ; } ;
mode06 = 8'd6  { desc = "06 0x06 hqm_aw_sn_order_select[0] & hqm_aw_sn_ready[0], compare[11:0]=sn" ; } ;
mode07 = 8'd7  { desc = "07 0x07 hqm_aw_sn_order_select[1] & hqm_aw_sn_ready[1], compare[11:0]=sn" ; } ;
mode08 = 8'd8  { desc = "08 0x08 hqm_aw_sn_order_select[2] & hqm_aw_sn_ready[2], compare[11:0]=sn" ; } ;
mode09 = 8'd9  { desc = "09 0x09 hqm_aw_sn_order_select[3] & hqm_aw_sn_ready[3], compare[11:0]=sn" ; } ;
mode10 = 8'd10 { desc = "10 0x0a ldb_rply_req_fifo_push , compare[7:0]=qid" ; } ;
mode11 = 8'd11 { desc = "11 0x0b cmd_start_sn_reorder, compare[7:0]=qid" ; } ;
mode12 = 8'd12 { desc = "12 0x0c chp_rop_hcw_db2_out_valid & chp_rop_hcw_db2_out_ready, compare[1:0]=cmd" ; } ;
mode13 = 8'd13 { desc = "13 0x0d chp_rop_hcw_db2_out_valid & chp_rop_hcw_db2_out_ready & (chp_rop_hcw_db2_out_data.chp_rop_hcw.cmd==CHP_ROP_ENQ_NEW_HCW), compare[3:0]=hcw_cmd" ; } ;
mode14 = 8'd14 { desc = "14 0x0e chp_rop_hcw_db2_out_valid & chp_rop_hcw_db2_out_ready & (chp_rop_hcw_db2_out_data.chp_rop_hcw.cmd==CHP_ROP_ENQ_NEW_HCW), compare[1:0]=qtype" ; } ;
mode15 = 8'd15 { desc = "15 0x0f chp_rop_hcw_db2_out_valid & chp_rop_hcw_db2_out_ready & (chp_rop_hcw_db2_out_data.chp_rop_hcw.cmd==CHP_ROP_ENQ_REPLAY_HCW), compare[7:0]=qid" ; } ;
} ;

CFG_SMON_CONFIGURATION1.MODE0->encode = enum_smon_select ;
CFG_SMON_CONFIGURATION1.MODE1->encode = enum_smon_select ;

CFG_UNIT_VERSION.UNIT_VERSION-> reset = 8'h0 ;
//END OVERRIDES 
//BEGIN COMMON VALRTLSIGNALS
CFG_FIFO_WMSTAT_CHP_ROP_HCW.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_chp_rop_hcw.internal_f[14:14]";
CFG_FIFO_WMSTAT_CHP_ROP_HCW.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_chp_rop_hcw.internal_f[31:16]";
CFG_FIFO_WMSTAT_CHP_ROP_HCW.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_chp_rop_hcw.internal_f[12:12]";
CFG_FIFO_WMSTAT_CHP_ROP_HCW.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_chp_rop_hcw.internal_f[15:15]";
CFG_FIFO_WMSTAT_CHP_ROP_HCW.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_chp_rop_hcw.internal_f[7:0]";
CFG_FIFO_WMSTAT_CHP_ROP_HCW.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_chp_rop_hcw.internal_f[9:9]";
CFG_FIFO_WMSTAT_CHP_ROP_HCW.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_chp_rop_hcw.internal_f[8:8]";
CFG_FIFO_WMSTAT_DIR_RPLY_REQ.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_dir_rply_req.internal_f[14:14]";
CFG_FIFO_WMSTAT_DIR_RPLY_REQ.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_dir_rply_req.internal_f[31:16]";
CFG_FIFO_WMSTAT_DIR_RPLY_REQ.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_dir_rply_req.internal_f[12:12]";
CFG_FIFO_WMSTAT_DIR_RPLY_REQ.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_dir_rply_req.internal_f[15:15]";
CFG_FIFO_WMSTAT_DIR_RPLY_REQ.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_dir_rply_req.internal_f[7:0]";
CFG_FIFO_WMSTAT_DIR_RPLY_REQ.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_dir_rply_req.internal_f[9:9]";
CFG_FIFO_WMSTAT_DIR_RPLY_REQ.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_dir_rply_req.internal_f[8:8]";
CFG_FIFO_WMSTAT_LDB_RPLY_REQ.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_ldb_rply_req.internal_f[14:14]";
CFG_FIFO_WMSTAT_LDB_RPLY_REQ.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_ldb_rply_req.internal_f[31:16]";
CFG_FIFO_WMSTAT_LDB_RPLY_REQ.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_ldb_rply_req.internal_f[12:12]";
CFG_FIFO_WMSTAT_LDB_RPLY_REQ.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_ldb_rply_req.internal_f[15:15]";
CFG_FIFO_WMSTAT_LDB_RPLY_REQ.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_ldb_rply_req.internal_f[7:0]";
CFG_FIFO_WMSTAT_LDB_RPLY_REQ.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_ldb_rply_req.internal_f[9:9]";
CFG_FIFO_WMSTAT_LDB_RPLY_REQ.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_ldb_rply_req.internal_f[8:8]";
CFG_FIFO_WMSTAT_LSP_REORDERCMP.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_lsp_reordercmp.internal_f[14:14]";
CFG_FIFO_WMSTAT_LSP_REORDERCMP.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_lsp_reordercmp.internal_f[31:16]";
CFG_FIFO_WMSTAT_LSP_REORDERCMP.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_lsp_reordercmp.internal_f[12:12]";
CFG_FIFO_WMSTAT_LSP_REORDERCMP.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_lsp_reordercmp.internal_f[15:15]";
CFG_FIFO_WMSTAT_LSP_REORDERCMP.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_lsp_reordercmp.internal_f[7:0]";
CFG_FIFO_WMSTAT_LSP_REORDERCMP.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_lsp_reordercmp.internal_f[9:9]";
CFG_FIFO_WMSTAT_LSP_REORDERCMP.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_lsp_reordercmp.internal_f[8:8]";
CFG_FIFO_WMSTAT_SN_COMPLETE.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_complete.internal_f[14:14]";
CFG_FIFO_WMSTAT_SN_COMPLETE.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_complete.internal_f[31:16]";
CFG_FIFO_WMSTAT_SN_COMPLETE.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_complete.internal_f[12:12]";
CFG_FIFO_WMSTAT_SN_COMPLETE.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_complete.internal_f[15:15]";
CFG_FIFO_WMSTAT_SN_COMPLETE.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_complete.internal_f[7:0]";
CFG_FIFO_WMSTAT_SN_COMPLETE.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_complete.internal_f[9:9]";
CFG_FIFO_WMSTAT_SN_COMPLETE.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_complete.internal_f[8:8]";
CFG_FIFO_WMSTAT_SN_ORDERED.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_ordered.internal_f[14:14]";
CFG_FIFO_WMSTAT_SN_ORDERED.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_ordered.internal_f[31:16]";
CFG_FIFO_WMSTAT_SN_ORDERED.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_ordered.internal_f[12:12]";
CFG_FIFO_WMSTAT_SN_ORDERED.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_ordered.internal_f[15:15]";
CFG_FIFO_WMSTAT_SN_ORDERED.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_ordered.internal_f[7:0]";
CFG_FIFO_WMSTAT_SN_ORDERED.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_ordered.internal_f[9:9]";
CFG_FIFO_WMSTAT_SN_ORDERED.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_fifo_wmstat_sn_ordered.internal_f[8:8]";
CFG_HW_AGITATE_CONTROL.DUTY-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_control.internal_f[4:2]";
CFG_HW_AGITATE_CONTROL.MODE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_control.internal_f[1:0]";
CFG_HW_AGITATE_CONTROL.PERIOD-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_control.internal_f[15:5]";
CFG_HW_AGITATE_CONTROL.PROB1ST-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_control.internal_f[23:16]";
CFG_HW_AGITATE_CONTROL.PROB2ND-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_control.internal_f[31:24]";
CFG_HW_AGITATE_SELECT.AGG_IF_00-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[0:0]";
CFG_HW_AGITATE_SELECT.AGG_IF_01-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[1:1]";
CFG_HW_AGITATE_SELECT.AGG_IF_02-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[2:2]";
CFG_HW_AGITATE_SELECT.AGG_IF_03-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[3:3]";
CFG_HW_AGITATE_SELECT.AGG_IF_04-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[4:4]";
CFG_HW_AGITATE_SELECT.AGG_IF_05-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[5:5]";
CFG_HW_AGITATE_SELECT.AGG_IF_06-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[6:6]";
CFG_HW_AGITATE_SELECT.AGG_IF_07-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[7:7]";
CFG_HW_AGITATE_SELECT.AGG_IF_08-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[8:8]";
CFG_HW_AGITATE_SELECT.AGG_IF_09-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[9:9]";
CFG_HW_AGITATE_SELECT.AGG_IF_10-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[10:10]";
CFG_HW_AGITATE_SELECT.AGG_IF_11-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[11:11]";
CFG_HW_AGITATE_SELECT.AGG_IF_12-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[12:12]";
CFG_HW_AGITATE_SELECT.AGG_IF_13-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[13:13]";
CFG_HW_AGITATE_SELECT.AGG_IF_14-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[14:14]";
CFG_HW_AGITATE_SELECT.AGG_IF_15-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[15:15]";
CFG_HW_AGITATE_SELECT.RSVZ-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_hw_agitate_select.internal_f[31:16]";
CFG_SMON_ACTIVITYCOUNTER0.COUNTER0-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt0_q[31:0]";
CFG_SMON_ACTIVITYCOUNTER1.COUNTER1-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt1_q[31:0]";
CFG_SMON_COMPARE0.COMPARE0-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp0_q[31:0]";
CFG_SMON_COMPARE1.COMPARE1-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp1_q[31:0]";
CFG_SMON_CONFIGURATION0.INTCOUNTEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[17:17]";
CFG_SMON_CONFIGURATION0.INTTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[21:21]";
CFG_SMON_CONFIGURATION0.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[3:2]";
CFG_SMON_CONFIGURATION0.RSVZ1-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[23:23]";
CFG_SMON_CONFIGURATION0.RSVZ2-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[29:29]";
CFG_SMON_CONFIGURATION0.SMON0_FUNCTION-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[6:4]";
CFG_SMON_CONFIGURATION0.SMON0_FUNCTION_COMPARE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[7:7]";
CFG_SMON_CONFIGURATION0.SMON1_FUNCTION-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[10:8]";
CFG_SMON_CONFIGURATION0.SMON1_FUNCTION_COMPARE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[11:11]";
CFG_SMON_CONFIGURATION0.SMON_0TRIGGER_ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[1:1]";
CFG_SMON_CONFIGURATION0.SMON_ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[0:0]";
CFG_SMON_CONFIGURATION0.SMON_MODE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[15:12]";
CFG_SMON_CONFIGURATION0.STATCOUNTER0OVFL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[18:18]";
CFG_SMON_CONFIGURATION0.STATCOUNTER1OVFL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[19:19]";
CFG_SMON_CONFIGURATION0.STATTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[22:22]";
CFG_SMON_CONFIGURATION0.STOPCOUNTEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[16:16]";
CFG_SMON_CONFIGURATION0.STOPTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[20:20]";
CFG_SMON_CONFIGURATION0.TIMER_PRESCALE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[28:24]";
CFG_SMON_CONFIGURATION0.VERSION-> ValRTLSignal = "NoSignal"; // i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.
CFG_SMON_CONFIGURATION1.MODE0-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[7:0]";
CFG_SMON_CONFIGURATION1.MODE1-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[15:8]";
CFG_SMON_CONFIGURATION1.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[31:16]";
CFG_SMON_MAXIMUM_TIMER.MAXVALUE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_maxval_q[31:0]";
CFG_SMON_TIMER.TIMER-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_smon.i_hqm_AW_smon.reg_smon_timer_q[31:0]";
CFG_UNIT_IDLE.PIPE_IDLE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_unit_idle.internal_f[0:0]";
CFG_UNIT_IDLE.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_unit_idle.internal_f[31:2]";
CFG_UNIT_IDLE.UNIT_IDLE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_unit_idle.internal_f[1:1]";
CFG_UNIT_TIMEOUT.ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_unit_timeout.internal_f[31:31]";
CFG_UNIT_TIMEOUT.MULTIPLIER-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_unit_timeout.internal_f[4:0]";
CFG_UNIT_TIMEOUT.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_unit_timeout.internal_f[30:16]";
CFG_UNIT_TIMEOUT.THRESHOLD-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_unit_timeout.internal_f[15:5]";
CFG_UNIT_VERSION.UNIT_VERSION-> ValRTLSignal = "%HQMID%.i_hqm_reorder_pipe_core.i_hqm_reorder_pipe_register_pfcsr.i_hqm_rop_target_cfg_unit_version.status[31:24]";
//END COMMON VALRTLSIGNALS
}; 
