verilog xil_defaultlib --include "../../../../tp_master_v0.0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../tp_master_v0.0.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../tp_master_v0.0.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2_I_BRAM_0.v" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2_O_BRAM_0.v" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2_W_BRAM_0_0.v" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2_mac_mulacud.v" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2_mac_muladEe.v" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2_mac_mulafYi.v" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2_mul_mul_bkb.v" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2_mux_42_1eOg.v" \
"../../../bd/design_1/ipshared/b79d/computation.v" \
"../../../bd/design_1/ipshared/b79d/data_transfer_f.v" \
"../../../bd/design_1/ipshared/b79d/data_transfer_i.v" \
"../../../bd/design_1/ipshared/b79d/data_transfer_ofo.v" \
"../../../bd/design_1/ipshared/b79d/HLS2x4_2.v" \
"../../../bd/design_1/ip/design_1_HLS2x4_2_0_0/sim/design_1_HLS2x4_2_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3_I_BRAM_0.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3_O_BRAM_0.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3_W_BRAM_0_0.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3_mac_mulacud.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3_mac_muladEe.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3_mac_mulafYi.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3_mul_mul_bkb.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3_mux_42_1eOg.v" \
"../../../bd/design_1/ipshared/0014/computation.v" \
"../../../bd/design_1/ipshared/0014/data_transfer_f.v" \
"../../../bd/design_1/ipshared/0014/data_transfer_i.v" \
"../../../bd/design_1/ipshared/0014/data_transfer_ofo.v" \
"../../../bd/design_1/ipshared/0014/HLS2x4_3.v" \
"../../../bd/design_1/ip/design_1_HLS2x4_3_0_0/sim/design_1_HLS2x4_3_0_0.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4_I_BRAM_0.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4_O_BRAM_0.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4_W_BRAM_0_0.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4_mac_mulacud.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4_mac_muladEe.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4_mac_mulafYi.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4_mul_mul_bkb.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4_mux_42_1eOg.v" \
"../../../bd/design_1/ipshared/dc55/computation.v" \
"../../../bd/design_1/ipshared/dc55/data_transfer_f.v" \
"../../../bd/design_1/ipshared/dc55/data_transfer_i.v" \
"../../../bd/design_1/ipshared/dc55/data_transfer_ofo.v" \
"../../../bd/design_1/ipshared/dc55/HLS2x4_4.v" \
"../../../bd/design_1/ip/design_1_HLS2x4_4_0_0/sim/design_1_HLS2x4_4_0_0.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5_I_BRAM_0.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5_O_BRAM_0.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5_W_BRAM_0_0.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5_mac_mulacud.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5_mac_muladEe.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5_mac_mulafYi.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5_mul_mul_bkb.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5_mux_42_1eOg.v" \
"../../../bd/design_1/ipshared/27c2/computation.v" \
"../../../bd/design_1/ipshared/27c2/data_transfer_f.v" \
"../../../bd/design_1/ipshared/27c2/data_transfer_ofo.v" \
"../../../bd/design_1/ipshared/27c2/HLS2x4_5.v" \
"../../../bd/design_1/ip/design_1_HLS2x4_5_0_0/sim/design_1_HLS2x4_5_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_11/sim/design_1_auto_us_11.v" \
"../../../bd/design_1/ip/design_1_auto_us_10/sim/design_1_auto_us_10.v" \
"../../../bd/design_1/ip/design_1_auto_us_9/sim/design_1_auto_us_9.v" \
"../../../bd/design_1/ip/design_1_auto_us_8/sim/design_1_auto_us_8.v" \
"../../../bd/design_1/ip/design_1_auto_us_7/sim/design_1_auto_us_7.v" \
"../../../bd/design_1/ip/design_1_auto_us_6/sim/design_1_auto_us_6.v" \
"../../../bd/design_1/ip/design_1_auto_us_5/sim/design_1_auto_us_5.v" \
"../../../bd/design_1/ip/design_1_auto_us_4/sim/design_1_auto_us_4.v" \
"../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
