Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Thu Jun 09 22:48:40 2016
| Host             : JRGENRYTHER3929 running 64-bit major release  (build 9200)
| Command          : 
| Design           : jrh_main_top
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.227 |
| Dynamic (W)              | 0.165 |
| Device Static (W)        | 0.062 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 98.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        5 |       --- |             --- |
| Slice Logic    |     0.006 |     2593 |       --- |             --- |
|   LUT as Logic |     0.006 |     1218 |     20800 |            5.86 |
|   CARRY4       |    <0.001 |      358 |      8150 |            4.39 |
|   Register     |    <0.001 |      571 |     41600 |            1.37 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |        1 |     32600 |           <0.01 |
|   Others       |     0.000 |       23 |       --- |             --- |
| Signals        |     0.007 |     1659 |       --- |             --- |
| Block RAM      |     0.002 |      0.5 |        50 |            1.00 |
| MMCM           |     0.123 |        1 |         5 |           20.00 |
| DSPs           |    <0.001 |        1 |        90 |            1.11 |
| I/O            |     0.022 |       53 |       106 |           50.00 |
| Static Power   |     0.062 |          |           |                 |
| Total          |     0.227 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.028 |       0.022 |      0.006 |
| Vccaux    |       1.800 |     0.080 |       0.069 |      0.011 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------------------------------+-----------------+
| Clock              | Domain                                                    | Constraint (ns) |
+--------------------+-----------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0 |             9.3 |
| clkfbout_clk_wiz_0 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | clock_in                                                  |            10.0 |
+--------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| jrh_main_top            |     0.165 |
|   CLOCK_GENERATOR       |     0.124 |
|     CLOCK_108MHZ_MODULE |     0.124 |
|       U0                |     0.124 |
|   LED_7SEGMENT          |    <0.001 |
|   SRF05_SENSOR          |     0.002 |
|     DIV_MODULE          |     0.001 |
|     ECHO_MODULE         |    <0.001 |
|     PULSE_MODULE        |    <0.001 |
|   VGA_GRAPHICS          |     0.016 |
|     RAM_CONTROLLER      |     0.004 |
|       RAM_BLOCK         |     0.002 |
|     VGA_CONTROLLER      |     0.002 |
+-------------------------+-----------+


