Analysis & Synthesis report for ANC_SYSTEM
Sat Apr 13 14:50:11 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|fir_module:filter_inst|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component
 20. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated
 21. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_jg6:rdptr_g1p
 22. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_fub:wrptr_g1p
 23. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|altsyncram_aa61:fifo_ram
 24. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 25. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 26. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 27. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
 28. Source assignments for altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated|altsyncram_sfa1:altsyncram2
 29. Parameter Settings for User Entity Instance: fifo:fifo_inst|dcfifo:dcfifo_component
 30. Parameter Settings for User Entity Instance: PLL:pll_inst|altpll:altpll_component
 31. Parameter Settings for Inferred Entity Instance: altshift_taps:shift_reg_rtl_0
 32. Parameter Settings for Inferred Entity Instance: fir_module:filter_inst|lpm_mult:Mult1
 33. Parameter Settings for Inferred Entity Instance: fir_module:filter_inst|lpm_mult:Mult3
 34. Parameter Settings for Inferred Entity Instance: fir_module:filter_inst|lpm_mult:Mult2
 35. Parameter Settings for Inferred Entity Instance: fir_module:filter_inst|lpm_mult:Mult0
 36. dcfifo Parameter Settings by Entity Instance
 37. altpll Parameter Settings by Entity Instance
 38. altshift_taps Parameter Settings by Entity Instance
 39. lpm_mult Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "fir_module:filter_inst"
 41. Port Connectivity Checks: "i2s_driver:i2s_driver_error"
 42. Port Connectivity Checks: "i2s_driver:i2s_driver_io"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 13 14:50:11 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ANC_SYSTEM                                  ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,353                                       ;
;     Total combinational functions  ; 3,316                                       ;
;     Dedicated logic registers      ; 4,385                                       ;
; Total registers                    ; 4385                                        ;
; Total pins                         ; 77                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 6,480                                       ;
; Embedded Multiplier 9-bit elements ; 27                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top                ; ANC_SYSTEM         ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; top.vhd                          ; yes             ; User VHDL File               ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd                   ;         ;
; i2s_driver.vhd                   ; yes             ; User VHDL File               ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/i2s_driver.vhd            ;         ;
; i2s_clock_gen.vhd                ; yes             ; User VHDL File               ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/i2s_clock_gen.vhd         ;         ;
; fir_module.vhd                   ; yes             ; User VHDL File               ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd            ;         ;
; anc_package.vhd                  ; yes             ; User VHDL File               ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/anc_package.vhd           ;         ;
; PLL.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/PLL.vhd                   ;         ;
; fifo.vhd                         ; yes             ; User Wizard-Generated File   ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fifo.vhd                  ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                          ;         ;
; db/dcfifo_5ti1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dcfifo_5ti1.tdf        ;         ;
; db/a_graycounter_jg6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/a_graycounter_jg6.tdf  ;         ;
; db/a_graycounter_fub.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/a_graycounter_fub.tdf  ;         ;
; db/altsyncram_aa61.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/altsyncram_aa61.tdf    ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/alt_synch_pipe_0ol.tdf ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dffpipe_hd9.tdf        ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/alt_synch_pipe_1ol.tdf ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dffpipe_id9.tdf        ;         ;
; db/cmpr_5h5.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/cmpr_5h5.tdf           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/pll_altpll.v           ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; db/shift_taps_n0m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/shift_taps_n0m.tdf     ;         ;
; db/altsyncram_sfa1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/altsyncram_sfa1.tdf    ;         ;
; db/cntr_g5f.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/cntr_g5f.tdf           ;         ;
; db/cmpr_grb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/cmpr_grb.tdf           ;         ;
; db/cntr_6lg.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/cntr_6lg.tdf           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mult_mgs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/mult_mgs.tdf           ;         ;
; db/mult_4hs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/mult_4hs.tdf           ;         ;
; db/mult_ugs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/mult_ugs.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 7,353               ;
;                                             ;                     ;
; Total combinational functions               ; 3316                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2537                ;
;     -- 3 input functions                    ; 522                 ;
;     -- <=2 input functions                  ; 257                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 2876                ;
;     -- arithmetic mode                      ; 440                 ;
;                                             ;                     ;
; Total registers                             ; 4385                ;
;     -- Dedicated logic registers            ; 4385                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 77                  ;
; Total memory bits                           ; 6480                ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 27                  ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 4119                ;
; Total fan-out                               ; 30496               ;
; Average fan-out                             ; 3.82                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                     ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                      ; 3316 (2)            ; 4385 (5)                  ; 6480        ; 0          ; 27           ; 1       ; 13        ; 77   ; 0            ; 0          ; |top                                                                                                                    ; top                ; work         ;
;    |PLL:pll_inst|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|PLL:pll_inst                                                                                                       ; PLL                ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|PLL:pll_inst|altpll:altpll_component                                                                               ; altpll             ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|PLL:pll_inst|altpll:altpll_component|PLL_altpll:auto_generated                                                     ; PLL_altpll         ; work         ;
;    |altshift_taps:shift_reg_rtl_0|        ; 15 (0)              ; 9 (0)                     ; 336         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altshift_taps:shift_reg_rtl_0                                                                                      ; altshift_taps      ; work         ;
;       |shift_taps_n0m:auto_generated|     ; 15 (0)              ; 9 (1)                     ; 336         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated                                                        ; shift_taps_n0m     ; work         ;
;          |altsyncram_sfa1:altsyncram2|    ; 0 (0)               ; 0 (0)                     ; 336         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated|altsyncram_sfa1:altsyncram2                            ; altsyncram_sfa1    ; work         ;
;          |cntr_6lg:cntr3|                 ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated|cntr_6lg:cntr3                                         ; cntr_6lg           ; work         ;
;          |cntr_g5f:cntr1|                 ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated|cntr_g5f:cntr1                                         ; cntr_g5f           ; work         ;
;             |cmpr_grb:cmpr6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated|cntr_g5f:cntr1|cmpr_grb:cmpr6                          ; cmpr_grb           ; work         ;
;    |fifo:fifo_inst|                       ; 50 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst                                                                                                     ; fifo               ; work         ;
;       |dcfifo:dcfifo_component|           ; 50 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_5ti1:auto_generated|     ; 50 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated                                                  ; dcfifo_5ti1        ; work         ;
;             |a_graycounter_fub:wrptr_g1p| ; 16 (16)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_fub:wrptr_g1p                      ; a_graycounter_fub  ; work         ;
;             |a_graycounter_jg6:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_jg6:rdptr_g1p                      ; a_graycounter_jg6  ; work         ;
;             |alt_synch_pipe_0ol:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol ; work         ;
;                |dffpipe_hd9:dffpipe12|    ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ; dffpipe_hd9        ; work         ;
;             |alt_synch_pipe_1ol:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol ; work         ;
;                |dffpipe_id9:dffpipe15|    ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ; dffpipe_id9        ; work         ;
;             |altsyncram_aa61:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|altsyncram_aa61:fifo_ram                         ; altsyncram_aa61    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|cmpr_5h5:rdempty_eq_comp                         ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|cmpr_5h5:wrfull_eq_comp                          ; cmpr_5h5           ; work         ;
;    |fir_module:filter_inst|               ; 3097 (2855)         ; 4044 (4044)               ; 0           ; 0          ; 27           ; 1       ; 13        ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst                                                                                             ; fir_module         ; work         ;
;       |lpm_mult:Mult0|                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst|lpm_mult:Mult0                                                                              ; lpm_mult           ; work         ;
;          |mult_ugs:auto_generated|        ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst|lpm_mult:Mult0|mult_ugs:auto_generated                                                      ; mult_ugs           ; work         ;
;       |lpm_mult:Mult1|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst|lpm_mult:Mult1                                                                              ; lpm_mult           ; work         ;
;          |mult_mgs:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst|lpm_mult:Mult1|mult_mgs:auto_generated                                                      ; mult_mgs           ; work         ;
;       |lpm_mult:Mult2|                    ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst|lpm_mult:Mult2                                                                              ; lpm_mult           ; work         ;
;          |mult_4hs:auto_generated|        ; 94 (94)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst|lpm_mult:Mult2|mult_4hs:auto_generated                                                      ; mult_4hs           ; work         ;
;       |lpm_mult:Mult3|                    ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst|lpm_mult:Mult3                                                                              ; lpm_mult           ; work         ;
;          |mult_4hs:auto_generated|        ; 94 (94)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|fir_module:filter_inst|lpm_mult:Mult3|mult_4hs:auto_generated                                                      ; mult_4hs           ; work         ;
;    |i2s_clock_gen:clock_gen_inst|         ; 89 (89)             ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|i2s_clock_gen:clock_gen_inst                                                                                       ; i2s_clock_gen      ; work         ;
;    |i2s_driver:i2s_driver_error|          ; 1 (1)               ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|i2s_driver:i2s_driver_error                                                                                        ; i2s_driver         ; work         ;
;    |i2s_driver:i2s_driver_io|             ; 62 (62)             ; 114 (114)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|i2s_driver:i2s_driver_io                                                                                           ; i2s_driver         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated|altsyncram_sfa1:altsyncram2|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 14           ; 24           ; 14           ; 24           ; 336  ; None ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|altsyncram_aa61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 13          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 27          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 7           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |top|fifo:fifo_inst ; fifo.vhd        ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |top|PLL:pll_inst   ; PLL.vhd         ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fir_module:filter_inst|state                                                                                                                                                                                     ;
+---------------------------+---------------------------+---------------------------+---------------------------+------------------+--------------+-----------+-------------+-------------+--------------+--------------+---------------+
; Name                      ; state.CALC_COEFFICIENTS_3 ; state.CALC_COEFFICIENTS_2 ; state.CALC_COEFFICIENTS_1 ; state.CALC_ERROR ; state.SUM_OF ; state.SUM ; state.MULT2 ; state.MULT1 ; state.SHIFT2 ; state.SHIFT1 ; state.INITIAL ;
+---------------------------+---------------------------+---------------------------+---------------------------+------------------+--------------+-----------+-------------+-------------+--------------+--------------+---------------+
; state.INITIAL             ; 0                         ; 0                         ; 0                         ; 0                ; 0            ; 0         ; 0           ; 0           ; 0            ; 0            ; 0             ;
; state.SHIFT1              ; 0                         ; 0                         ; 0                         ; 0                ; 0            ; 0         ; 0           ; 0           ; 0            ; 1            ; 1             ;
; state.SHIFT2              ; 0                         ; 0                         ; 0                         ; 0                ; 0            ; 0         ; 0           ; 0           ; 1            ; 0            ; 1             ;
; state.MULT1               ; 0                         ; 0                         ; 0                         ; 0                ; 0            ; 0         ; 0           ; 1           ; 0            ; 0            ; 1             ;
; state.MULT2               ; 0                         ; 0                         ; 0                         ; 0                ; 0            ; 0         ; 1           ; 0           ; 0            ; 0            ; 1             ;
; state.SUM                 ; 0                         ; 0                         ; 0                         ; 0                ; 0            ; 1         ; 0           ; 0           ; 0            ; 0            ; 1             ;
; state.SUM_OF              ; 0                         ; 0                         ; 0                         ; 0                ; 1            ; 0         ; 0           ; 0           ; 0            ; 0            ; 1             ;
; state.CALC_ERROR          ; 0                         ; 0                         ; 0                         ; 1                ; 0            ; 0         ; 0           ; 0           ; 0            ; 0            ; 1             ;
; state.CALC_COEFFICIENTS_1 ; 0                         ; 0                         ; 1                         ; 0                ; 0            ; 0         ; 0           ; 0           ; 0            ; 0            ; 1             ;
; state.CALC_COEFFICIENTS_2 ; 0                         ; 1                         ; 0                         ; 0                ; 0            ; 0         ; 0           ; 0           ; 0            ; 0            ; 1             ;
; state.CALC_COEFFICIENTS_3 ; 1                         ; 0                         ; 0                         ; 0                ; 0            ; 0         ; 0           ; 0           ; 0            ; 0            ; 1             ;
+---------------------------+---------------------------+---------------------------+---------------------------+------------------+--------------+-----------+-------------+-------------+--------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[8] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[7] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[8] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[7] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 36                                                                                     ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+---------------------------------------------+---------------------------------------------------------+
; Register name                               ; Reason for Removal                                      ;
+---------------------------------------------+---------------------------------------------------------+
; fir_module:filter_inst|real_mu[10..23]      ; Stuck at GND due to stuck port data_in                  ;
; i2s_driver:i2s_driver_io|lr_pattern[0]      ; Merged with i2s_driver:i2s_driver_error|lr_pattern[0]   ;
; i2s_driver:i2s_driver_io|lr_pattern[1]      ; Merged with i2s_driver:i2s_driver_error|lr_pattern[1]   ;
; i2s_driver:i2s_driver_io|bit_pattern[0]     ; Merged with i2s_driver:i2s_driver_error|bit_pattern[0]  ;
; i2s_driver:i2s_driver_io|bit_pattern[1]     ; Merged with i2s_driver:i2s_driver_error|bit_pattern[1]  ;
; i2s_driver:i2s_driver_io|out_frame[0..7]    ; Stuck at GND due to stuck port data_in                  ;
; fir_module:filter_inst|state.SUM_OF         ; Stuck at GND due to stuck port data_in                  ;
; fir_module:filter_inst|updater[11..23]      ; Merged with fir_module:filter_inst|updater[10]          ;
; fir_module:filter_inst|updater_temp[59..71] ; Merged with fir_module:filter_inst|updater_temp[58]     ;
; i2s_clock_gen:clock_gen_inst|SCLK_count[0]  ; Merged with i2s_clock_gen:clock_gen_inst|LRCLK_count[0] ;
; Total Number of Removed Registers = 54      ;                                                         ;
+---------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; i2s_driver:i2s_driver_io|out_frame[0] ; Stuck at GND              ; i2s_driver:i2s_driver_io|out_frame[1], i2s_driver:i2s_driver_io|out_frame[2], ;
;                                       ; due to stuck port data_in ; i2s_driver:i2s_driver_io|out_frame[3], i2s_driver:i2s_driver_io|out_frame[4], ;
;                                       ;                           ; i2s_driver:i2s_driver_io|out_frame[5], i2s_driver:i2s_driver_io|out_frame[6], ;
;                                       ;                           ; i2s_driver:i2s_driver_io|out_frame[7]                                         ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4385  ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4124  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4205  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                       ;
+----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------+---------+
; altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated|dffe4                                        ; 24      ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a0 ; 7       ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a0 ; 6       ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_jg6:rdptr_g1p|parity6    ; 4       ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_fub:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 5                                                                   ;         ;
+----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions           ;
+-------------------------+-----------------+------------+
; Register Name           ; Megafunction    ; Type       ;
+-------------------------+-----------------+------------+
; shift_reg[0..15][0..23] ; shift_reg_rtl_0 ; SHIFT_TAPS ;
+-------------------------+-----------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |top|i2s_driver:i2s_driver_io|out_r[9]       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |top|i2s_driver:i2s_driver_io|out_frame[7]   ;
; 5:1                ; 48 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |top|i2s_driver:i2s_driver_io|out_frame[52]  ;
; 5:1                ; 56 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |top|fir_module:filter_inst|temp_output[10]  ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[31][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[30][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[29][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[28][8]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[27][21]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[26][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[25][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[24][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[23][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[22][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[21][2]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[20][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[19][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[18][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[17][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[16][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[15][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[14][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[13][23]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[12][8]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[11][21]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[10][11]      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[9][5]        ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[8][18]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[7][7]        ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[6][23]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[5][15]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[4][14]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[3][12]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[2][2]        ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[1][23]       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|wts[0][17]       ;
; 6:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |top|fir_module:filter_inst|updater_temp[53] ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top|fir_module:filter_inst|count[29]        ;
; 32:1               ; 96 bits   ; 2016 LEs      ; 2016 LEs             ; 0 LEs                  ; No         ; |top|fir_module:filter_inst|Mux63            ;
; 32:1               ; 24 bits   ; 504 LEs       ; 504 LEs              ; 0 LEs                  ; No         ; |top|fir_module:filter_inst|Mux99            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|fir_module:filter_inst|Selector8        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|fir_module:filter_inst|Selector1        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------+
; Assignment                      ; Value ; From ; To           ;
+---------------------------------+-------+------+--------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -            ;
+---------------------------------+-------+------+--------------+


+------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------+
; Assignment                            ; Value ; From ; To                                ;
+---------------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                           ;
+---------------------------------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_jg6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_fub:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|altsyncram_aa61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:shift_reg_rtl_0|shift_taps_n0m:auto_generated|altsyncram_sfa1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------+
; Parameter Name          ; Value       ; Type                                        ;
+-------------------------+-------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 24          ; Signed Integer                              ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                              ;
; LPM_WIDTHU              ; 8           ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                     ;
; USE_EAB                 ; ON          ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_5ti1 ; Untyped                                     ;
+-------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 128                   ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 625                   ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:shift_reg_rtl_0 ;
+----------------+----------------+----------------------------------------------+
; Parameter Name ; Value          ; Type                                         ;
+----------------+----------------+----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                      ;
; TAP_DISTANCE   ; 16             ; Untyped                                      ;
; WIDTH          ; 24             ; Untyped                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                      ;
; CBXI_PARAMETER ; shift_taps_n0m ; Untyped                                      ;
+----------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_module:filter_inst|lpm_mult:Mult1 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 11       ; Untyped                    ;
; LPM_WIDTHB                                     ; 24       ; Untyped                    ;
; LPM_WIDTHP                                     ; 35       ; Untyped                    ;
; LPM_WIDTHR                                     ; 35       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_mgs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_module:filter_inst|lpm_mult:Mult3 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 35       ; Untyped                    ;
; LPM_WIDTHB                                     ; 24       ; Untyped                    ;
; LPM_WIDTHP                                     ; 59       ; Untyped                    ;
; LPM_WIDTHR                                     ; 59       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_4hs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_module:filter_inst|lpm_mult:Mult2 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 35       ; Untyped                    ;
; LPM_WIDTHB                                     ; 24       ; Untyped                    ;
; LPM_WIDTHP                                     ; 59       ; Untyped                    ;
; LPM_WIDTHR                                     ; 59       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_4hs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_module:filter_inst|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 24       ; Untyped                    ;
; LPM_WIDTHB                                     ; 24       ; Untyped                    ;
; LPM_WIDTHP                                     ; 48       ; Untyped                    ;
; LPM_WIDTHR                                     ; 48       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; fifo:fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 24                                     ;
;     -- LPM_NUMWORDS        ; 256                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance        ;
+----------------------------+-------------------------------+
; Name                       ; Value                         ;
+----------------------------+-------------------------------+
; Number of entity instances ; 1                             ;
; Entity Instance            ; altshift_taps:shift_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                             ;
;     -- TAP_DISTANCE        ; 16                            ;
;     -- WIDTH               ; 24                            ;
+----------------------------+-------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 4                                     ;
; Entity Instance                       ; fir_module:filter_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 24                                    ;
;     -- LPM_WIDTHP                     ; 35                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; fir_module:filter_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 35                                    ;
;     -- LPM_WIDTHB                     ; 24                                    ;
;     -- LPM_WIDTHP                     ; 59                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; fir_module:filter_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 35                                    ;
;     -- LPM_WIDTHB                     ; 24                                    ;
;     -- LPM_WIDTHP                     ; 59                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; fir_module:filter_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                    ;
;     -- LPM_WIDTHB                     ; 24                                    ;
;     -- LPM_WIDTHP                     ; 48                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "fir_module:filter_inst" ;
+------------+-------+----------+--------------------+
; Port       ; Type  ; Severity ; Details            ;
+------------+-------+----------+--------------------+
; mu[23..10] ; Input ; Info     ; Stuck at GND       ;
+------------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2s_driver:i2s_driver_error"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i2s_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_l    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2s_driver:i2s_driver_io"                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; out_l ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 77                          ;
; cycloneiii_ff         ; 4385                        ;
;     CLR               ; 172                         ;
;     ENA               ; 253                         ;
;     ENA CLR           ; 3896                        ;
;     ENA CLR SCLR      ; 56                          ;
;     plain             ; 8                           ;
; cycloneiii_io_obuf    ; 52                          ;
; cycloneiii_lcell_comb ; 3317                        ;
;     arith             ; 440                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 181                         ;
;         3 data inputs ; 258                         ;
;     normal            ; 2877                        ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 264                         ;
;         4 data inputs ; 2537                        ;
; cycloneiii_mac_mult   ; 14                          ;
; cycloneiii_mac_out    ; 14                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 5.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 13 14:49:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ANC_SYSTEM -c ANC_SYSTEM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-behavior File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 26
    Info (12023): Found entity 1: top File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file i2s_driver.vhd
    Info (12022): Found design unit 1: i2s_driver-Behavioral File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/i2s_driver.vhd Line: 25
    Info (12023): Found entity 1: i2s_driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/i2s_driver.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file i2s_clock_gen.vhd
    Info (12022): Found design unit 1: i2s_clock_gen-behavior File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/i2s_clock_gen.vhd Line: 14
    Info (12023): Found entity 1: i2s_clock_gen File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/i2s_clock_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fir_module.vhd
    Info (12022): Found design unit 1: fir_module-behavior File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 29
    Info (12023): Found entity 1: fir_module File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file anc_package.vhd
    Info (12022): Found design unit 1: anc_package File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/anc_package.vhd Line: 7
    Info (12022): Found design unit 2: anc_package-body File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/anc_package.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/PLL.vhd Line: 52
    Info (12023): Found entity 1: PLL File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fifo.vhd Line: 58
    Info (12023): Found entity 1: fifo File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fifo.vhd Line: 42
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(136): used implicit default value for signal "in_l_dummy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 136
Warning (10541): VHDL Signal Declaration warning at top.vhd(137): used implicit default value for signal "in_r_dummy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 137
Warning (10541): VHDL Signal Declaration warning at top.vhd(150): used implicit default value for signal "data_s" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 150
Warning (10036): Verilog HDL or VHDL warning at top.vhd(153): object "i2s_is_valid" assigned a value but never read File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 153
Warning (10492): VHDL Process Statement warning at top.vhd(329): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 329
Info (12128): Elaborating entity "i2s_driver" for hierarchy "i2s_driver:i2s_driver_io" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 191
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifo_inst" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 231
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fifo.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "fifo:fifo_inst|dcfifo:dcfifo_component" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fifo.vhd Line: 100
Info (12133): Instantiated megafunction "fifo:fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fifo.vhd Line: 100
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5ti1.tdf
    Info (12023): Found entity 1: dcfifo_5ti1 File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dcfifo_5ti1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_5ti1" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf
    Info (12023): Found entity 1: a_graycounter_jg6 File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/a_graycounter_jg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jg6" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_jg6:rdptr_g1p" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dcfifo_5ti1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf
    Info (12023): Found entity 1: a_graycounter_fub File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/a_graycounter_fub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fub" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|a_graycounter_fub:wrptr_g1p" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dcfifo_5ti1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aa61.tdf
    Info (12023): Found entity 1: altsyncram_aa61 File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/altsyncram_aa61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aa61" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|altsyncram_aa61:fifo_ram" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dcfifo_5ti1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dcfifo_5ti1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dcfifo_5ti1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/cmpr_5h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_5ti1:auto_generated|cmpr_5h5:rdempty_eq_comp" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/dcfifo_5ti1.tdf Line: 60
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll_inst" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 244
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll_inst|altpll:altpll_component" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/PLL.vhd Line: 135
Info (12130): Elaborated megafunction instantiation "PLL:pll_inst|altpll:altpll_component" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/PLL.vhd Line: 135
Info (12133): Instantiated megafunction "PLL:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/PLL.vhd Line: 135
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "128"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll_inst|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "i2s_clock_gen" for hierarchy "i2s_clock_gen:clock_gen_inst" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 251
Info (12128): Elaborating entity "fir_module" for hierarchy "fir_module:filter_inst" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 258
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(15): used implicit default value for signal "s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(16): used implicit default value for signal "s2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(17): used implicit default value for signal "s3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(18): used implicit default value for signal "s4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(19): used implicit default value for signal "s5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(20): used implicit default value for signal "s6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(21): used implicit default value for signal "s7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(22): used implicit default value for signal "s8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(23): used implicit default value for signal "s9" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at fir_module.vhd(24): used implicit default value for signal "s10" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 24
Warning (10492): VHDL Process Statement warning at fir_module.vhd(58): signal "rst_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 58
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 24
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_module:filter_inst|Mult1" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_module:filter_inst|Mult3" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 155
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_module:filter_inst|Mult2" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_module:filter_inst|Mult0" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 86
Info (12130): Elaborated megafunction instantiation "altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_n0m.tdf
    Info (12023): Found entity 1: shift_taps_n0m File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/shift_taps_n0m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sfa1.tdf
    Info (12023): Found entity 1: altsyncram_sfa1 File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/altsyncram_sfa1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf
    Info (12023): Found entity 1: cntr_g5f File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/cntr_g5f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/cmpr_grb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6lg.tdf
    Info (12023): Found entity 1: cntr_6lg File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/cntr_6lg.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "fir_module:filter_inst|lpm_mult:Mult1" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 139
Info (12133): Instantiated megafunction "fir_module:filter_inst|lpm_mult:Mult1" with the following parameter: File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mgs.tdf
    Info (12023): Found entity 1: mult_mgs File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/mult_mgs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fir_module:filter_inst|lpm_mult:Mult3" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 155
Info (12133): Instantiated megafunction "fir_module:filter_inst|lpm_mult:Mult3" with the following parameter: File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 155
    Info (12134): Parameter "LPM_WIDTHA" = "35"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "59"
    Info (12134): Parameter "LPM_WIDTHR" = "59"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4hs.tdf
    Info (12023): Found entity 1: mult_4hs File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/mult_4hs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fir_module:filter_inst|lpm_mult:Mult0" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 86
Info (12133): Instantiated megafunction "fir_module:filter_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/fir_module.vhd Line: 86
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf
    Info (12023): Found entity 1: mult_ugs File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/mult_ugs.tdf Line: 30
Info (13014): Ignored 631 buffer(s)
    Info (13019): Ignored 631 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver. File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 18
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[16]" is fed by GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
Info (13000): Registers with preset signals will power-up high File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/db/shift_taps_n0m.tdf Line: 38
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[1]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[2]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[3]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[6]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[7]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[8]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[10]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[11]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
    Warning (13010): Node "GPIO[12]~synth" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 19
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 10
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_SYSTEM_V2/top.vhd Line: 13
Info (21057): Implemented 7533 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 7380 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 27 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Sat Apr 13 14:50:11 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


