processing file asmFiles/branchforward.asm (1 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:29:20 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (5) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:29:22 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:29:24 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:29:27 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:29:17 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/control_unit.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling module control_unit

Top level modules:
	control_unit
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/alu.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module alu

Top level modules:
	alu
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/reg_dest_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module reg_dest_mux

Top level modules:
	reg_dest_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/branch_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module branch_mux

Top level modules:
	branch_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/mem_to_reg_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module mem_to_reg_mux

Top level modules:
	mem_to_reg_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/npc_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module npc_mux

Top level modules:
	npc_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/mem_wb_latch.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module mem_wb_latch

Top level modules:
	mem_wb_latch
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/hazard_unit.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module hazard_unit

Top level modules:
	hazard_unit
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/if_id_latch.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module if_id_latch

Top level modules:
	if_id_latch
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/program_count.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module program_count
-- Importing package cpu_types_pkg

Top level modules:
	program_count
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/ex_mem_latch.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module ex_mem_latch

Top level modules:
	ex_mem_latch
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/id_ex_latch.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module id_ex_latch

Top level modules:
	id_ex_latch
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/alu_source_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module alu_source_mux

Top level modules:
	alu_source_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/alu_a_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module alu_a_mux

Top level modules:
	alu_a_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/register_file.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module register_file

Top level modules:
	register_file
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/alu_b_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module alu_b_mux

Top level modules:
	alu_b_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/extender.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module extender
-- Importing package cpu_types_pkg

Top level modules:
	extender
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/forward.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module forward

Top level modules:
	forward
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/caches.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface cache_control_if
-- Compiling module caches

Top level modules:
	caches
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/datapath.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface register_file_if
-- Compiling module datapath

Top level modules:
	datapath
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/memory_control.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface cache_control_if
-- Importing package cpu_types_pkg
-- Compiling module memory_control

Top level modules:
	memory_control
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/ram.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface cpu_ram_if
-- Importing package cpu_types_pkg
-- Compiling module ram

Top level modules:
	ram
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/pipeline.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module pipeline

Top level modules:
	pipeline
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 400 time and ran for         19 cycles.
# Starting memory dump.
# Finished memory dump.
4 instructions
processing file asmFiles/branchLost.asm (2 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:29:54 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:29:56 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:29:58 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:30:01 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:29:51 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 440 time and ran for         21 cycles.
# Starting memory dump.
# Finished memory dump.
5 instructions
processing file asmFiles/count_days.asm (3 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:30:24 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (53) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:30:26 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:30:28 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:30:31 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:30:21 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 7720 time and ran for        385 cycles.
# Starting memory dump.
# Finished memory dump.
116 instructions
processing file asmFiles/fib.asm (4 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:30:55 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:30:57 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:30:59 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:31:02 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:30:52 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 11760 time and ran for        587 cycles.
# Starting memory dump.
# Finished memory dump.
160 instructions
processing file asmFiles/forwarding_test.asm (5 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:31:26 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (23) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:31:28 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:31:30 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:31:33 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:31:23 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1480 time and ran for         73 cycles.
# Starting memory dump.
# Finished memory dump.
23 instructions
processing file asmFiles/Hanye_count_days.asm (6 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:31:56 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (526) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:31:58 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:32:00 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:32:03 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:31:52 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 5560 time and ran for        277 cycles.
# Starting memory dump.
# Finished memory dump.
89 instructions
processing file asmFiles/Hanye_mult.asm (7 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:32:26 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (4095) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:32:28 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:32:30 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:32:33 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:32:23 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1960 time and ran for         97 cycles.
# Starting memory dump.
# Finished memory dump.
28 instructions
processing file asmFiles/Hanye_mult_procedure.asm (8 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:32:56 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (526) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:32:59 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:33:00 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:33:03 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:32:53 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 7400 time and ran for        369 cycles.
# Starting memory dump.
# Finished memory dump.
107 instructions
processing file asmFiles/hanye_test1.asm (9 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:33:27 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (17) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:33:29 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:33:31 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:33:34 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:33:24 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1880 time and ran for         93 cycles.
# Starting memory dump.
# Finished memory dump.
26 instructions
processing file asmFiles/hanye_test2.asm (10 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:33:57 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:33:59 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:34:01 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:34:04 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:33:54 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1760 time and ran for         87 cycles.
# Starting memory dump.
# Finished memory dump.
14 instructions
processing file asmFiles/jumpbranch.asm (11 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:34:27 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (24) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:34:29 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:34:31 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:34:34 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:34:24 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1360 time and ran for         67 cycles.
# Starting memory dump.
# Finished memory dump.
17 instructions
processing file asmFiles/kevinforward.asm (12 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:34:57 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:34:59 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:35:01 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:35:04 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:34:54 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 680 time and ran for         33 cycles.
# Starting memory dump.
# Finished memory dump.
12 instructions
processing file asmFiles/lui.asm (13 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:35:27 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:35:29 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:35:31 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:35:34 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:35:24 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1800 time and ran for         89 cycles.
# Starting memory dump.
# Finished memory dump.
24 instructions
processing file asmFiles/lwbranchcycletest.asm (14 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:35:57 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (4) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:35:59 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:36:01 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:36:04 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:35:54 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 360 time and ran for         17 cycles.
# Starting memory dump.
# Finished memory dump.
3 instructions
processing file asmFiles/lwsw.asm (15 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:36:27 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:36:29 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:36:31 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:36:33 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:36:24 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 360 time and ran for         17 cycles.
# Starting memory dump.
# Finished memory dump.
4 instructions
processing file asmFiles/lwuse.asm (16 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:36:56 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (61) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:36:58 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:37:00 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:37:03 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:36:53 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 400 time and ran for         19 cycles.
# Starting memory dump.
# Finished memory dump.
5 instructions
processing file asmFiles/mult.asm (17 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:37:26 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (20) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:37:28 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:37:30 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:37:33 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:37:23 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 4440 time and ran for        221 cycles.
# Starting memory dump.
# Finished memory dump.
65 instructions
processing file asmFiles/mult_procedure2.asm (18 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:37:56 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (35) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:37:58 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:38:00 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:38:03 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:37:53 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 4200 time and ran for        209 cycles.
# Starting memory dump.
# Finished memory dump.
67 instructions
processing file asmFiles/mult_procedure.asm (19 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:38:26 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (33) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:38:28 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:38:30 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:38:33 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:38:23 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 12320 time and ran for        615 cycles.
# Starting memory dump.
# Finished memory dump.
169 instructions
processing file asmFiles/search.asm (20 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:38:57 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (135) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:38:59 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:39:01 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:39:04 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:38:54 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
278 instructions
processing file asmFiles/test.branch.asm (21 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:39:29 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (24) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:39:31 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:39:33 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:39:36 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:39:26 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 2480 time and ran for        123 cycles.
# Starting memory dump.
# Finished memory dump.
31 instructions
processing file asmFiles/test.branchjump1.asm (22 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:39:59 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:40:01 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:40:03 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:40:06 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:39:56 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1040 time and ran for         51 cycles.
# Starting memory dump.
# Finished memory dump.
11 instructions
processing file asmFiles/test.jr.asm (23 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:40:29 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (22) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:40:31 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:40:33 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:40:35 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:40:25 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1120 time and ran for         55 cycles.
# Starting memory dump.
# Finished memory dump.
20 instructions
processing file asmFiles/test.jump.asm (24 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:40:58 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (23) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:41:00 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:41:02 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:41:05 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:40:55 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1120 time and ran for         55 cycles.
# Starting memory dump.
# Finished memory dump.
17 instructions
processing file asmFiles/test.ldst1.asm (25 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:41:29 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:41:31 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:41:33 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:41:36 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:41:25 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 880 time and ran for         43 cycles.
# Starting memory dump.
# Finished memory dump.
14 instructions
processing file asmFiles/test.ldst2.asm (26 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:41:59 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (963) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:42:00 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:42:02 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:42:05 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:41:55 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1000 time and ran for         49 cycles.
# Starting memory dump.
# Finished memory dump.
15 instructions
processing file asmFiles/test.ldst3.asm (27 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:42:28 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:42:30 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:42:32 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:42:35 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:42:25 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 920 time and ran for         45 cycles.
# Starting memory dump.
# Finished memory dump.
16 instructions
processing file asmFiles/test.loadstore.asm (28 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:42:58 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:43:00 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:43:02 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:43:05 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:42:55 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 840 time and ran for         41 cycles.
# Starting memory dump.
# Finished memory dump.
12 instructions
processing file asmFiles/test.rtype2.asm (29 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:43:28 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (45) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:43:30 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:43:32 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:43:35 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:43:25 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 2640 time and ran for        131 cycles.
# Starting memory dump.
# Finished memory dump.
45 instructions
processing file asmFiles/test.rtype3(j).asm (30 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:43:58 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (50) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:44:00 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:44:02 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:44:05 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:43:55 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3920 time and ran for        195 cycles.
# Starting memory dump.
# Finished memory dump.
71 instructions
processing file asmFiles/test.rtype.asm (31 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:44:28 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (27) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:44:30 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:44:32 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:44:35 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:44:25 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1600 time and ran for         79 cycles.
# Starting memory dump.
# Finished memory dump.
27 instructions
processing file asmFiles/test.simplebranch.asm (32 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:44:58 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (9) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:45:00 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:45:02 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:45:05 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:44:55 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 440 time and ran for         21 cycles.
# Starting memory dump.
# Finished memory dump.
5 instructions
processing file asmFiles/test.slt.asm (33 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:45:28 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:45:30 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:45:32 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:45:35 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:45:25 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 880 time and ran for         43 cycles.
# Starting memory dump.
# Finished memory dump.
15 instructions
processing file asmFiles/y.test.ldst3.asm (34 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:45:58 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:46:00 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:46:02 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:46:05 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:45:55 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1680 time and ran for         83 cycles.
# Starting memory dump.
# Finished memory dump.
34 instructions
processing file asmFiles/z.fib.asm (35 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:46:28 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15361) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:46:30 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:46:32 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:46:35 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:46:24 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 12600 time and ran for        629 cycles.
# Starting memory dump.
# Finished memory dump.
182 instructions
processing file asmFiles/z.search.asm (36 of 36)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:47:00 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15463) in the Memory Initialization File "/home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg200/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Tue Mar  4 17:47:03 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Mar  4 17:47:05 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg200/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Mar  4 17:47:09 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Tue Mar 4 17:46:56 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
317 instructions
processing file asmFiles/branchforward.asm (1 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
4 instructions
--- memsim.hex	2014-03-04 18:31:52.220643343 -0500
+++ memcpu.hex	2014-03-04 18:31:52.201642839 -0500
@@ -1,6 +1,120 @@
-:04000000342100F0B7
-:040001008C2200004D
-:0400020014200001C5
-:04000300AC2100002C
-:04000400FFFFFFFFFC
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/branchLost.asm (2 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
5 instructions
--- memsim.hex	2014-03-04 18:32:13.614211389 -0500
+++ memcpu.hex	2014-03-04 18:32:13.577210406 -0500
@@ -1,10 +1,120 @@
-:0400000034C60F00F3
-:040001008CCF0000A0
-:0400020014C0000224
-:04000300ADE600085E
-:04000400FFFFFFFFFC
-:04000500ADE6000064
-:04000600FFFFFFFFFA
-:04003C0000000F00B1
-:0403C000000000F049
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/count_days.asm (3 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
116 instructions
--- memsim.hex	2014-03-04 18:32:43.331000451 -0500
+++ memcpu.hex	2014-03-04 18:32:43.293999470 -0500
@@ -1,57 +1,120 @@
-:04000000341DFFFCB0
-:04000100341400149F
-:0400020034150001B0
-:04000300341607DECA
-:0400040027BDFFFC19
-:04000500AFB4000094
-:0400060027BDFFFC17
-:04000700AFB5000091
-:0400080027BDFFFC15
-:04000900AFB600008E
-:04000A0034170000A7
-:04000B008FB60000AC
-:04000C0027BD000408
-:04000D008FB50000AB
-:04000E0027BD000406
-:04000F008FB40000AA
-:0400100027BD000404
-:0400110026B5FFFF12
-:0400120026D6F830C6
-:0400130027BDFFFC0A
-:04001400AFB6000083
-:040015003416016D2F
-:0400160027BDFFFC07
-:04001700AFB6000080
-:040018000C000028B0
-:040019008FB600009E
-:04001A0027BD0004FA
-:04001B0027BDFFFC02
-:04001C00AFB500007C
-:04001D003415001E78
-:04001E0027BDFFFCFF
-:04001F00AFB5000079
-:040020000C000028A8
-:040021008FB5000097
-:0400220027BD0004F2
-:040023000295B82169
-:0400240002F6B82107
-:0400250027BDFFFCF8
-:04002600AFB7000070
-:04002700FFFFFFFFD9
-:040028008FB0000095
-:0400290027BD0004EB
-:04002A008FB1000092
-:04002B0027BD0004E9
-:04002C00341200008A
-:04002D003413000088
-:04002E001232000387
-:04002F0002709821A2
-:040030002652000153
-:040031000800002E95
-:0400320027BDFFFCEB
-:04003300AFB3000067
-:0400340003E00008DD
-:043FFC00000007DEDC
-:043FFD000000001EA2
-:043FFE000000140AA1
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/fib.asm (4 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
160 instructions
--- memsim.hex	2014-03-04 18:33:04.800570538 -0500
+++ memcpu.hex	2014-03-04 18:33:04.782570060 -0500
@@ -1,38 +1,120 @@
-:040000003442008006
-:0400010034210001A5
-:0400020035080004B9
-:0400030034C60F00F0
-:040004008CCF00009D
-:040005008C43000028
-:040006008C44000422
-:040007000064282148
-:04000800AC450008FB
-:04000900004810217A
-:04000A0001E1782375
-:04000B0015E0FFF904
-:04000C00FFFFFFFFF4
-:0400210000000001DA
-:0400220000000001D9
-:0400230000000002D7
-:0400240000000003D5
-:0400250000000005D2
-:0400260000000008CE
-:040027000000000DC8
-:0400280000000015BF
-:0400290000000022B1
-:04002A00000000379B
-:04002B000000005978
-:04002C000000009040
-:04002D00000000E9E6
-:04002E000000017954
-:04002F000000026269
-:04003000000003DBEE
-:040031000000063D88
-:0400320000000A18A8
-:040033000000105564
-:0400340000001A6D41
-:0400350000002AC2DB
-:040036000000452F52
-:0400370000006FF165
-:0403C0000000001623
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/forwarding_test.asm (5 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
23 instructions
--- memsim.hex	2014-03-04 18:33:31.415277258 -0500
+++ memcpu.hex	2014-03-04 18:33:31.394276699 -0500
@@ -1,30 +1,120 @@
-:04000000340A3FF48B
-:040001003406000FB2
-:040002003407001FA0
-:040003003408002F8E
-:04000400AD46000005
-:04000500AD470004FF
-:04000600AD480008F9
-:040007008D4100081F
-:0400080000280821A3
-:040009008D42000420
-:04000A0001021021BE
-:04000B00AD42000CF6
-:04000C008D43000020
-:04000D00AD430010EF
-:04000E00340000FFBB
-:04000F0000010021CB
-:0400100000E82021C3
-:04001100008728211B
-:04001200AD450014E4
-:040013008D45000413
-:0400140020AB00031A
-:040015000164602101
-:04001600FFFFFFFFEA
-:040FFD000000000FE1
-:040FFE000000001FD0
-:040FFF000000002FBF
-:041000000000004E9E
-:041001000000000FDC
-:041002000000006D7D
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/Hanye_count_days.asm (6 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
89 instructions
--- memsim.hex	2014-03-04 18:34:02.690107738 -0500
+++ memcpu.hex	2014-03-04 18:34:02.660106940 -0500
@@ -1,64 +1,120 @@
-:04000000341D40006B
-:0400010034010000C6
-:0400020034020000C4
-:0400030034030000C2
-:0400040034040004BC
-:0400050034050001BD
-:04000600340607D0E5
-:040007003407001E9C
-:040008003408016D4A
-:0400090034090000B6
-:04000A00340A07DECF
-:04000B00340B0001B1
-:04000C00340C00129E
-:04000D0003A4E8233D
-:04000E00AFAA000095
-:04000F0003A4E8233B
-:04001000AFAB000092
-:0400110003A4E82339
-:04001200AFAC00008F
-:040013008FA30000B7
-:0400140027BD000400
-:040015008FA20000B6
-:0400160027BD0004FE
-:040017008FA10000B5
-:0400180027BD0004FC
-:04001900004510236B
-:04001A0003A4E82330
-:04001B00AFA2000090
-:04001C0003A4E8232E
-:04001D00AFA7000089
-:04001E000C000200D0
-:04001F0003A4E8232B
-:04002000AFAD000080
-:040021008FA90000A3
-:0400220027BD0004F2
-:04002300012348214C
-:040024000026082387
-:0400250003A4E82325
-:04002600AFA1000086
-:0400270003A4E82323
-:04002800AFA800007D
-:040029000C000200C5
-:04002A00012D48213B
-:04002B0003A4E8231F
-:04002C00AFA9000078
-:04002D00FFFFFFFFD3
-:040200008FAE0000BD
-:0402010027BD000411
-:040202008FAF0000BA
-:0402030027BD00040F
-:0402040001A06824C9
-:0402050034100001B0
-:0402060011E00006FD
-:0402070001F0882456
-:0402080012200001BF
-:0402090001AE6821B9
-:04020A0001E0784255
-:04020B0001C070407E
-:04020C0008000206DE
-:04020D0003E0000802
-:040FFD0000000012DE
-:040FFE000000016D81
-:040FFF0000001408D2
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/Hanye_mult.asm (7 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
28 instructions
--- memsim.hex	2014-03-04 18:34:30.172837536 -0500
+++ memcpu.hex	2014-03-04 18:34:30.154837059 -0500
@@ -1,21 +1,120 @@
-:04000000340A3FF48B
-:04000100AD40000806
-:0400020034010001C4
-:0400030034020002C1
-:040004008D43000028
-:040005008D44000422
-:0400060000002825A9
-:0400070000003025A0
-:040008000061282447
-:0400090010050001DD
-:04000A0000C43021DD
-:04000B000080204011
-:04000C000060184236
-:04000D0010030001DB
-:04000E001000FFF9E6
-:04000F00AD460008F2
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
 :04001000FFFFFFFFF0
-:040FFD0000000004EC
-:040FFE0000000006E9
-:040FFF0000000018D6
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/Hanye_mult_procedure.asm (8 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
107 instructions
--- memsim.hex	2014-03-04 18:35:00.650646886 -0500
+++ memcpu.hex	2014-03-04 18:35:00.614645930 -0500
@@ -1,43 +1,120 @@
-:04000000341D40006B
-:0400010034010003C3
-:0400020034020006BE
-:0400030034030008BA
-:040004003405000DB2
-:0400050034040004BB
-:0400060003A4E82344
-:04000700AFA10000A5
-:0400080003A4E82342
-:04000900AFA20000A2
-:04000A0003A4E82340
-:04000B00AFA300009F
-:04000C0003A4E8233E
-:04000D00AFA500009B
-:04000E000C000200E0
-:04000F0003A4E8233B
-:04001000AFA6000097
-:040011000C000200DD
-:0400120003A4E82338
-:04001300AFA6000094
-:040014000C000200DA
-:0400150003A4E82335
-:04001600AFA6000091
-:04001700FFFFFFFFE9
-:040200008FA70000C4
-:0402010027BD000411
-:040202008FA80000C1
-:0402030027BD00040F
-:0402040000C03024E2
-:0402050034050001BB
-:0402060011000006DD
-:0402070001051824B1
-:040208001060000181
-:0402090000C73021D9
-:04020A00010040426D
-:04020B0000E0384097
-:04020C0008000206DE
-:04020D0003E0000802
-:040FFC000000000DE4
-:040FFD000000006888
-:040FFE00000002707D
-:040FFF000000075097
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/hanye_test1.asm (9 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
26 instructions
--- memsim.hex	2014-03-04 18:35:29.705418462 -0500
+++ memcpu.hex	2014-03-04 18:35:29.686417958 -0500
@@ -1,20 +1,120 @@
-:040000003401FFFFC9
-:0400010034020001C4
-:040002000C000006E8
-:04000300AC0600C87F
-:040004000800000FE1
-:04000500FFFFFFFFFB
-:040006000022182A92
-:040007000041202A6A
-:040008000022282B7F
-:040009000041302B57
-:04000A00008320212E
-:04000B0000A4282104
-:04000C0000A63021F9
-:04000D00AC060064D9
-:04000E0003E0000803
-:04000F000C000006DB
-:0400100008000005DF
-:0400190000000002E1
-:0400320000000002C8
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/hanye_test2.asm (10 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
14 instructions
--- memsim.hex	2014-03-04 18:35:51.396994513 -0500
+++ memcpu.hex	2014-03-04 18:35:51.380994088 -0500
@@ -1,14 +1,120 @@
-:040000003401003394
-:0400010008000006ED
-:040002000C000008E6
-:040003008C03032047
-:040004000800000AE6
-:04000500FFFFFFFFFB
-:0400060008000007E7
-:0400070008000002EB
-:04000800AC01032024
-:0400090003E0000808
-:04000A000C000008DE
-:04000B0008000005E4
-:0400C8000000003301
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/jumpbranch.asm (11 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
17 instructions
--- memsim.hex	2014-03-04 18:36:23.022834398 -0500
+++ memcpu.hex	2014-03-04 18:36:23.002833867 -0500
@@ -1,27 +1,120 @@
-:040000003401D2698C
-:0400010034020000C5
-:040002003415008031
-:04000300341600F0BF
-:040004000C000008E4
-:04000500AEC1000088
-:04000600AEA20000A6
-:04000700FFFFFFFFF9
-:0400080010220003BF
-:0400090034010000BE
-:04000A000800000EDC
-:04000B00FFFFFFFFF5
-:04000C003402FFFFBC
-:04000D00FFFFFFFFF3
-:04000E003401FACEF1
-:04000F003402BADD20
-:0400100014220001B5
-:04001100FFFFFFFFEF
-:040012003401111193
-:04001300340222226F
-:0400140003E00008FD
-:0400150034010BADFA
-:0400160034020BADF8
-:04001700FFFFFFFFE9
-:040020000000222298
-:04003C00000011119E
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/kevinforward.asm (12 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
12 instructions
--- memsim.hex	2014-03-04 18:36:50.205556302 -0500
+++ memcpu.hex	2014-03-04 18:36:50.174555477 -0500
@@ -1,15 +1,120 @@
-:04000000340100F0D7
-:0400010034020100C4
-:0400020034030200C1
-:0400030034040300BE
-:0400040034050400BB
-:040005000083102440
-:040006000043282566
-:04000700004228216A
-:04000800AC26000022
-:04000900AC2500041E
-:04000A00AC2200081C
-:04000B00FFFFFFFFF5
-:04003D0000000400BB
-:04003E0000000200BC
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/lui.asm (13 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
24 instructions
--- memsim.hex	2014-03-04 18:37:10.532096132 -0500
+++ memcpu.hex	2014-03-04 18:37:10.513095628 -0500
@@ -1,14 +1,120 @@
-:0400000034010001C6
-:0400010034020003C2
-:0400020034030003C0
-:0400030034040003BE
-:040004000041102384
-:040005001440FFFEA6
-:04000600006118235A
-:040007001460FFFE84
-:040008000081202330
-:040009001480FFFE62
-:04000A00AC410320E2
-:04000B00FFFFFFFFF5
-:0400C8000000000133
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/lwbranchcycletest.asm (14 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
3 instructions
--- memsim.hex	2014-03-04 18:37:47.095067185 -0500
+++ memcpu.hex	2014-03-04 18:37:47.076066682 -0500
@@ -1,5 +1,120 @@
-:040000008C0100006F
-:0400010010000001EA
-:0400020024010001D4
-:04000300FFFFFFFFFD
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/lwsw.asm (15 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
4 instructions
--- memsim.hex	2014-03-04 18:38:28.218159380 -0500
+++ memcpu.hex	2014-03-04 18:38:28.193158716 -0500
@@ -1,8 +1,120 @@
-:0400000034C60F00F3
-:040001008CCF0000A0
-:04000200ACCF00047B
-:04000300FFFFFFFFFD
-:0400210000000001DA
-:0403C0000000001623
-:0403C1000000001622
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/lwuse.asm (16 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
5 instructions
--- memsim.hex	2014-03-04 18:38:51.742784186 -0500
+++ memcpu.hex	2014-03-04 18:38:51.725783734 -0500
@@ -1,8 +1,120 @@
-:04000000340200F0D6
-:0400010034010014B2
-:040002008C4100002D
-:04000300AC41000408
-:04000400FFFFFFFFFC
-:04003C000000FFFFC2
-:04003D000000FFFFC1
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/mult.asm (17 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
65 instructions
--- memsim.hex	2014-03-04 18:39:12.501335535 -0500
+++ memcpu.hex	2014-03-04 18:39:12.475334845 -0500
@@ -1,23 +1,120 @@
-:04000000341DFFFCB0
-:040001003414000CA7
-:040002003415000CA5
-:0400030027BDFFFC1A
-:04000400AFB4000095
-:0400050027BDFFFC18
-:04000600AFB5000092
-:040007008FB00000B6
-:0400080027BD00040C
-:040009008FB10000B3
-:04000A0027BD00040A
-:04000B0034120000AB
-:04000C0034130000A9
-:04000D0012320003A8
-:04000E0002709821C3
-:04000F002652000174
-:040010000800000DD7
-:0400110027BDFFFC0C
-:04001200AFB3000088
-:04001300FFFFFFFFED
-:043FFD000000000CB4
-:043FFE00000000902F
+:04000000341DF000BB
+:0400010034010001C5
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
+:04000F00AFA5000099
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/mult_procedure2.asm (18 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 19160 time and ran for        957 cycles.
# Starting memory dump.
# Finished memory dump.
67 instructions
--- memsim.hex	2014-03-04 18:39:34.390916932 -0500
+++ memcpu.hex	2014-03-04 18:39:34.367916321 -0500
@@ -1,41 +1,120 @@
-:04000000341DFFFCB0
+:04000000341DF000BB
 :0400010034010001C5
-:0400020034020002C2
-:0400030034030003BF
-:0400040034040004BC
-:0400050034050005B9
-:0400060027BDFFFC17
-:04000700AFA10000A5
-:0400080027BDFFFC15
-:04000900AFA20000A2
-:04000A0027BDFFFC13
-:04000B00AFA300009F
-:04000C0027BDFFFC11
-:04000D00AFA400009C
-:04000E0027BDFFFC0F
+:0400020034020004C0
+:04000300AFA00000AA
+:040004008FA30004C2
+:040005008FA40008BC
+:0400060027A5000C1E
+:040007008CA60000C3
+:0400090000C33823D5
+:04000A0010E00004FE
+:04000B0000A2282106
+:04000C00008120232C
+:04000D00108000025D
+:04000E001000FFF8E7
 :04000F00AFA5000099
-:040010000C000013CD
-:040011000C000013CC
-:04001200FFFFFFFFEE
-:040013008FAA0000B0
-:0400140027BD000400
-:040015008FAB0000AD
-:0400160027BD0004FE
-:0400170034080000A9
-:0400180034090001A6
-:04001900116000066C
-:04001A00316C000144
-:04001B001589000142
-:04001C00010A402174
-:04001D00014050400E
-:04001E0001605842E3
-:04001F001560FFFA6F
-:0400200027BDFFFCFD
-:04002100AFA8000084
-:0400220003E00008EF
-:043FFA0000000005BE
-:043FFB0000000014AE
-:043FFC000000003C85
-:043FFD0000000002BE
-:043FFE0000000001BE
+:04001000FFFFFFFFF0
+:043C00000000F0A42C
+:043C010000005C6FF4
+:043C0200000000645A
+:043C03000000087D38
+:043C040000005FCB92
+:043C05000000A41AFD
+:043C06000000410970
+:043C07000000452252
+:043C08000000700F39
+:043C09000000766DD4
+:043C0A0000006F60E7
+:043C0B0000008A5ECD
+:043C0C00000095809F
+:043C0D00000070A3A0
+:043C0E000000AEA95B
+:043C0F000000711A26
+:043C100000006F81C0
+:043C110000008F9A86
+:043C12000000258405
+:043C13000000A5996F
+:043C14000000401557
+:043C15000000CE815C
+:043C16000000F55B5A
+:043C17000000399ED2
+:043C18000000A23FC7
+:043C190000003588EA
+:043C1A00000033ACC7
+:043C1B000000BCE702
+:043C1C0000002A6B0F
+:043C1D0000009FA163
+:043C1E000000C94B8E
+:043C1F000000C65B80
+:043C20000000006838
+:043C21000000F49912
+:043C220000005F71CE
+:043C23000000D06F5E
+:043C2400000014DFA9
+:043C25000000116525
+:043C26000000F88D15
+:043C270000004BA4AA
+:043C280000002E74F6
+:043C290000005C6FCC
+:043C2A000000D11EA7
+:043C2B0000009222E1
+:043C2C000000ACDB0D
+:043C2D00000010384B
+:043C2E000000AB17D0
+:043C2F000000F7CECC
+:043C300000008A9E68
+:043C310000009AA352
+:043C32000000B49545
+:043C330000008A5EA5
+:043C34000000D8595B
+:043C350000000BACD4
+:043C36000000D0DBDF
+:043C37000000355202
+:043C38000000A6B032
+:043C39000000727F96
+:043C3A00000028E47A
+:043C3B000000E5CFD1
+:043C3C000000163C32
+:043C3D00000034113E
+:043C3E0000008F07EC
+:043C3F000000FAB7D0
+:043C400000000F343D
+:043C41000000DABFE6
+:043C420000006F6FA0
+:043C43000000C59820
+:043C44000000F496F2
+:043C450000009A9A47
+:043C46000000BD6A53
+:043C47000000213622
+:043C48000000810AED
+:043C49000000CA5558
+:043C4A0000008BCE1D
+:043C4B0000002AC487
+:043C4C000000DDCEC9
+:043C4D000000DD0690
+:043C4E000000C4FCB2
+:043C4F000000FB2F47
+:043C50000000EE5F23
+:043C51000000FD3042
+:043C52000000C54069
+:043C53000000D5F1A7
+:043C54000000BDAD02
+:043C5500000045C363
+:043C56000000708A70
+:043C57000000A3596D
+:043C58000000F40D67
+:043C59000000BA06A7
+:043C5A000000BACEDE
+:043C5B000000B4476A
+:043C5C0000003F48DD
+:043C5D000000899E3C
+:043C5E00000080845E
+:043C5F000000BDB9EB
+:043C60000000A05A66
+:043C61000000E22558
+:043C62000000FB0C57
+:043C63000000B2B2F9
+:043C64000000A4DBDD
+:043C650000008BF9D7
+:043C6600000012F751
 :00000001FF
processing file asmFiles/mult_procedure.asm (19 of 36)
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
