abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c3540.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc3540                         :[0m i/o =   50/   22  lat =    0  nd =   626  edge =   1568  area =1604.00  delay =55.00  lev = 41
--------------- round 1 ---------------
seed = 3075129114
[105035] is replaced by [104985] with estimated error 0
error = 0
area = 1601
delay = 55
#gates = 627
output circuit result/c3540_1_0_1601_55.blif
time = 7744782 us
--------------- round 2 ---------------
seed = 3725445983
[105170] is replaced by [143455] with inverter with estimated error 0
error = 0
area = 1599
delay = 55
#gates = 627
output circuit result/c3540_2_0_1599_55.blif
time = 15275473 us
--------------- round 3 ---------------
seed = 3693769201
[107035] is replaced by [107635] with estimated error 0
error = 0
area = 1598
delay = 55
#gates = 626
output circuit result/c3540_3_0_1598_55.blif
time = 22825345 us
--------------- round 4 ---------------
seed = 2487179071
[106662] is replaced by [104886] with estimated error 0
error = 0
area = 1597
delay = 55
#gates = 625
output circuit result/c3540_4_0_1597_55.blif
time = 30363985 us
--------------- round 5 ---------------
seed = 247844011
[106187] is replaced by [104911] with estimated error 0
error = 0
area = 1596
delay = 55
#gates = 624
output circuit result/c3540_5_0_1596_55.blif
time = 37890134 us
--------------- round 6 ---------------
seed = 2634472511
[106161] is replaced by [106537] with estimated error 0
error = 0
area = 1595
delay = 55
#gates = 623
output circuit result/c3540_6_0_1595_55.blif
time = 45383670 us
--------------- round 7 ---------------
seed = 3106145002
[106225] is replaced by [104921] with estimated error 0
error = 0
area = 1594
delay = 55
#gates = 622
output circuit result/c3540_7_0_1594_55.blif
time = 52848275 us
--------------- round 8 ---------------
seed = 3260959684
[106180] is replaced by [104895] with estimated error 0
error = 0
area = 1593
delay = 55
#gates = 621
output circuit result/c3540_8_0_1593_55.blif
time = 60311149 us
--------------- round 9 ---------------
seed = 960446507
[106175] is replaced by [104885] with estimated error 0
error = 0
area = 1592
delay = 55
#gates = 620
output circuit result/c3540_9_0_1592_55.blif
time = 67703513 us
--------------- round 10 ---------------
seed = 1529423189
[106628] is replaced by [104912] with estimated error 0
error = 0
area = 1591
delay = 55
#gates = 619
output circuit result/c3540_10_0_1591_55.blif
time = 75123543 us
--------------- round 11 ---------------
seed = 4192796055
[104840] is replaced by [104824] with estimated error 0
error = 0
area = 1590
delay = 55
#gates = 618
output circuit result/c3540_11_0_1590_55.blif
time = 82476791 us
--------------- round 12 ---------------
seed = 3068059006
[107023] is replaced by [105064] with estimated error 5e-05
error = 5e-05
area = 1587
delay = 55
#gates = 616
output circuit result/c3540_12_5e-05_1587_55.blif
time = 89853456 us
--------------- round 13 ---------------
seed = 1736842957
[153634] is replaced by zero with estimated error 0.00016
error = 0.00016
area = 1584
delay = 55
#gates = 615
output circuit result/c3540_13_0.00016_1584_55.blif
time = 97180609 us
--------------- round 14 ---------------
seed = 580091512
[105071] is replaced by [104949] with estimated error 0.0006
error = 0.0006
area = 1581
delay = 55
#gates = 614
output circuit result/c3540_14_0.0006_1581_55.blif
time = 104469615 us
--------------- round 15 ---------------
seed = 2327993503
[104975] is replaced by [104929] with estimated error 0.00087
error = 0.00087
area = 1579
delay = 55
#gates = 613
output circuit result/c3540_15_0.00087_1579_55.blif
time = 111717650 us
--------------- round 16 ---------------
seed = 3677050871
[107554] is replaced by one with estimated error 0.00362
error = 0.00362
area = 1565
delay = 55
#gates = 608
output circuit result/c3540_16_0.00362_1565_55.blif
time = 119017739 us
--------------- round 17 ---------------
seed = 1112357370
[156199] is replaced by [143476] with estimated error 0.00385
error = 0.00385
area = 1561
delay = 55
#gates = 607
output circuit result/c3540_17_0.00385_1561_55.blif
time = 126165201 us
--------------- round 18 ---------------
seed = 1284663883
[106369] is replaced by [102589] with estimated error 0.00399
error = 0.00399
area = 1560
delay = 55
#gates = 606
output circuit result/c3540_18_0.00399_1560_55.blif
time = 133348063 us
--------------- round 19 ---------------
seed = 1718510796
[106681] is replaced by [108186] with estimated error 0.00505
error = 0.00505
area = 1558
delay = 55
#gates = 605
output circuit result/c3540_19_0.00505_1558_55.blif
time = 140449975 us
--------------- round 20 ---------------
seed = 2015168787
[105067] is replaced by [168819] with estimated error 0.00528
error = 0.00528
area = 1555
delay = 55
#gates = 604
output circuit result/c3540_20_0.00528_1555_55.blif
time = 147531389 us
--------------- round 21 ---------------
seed = 3026430593
[105186] is replaced by [107644] with estimated error 0.0095
error = 0.0095
area = 1542
delay = 55
#gates = 600
output circuit result/c3540_21_0.0095_1542_55.blif
time = 154657688 us
--------------- round 22 ---------------
seed = 992206955
[105181] is replaced by [104828] with inverter with estimated error 0.01213
error = 0.01213
area = 1535
delay = 55
#gates = 598
output circuit result/c3540_22_0.01213_1535_55.blif
time = 161616872 us
--------------- round 23 ---------------
seed = 3963630206
[106093] is replaced by one with estimated error 0.01271
error = 0.01271
area = 1531
delay = 55
#gates = 597
output circuit result/c3540_23_0.01271_1531_55.blif
time = 168527934 us
--------------- round 24 ---------------
seed = 296343989
[140560] is replaced by [104772] with estimated error 0.01885
error = 0.01885
area = 1517
delay = 55
#gates = 593
output circuit result/c3540_24_0.01885_1517_55.blif
time = 175433203 us
--------------- round 25 ---------------
seed = 3726048664
[153711] is replaced by [104776] with estimated error 0.02107
error = 0.02107
area = 1515
delay = 55
#gates = 592
output circuit result/c3540_25_0.02107_1515_55.blif
time = 182219294 us
--------------- round 26 ---------------
seed = 3380634037
[153710] is replaced by [104994] with estimated error 0.02057
error = 0.02057
area = 1512
delay = 55
#gates = 591
output circuit result/c3540_26_0.02057_1512_55.blif
time = 189020381 us
--------------- round 27 ---------------
seed = 4228442832
[105198] is replaced by [104822] with estimated error 0.02202
error = 0.02202
area = 1509
delay = 55
#gates = 590
output circuit result/c3540_27_0.02202_1509_55.blif
time = 195782577 us
--------------- round 28 ---------------
seed = 1654585153
[143401] is replaced by 33 with estimated error 0.02153
error = 0.02153
area = 1506
delay = 55
#gates = 589
output circuit result/c3540_28_0.02153_1506_55.blif
time = 202571681 us
--------------- round 29 ---------------
seed = 309286375
[143425] is replaced by [143408] with estimated error 0.02271
error = 0.02271
area = 1502
delay = 55
#gates = 588
output circuit result/c3540_29_0.02271_1502_55.blif
time = 209306940 us
--------------- round 30 ---------------
seed = 1592481925
[105031] is replaced by [105007] with estimated error 0.02518
error = 0.02518
area = 1495
delay = 55
#gates = 586
output circuit result/c3540_30_0.02518_1495_55.blif
time = 216008904 us
--------------- round 31 ---------------
seed = 1229500534
[143424] is replaced by [104988] with estimated error 0.02753
error = 0.02753
area = 1491
delay = 55
#gates = 585
output circuit result/c3540_31_0.02753_1491_55.blif
time = 222688247 us
--------------- round 32 ---------------
seed = 416339838
[141685] is replaced by one with estimated error 0.02712
error = 0.02712
area = 1487
delay = 55
#gates = 584
output circuit result/c3540_32_0.02712_1487_55.blif
time = 229354536 us
--------------- round 33 ---------------
seed = 2061364918
[141231] is replaced by [143315] with estimated error 0.02813
error = 0.02813
area = 1483
delay = 55
#gates = 583
output circuit result/c3540_33_0.02813_1483_55.blif
time = 235982792 us
--------------- round 34 ---------------
seed = 2406745566
[105087] is replaced by [107118] with estimated error 0.02902
error = 0.02902
area = 1479
delay = 55
#gates = 582
output circuit result/c3540_34_0.02902_1479_55.blif
time = 242582518 us
--------------- round 35 ---------------
seed = 757615337
[143398] is replaced by [143430] with estimated error 0.02955
error = 0.02955
area = 1475
delay = 55
#gates = 581
output circuit result/c3540_35_0.02955_1475_55.blif
time = 249156392 us
--------------- round 36 ---------------
seed = 3241521472
[140515] is replaced by [104998] with estimated error 0.03114
error = 0.03114
area = 1467
delay = 55
#gates = 578
output circuit result/c3540_36_0.03114_1467_55.blif
time = 255722760 us
--------------- round 37 ---------------
seed = 3941096783
[149806] is replaced by [143476] with estimated error 0.03145
error = 0.03145
area = 1463
delay = 55
#gates = 577
output circuit result/c3540_37_0.03145_1463_55.blif
time = 262289305 us
--------------- round 38 ---------------
seed = 2168687889
[143469] is replaced by [104988] with estimated error 0.03253
error = 0.03253
area = 1459
delay = 55
#gates = 576
output circuit result/c3540_38_0.03253_1459_55.blif
time = 268797422 us
--------------- round 39 ---------------
seed = 379399854
[105113] is replaced by [107644] with estimated error 0.0336
error = 0.0336
area = 1455
delay = 55
#gates = 575
output circuit result/c3540_39_0.0336_1455_55.blif
time = 275305365 us
--------------- round 40 ---------------
seed = 1923236054
[105029] is replaced by [104999] with estimated error 0.03415
error = 0.03415
area = 1452
delay = 55
#gates = 574
output circuit result/c3540_40_0.03415_1452_55.blif
time = 281822172 us
--------------- round 41 ---------------
seed = 3382923807
[105085] is replaced by [105122] with estimated error 0.03359
error = 0.03359
area = 1445
delay = 55
#gates = 572
output circuit result/c3540_41_0.03359_1445_55.blif
time = 288260805 us
--------------- round 42 ---------------
seed = 2717203711
[140549] is replaced by [143408] with estimated error 0.0374
error = 0.0374
area = 1436
delay = 55
#gates = 569
output circuit result/c3540_42_0.0374_1436_55.blif
time = 294668231 us
--------------- round 43 ---------------
seed = 2690803947
[142193] is replaced by [104990] with estimated error 0.03795
error = 0.03795
area = 1428
delay = 55
#gates = 566
output circuit result/c3540_43_0.03795_1428_55.blif
time = 301043520 us
--------------- round 44 ---------------
seed = 1806205255
[143287] is replaced by [104917] with estimated error 0.03868
error = 0.03868
area = 1424
delay = 55
#gates = 565
output circuit result/c3540_44_0.03868_1424_55.blif
time = 307375233 us
--------------- round 45 ---------------
seed = 1352879357
[143397] is replaced by [107196] with estimated error 0.03922
error = 0.03922
area = 1417
delay = 55
#gates = 563
output circuit result/c3540_45_0.03922_1417_55.blif
time = 313663134 us
--------------- round 46 ---------------
seed = 3066500219
[143400] is replaced by [104790] with estimated error 0.03794
error = 0.03794
area = 1413
delay = 55
#gates = 562
output circuit result/c3540_46_0.03794_1413_55.blif
time = 319948468 us
--------------- round 47 ---------------
seed = 2664775613
[148043] is replaced by [104986] with estimated error 0.04007
error = 0.04007
area = 1406
delay = 55
#gates = 559
output circuit result/c3540_47_0.04007_1406_55.blif
time = 326191634 us
--------------- round 48 ---------------
seed = 1412501543
[143385] is replaced by [104901] with estimated error 0.04023
error = 0.04023
area = 1402
delay = 55
#gates = 558
output circuit result/c3540_48_0.04023_1402_55.blif
time = 332403850 us
--------------- round 49 ---------------
seed = 2218718498
[143468] is replaced by [105006] with estimated error 0.03994
error = 0.03994
area = 1398
delay = 55
#gates = 557
output circuit result/c3540_49_0.03994_1398_55.blif
time = 338644664 us
--------------- round 50 ---------------
seed = 589260608
[140522] is replaced by [104776] with estimated error 0.03928
error = 0.03928
area = 1391
delay = 55
#gates = 555
output circuit result/c3540_50_0.03928_1391_55.blif
time = 344811778 us
--------------- round 51 ---------------
seed = 895241132
[105088] is replaced by [105004] with estimated error 0.04011
error = 0.04011
area = 1387
delay = 55
#gates = 554
output circuit result/c3540_51_0.04011_1387_55.blif
time = 350962222 us
--------------- round 52 ---------------
seed = 2353174806
[105003] is replaced by one with estimated error 0.04189
error = 0.04189
area = 1383
delay = 55
#gates = 553
output circuit result/c3540_52_0.04189_1383_55.blif
time = 357074446 us
--------------- round 53 ---------------
seed = 3075088760
[106451] is replaced by zero with estimated error 0.04001
error = 0.04001
area = 1382
delay = 55
#gates = 552
output circuit result/c3540_53_0.04001_1382_55.blif
time = 363174516 us
--------------- round 54 ---------------
seed = 3719406631
[105004] is replaced by [105078] with estimated error 0.04222
error = 0.04222
area = 1378
delay = 55
#gates = 551
output circuit result/c3540_54_0.04222_1378_55.blif
time = 369265320 us
--------------- round 55 ---------------
seed = 2198426380
[105078] is replaced by zero with estimated error 0.04339
error = 0.04339
area = 1374
delay = 55
#gates = 550
output circuit result/c3540_55_0.04339_1374_55.blif
time = 375396364 us
--------------- round 56 ---------------
seed = 761540844
[143315] is replaced by one with estimated error 0.04422
error = 0.04422
area = 1370
delay = 55
#gates = 549
output circuit result/c3540_56_0.04422_1370_55.blif
time = 381435094 us
--------------- round 57 ---------------
seed = 177691149
[107593] is replaced by [103974] with estimated error 0.04298
error = 0.04298
area = 1369
delay = 55
#gates = 548
output circuit result/c3540_57_0.04298_1369_55.blif
time = 387504248 us
--------------- round 58 ---------------
seed = 2481102375
[104988] is replaced by one with estimated error 0.04526
error = 0.04526
area = 1366
delay = 55
#gates = 547
output circuit result/c3540_58_0.04526_1366_55.blif
time = 393499026 us
--------------- round 59 ---------------
seed = 152026391
[107150] is replaced by zero with estimated error 0.04373
error = 0.04373
area = 1365
delay = 55
#gates = 546
output circuit result/c3540_59_0.04373_1365_55.blif
time = 399492054 us
--------------- round 60 ---------------
seed = 150477794
[108186] is replaced by one with estimated error 0.04594
error = 0.04594
area = 1362
delay = 55
#gates = 545
output circuit result/c3540_60_0.04594_1362_55.blif
time = 405494498 us
--------------- round 61 ---------------
seed = 3219874456
[105107] is replaced by [107118] with estimated error 0.04613
error = 0.04613
area = 1358
delay = 55
#gates = 544
output circuit result/c3540_61_0.04613_1358_55.blif
time = 411468810 us
--------------- round 62 ---------------
seed = 2436888759
[105135] is replaced by zero with estimated error 0.04768
error = 0.04768
area = 1354
delay = 55
#gates = 543
output circuit result/c3540_62_0.04768_1354_55.blif
time = 417383604 us
--------------- round 63 ---------------
seed = 3352599291
[143430] is replaced by one with estimated error 0.04825
error = 0.04825
area = 1350
delay = 55
#gates = 542
output circuit result/c3540_63_0.04825_1350_55.blif
time = 423344794 us
--------------- round 64 ---------------
seed = 3549563211
[104996] is replaced by one with estimated error 0.04756
error = 0.04756
area = 1347
delay = 55
#gates = 541
output circuit result/c3540_64_0.04756_1347_55.blif
time = 429255878 us
--------------- round 65 ---------------
seed = 1674035716
[104987] is replaced by 200 with estimated error 0.04823
error = 0.04823
area = 1345
delay = 55
#gates = 540
output circuit result/c3540_65_0.04823_1345_55.blif
time = 435120331 us
--------------- round 66 ---------------
seed = 581746737
[107118] is replaced by zero with estimated error 0.04809
error = 0.04809
area = 1344
delay = 55
#gates = 539
output circuit result/c3540_66_0.04809_1344_55.blif
time = 440970995 us
--------------- round 67 ---------------
seed = 3699700145
[143476] is replaced by [104998] with estimated error 0.0498
error = 0.0498
area = 1340
delay = 55
#gates = 538
output circuit result/c3540_67_0.0498_1340_55.blif
time = 446821480 us
--------------- round 68 ---------------
seed = 4023650393
[105081] is replaced by zero with estimated error 0.04985
error = 0.04985
area = 1336
delay = 55
#gates = 537
output circuit result/c3540_68_0.04985_1336_55.blif
time = 452648886 us
--------------- round 69 ---------------
seed = 920481529
exceed error bound
