// Generated by stratus_hls 23.01-s004  (99406.080430)
// Mon Feb  3 12:06:59 2025
// from snax_req_handler.cc

`timescale 1ps / 1ps


module snax_req_handler( clk, rst, snax_acc_req_valid, snax_acc_req_data_addr, snax_acc_req_data_wen, snax_acc_req_data_data, snax_acc_req_ready, acc_snax_rsp_valid, acc_snax_rsp_data_data, acc_snax_rsp_ready, quant_param_QKV_out_valid, quant_param_QKV_out_data, quant_param_QKV_out_ready, quant_param_QKT_out_valid, quant_param_QKT_out_data, quant_param_QKT_out_ready, trig_hub_streamer_handler_master_data_0, trig_hub_streamer_handler_master_data_1, trig_hub_streamer_handler_master_data_2
      , trig_hub_streamer_handler_master_data_3, trig_hub_streamer_handler_master_busy, trig_hub_streamer_handler_master_vld, trig_hub_streamer_handler_master_busy_0, trig_hub_streamer_handler_master_vld_0, trig_hub_qkv_handler_master_data_0, trig_hub_qkv_handler_master_data_1, trig_hub_qkv_handler_master_data_2, trig_hub_qkv_handler_master_data_3, trig_hub_qkv_handler_master_data_4, trig_hub_qkv_handler_master_data_5, trig_hub_qkv_handler_master_data_6, trig_hub_qkv_handler_master_data_7
      , trig_hub_qkv_handler_master_data_8, trig_hub_qkv_handler_master_data_9, trig_hub_qkv_handler_master_data_10, trig_hub_qkv_handler_master_data_11, trig_hub_qkv_handler_master_data_12, trig_hub_qkv_handler_master_data_13, trig_hub_qkv_handler_master_data_14, trig_hub_qkv_handler_master_data_15, trig_hub_qkv_handler_master_data_16, trig_hub_qkv_handler_master_data_17, trig_hub_qkv_handler_master_busy, trig_hub_qkv_handler_master_vld, trig_hub_qkv_handler_master_busy_0
      , trig_hub_qkv_handler_master_vld_0, trig_hub_qkt_handler_master_data_0, trig_hub_qkt_handler_master_data_1, trig_hub_qkt_handler_master_data_2, trig_hub_qkt_handler_master_data_3, trig_hub_qkt_handler_master_data_4, trig_hub_qkt_handler_master_data_5, trig_hub_qkt_handler_master_data_6, trig_hub_qkt_handler_master_data_7, trig_hub_qkt_handler_master_data_8, trig_hub_qkt_handler_master_data_9, trig_hub_qkt_handler_master_data_10, trig_hub_qkt_handler_master_data_11
      , trig_hub_qkt_handler_master_data_12, trig_hub_qkt_handler_master_data_13, trig_hub_qkt_handler_master_data_14, trig_hub_qkt_handler_master_data_15, trig_hub_qkt_handler_master_data_16, trig_hub_qkt_handler_master_data_17, trig_hub_qkt_handler_master_busy, trig_hub_qkt_handler_master_vld, trig_hub_qkt_handler_master_busy_0, trig_hub_qkt_handler_master_vld_0 );

    input clk;
    input rst;
    input snax_acc_req_valid;
    input [31:0] snax_acc_req_data_addr;
    input snax_acc_req_data_wen;
    input [31:0] snax_acc_req_data_data;
    input acc_snax_rsp_ready;
    input quant_param_QKV_out_ready;
    input quant_param_QKT_out_ready;
    input trig_hub_streamer_handler_master_busy;
    input trig_hub_streamer_handler_master_vld_0;
    input trig_hub_qkv_handler_master_busy;
    input trig_hub_qkv_handler_master_vld_0;
    input trig_hub_qkt_handler_master_busy;
    input trig_hub_qkt_handler_master_vld_0;
    output snax_acc_req_ready;
    reg snax_acc_req_ready;
    output acc_snax_rsp_valid;
    reg acc_snax_rsp_valid;
    output [31:0] acc_snax_rsp_data_data;
    output quant_param_QKV_out_valid;
    reg quant_param_QKV_out_valid;
    output [31:0] quant_param_QKV_out_data;
    reg [31:0] quant_param_QKV_out_data;
    output quant_param_QKT_out_valid;
    reg quant_param_QKT_out_valid;
    output [31:0] quant_param_QKT_out_data;
    reg [31:0] quant_param_QKT_out_data;
    output trig_hub_streamer_handler_master_data_0;
    reg trig_hub_streamer_handler_master_data_0;
    output trig_hub_streamer_handler_master_data_1;
    reg trig_hub_streamer_handler_master_data_1;
    output trig_hub_streamer_handler_master_data_2;
    reg trig_hub_streamer_handler_master_data_2;
    output trig_hub_streamer_handler_master_data_3;
    reg trig_hub_streamer_handler_master_data_3;
    output trig_hub_streamer_handler_master_vld;
    output trig_hub_streamer_handler_master_busy_0;
    output trig_hub_qkv_handler_master_data_0;
    reg trig_hub_qkv_handler_master_data_0;
    output trig_hub_qkv_handler_master_data_1;
    reg trig_hub_qkv_handler_master_data_1;
    output trig_hub_qkv_handler_master_data_2;
    reg trig_hub_qkv_handler_master_data_2;
    output trig_hub_qkv_handler_master_data_3;
    reg trig_hub_qkv_handler_master_data_3;
    output trig_hub_qkv_handler_master_data_4;
    reg trig_hub_qkv_handler_master_data_4;
    output trig_hub_qkv_handler_master_data_5;
    reg trig_hub_qkv_handler_master_data_5;
    output trig_hub_qkv_handler_master_data_6;
    reg trig_hub_qkv_handler_master_data_6;
    output trig_hub_qkv_handler_master_data_7;
    reg trig_hub_qkv_handler_master_data_7;
    output trig_hub_qkv_handler_master_data_8;
    reg trig_hub_qkv_handler_master_data_8;
    output trig_hub_qkv_handler_master_data_9;
    reg trig_hub_qkv_handler_master_data_9;
    output trig_hub_qkv_handler_master_data_10;
    reg trig_hub_qkv_handler_master_data_10;
    output trig_hub_qkv_handler_master_data_11;
    reg trig_hub_qkv_handler_master_data_11;
    output trig_hub_qkv_handler_master_data_12;
    reg trig_hub_qkv_handler_master_data_12;
    output trig_hub_qkv_handler_master_data_13;
    reg trig_hub_qkv_handler_master_data_13;
    output trig_hub_qkv_handler_master_data_14;
    reg trig_hub_qkv_handler_master_data_14;
    output trig_hub_qkv_handler_master_data_15;
    reg trig_hub_qkv_handler_master_data_15;
    output trig_hub_qkv_handler_master_data_16;
    reg trig_hub_qkv_handler_master_data_16;
    output trig_hub_qkv_handler_master_data_17;
    reg trig_hub_qkv_handler_master_data_17;
    output trig_hub_qkv_handler_master_vld;
    output trig_hub_qkv_handler_master_busy_0;
    output trig_hub_qkt_handler_master_data_0;
    reg trig_hub_qkt_handler_master_data_0;
    output trig_hub_qkt_handler_master_data_1;
    reg trig_hub_qkt_handler_master_data_1;
    output trig_hub_qkt_handler_master_data_2;
    reg trig_hub_qkt_handler_master_data_2;
    output trig_hub_qkt_handler_master_data_3;
    reg trig_hub_qkt_handler_master_data_3;
    output trig_hub_qkt_handler_master_data_4;
    reg trig_hub_qkt_handler_master_data_4;
    output trig_hub_qkt_handler_master_data_5;
    reg trig_hub_qkt_handler_master_data_5;
    output trig_hub_qkt_handler_master_data_6;
    reg trig_hub_qkt_handler_master_data_6;
    output trig_hub_qkt_handler_master_data_7;
    reg trig_hub_qkt_handler_master_data_7;
    output trig_hub_qkt_handler_master_data_8;
    reg trig_hub_qkt_handler_master_data_8;
    output trig_hub_qkt_handler_master_data_9;
    reg trig_hub_qkt_handler_master_data_9;
    output trig_hub_qkt_handler_master_data_10;
    reg trig_hub_qkt_handler_master_data_10;
    output trig_hub_qkt_handler_master_data_11;
    reg trig_hub_qkt_handler_master_data_11;
    output trig_hub_qkt_handler_master_data_12;
    reg trig_hub_qkt_handler_master_data_12;
    output trig_hub_qkt_handler_master_data_13;
    reg trig_hub_qkt_handler_master_data_13;
    output trig_hub_qkt_handler_master_data_14;
    reg trig_hub_qkt_handler_master_data_14;
    output trig_hub_qkt_handler_master_data_15;
    reg trig_hub_qkt_handler_master_data_15;
    output trig_hub_qkt_handler_master_data_16;
    reg trig_hub_qkt_handler_master_data_16;
    output trig_hub_qkt_handler_master_data_17;
    reg trig_hub_qkt_handler_master_data_17;
    output trig_hub_qkt_handler_master_vld;
    output trig_hub_qkt_handler_master_busy_0;
    reg [5:0] global_state_next;
    wire [6:0] snax_req_handler_OrReduction_7U_1U_4_28_in1;
    wire  snax_req_handler_Equal_1U_44_4_26_out1;
    wire  snax_req_handler_Equal_1U_42_4_25_out1;
    wire  snax_req_handler_Equal_1U_2_4_24_out1;
    wire  snax_req_handler_Equal_1U_4_4_23_out1;
    wire  snax_req_handler_Equal_1U_7_4_22_out1;
    wire  snax_req_handler_Equal_1U_21_4_21_out1;
    wire  snax_req_handler_Equal_1U_9_4_20_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_s_4_19_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_s_4_18_out1;
    reg  s_reg_32;
    reg  s_reg_31;
    reg  s_reg_30;
    reg  s_reg_29;
    reg  s_reg_28;
    reg  s_reg_27;
    reg  s_reg_26;
    wire  snax_req_handler_OrReduction_7U_1U_4_28_out1;
    wire  snax_req_handler_Equal_1U_46_4_87_out1;
    wire  snax_req_handler_Equal_1U_48_4_88_out1;
    wire  snax_req_handler_Equal_1U_32_4_89_out1;
    wire  snax_req_handler_Equal_1U_50_4_90_out1;
    wire  snax_req_handler_Equal_1U_36_4_91_out1;
    wire  snax_req_handler_Equal_1U_38_4_92_out1;
    wire  snax_req_handler_Equal_1U_34_4_93_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_79_out1;
    reg  snax_req_handler_N_Muxb_1_2_52_4_80_out1;
    reg  snax_req_handler_N_Muxb_1_2_52_4_81_out1;
    reg  snax_req_handler_N_Muxb_1_2_52_4_82_out1;
    reg  snax_req_handler_N_Muxb_1_2_52_4_83_out1;
    reg  snax_req_handler_N_Muxb_1_2_52_4_84_out1;
    reg  snax_req_handler_N_Muxb_1_2_52_4_85_out1;
    reg  snax_req_handler_N_Muxb_1_2_52_4_86_out1;
    wire  snax_req_handler_Equal_1U_40_4_72_out1;
    wire  snax_req_handler_Equal_1U_19_4_73_out1;
    wire  snax_req_handler_Equal_1U_27_4_74_out1;
    wire  snax_req_handler_Equal_1U_17_4_75_out1;
    wire  snax_req_handler_Equal_1U_24_4_76_out1;
    wire  snax_req_handler_Equal_1U_15_4_77_out1;
    wire  snax_req_handler_Equal_1U_13_4_78_out1;
    reg  s_reg_25;
    reg [7:0] qkv_input_zp;
    reg  streamer_busy;
    reg  qkv_busy;
    wire  snax_req_handler_Equal_1U_32_4_71_out1;
    wire  snax_req_handler_Equal_1U_48_4_70_out1;
    wire  snax_req_handler_Equal_1U_36_4_69_out1;
    wire  snax_req_handler_Equal_1U_50_4_68_out1;
    wire  snax_req_handler_Equal_1U_34_4_67_out1;
    wire  snax_req_handler_Equal_1U_38_4_66_out1;
    wire  snax_req_handler_Equal_1U_46_4_65_out1;
    wire  snax_req_handler_Equal_1U_27_4_64_out1;
    wire  snax_req_handler_Equal_1U_19_4_63_out1;
    wire  snax_req_handler_Equal_1U_24_4_62_out1;
    wire  snax_req_handler_Equal_1U_17_4_61_out1;
    wire  snax_req_handler_Equal_1U_13_4_60_out1;
    wire  snax_req_handler_Equal_1U_15_4_59_out1;
    wire  snax_req_handler_Equal_1U_40_4_58_out1;
    wire  snax_req_handler_Equal_1U_51_4_100_out1;
    reg [31:0] s_reg_22;
    wire  snax_req_handler_Equal_1U_50_4_57_out1;
    wire  snax_req_handler_Equal_1U_32_4_56_out1;
    wire  snax_req_handler_Equal_1U_48_4_55_out1;
    wire  snax_req_handler_Equal_1U_46_4_54_out1;
    wire  snax_req_handler_Equal_1U_44_4_102_out1;
    wire  snax_req_handler_Equal_1U_42_4_52_out1;
    wire  snax_req_handler_Equal_1U_2_4_104_out1;
    wire  snax_req_handler_Equal_1U_4_4_50_out1;
    wire  snax_req_handler_Equal_1U_7_4_49_out1;
    wire  snax_req_handler_Equal_1U_21_4_107_out1;
    wire  snax_req_handler_Equal_1U_9_4_47_out1;
    wire  snax_req_handler_Equal_1U_10_4_46_out1;
    wire  snax_req_handler_Equal_1U_13_4_45_out1;
    wire  snax_req_handler_Equal_1U_15_4_44_out1;
    wire  snax_req_handler_Equal_1U_24_4_43_out1;
    wire  snax_req_handler_Equal_1U_17_4_42_out1;
    wire  snax_req_handler_Equal_1U_27_4_41_out1;
    wire  snax_req_handler_Equal_1U_19_4_40_out1;
    wire  snax_req_handler_Equal_1U_40_4_39_out1;
    wire  snax_req_handler_Equal_1U_34_4_38_out1;
    wire  snax_req_handler_Equal_1U_38_4_37_out1;
    wire  snax_req_handler_Equal_1U_36_4_36_out1;
    reg [7:0] snax_req_handler_N_Mux_8_3_53_4_27_out1;
    reg [7:0] acc_snax_rsp_data_data_slice;
    reg [31:0] s_reg_23;
    reg [5:0] global_state;
    wire  snax_req_handler_Not_1U_1U_s_1_12_out1;
    reg  trig_hub_qkt_handler_master_trig_req;
    reg  trig_hub_qkt_handler_master_prev_trig_req;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_10_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_s_4_11_out1;
    wire  snax_req_handler_And_1Ux1U_1U_4_122_out1;
    reg  trig_hub_qkt_handler_master_m_unacked_req;
    reg  trig_hub_qkt_handler_master_m_busy_req_0;
    reg  snax_req_handler_N_Muxb_1_2_22_4_9_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_121_out1;
    wire  snax_req_handler_And_1Ux1U_1U_4_119_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_118_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_s_4_120_out1;
    wire  snax_req_handler_And_1Ux1U_1U_4_17_out1;
    reg  trig_hub_qkt_handler_master_m_stall_reg_full_0;
    wire  snax_req_handler_Not_1U_1U_s_1_8_out1;
    reg  trig_hub_qkv_handler_master_trig_req;
    reg  trig_hub_qkv_handler_master_prev_trig_req;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_6_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_s_4_7_out1;
    wire  snax_req_handler_And_1Ux1U_1U_4_16_out1;
    reg  trig_hub_qkv_handler_master_m_unacked_req;
    reg  trig_hub_qkv_handler_master_m_busy_req_0;
    reg  snax_req_handler_N_Muxb_1_2_22_4_5_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_117_out1;
    wire  snax_req_handler_And_1Ux1U_1U_4_115_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_114_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_s_4_116_out1;
    wire  snax_req_handler_And_1Ux1U_1U_4_15_out1;
    reg  trig_hub_qkv_handler_master_m_stall_reg_full_0;
    wire  snax_req_handler_Not_1U_1U_s_1_4_out1;
    reg  trig_hub_streamer_handler_master_trig_req;
    reg  trig_hub_streamer_handler_master_prev_trig_req;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_2_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_s_4_3_out1;
    wire  snax_req_handler_And_1Ux1U_1U_4_14_out1;
    reg  trig_hub_streamer_handler_master_m_unacked_req;
    reg  trig_hub_streamer_handler_master_m_busy_req_0;
    reg  snax_req_handler_N_Muxb_1_2_22_4_1_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_113_out1;
    wire  snax_req_handler_And_1Ux1U_1U_4_111_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_110_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_s_4_112_out1;
    reg  stall0;
    wire  snax_req_handler_And_1Ux1U_1U_4_13_out1;
    reg  trig_hub_streamer_handler_master_m_stall_reg_full_0;

    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_m_stall_reg_full_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_m_stall_reg_full_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1343:33
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1319:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1324:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1333:56
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_master_m_stall_reg_full_0
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_master_gen_stall_reg_full_4/OP69
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1319:9
            // Call Stack: 
            // in function gen_stall_reg_full_4 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:1319:9
            trig_hub_streamer_handler_master_m_stall_reg_full_0 <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_master_gen_stall_reg_full_4/OP73
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1324:9
            // Call Stack: 
            // in function gen_stall_reg_full_4 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:1324:9
            trig_hub_streamer_handler_master_m_stall_reg_full_0 <= snax_req_handler_And_1Ux1U_1U_4_13_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_13
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1324:56
    assign snax_req_handler_And_1Ux1U_1U_4_13_out1 = snax_req_handler_Or_1Ux1U_1U_s_4_112_out1 & stall0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_110
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1333:39
    assign snax_req_handler_Not_1U_1U_s_4_110_out1 = !trig_hub_streamer_handler_master_busy_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_111
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1333:36
    assign snax_req_handler_And_1Ux1U_1U_4_111_out1 = snax_req_handler_Not_1U_1U_s_4_110_out1 & trig_hub_streamer_handler_master_vld_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_s_4_112
    // Resource=snax_req_handler_Or_1Ux1U_1U_s_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1333:54
    assign snax_req_handler_Or_1Ux1U_1U_s_4_112_out1 = snax_req_handler_And_1Ux1U_1U_4_111_out1 | trig_hub_streamer_handler_master_m_stall_reg_full_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_113
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1335:31
    assign snax_req_handler_Not_1U_1U_s_4_113_out1 = !snax_req_handler_Or_1Ux1U_1U_s_4_112_out1;
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_busy_0
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_trig_hub_streamer_handler_master_busy_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1345:9
    assign trig_hub_streamer_handler_master_busy_0 = snax_req_handler_N_Muxb_1_2_22_4_1_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_22_4_1
    // Resource=snax_req_handler_N_Muxb_1_2_22_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1342:7
    always @*
      begin : snax_req_handler_N_Muxb_1_2_22_4_1
        if (trig_hub_streamer_handler_master_m_busy_req_0) 
          begin
            snax_req_handler_N_Muxb_1_2_22_4_1_out1 = 1'b1;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_22_4_1_out1 = trig_hub_streamer_handler_master_m_stall_reg_full_0;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_m_unacked_req
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_streamer_handler_master_m_unacked_req
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1369:31
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1355:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1360:9
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_master_m_unacked_req
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_master_write_sync_4/OP76
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1355:9
            // Call Stack: 
            // in function write_sync_4 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:1355:9
            trig_hub_streamer_handler_master_m_unacked_req <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_master_write_sync_4/OP78
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1360:9
            // Call Stack: 
            // in function write_sync_4 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:1360:9
            trig_hub_streamer_handler_master_m_unacked_req <= snax_req_handler_And_1Ux1U_1U_4_14_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_vld
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_trig_hub_streamer_handler_master_vld
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1369:9
    assign trig_hub_streamer_handler_master_vld = snax_req_handler_Or_1Ux1U_1U_s_4_3_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_2
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1369:69
    assign snax_req_handler_Xor_1Ux1U_1U_4_2_out1 = trig_hub_streamer_handler_master_trig_req ^ trig_hub_streamer_handler_master_prev_trig_req;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_s_4_3
    // Resource=snax_req_handler_Or_1Ux1U_1U_s_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1369:51
    assign snax_req_handler_Or_1Ux1U_1U_s_4_3_out1 = snax_req_handler_Xor_1Ux1U_1U_4_2_out1 | trig_hub_streamer_handler_master_m_unacked_req;
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_14
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1377:39
    assign snax_req_handler_And_1Ux1U_1U_4_14_out1 = trig_hub_streamer_handler_master_busy & trig_hub_streamer_handler_master_vld;
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_prev_trig_req
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_streamer_handler_master_prev_trig_req
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1386:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1391:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1369:71
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_master_prev_trig_req
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_master_save_trig_4/OP0
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1386:9
            // Call Stack: 
            // in function save_trig_4 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:1386:9
            trig_hub_streamer_handler_master_prev_trig_req <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_master_save_trig_4/OP2
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1391:9
            // Call Stack: 
            // in function save_trig_4 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:1391:9
            trig_hub_streamer_handler_master_prev_trig_req <= trig_hub_streamer_handler_master_trig_req;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_1_4
    // Resource=snax_req_handler_Not_1U_1U_s_1, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1398:23
    assign snax_req_handler_Not_1U_1U_s_1_4_out1 = !trig_hub_streamer_handler_master_trig_req;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_m_stall_reg_full_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkv_handler_master_m_stall_reg_full_0
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1511:33
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1487:9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1492:9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1501:56
    
    always @(posedge clk)
      begin : drive_trig_hub_qkv_handler_master_m_stall_reg_full_0
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkv_handler_master_gen_stall_reg_full_4/OP85
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1487:9
            // Call Stack: 
            // in function gen_stall_reg_full_4 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:1487:9
            trig_hub_qkv_handler_master_m_stall_reg_full_0 <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_qkv_handler_master_gen_stall_reg_full_4/OP89
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1492:9
            // Call Stack: 
            // in function gen_stall_reg_full_4 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:1492:9
            trig_hub_qkv_handler_master_m_stall_reg_full_0 <= snax_req_handler_And_1Ux1U_1U_4_15_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_15
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1492:56
    assign snax_req_handler_And_1Ux1U_1U_4_15_out1 = snax_req_handler_Or_1Ux1U_1U_s_4_116_out1 & stall0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_114
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1501:39
    assign snax_req_handler_Not_1U_1U_s_4_114_out1 = !trig_hub_qkv_handler_master_busy_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_115
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1501:36
    assign snax_req_handler_And_1Ux1U_1U_4_115_out1 = snax_req_handler_Not_1U_1U_s_4_114_out1 & trig_hub_qkv_handler_master_vld_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_s_4_116
    // Resource=snax_req_handler_Or_1Ux1U_1U_s_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1501:54
    assign snax_req_handler_Or_1Ux1U_1U_s_4_116_out1 = snax_req_handler_And_1Ux1U_1U_4_115_out1 | trig_hub_qkv_handler_master_m_stall_reg_full_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_117
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1503:31
    assign snax_req_handler_Not_1U_1U_s_4_117_out1 = !snax_req_handler_Or_1Ux1U_1U_s_4_116_out1;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_busy_0
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_trig_hub_qkv_handler_master_busy_0
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1513:9
    assign trig_hub_qkv_handler_master_busy_0 = snax_req_handler_N_Muxb_1_2_22_4_5_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_22_4_5
    // Resource=snax_req_handler_N_Muxb_1_2_22_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1510:7
    always @*
      begin : snax_req_handler_N_Muxb_1_2_22_4_5
        if (trig_hub_qkv_handler_master_m_busy_req_0) 
          begin
            snax_req_handler_N_Muxb_1_2_22_4_5_out1 = 1'b1;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_22_4_5_out1 = trig_hub_qkv_handler_master_m_stall_reg_full_0;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_m_unacked_req
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_qkv_handler_master_m_unacked_req
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1537:31
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1523:9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1528:9
    
    always @(posedge clk)
      begin : drive_trig_hub_qkv_handler_master_m_unacked_req
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkv_handler_master_write_sync_4/OP92
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1523:9
            // Call Stack: 
            // in function write_sync_4 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:1523:9
            trig_hub_qkv_handler_master_m_unacked_req <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_qkv_handler_master_write_sync_4/OP94
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1528:9
            // Call Stack: 
            // in function write_sync_4 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:1528:9
            trig_hub_qkv_handler_master_m_unacked_req <= snax_req_handler_And_1Ux1U_1U_4_16_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_vld
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_trig_hub_qkv_handler_master_vld
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1537:9
    assign trig_hub_qkv_handler_master_vld = snax_req_handler_Or_1Ux1U_1U_s_4_7_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_6
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1537:69
    assign snax_req_handler_Xor_1Ux1U_1U_4_6_out1 = trig_hub_qkv_handler_master_trig_req ^ trig_hub_qkv_handler_master_prev_trig_req;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_s_4_7
    // Resource=snax_req_handler_Or_1Ux1U_1U_s_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1537:51
    assign snax_req_handler_Or_1Ux1U_1U_s_4_7_out1 = snax_req_handler_Xor_1Ux1U_1U_4_6_out1 | trig_hub_qkv_handler_master_m_unacked_req;
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_16
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1545:39
    assign snax_req_handler_And_1Ux1U_1U_4_16_out1 = trig_hub_qkv_handler_master_busy & trig_hub_qkv_handler_master_vld;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_prev_trig_req
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_qkv_handler_master_prev_trig_req
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1554:9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1559:9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1537:71
    
    always @(posedge clk)
      begin : drive_trig_hub_qkv_handler_master_prev_trig_req
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkv_handler_master_save_trig_4/OP3
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1554:9
            // Call Stack: 
            // in function save_trig_4 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:1554:9
            trig_hub_qkv_handler_master_prev_trig_req <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_qkv_handler_master_save_trig_4/OP5
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1559:9
            // Call Stack: 
            // in function save_trig_4 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:1559:9
            trig_hub_qkv_handler_master_prev_trig_req <= trig_hub_qkv_handler_master_trig_req;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_1_8
    // Resource=snax_req_handler_Not_1U_1U_s_1, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1566:23
    assign snax_req_handler_Not_1U_1U_s_1_8_out1 = !trig_hub_qkv_handler_master_trig_req;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_m_stall_reg_full_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_m_stall_reg_full_0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1511:33
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1487:9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1492:9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1501:56
    
    always @(posedge clk)
      begin : drive_trig_hub_qkt_handler_master_m_stall_reg_full_0
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkt_handler_master_gen_stall_reg_full_4/OP101
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1487:9
            // Call Stack: 
            // in function gen_stall_reg_full_4 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:1487:9
            trig_hub_qkt_handler_master_m_stall_reg_full_0 <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_qkt_handler_master_gen_stall_reg_full_4/OP105
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1492:9
            // Call Stack: 
            // in function gen_stall_reg_full_4 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:1492:9
            trig_hub_qkt_handler_master_m_stall_reg_full_0 <= snax_req_handler_And_1Ux1U_1U_4_17_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_17
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1492:56
    assign snax_req_handler_And_1Ux1U_1U_4_17_out1 = snax_req_handler_Or_1Ux1U_1U_s_4_120_out1 & stall0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_118
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1501:39
    assign snax_req_handler_Not_1U_1U_s_4_118_out1 = !trig_hub_qkt_handler_master_busy_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_119
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1501:36
    assign snax_req_handler_And_1Ux1U_1U_4_119_out1 = snax_req_handler_Not_1U_1U_s_4_118_out1 & trig_hub_qkt_handler_master_vld_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_s_4_120
    // Resource=snax_req_handler_Or_1Ux1U_1U_s_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1501:54
    assign snax_req_handler_Or_1Ux1U_1U_s_4_120_out1 = snax_req_handler_And_1Ux1U_1U_4_119_out1 | trig_hub_qkt_handler_master_m_stall_reg_full_0;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_121
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1503:31
    assign snax_req_handler_Not_1U_1U_s_4_121_out1 = !snax_req_handler_Or_1Ux1U_1U_s_4_120_out1;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_busy_0
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_trig_hub_qkt_handler_master_busy_0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1513:9
    assign trig_hub_qkt_handler_master_busy_0 = snax_req_handler_N_Muxb_1_2_22_4_9_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_22_4_9
    // Resource=snax_req_handler_N_Muxb_1_2_22_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1510:7
    always @*
      begin : snax_req_handler_N_Muxb_1_2_22_4_9
        if (trig_hub_qkt_handler_master_m_busy_req_0) 
          begin
            snax_req_handler_N_Muxb_1_2_22_4_9_out1 = 1'b1;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_22_4_9_out1 = trig_hub_qkt_handler_master_m_stall_reg_full_0;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_m_unacked_req
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_qkt_handler_master_m_unacked_req
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1537:31
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1523:9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1528:9
    
    always @(posedge clk)
      begin : drive_trig_hub_qkt_handler_master_m_unacked_req
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkt_handler_master_write_sync_4/OP818
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1523:9
            // Call Stack: 
            // in function write_sync_4 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:1523:9
            trig_hub_qkt_handler_master_m_unacked_req <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_qkt_handler_master_write_sync_4/OP820
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1528:9
            // Call Stack: 
            // in function write_sync_4 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:1528:9
            trig_hub_qkt_handler_master_m_unacked_req <= snax_req_handler_And_1Ux1U_1U_4_122_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_vld
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_trig_hub_qkt_handler_master_vld
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1537:9
    assign trig_hub_qkt_handler_master_vld = snax_req_handler_Or_1Ux1U_1U_s_4_11_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_10
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1537:69
    assign snax_req_handler_Xor_1Ux1U_1U_4_10_out1 = trig_hub_qkt_handler_master_trig_req ^ trig_hub_qkt_handler_master_prev_trig_req;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_s_4_11
    // Resource=snax_req_handler_Or_1Ux1U_1U_s_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1537:51
    assign snax_req_handler_Or_1Ux1U_1U_s_4_11_out1 = snax_req_handler_Xor_1Ux1U_1U_4_10_out1 | trig_hub_qkt_handler_master_m_unacked_req;
    
    // rtl_instance:snax_req_handler/snax_req_handler_And_1Ux1U_1U_4_122
    // Resource=snax_req_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1545:39
    assign snax_req_handler_And_1Ux1U_1U_4_122_out1 = trig_hub_qkt_handler_master_busy & trig_hub_qkt_handler_master_vld;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_prev_trig_req
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_qkt_handler_master_prev_trig_req
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1554:9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1559:9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1537:71
    
    always @(posedge clk)
      begin : drive_trig_hub_qkt_handler_master_prev_trig_req
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkt_handler_master_save_trig_4/OP6
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1554:9
            // Call Stack: 
            // in function save_trig_4 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:1554:9
            trig_hub_qkt_handler_master_prev_trig_req <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_qkt_handler_master_save_trig_4/OP8
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1559:9
            // Call Stack: 
            // in function save_trig_4 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:1559:9
            trig_hub_qkt_handler_master_prev_trig_req <= trig_hub_qkt_handler_master_trig_req;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_1_12
    // Resource=snax_req_handler_Not_1U_1U_s_1, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1566:23
    assign snax_req_handler_Not_1U_1U_s_1_12_out1 = !trig_hub_qkt_handler_master_trig_req;
    
    // rtl_process:snax_req_handler/drive_quant_param_QKT_out_data
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_quant_param_QKT_out_data
    // at: cynw_blocking_put.h:269:16
    
    always @(posedge clk or negedge rst)
      begin : drive_quant_param_QKT_out_data
        if (rst == 1'b0) 
          begin
            quant_param_QKT_out_data <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd30, 6'd37: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP512
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:148:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            quant_param_QKT_out_data <= s_reg_23;
                          end 
                      end
                    6'd42: 
                      begin
                        // op:f_snax_req_handler/OP600
                        // at: cynw_blocking_put.h:269:16
                        // Call Stack: 
                        // in function put called from snax_req_handler.cc:85:33
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        quant_param_QKT_out_data <= s_reg_23;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKT_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_quant_param_QKT_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_quant_param_QKT_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP111
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:318:29
            quant_param_QKT_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd30, 6'd37: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP513
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:148:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            quant_param_QKT_out_valid <= 1'd1;
                          end 
                      end
                    6'd31, 6'd38, 6'd43: 
                      begin
                        if (quant_param_QKT_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP516
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:148:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            quant_param_QKT_out_valid <= 1'd0;
                          end 
                      end
                    6'd42: 
                      begin
                        // op:f_snax_req_handler/OP601
                        // at: cynw_blocking_put.h:270:16
                        // Call Stack: 
                        // in function put called from snax_req_handler.cc:85:33
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        quant_param_QKT_out_valid <= 1'd1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKV_out_data
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_quant_param_QKV_out_data
    // at: cynw_blocking_put.h:269:16
    
    always @(posedge clk or negedge rst)
      begin : drive_quant_param_QKV_out_data
        if (rst == 1'b0) 
          begin
            quant_param_QKV_out_data <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd29, 6'd36, 6'd46: 
                      begin
                        // op:f_snax_req_handler/OP507
                        // at: cynw_blocking_put.h:269:16
                        // Call Stack: 
                        // in function put called from snax_req_handler.cc:147:33
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        quant_param_QKV_out_data <= s_reg_23;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKV_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_quant_param_QKV_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_quant_param_QKV_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP110
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:317:29
            quant_param_QKV_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd29, 6'd36, 6'd46: 
                      begin
                        // op:f_snax_req_handler/OP508
                        // at: cynw_blocking_put.h:270:16
                        // Call Stack: 
                        // in function put called from snax_req_handler.cc:147:33
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        quant_param_QKV_out_valid <= 1'd1;
                      end
                    6'd30, 6'd37, 6'd47: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP511
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:147:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            quant_param_QKV_out_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_data_data_slice
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_acc_snax_rsp_data_data_slice
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_acc_snax_rsp_data_data_slice
        if (rst == 1'b0) 
          begin
            acc_snax_rsp_data_data_slice <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP141
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:307:18
                            // in function send_rsp called from snax_req_handler.cc:339:13
                            acc_snax_rsp_data_data_slice <= snax_req_handler_N_Mux_8_3_53_4_27_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_acc_snax_rsp_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_acc_snax_rsp_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP109
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:316:22
            acc_snax_rsp_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP142
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:307:18
                            // in function send_rsp called from snax_req_handler.cc:339:13
                            acc_snax_rsp_valid <= 1'd1;
                          end 
                      end
                    6'd02: 
                      begin
                        if (acc_snax_rsp_ready) 
                          begin
                            // op:f_snax_req_handler/OP145
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:307:18
                            // in function send_rsp called from snax_req_handler.cc:339:13
                            acc_snax_rsp_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_snax_acc_req_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_snax_acc_req_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_snax_acc_req_ready
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP108
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from snax_req_handler.cc:315:22
            snax_acc_req_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd00, 6'd50: 
                      begin
                        // op:f_snax_req_handler/OP128
                        // at: cynw_blocking_get.h:287:16
                        // Call Stack: 
                        // in function get called from cynw_blocking_get.h:307:8
                        snax_acc_req_ready <= 1'd1;
                      end
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP133
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            snax_acc_req_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_m_busy_req_0
    // Sharing or Control mux
    // Sharing/Controlling 10 operation(s) on drive_trig_hub_streamer_handler_master_m_busy_req_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1342:13
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1428:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1462:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1467:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_master_m_busy_req_0
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP118
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1428:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:322:42
            trig_hub_streamer_handler_master_m_busy_req_0 <= 1'b1;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd09, 6'd16, 6'd19, 6'd24: 
                      begin
                        // op:f_snax_req_handler/OP249
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1462:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:272:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_streamer_handler_master_m_busy_req_0 <= 1'b0;
                      end
                    6'd10, 6'd17, 6'd20, 6'd25: 
                      begin
                        // op:f_snax_req_handler/OP252
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1467:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:272:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_streamer_handler_master_m_busy_req_0 <= 1'b1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_trig_req
    // Sharing or Control mux
    // Sharing/Controlling 8 operation(s) on drive_trig_hub_streamer_handler_master_trig_req
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1391:25
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1369:53
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1398:24
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1433:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1447:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1447:11
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_master_trig_req
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP120
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1433:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:322:42
            trig_hub_streamer_handler_master_trig_req <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_22) 
                              32'd0000000000, 32'd0000000002: 
                                begin
                                  // op:f_snax_req_handler/OP334
                                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1447:2
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:203:42
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_streamer_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_4_out1;
                                end
                              32'd0000000001, 32'd0000000026: 
                                begin
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_51_4_100_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP191
                                      // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1447:11
                                      // Call Stack: 
                                      // in function trig called from snax_req_handler.cc:256:42
                                      // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                      trig_hub_streamer_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_4_out1;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd12: 
                      begin
                        // op:f_snax_req_handler/OP308
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1447:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:229:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_streamer_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_4_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_m_busy_req_0
    // Sharing or Control mux
    // Sharing/Controlling 14 operation(s) on drive_trig_hub_qkv_handler_master_m_busy_req_0
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1510:13
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1610:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1658:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1663:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_m_busy_req_0
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP115
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1610:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:321:37
            trig_hub_qkv_handler_master_m_busy_req_0 <= 1'b1;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd14, 6'd25, 6'd33, 6'd40, 6'd48: 
                      begin
                        // op:f_snax_req_handler/OP239
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1658:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:270:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_m_busy_req_0 <= 1'b0;
                      end
                    6'd08, 6'd15, 6'd26, 6'd34, 6'd41, 6'd49: 
                      begin
                        // op:f_snax_req_handler/OP242
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1663:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:270:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_m_busy_req_0 <= 1'b1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_trig_req
    // Sharing or Control mux
    // Sharing/Controlling 9 operation(s) on drive_trig_hub_qkv_handler_master_trig_req
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1559:25
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1537:53
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1566:24
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1615:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1643:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1643:11
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_trig_req
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP117
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1615:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:321:37
            trig_hub_qkv_handler_master_trig_req <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP278
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1643:2
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_8_out1;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP481
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1643:11
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_8_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP635
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1643:2
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_8_out1;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP214
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1643:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_8_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_m_busy_req_0
    // Sharing or Control mux
    // Sharing/Controlling 14 operation(s) on drive_trig_hub_qkt_handler_master_m_busy_req_0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1510:13
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1610:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1658:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1663:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_m_busy_req_0
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP112
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1610:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:320:37
            trig_hub_qkt_handler_master_m_busy_req_0 <= 1'b1;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd08, 6'd15, 6'd26, 6'd32, 6'd39, 6'd44: 
                      begin
                        // op:f_snax_req_handler/OP244
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1658:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:271:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_m_busy_req_0 <= 1'b0;
                      end
                    6'd09, 6'd16, 6'd27, 6'd33, 6'd40, 6'd45: 
                      begin
                        // op:f_snax_req_handler/OP247
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1663:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:271:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_m_busy_req_0 <= 1'b1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_trig_req
    // Sharing or Control mux
    // Sharing/Controlling 10 operation(s) on drive_trig_hub_qkt_handler_master_trig_req
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1559:25
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1537:53
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1566:24
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1615:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1643:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_trig_req
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP114
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1615:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:320:37
            trig_hub_qkt_handler_master_trig_req <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP597
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1643:2
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_12_out1;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP236
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1643:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_trig_req <= snax_req_handler_Not_1U_1U_s_1_12_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_qkv_busy
    // Sharing or Control mux
    // Sharing/Controlling 18 operation(s) on drive_qkv_busy
    // at: snax_req_handler.cc:324:9
    // at: snax_req_handler.cc:191:9
    // at: snax_req_handler.cc:292:29
    // at: snax_req_handler.cc:166:9
    // at: snax_req_handler.cc:250:18
    // at: snax_req_handler.cc:215:9
    // at: snax_req_handler.cc:274:9
    // at: snax_req_handler.cc:240:9
    // at: snax_req_handler.cc:325:9
    // at: snax_req_handler.cc:192:9
    // at: snax_req_handler.cc:293:29
    // at: snax_req_handler.cc:167:9
    // at: snax_req_handler.cc:249:18
    // at: snax_req_handler.cc:214:9
    // at: snax_req_handler.cc:275:9
    // at: snax_req_handler.cc:241:9
    
    always @(posedge clk or negedge rst)
      begin : drive_qkv_busy
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP121
            // at: snax_req_handler.cc:324:9
            // Call Stack: 
            // in function f_snax_req_handler called from snax_req_handler.cc:324:9
            qkv_busy <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_22) 
                              32'd0000000000, 32'd0000000001: 
                                begin
                                  // op:f_snax_req_handler/OP258
                                  // at: snax_req_handler.cc:215:9
                                  // Call Stack: 
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  qkv_busy <= 1'd1;
                                end
                              32'd0000000002, 32'd0000000026: 
                                begin
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_51_4_100_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP179
                                      // at: snax_req_handler.cc:250:18
                                      // Call Stack: 
                                      // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                      qkv_busy <= 1'd1;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd10, 6'd17, 6'd27: 
                      begin
                        // op:f_snax_req_handler/OP254
                        // at: snax_req_handler.cc:274:9
                        // Call Stack: 
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        qkv_busy <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_streamer_busy
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_streamer_busy
    // at: snax_req_handler.cc:326:9
    // at: snax_req_handler.cc:193:9
    // at: snax_req_handler.cc:291:34
    // at: snax_req_handler.cc:168:9
    // at: snax_req_handler.cc:200:9
    // at: snax_req_handler.cc:251:23
    // at: snax_req_handler.cc:216:9
    // at: snax_req_handler.cc:208:9
    // at: snax_req_handler.cc:276:9
    // at: snax_req_handler.cc:242:9
    
    always @(posedge clk or negedge rst)
      begin : drive_streamer_busy
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP123
            // at: snax_req_handler.cc:326:9
            // Call Stack: 
            // in function f_snax_req_handler called from snax_req_handler.cc:326:9
            streamer_busy <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_22) 
                              32'd0000000000, 32'd0000000001, 32'd0000000002: 
                                begin
                                  // op:f_snax_req_handler/OP329
                                  // at: snax_req_handler.cc:200:9
                                  // Call Stack: 
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  streamer_busy <= 1'd1;
                                end
                              32'd0000000026: 
                                begin
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_51_4_100_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP181
                                      // at: snax_req_handler.cc:251:23
                                      // Call Stack: 
                                      // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                      streamer_busy <= 1'd1;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd10, 6'd17, 6'd20, 6'd27: 
                      begin
                        // op:f_snax_req_handler/OP256
                        // at: snax_req_handler.cc:276:9
                        // Call Stack: 
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        streamer_busy <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_qkv_input_zp
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_qkv_input_zp
    // at: snax_req_handler.cc:49:13
    // at: snax_req_handler.cc:303:31
    // at: snax_req_handler.cc:50:30
    
    always @(posedge clk or negedge rst)
      begin : drive_qkv_input_zp
        if (rst == 1'b0) 
          begin
            qkv_input_zp <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd47: 
                      begin
                        if (quant_param_QKV_out_ready && s_reg_25) 
                          begin
                            // op:f_snax_req_handler/OP644
                            // at: snax_req_handler.cc:50:30
                            // Call Stack: 
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            qkv_input_zp <= s_reg_23[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1446:8
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1446:38
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_master_data_0
        if (rst == 1'b0) 
          begin
            trig_hub_streamer_handler_master_data_0 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_22) 
                              32'd0000000000: 
                                begin
                                  // op:f_snax_req_handler/OP349
                                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1446:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:172:42
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_streamer_handler_master_data_0 <= 1'd0;
                                end
                              32'd0000000001, 32'd0000000026: 
                                begin
                                end
                              32'd0000000002: 
                                begin
                                  // op:f_snax_req_handler/OP333
                                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1446:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:203:42
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_streamer_handler_master_data_0 <= 1'd1;
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_51_4_100_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP189
                                      // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1446:38
                                      // Call Stack: 
                                      // in function trig called from snax_req_handler.cc:256:42
                                      // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                      trig_hub_streamer_handler_master_data_0 <= 1'd0;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd12: 
                      begin
                        // op:f_snax_req_handler/OP306
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1446:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:229:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_streamer_handler_master_data_0 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_1
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1445:8
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1445:38
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_master_data_1
        if (rst == 1'b0) 
          begin
            trig_hub_streamer_handler_master_data_1 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_22) 
                              32'd0000000000: 
                                begin
                                  // op:f_snax_req_handler/OP348
                                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1445:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:172:42
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_streamer_handler_master_data_1 <= 1'd1;
                                end
                              32'd0000000001, 32'd0000000026: 
                                begin
                                end
                              32'd0000000002: 
                                begin
                                  // op:f_snax_req_handler/OP332
                                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1445:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:203:42
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_streamer_handler_master_data_1 <= 1'd0;
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_51_4_100_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP187
                                      // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1445:38
                                      // Call Stack: 
                                      // in function trig called from snax_req_handler.cc:256:42
                                      // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                      trig_hub_streamer_handler_master_data_1 <= 1'd0;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd12: 
                      begin
                        // op:f_snax_req_handler/OP305
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1445:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:229:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_streamer_handler_master_data_1 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1444:8
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1444:38
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_master_data_2
        if (rst == 1'b0) 
          begin
            trig_hub_streamer_handler_master_data_2 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_22) 
                              32'd0000000000, 32'd0000000002: 
                                begin
                                  // op:f_snax_req_handler/OP331
                                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1444:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:203:42
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_streamer_handler_master_data_2 <= 1'd0;
                                end
                              32'd0000000001, 32'd0000000026: 
                                begin
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_51_4_100_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP185
                                      // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1444:38
                                      // Call Stack: 
                                      // in function trig called from snax_req_handler.cc:256:42
                                      // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                      trig_hub_streamer_handler_master_data_2 <= 1'd1;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd12: 
                      begin
                        // op:f_snax_req_handler/OP304
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1444:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:229:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_streamer_handler_master_data_2 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_3
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1443:8
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1443:38
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_master_data_3
        if (rst == 1'b0) 
          begin
            trig_hub_streamer_handler_master_data_3 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_22) 
                              32'd0000000000, 32'd0000000002: 
                                begin
                                  // op:f_snax_req_handler/OP330
                                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1443:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:203:42
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_streamer_handler_master_data_3 <= 1'd0;
                                end
                              32'd0000000001, 32'd0000000026: 
                                begin
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_51_4_100_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP183
                                      // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1443:38
                                      // Call Stack: 
                                      // in function trig called from snax_req_handler.cc:256:42
                                      // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                      trig_hub_streamer_handler_master_data_3 <= 1'd0;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd12: 
                      begin
                        // op:f_snax_req_handler/OP303
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1443:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:229:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_streamer_handler_master_data_3 <= 1'd1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_0
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1642:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1642:38
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_0
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_0 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP277
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1642:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_0 <= 1'd1;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP480
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1642:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_0 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP634
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1642:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_0 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP212
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1642:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_0 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_1
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1641:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1641:38
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_1
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_1 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP276
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1641:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_1 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP479
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1641:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_1 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP633
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1641:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_1 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04: 
                      begin
                        // op:f_snax_req_handler/OP211
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1641:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_1 <= 1'd1;
                      end
                    6'd21: 
                      begin
                        // op:f_snax_req_handler/OP369
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1641:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:177:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_1 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1640:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1640:38
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_2
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_2 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP275
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1640:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_2 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP478
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1640:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_2 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP632
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1640:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_2 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04: 
                      begin
                        // op:f_snax_req_handler/OP210
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1640:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_2 <= 1'd0;
                      end
                    6'd21: 
                      begin
                        // op:f_snax_req_handler/OP368
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1640:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:177:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_2 <= 1'd1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_3
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1639:38
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1639:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_3
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_3 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP274
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1639:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_3 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP477
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1639:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_3 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP631
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1639:38
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_3 <= snax_req_handler_Equal_1U_13_4_78_out1;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP209
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1639:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_3 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_4
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1638:38
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1638:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_4
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_4 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP273
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1638:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_4 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP476
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1638:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_4 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP629
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1638:38
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_4 <= snax_req_handler_Equal_1U_15_4_77_out1;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP208
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1638:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_4 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_5
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1637:38
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1637:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_5
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_5 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP272
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1637:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_5 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP475
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1637:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_5 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP627
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1637:38
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_5 <= snax_req_handler_Equal_1U_24_4_76_out1;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP207
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1637:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_5 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_6
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1636:38
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1636:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_6
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_6 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP271
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1636:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_6 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP474
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1636:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_6 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP625
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1636:38
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_6 <= snax_req_handler_Equal_1U_17_4_75_out1;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP206
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1636:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_6 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_7
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1635:38
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1635:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_7
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_7 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP270
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1635:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_7 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP473
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1635:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_7 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP623
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1635:38
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_7 <= snax_req_handler_Equal_1U_27_4_74_out1;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP205
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1635:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_7 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1634:38
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1634:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_8
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_8 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP269
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1634:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_8 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP472
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1634:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_8 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP621
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1634:38
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_8 <= snax_req_handler_Equal_1U_19_4_73_out1;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP204
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1634:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_8 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1633:38
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1633:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_9
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_9 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP268
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1633:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_9 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP471
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1633:38
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_9 <= 1'd0;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP619
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1633:38
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_9 <= snax_req_handler_Equal_1U_40_4_72_out1;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP203
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1633:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_9 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_10
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1632:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1632:39
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_10
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_10 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP267
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1632:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_10 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP470
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1632:39
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_10 <= snax_req_handler_N_Muxb_1_2_52_4_86_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP617
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1632:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_10 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP202
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1632:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_10 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1631:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1631:39
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_11
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_11 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP266
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1631:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_11 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP467
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1631:39
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_11 <= snax_req_handler_N_Muxb_1_2_52_4_85_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP616
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1631:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_11 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP201
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1631:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_11 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_12
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1630:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1630:39
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_12
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_12 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP265
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1630:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_12 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP464
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1630:39
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_12 <= snax_req_handler_N_Muxb_1_2_52_4_84_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP615
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1630:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_12 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP200
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1630:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_12 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_13
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1629:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1629:39
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_13
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_13 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP264
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1629:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_13 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP461
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1629:39
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_13 <= snax_req_handler_N_Muxb_1_2_52_4_83_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP614
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1629:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_13 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP199
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1629:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_13 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_14
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1628:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1628:39
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_14
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_14 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP263
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1628:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_14 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP458
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1628:39
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_14 <= snax_req_handler_N_Muxb_1_2_52_4_82_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP613
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1628:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_14 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP198
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1628:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_14 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1627:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1627:39
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_15
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_15 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP262
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1627:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_15 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP455
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1627:39
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_15 <= snax_req_handler_N_Muxb_1_2_52_4_81_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP612
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1627:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_15 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP197
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1627:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_15 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_16
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_16
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1626:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1626:39
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_16
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_16 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP261
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1626:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_16 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP452
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1626:39
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_16 <= snax_req_handler_N_Muxb_1_2_52_4_80_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP611
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1626:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_16 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP196
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1626:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_16 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_17
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_17
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1625:8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1625:39
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_data_17
        if (rst == 1'b0) 
          begin
            trig_hub_qkv_handler_master_data_17 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                          22'd0000000: 
                            begin
                              if (32'd0000000001 == s_reg_22) 
                                begin
                                  // op:f_snax_req_handler/OP260
                                  // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1625:8
                                  // Call Stack: 
                                  // in function trig called from snax_req_handler.cc:221:37
                                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                  trig_hub_qkv_handler_master_data_17 <= 1'd0;
                                end 
                            end
                          default: 
                            begin
                              case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                                7'd000: 
                                  begin
                                    if ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} == 7'd000) 
                                      begin
                                        // op:f_snax_req_handler/OP449
                                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1625:39
                                        // Call Stack: 
                                        // in function trig called from snax_req_handler.cc:125:41
                                        // in function trig called from snax_req_handler.cc:145:41
                                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                        trig_hub_qkv_handler_master_data_17 <= snax_req_handler_Not_1U_1U_s_4_79_out1;
                                      end 
                                  end
                                default: 
                                  begin
                                    // op:f_snax_req_handler/OP610
                                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1625:8
                                    // Call Stack: 
                                    // in function trig called from snax_req_handler.cc:45:41
                                    // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                                    trig_hub_qkv_handler_master_data_17 <= 1'd0;
                                  end
                              endcase
                            end
                        endcase
                      end
                    6'd04, 6'd21: 
                      begin
                        // op:f_snax_req_handler/OP195
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1625:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:261:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkv_handler_master_data_17 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1642:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_0
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_0 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP595
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1642:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_0 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP234
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1642:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_0 <= 1'd0;
                      end
                    6'd11: 
                      begin
                        // op:f_snax_req_handler/OP298
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1642:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:226:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_0 <= 1'd1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_1
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1641:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_1
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_1 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP594
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1641:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_1 <= 1'd0;
                          end 
                      end
                    6'd05: 
                      begin
                        // op:f_snax_req_handler/OP233
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1641:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_1 <= 1'd1;
                      end
                    6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP297
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1641:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:226:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_1 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1640:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_2
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_2 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP593
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1640:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_2 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP232
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1640:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_2 <= 1'd0;
                      end
                    6'd22: 
                      begin
                        // op:f_snax_req_handler/OP390
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1640:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:182:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_2 <= 1'd1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_3
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1639:38
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1639:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_3
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_3 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP592
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1639:38
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_3 <= snax_req_handler_Equal_1U_34_4_93_out1;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP231
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1639:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_3 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_4
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_4
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1638:38
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1638:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_4
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_4 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP590
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1638:38
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_4 <= snax_req_handler_Equal_1U_38_4_92_out1;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP230
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1638:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_4 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_5
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_5
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1637:38
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1637:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_5
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_5 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP588
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1637:38
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_5 <= snax_req_handler_Equal_1U_36_4_91_out1;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP229
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1637:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_5 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_6
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_6
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1636:38
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1636:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_6
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_6 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP586
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1636:38
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_6 <= snax_req_handler_Equal_1U_50_4_90_out1;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP228
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1636:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_6 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_7
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_7
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1635:38
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1635:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_7
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_7 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP584
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1635:38
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_7 <= snax_req_handler_Equal_1U_32_4_89_out1;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP227
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1635:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_7 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_8
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_8
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1634:38
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1634:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_8
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_8 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP582
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1634:38
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_8 <= snax_req_handler_Equal_1U_48_4_88_out1;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP226
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1634:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_8 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_9
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1633:38
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1633:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_9
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_9 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP580
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1633:38
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_9 <= snax_req_handler_Equal_1U_46_4_87_out1;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP225
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1633:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_9 <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_10
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_10
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1632:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_10
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_10 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP578
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1632:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_10 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28: 
                      begin
                        // op:f_snax_req_handler/OP224
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1632:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_10 <= 1'd0;
                      end
                    6'd35: 
                      begin
                        // op:f_snax_req_handler/OP536
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1632:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:126:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_10 <= snax_req_handler_Equal_1U_44_4_102_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_11
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1631:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_11
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_11 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP577
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1631:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_11 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28: 
                      begin
                        // op:f_snax_req_handler/OP223
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1631:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_11 <= 1'd0;
                      end
                    6'd35: 
                      begin
                        // op:f_snax_req_handler/OP535
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1631:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:126:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_11 <= snax_req_handler_Equal_1U_42_4_52_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_12
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_12
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1630:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_12
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_12 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP576
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1630:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_12 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28: 
                      begin
                        // op:f_snax_req_handler/OP222
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1630:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_12 <= 1'd0;
                      end
                    6'd35: 
                      begin
                        // op:f_snax_req_handler/OP534
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1630:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:126:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_12 <= snax_req_handler_Equal_1U_2_4_104_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_13
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_13
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1629:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_13
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_13 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP575
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1629:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_13 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28: 
                      begin
                        // op:f_snax_req_handler/OP221
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1629:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_13 <= 1'd0;
                      end
                    6'd35: 
                      begin
                        // op:f_snax_req_handler/OP533
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1629:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:126:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_13 <= snax_req_handler_Equal_1U_4_4_50_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_14
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_14
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1628:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_14
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_14 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP574
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1628:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_14 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28: 
                      begin
                        // op:f_snax_req_handler/OP220
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1628:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_14 <= 1'd0;
                      end
                    6'd35: 
                      begin
                        // op:f_snax_req_handler/OP532
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1628:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:126:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_14 <= snax_req_handler_Equal_1U_7_4_49_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_15
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_15
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1627:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_15
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_15 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP573
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1627:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_15 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28: 
                      begin
                        // op:f_snax_req_handler/OP219
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1627:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_15 <= 1'd0;
                      end
                    6'd35: 
                      begin
                        // op:f_snax_req_handler/OP531
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1627:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:126:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_15 <= snax_req_handler_Equal_1U_21_4_107_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_16
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_16
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1626:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_16
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_16 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP572
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1626:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_16 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd28: 
                      begin
                        // op:f_snax_req_handler/OP218
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1626:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_16 <= 1'd0;
                      end
                    6'd35: 
                      begin
                        // op:f_snax_req_handler/OP530
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1626:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:126:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_16 <= snax_req_handler_Equal_1U_9_4_47_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_17
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkt_handler_master_data_17
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1625:8
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_data_17
        if (rst == 1'b0) 
          begin
            trig_hub_qkt_handler_master_data_17 <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                              , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1
                              , snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP571
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1625:8
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:84:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            trig_hub_qkt_handler_master_data_17 <= 1'd0;
                          end 
                      end
                    6'd05, 6'd11, 6'd22, 6'd35: 
                      begin
                        // op:f_snax_req_handler/OP217
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1625:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:266:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_17 <= 1'd0;
                      end
                    6'd28: 
                      begin
                        // op:f_snax_req_handler/OP485
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1625:8
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:146:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        trig_hub_qkt_handler_master_data_17 <= 1'd1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_stall0
    // Sharing or Control mux
    // Sharing/Controlling 54 operation(s) on drive_stall0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1492:59
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1611:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1664:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1492:59
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1611:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1664:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1324:59
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1429:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1468:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1644:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1448:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1644:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1463:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1659:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1659:2
    always @*
      begin : drive_stall0
        case (global_state) 
          6'd04, 6'd13, 6'd18, 6'd21: 
            begin
              // op:f_snax_req_handler/OP194
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1448:2
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:256:42
              // in function process_snax_acc_req called from snax_req_handler.cc:343:13
              stall0 = snax_req_handler_And_1Ux1U_1U_4_14_out1;
            end
          6'd05, 6'd11, 6'd22, 6'd28, 6'd35, 6'd46: 
            begin
              // op:f_snax_req_handler/OP216
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1644:2
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:261:37
              // in function process_snax_acc_req called from snax_req_handler.cc:343:13
              stall0 = snax_req_handler_And_1Ux1U_1U_4_16_out1;
            end
          6'd06, 6'd12, 6'd23, 6'd29, 6'd36, 6'd42: 
            begin
              // op:f_snax_req_handler/OP238
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1644:2
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:266:37
              // in function process_snax_acc_req called from snax_req_handler.cc:343:13
              stall0 = snax_req_handler_And_1Ux1U_1U_4_122_out1;
            end
          6'd08, 6'd15, 6'd26, 6'd34, 6'd41, 6'd49: 
            begin
              // op:f_snax_req_handler/OP241
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1659:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:270:37
              // in function process_snax_acc_req called from snax_req_handler.cc:343:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_117_out1;
            end
          6'd09, 6'd16, 6'd27, 6'd33, 6'd40, 6'd45: 
            begin
              // op:f_snax_req_handler/OP246
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1659:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:271:37
              // in function process_snax_acc_req called from snax_req_handler.cc:343:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_121_out1;
            end
          6'd10, 6'd17, 6'd20, 6'd25: 
            begin
              // op:f_snax_req_handler/OP251
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1463:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:272:42
              // in function process_snax_acc_req called from snax_req_handler.cc:343:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_113_out1;
            end
          default: 
            begin
              stall0 = 1'b0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_22
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_22
    // at: defines.h:215:22
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_22
        if (rst == 1'b0) 
          begin
            s_reg_22 <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP131
                            // at: defines.h:215:22
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_22 <= snax_acc_req_data_addr;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_23
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_23
    // at: defines.h:217:22
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_23
        if (rst == 1'b0) 
          begin
            s_reg_23 <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP132
                            // at: defines.h:217:22
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_23 <= snax_acc_req_data_data;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_25
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_25
    // at: defines.h:320:51
    // at: snax_req_handler.cc:343:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_25
        if (rst == 1'b0) 
          begin
            s_reg_25 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP440
                            // at: defines.h:320:51
                            // Call Stack: 
                            // in function is_config_conv called from snax_req_handler.cc:90:19
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            s_reg_25 <= snax_req_handler_OrReduction_7U_1U_4_28_out1;
                          end 
                      end
                    6'd46: 
                      begin
                        // op:f_snax_req_handler/OP643
                        // at: snax_req_handler.cc:343:34
                        // Call Stack: 
                        // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                        s_reg_25 <= snax_req_handler_Equal_1U_13_4_45_out1;
                      end
                    6'd47: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_snax_req_handler/OP643
                            // at: snax_req_handler.cc:343:34
                            // Call Stack: 
                            // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                            s_reg_25 <= snax_req_handler_Equal_1U_13_4_45_out1;
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_26
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_26
    // at: snax_req_handler.cc:343:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_26
        if (rst == 1'b0) 
          begin
            s_reg_26 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP450
                  // at: snax_req_handler.cc:343:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                  s_reg_26 <= snax_req_handler_Equal_1U_9_4_47_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_27
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_27
    // at: snax_req_handler.cc:343:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_27
        if (rst == 1'b0) 
          begin
            s_reg_27 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP453
                  // at: snax_req_handler.cc:343:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                  s_reg_27 <= snax_req_handler_Equal_1U_21_4_107_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_28
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_28
    // at: snax_req_handler.cc:343:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_28
        if (rst == 1'b0) 
          begin
            s_reg_28 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP456
                  // at: snax_req_handler.cc:343:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                  s_reg_28 <= snax_req_handler_Equal_1U_7_4_49_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_29
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_29
    // at: snax_req_handler.cc:343:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_29
        if (rst == 1'b0) 
          begin
            s_reg_29 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP459
                  // at: snax_req_handler.cc:343:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                  s_reg_29 <= snax_req_handler_Equal_1U_4_4_50_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_30
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_30
    // at: snax_req_handler.cc:343:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_30
        if (rst == 1'b0) 
          begin
            s_reg_30 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP462
                  // at: snax_req_handler.cc:343:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                  s_reg_30 <= snax_req_handler_Equal_1U_2_4_104_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_31
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_31
    // at: snax_req_handler.cc:343:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_31
        if (rst == 1'b0) 
          begin
            s_reg_31 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP465
                  // at: snax_req_handler.cc:343:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                  s_reg_31 <= snax_req_handler_Equal_1U_42_4_52_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_32
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_32
    // at: snax_req_handler.cc:343:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_32
        if (rst == 1'b0) 
          begin
            s_reg_32 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP468
                  // at: snax_req_handler.cc:343:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:343:13
                  s_reg_32 <= snax_req_handler_Equal_1U_44_4_102_out1;
                end
            endcase
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_s_4_18
    // Resource=snax_req_handler_Or_1Ux1U_1U_s_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:295:46
    assign snax_req_handler_Or_1Ux1U_1U_s_4_18_out1 = streamer_busy | qkv_busy;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_s_4_19
    // Resource=snax_req_handler_Or_1Ux1U_1U_s_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:295:61
    assign snax_req_handler_Or_1Ux1U_1U_s_4_19_out1 = snax_req_handler_Or_1Ux1U_1U_s_4_18_out1 | qkv_busy;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_9_4_20
    // Resource=snax_req_handler_Equal_1U_9_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:321:21
    assign snax_req_handler_Equal_1U_9_4_20_out1 = snax_acc_req_data_addr == 32'd0000000024;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_21_4_21
    // Resource=snax_req_handler_Equal_1U_21_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:320:21
    assign snax_req_handler_Equal_1U_21_4_21_out1 = snax_acc_req_data_addr == 32'd0000000021;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_7_4_22
    // Resource=snax_req_handler_Equal_1U_7_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:319:21
    assign snax_req_handler_Equal_1U_7_4_22_out1 = snax_acc_req_data_addr == 32'd0000000018;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_4_4_23
    // Resource=snax_req_handler_Equal_1U_4_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:318:21
    assign snax_req_handler_Equal_1U_4_4_23_out1 = snax_acc_req_data_addr == 32'd0000000015;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_2_4_24
    // Resource=snax_req_handler_Equal_1U_2_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:317:21
    assign snax_req_handler_Equal_1U_2_4_24_out1 = snax_acc_req_data_addr == 32'd0000000012;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_42_4_25
    // Resource=snax_req_handler_Equal_1U_42_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:316:21
    assign snax_req_handler_Equal_1U_42_4_25_out1 = snax_acc_req_data_addr == 32'd0000000009;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_44_4_26
    // Resource=snax_req_handler_Equal_1U_44_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:315:21
    assign snax_req_handler_Equal_1U_44_4_26_out1 = snax_acc_req_data_addr == 32'd0000000006;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Mux_8_3_53_4_27
    // Resource=snax_req_handler_N_Mux_8_3_53_4, Function=mux : Inputs=8,1,32 Outputs=8
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:289:5
    always @*
      begin : snax_req_handler_N_Mux_8_3_53_4_27
        case (snax_acc_req_data_addr) 
          32'd0000000026: 
            begin
              snax_req_handler_N_Mux_8_3_53_4_27_out1 = {7'b0000000, snax_req_handler_Or_1Ux1U_1U_s_4_19_out1};
            end
          32'd0000000027: 
            begin
              snax_req_handler_N_Mux_8_3_53_4_27_out1 = qkv_input_zp;
            end
          default: 
            begin
              snax_req_handler_N_Mux_8_3_53_4_27_out1 = 8'd000;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_snax_req_handler_OrReduction_7U_1U_4_28_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_snax_req_handler_OrReduction_7U_1U_4_28_in1
    // at: defines.h:320:51
    assign snax_req_handler_OrReduction_7U_1U_4_28_in1 = {snax_req_handler_Equal_1U_44_4_26_out1, {{snax_req_handler_Equal_1U_42_4_25_out1, snax_req_handler_Equal_1U_2_4_24_out1}, {{snax_req_handler_Equal_1U_4_4_23_out1, snax_req_handler_Equal_1U_7_4_22_out1}, {snax_req_handler_Equal_1U_21_4_21_out1, snax_req_handler_Equal_1U_9_4_20_out1}}}};
    
    // rtl_instance:snax_req_handler/snax_req_handler_OrReduction_7U_1U_4_28
    // Resource=snax_req_handler_OrReduction_7U_1U_4, Function=or : Inputs=7 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:320:51
    assign snax_req_handler_OrReduction_7U_1U_4_28_out1 = (|snax_req_handler_OrReduction_7U_1U_4_28_in1);
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_9_4_47
    // Resource=snax_req_handler_Equal_1U_9_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:359:21
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_9_4_47_out1 = s_reg_22 == 32'd0000000024;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_21_4_107
    // Resource=snax_req_handler_Equal_1U_21_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:358:21
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_21_4_107_out1 = s_reg_22 == 32'd0000000021;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_7_4_49
    // Resource=snax_req_handler_Equal_1U_7_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:357:21
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_7_4_49_out1 = s_reg_22 == 32'd0000000018;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_4_4_50
    // Resource=snax_req_handler_Equal_1U_4_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:356:21
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_4_4_50_out1 = s_reg_22 == 32'd0000000015;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_2_4_104
    // Resource=snax_req_handler_Equal_1U_2_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:355:21
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_2_4_104_out1 = s_reg_22 == 32'd0000000012;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_42_4_52
    // Resource=snax_req_handler_Equal_1U_42_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:354:21
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_42_4_52_out1 = s_reg_22 == 32'd0000000009;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_44_4_102
    // Resource=snax_req_handler_Equal_1U_44_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:353:21
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_44_4_102_out1 = s_reg_22 == 32'd0000000006;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_36_4_36
    // Resource=snax_req_handler_Equal_1U_36_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:347:21
    assign snax_req_handler_Equal_1U_36_4_36_out1 = s_reg_22 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_38_4_37
    // Resource=snax_req_handler_Equal_1U_38_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:346:21
    assign snax_req_handler_Equal_1U_38_4_37_out1 = s_reg_22 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_34_4_38
    // Resource=snax_req_handler_Equal_1U_34_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:345:21
    assign snax_req_handler_Equal_1U_34_4_38_out1 = s_reg_22 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_40_4_39
    // Resource=snax_req_handler_Equal_1U_40_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:343:21
    assign snax_req_handler_Equal_1U_40_4_39_out1 = s_reg_22 == 32'd0000000022;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_19_4_40
    // Resource=snax_req_handler_Equal_1U_19_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:342:21
    assign snax_req_handler_Equal_1U_19_4_40_out1 = s_reg_22 == 32'd0000000019;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_27_4_41
    // Resource=snax_req_handler_Equal_1U_27_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:341:21
    assign snax_req_handler_Equal_1U_27_4_41_out1 = s_reg_22 == 32'd0000000016;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_17_4_42
    // Resource=snax_req_handler_Equal_1U_17_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:340:21
    assign snax_req_handler_Equal_1U_17_4_42_out1 = s_reg_22 == 32'd0000000013;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_24_4_43
    // Resource=snax_req_handler_Equal_1U_24_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:339:21
    assign snax_req_handler_Equal_1U_24_4_43_out1 = s_reg_22 == 32'd0000000010;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_15_4_44
    // Resource=snax_req_handler_Equal_1U_15_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:338:21
    assign snax_req_handler_Equal_1U_15_4_44_out1 = s_reg_22 == 32'd0000000007;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_13_4_45
    // Resource=snax_req_handler_Equal_1U_13_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:337:21
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_13_4_45_out1 = s_reg_22 == 32'd0000000004;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_10_4_46
    // Resource=snax_req_handler_Equal_1U_10_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:360:21
    assign snax_req_handler_Equal_1U_10_4_46_out1 = s_reg_22 == 32'd0000000025;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_46_4_54
    // Resource=snax_req_handler_Equal_1U_46_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:351:21
    assign snax_req_handler_Equal_1U_46_4_54_out1 = s_reg_22 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_48_4_55
    // Resource=snax_req_handler_Equal_1U_48_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:350:21
    assign snax_req_handler_Equal_1U_48_4_55_out1 = s_reg_22 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_32_4_56
    // Resource=snax_req_handler_Equal_1U_32_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:349:21
    assign snax_req_handler_Equal_1U_32_4_56_out1 = s_reg_22 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_50_4_57
    // Resource=snax_req_handler_Equal_1U_50_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:348:21
    assign snax_req_handler_Equal_1U_50_4_57_out1 = s_reg_22 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_40_4_58
    // Resource=snax_req_handler_Equal_1U_40_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:293:21
    assign snax_req_handler_Equal_1U_40_4_58_out1 = s_reg_22 == 32'd0000000022;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_15_4_59
    // Resource=snax_req_handler_Equal_1U_15_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:288:21
    assign snax_req_handler_Equal_1U_15_4_59_out1 = s_reg_22 == 32'd0000000007;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_13_4_60
    // Resource=snax_req_handler_Equal_1U_13_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:287:21
    assign snax_req_handler_Equal_1U_13_4_60_out1 = s_reg_22 == 32'd0000000004;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_17_4_61
    // Resource=snax_req_handler_Equal_1U_17_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:290:21
    assign snax_req_handler_Equal_1U_17_4_61_out1 = s_reg_22 == 32'd0000000013;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_24_4_62
    // Resource=snax_req_handler_Equal_1U_24_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:289:21
    assign snax_req_handler_Equal_1U_24_4_62_out1 = s_reg_22 == 32'd0000000010;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_19_4_63
    // Resource=snax_req_handler_Equal_1U_19_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:292:21
    assign snax_req_handler_Equal_1U_19_4_63_out1 = s_reg_22 == 32'd0000000019;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_27_4_64
    // Resource=snax_req_handler_Equal_1U_27_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:291:21
    assign snax_req_handler_Equal_1U_27_4_64_out1 = s_reg_22 == 32'd0000000016;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_46_4_65
    // Resource=snax_req_handler_Equal_1U_46_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:307:21
    assign snax_req_handler_Equal_1U_46_4_65_out1 = s_reg_22 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_38_4_66
    // Resource=snax_req_handler_Equal_1U_38_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:302:21
    assign snax_req_handler_Equal_1U_38_4_66_out1 = s_reg_22 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_34_4_67
    // Resource=snax_req_handler_Equal_1U_34_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:301:21
    assign snax_req_handler_Equal_1U_34_4_67_out1 = s_reg_22 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_50_4_68
    // Resource=snax_req_handler_Equal_1U_50_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:304:21
    assign snax_req_handler_Equal_1U_50_4_68_out1 = s_reg_22 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_36_4_69
    // Resource=snax_req_handler_Equal_1U_36_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:303:21
    assign snax_req_handler_Equal_1U_36_4_69_out1 = s_reg_22 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_48_4_70
    // Resource=snax_req_handler_Equal_1U_48_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:306:21
    assign snax_req_handler_Equal_1U_48_4_70_out1 = s_reg_22 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_32_4_71
    // Resource=snax_req_handler_Equal_1U_32_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:305:21
    assign snax_req_handler_Equal_1U_32_4_71_out1 = s_reg_22 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_40_4_72
    // Resource=snax_req_handler_Equal_1U_40_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_40_4_72_out1 = s_reg_22 == 32'd0000000022;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_19_4_73
    // Resource=snax_req_handler_Equal_1U_19_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_19_4_73_out1 = s_reg_22 == 32'd0000000019;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_27_4_74
    // Resource=snax_req_handler_Equal_1U_27_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_27_4_74_out1 = s_reg_22 == 32'd0000000016;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_17_4_75
    // Resource=snax_req_handler_Equal_1U_17_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_17_4_75_out1 = s_reg_22 == 32'd0000000013;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_24_4_76
    // Resource=snax_req_handler_Equal_1U_24_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_24_4_76_out1 = s_reg_22 == 32'd0000000010;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_15_4_77
    // Resource=snax_req_handler_Equal_1U_15_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_15_4_77_out1 = s_reg_22 == 32'd0000000007;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_13_4_78
    // Resource=snax_req_handler_Equal_1U_13_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_13_4_78_out1 = s_reg_22 == 32'd0000000004;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_79
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:90:14
    assign snax_req_handler_Not_1U_1U_s_4_79_out1 = !s_reg_25;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_52_4_80
    // Resource=snax_req_handler_N_Muxb_1_2_52_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_52_4_80
        if (s_reg_25) 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_80_out1 = s_reg_26;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_80_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_52_4_81
    // Resource=snax_req_handler_N_Muxb_1_2_52_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_52_4_81
        if (s_reg_25) 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_81_out1 = s_reg_27;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_81_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_52_4_82
    // Resource=snax_req_handler_N_Muxb_1_2_52_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_52_4_82
        if (s_reg_25) 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_82_out1 = s_reg_28;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_82_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_52_4_83
    // Resource=snax_req_handler_N_Muxb_1_2_52_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_52_4_83
        if (s_reg_25) 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_83_out1 = s_reg_29;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_83_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_52_4_84
    // Resource=snax_req_handler_N_Muxb_1_2_52_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_52_4_84
        if (s_reg_25) 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_84_out1 = s_reg_30;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_84_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_52_4_85
    // Resource=snax_req_handler_N_Muxb_1_2_52_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_52_4_85
        if (s_reg_25) 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_85_out1 = s_reg_31;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_85_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_52_4_86
    // Resource=snax_req_handler_N_Muxb_1_2_52_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_52_4_86
        if (s_reg_25) 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_86_out1 = s_reg_32;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_52_4_86_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_46_4_87
    // Resource=snax_req_handler_Equal_1U_46_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_46_4_87_out1 = s_reg_22 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_48_4_88
    // Resource=snax_req_handler_Equal_1U_48_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_48_4_88_out1 = s_reg_22 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_32_4_89
    // Resource=snax_req_handler_Equal_1U_32_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_32_4_89_out1 = s_reg_22 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_50_4_90
    // Resource=snax_req_handler_Equal_1U_50_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_50_4_90_out1 = s_reg_22 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_36_4_91
    // Resource=snax_req_handler_Equal_1U_36_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_36_4_91_out1 = s_reg_22 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_38_4_92
    // Resource=snax_req_handler_Equal_1U_38_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_38_4_92_out1 = s_reg_22 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_34_4_93
    // Resource=snax_req_handler_Equal_1U_34_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_34_4_93_out1 = s_reg_22 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_51_4_100
    // Resource=snax_req_handler_Equal_1U_51_4, Function=eq : Inputs=32 Outputs=1
    // Implements 8 operation(s)
    // at: snax_req_handler.cc:343:34
    assign snax_req_handler_Equal_1U_51_4_100_out1 = s_reg_22 == 32'd0000000003;
    
    // rtl_process:snax_req_handler/drive_global_state
    // FSM Control Mux
    // FSM Control for thread behavior:f_snax_req_handler
    // BB2 : PROTO_1
    //   SRCLOC: snax_req_handler.cc:328:9
    //    FSM: global_state == 0
    // BB5 : PROTO_2
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 1
    // BB9 : PROTO_3
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 2
    // BB12 : PROTO_4
    //   SRCLOC: snax_req_handler.cc:341:13
    //    FSM: global_state == 3
    // BB32 : PROTO_47
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1646:3
    //    FSM: global_state == 46
    // BB37 : PROTO_22
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1450:3
    //    FSM: global_state == 21
    // BB38 : PROTO_29
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1646:3
    //    FSM: global_state == 28
    // BB39 : PROTO_36
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1646:3
    //    FSM: global_state == 35
    // BB40 : PROTO_43
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1646:3
    //    FSM: global_state == 42
    // BB46 : PROTO_19
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1450:3
    //    FSM: global_state == 18
    // BB54 : PROTO_5
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1450:3
    //    FSM: global_state == 4
    // BB55 : PROTO_12
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1646:3
    //    FSM: global_state == 11
    // BB61 : PROTO_48
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 47
    // BB66 : PROTO_20
    //   SRCLOC: snax_req_handler.cc:205:9
    //    FSM: global_state == 19
    // BB67 : PROTO_23
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1646:3
    //    FSM: global_state == 22
    // BB68 : PROTO_30
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1646:3
    //    FSM: global_state == 29
    // BB69 : PROTO_37
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1646:3
    //    FSM: global_state == 36
    // BB70 : PROTO_44
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 43
    // BB83 : PROTO_49
    //   SRCLOC: snax_req_handler.cc:53:13
    //    FSM: global_state == 48
    // BB86 : PROTO_6
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1646:3
    //    FSM: global_state == 5
    // BB87 : PROTO_13
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1646:3
    //    FSM: global_state == 12
    // BB88 : PROTO_21
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1465:3
    //    FSM: global_state == 20
    // BB92 : PROTO_45
    //   SRCLOC: snax_req_handler.cc:86:13
    //    FSM: global_state == 44
    // BB99 : PROTO_24
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1646:3
    //    FSM: global_state == 23
    // BB100 : PROTO_31
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 30
    // BB101 : PROTO_38
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 37
    // BB103 : PROTO_50
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1661:3
    //    FSM: global_state == 49
    // BB114 : PROTO_46
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1661:3
    //    FSM: global_state == 45
    // BB118 : PROTO_7
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1646:3
    //    FSM: global_state == 6
    // BB119 : PROTO_14
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1450:3
    //    FSM: global_state == 13
    // BB121 : PROTO_25
    //   SRCLOC: snax_req_handler.cc:184:9
    //    FSM: global_state == 24
    // BB132 : PROTO_32
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 31
    // BB133 : PROTO_39
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 38
    // BB138 : PROTO_8
    //   SRCLOC: snax_req_handler.cc:268:9
    //    FSM: global_state == 7
    // BB139 : PROTO_15
    //   SRCLOC: snax_req_handler.cc:233:9
    //    FSM: global_state == 14
    // BB141 : PROTO_26
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1465:3
    //    FSM: global_state == 25
    // BB154 : PROTO_33
    //   SRCLOC: snax_req_handler.cc:150:13
    //    FSM: global_state == 32
    // BB155 : PROTO_40
    //   SRCLOC: snax_req_handler.cc:130:13
    //    FSM: global_state == 39
    // BB160 : PROTO_9
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1661:3
    //    FSM: global_state == 8
    // BB161 : PROTO_16
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1661:3
    //    FSM: global_state == 15
    // BB174 : PROTO_34
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1661:3
    //    FSM: global_state == 33
    // BB175 : PROTO_41
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1661:3
    //    FSM: global_state == 40
    // BB183 : PROTO_27
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1661:3
    //    FSM: global_state == 26
    // BB200 : PROTO_10
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1661:3
    //    FSM: global_state == 9
    // BB201 : PROTO_17
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1661:3
    //    FSM: global_state == 16
    // BB214 : PROTO_35
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1661:3
    //    FSM: global_state == 34
    // BB215 : PROTO_42
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1661:3
    //    FSM: global_state == 41
    // BB223 : PROTO_28
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1661:3
    //    FSM: global_state == 27
    // BB240 : PROTO_11
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1465:3
    //    FSM: global_state == 10
    // BB241 : PROTO_18
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1465:3
    //    FSM: global_state == 17
    // BB268 : PROTO_51
    //   SRCLOC: snax_req_handler.cc:346:9
    //    FSM: global_state == 50
    
    always @(posedge clk or negedge rst)
      begin : drive_global_state
        if (rst == 1'b0) 
          begin
            // basic_block:trig_hub_qkt_handler_master_write_sync_4/BB6
            global_state <= 6'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  global_state <= global_state_next;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_global_state_next
    // FSM Control Mux
    // FSM Control for thread behavior:f_snax_req_handler
    always @*
      begin : drive_global_state_next
        case (global_state) 
          6'd00, 6'd50: 
            begin
              // basic_block:f_snax_req_handler/BB5
              global_state_next = 6'd01;
            end
          6'd01: 
            begin
              if (snax_acc_req_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB5
                  global_state_next = 6'd01;
                end
            end
          6'd02: 
            begin
              if (acc_snax_rsp_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB9
                  global_state_next = 6'd02;
                end
            end
          6'd03: 
            begin
              case ({{snax_req_handler_Equal_1U_50_4_57_out1, snax_req_handler_Equal_1U_32_4_56_out1}, {{{snax_req_handler_Equal_1U_48_4_55_out1, snax_req_handler_Equal_1U_46_4_54_out1}, {snax_req_handler_Equal_1U_44_4_102_out1, snax_req_handler_Equal_1U_42_4_52_out1}}, {{{{snax_req_handler_Equal_1U_2_4_104_out1, snax_req_handler_Equal_1U_4_4_50_out1}, {snax_req_handler_Equal_1U_7_4_49_out1, snax_req_handler_Equal_1U_21_4_107_out1}}, {{snax_req_handler_Equal_1U_9_4_47_out1
                    , snax_req_handler_Equal_1U_10_4_46_out1}, {snax_req_handler_Equal_1U_13_4_45_out1, snax_req_handler_Equal_1U_15_4_44_out1}}}, {{{snax_req_handler_Equal_1U_24_4_43_out1, snax_req_handler_Equal_1U_17_4_42_out1}, {snax_req_handler_Equal_1U_27_4_41_out1, snax_req_handler_Equal_1U_19_4_40_out1}}, {{snax_req_handler_Equal_1U_40_4_39_out1, snax_req_handler_Equal_1U_34_4_38_out1}, {snax_req_handler_Equal_1U_38_4_37_out1, snax_req_handler_Equal_1U_36_4_36_out1}}}}}}) 
                22'd0000000: 
                  begin
                    case (s_reg_22) 
                      32'd0000000000: 
                        begin
                          // basic_block:f_snax_req_handler/BB37
                          global_state_next = 6'd21;
                        end
                      32'd0000000001: 
                        begin
                          // basic_block:f_snax_req_handler/BB55
                          global_state_next = 6'd11;
                        end
                      32'd0000000002: 
                        begin
                          // basic_block:f_snax_req_handler/BB46
                          global_state_next = 6'd18;
                        end
                      32'd0000000003: 
                        begin
                          global_state_next = global_state + 6'd01;
                        end
                      default: 
                        begin
                          // basic_block:f_snax_req_handler/BB268
                          global_state_next = 6'd50;
                        end
                    endcase
                  end
                default: 
                  begin
                    case ({snax_req_handler_Equal_1U_27_4_64_out1, {{snax_req_handler_Equal_1U_19_4_63_out1, snax_req_handler_Equal_1U_24_4_62_out1}, {{snax_req_handler_Equal_1U_17_4_61_out1, snax_req_handler_Equal_1U_13_4_60_out1}, {snax_req_handler_Equal_1U_15_4_59_out1, snax_req_handler_Equal_1U_40_4_58_out1}}}}) 
                      7'd000: 
                        begin
                          case ({snax_req_handler_Equal_1U_32_4_71_out1, {{snax_req_handler_Equal_1U_48_4_70_out1, snax_req_handler_Equal_1U_36_4_69_out1}, {{snax_req_handler_Equal_1U_50_4_68_out1, snax_req_handler_Equal_1U_34_4_67_out1}, {snax_req_handler_Equal_1U_38_4_66_out1, snax_req_handler_Equal_1U_46_4_65_out1}}}}) 
                            7'd000: 
                              begin
                                if (s_reg_25) 
                                  begin
                                    // basic_block:f_snax_req_handler/BB39
                                    global_state_next = 6'd35;
                                  end 
                                else 
                                  begin
                                    // basic_block:f_snax_req_handler/BB38
                                    global_state_next = 6'd28;
                                  end
                              end
                            default: 
                              begin
                                // basic_block:f_snax_req_handler/BB40
                                global_state_next = 6'd42;
                              end
                          endcase
                        end
                      default: 
                        begin
                          // basic_block:f_snax_req_handler/BB32
                          global_state_next = 6'd46;
                        end
                    endcase
                  end
              endcase
            end
          6'd10, 6'd17, 6'd20, 6'd27, 6'd34, 6'd41, 6'd45, 6'd49: 
            begin
              // basic_block:f_snax_req_handler/BB268
              global_state_next = 6'd50;
            end
          6'd30: 
            begin
              if (quant_param_QKV_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB100
                  global_state_next = 6'd30;
                end
            end
          6'd31: 
            begin
              if (quant_param_QKT_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB132
                  global_state_next = 6'd31;
                end
            end
          6'd37: 
            begin
              if (quant_param_QKV_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB101
                  global_state_next = 6'd37;
                end
            end
          6'd38: 
            begin
              if (quant_param_QKT_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB133
                  global_state_next = 6'd38;
                end
            end
          6'd43: 
            begin
              if (quant_param_QKT_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB70
                  global_state_next = 6'd43;
                end
            end
          6'd47: 
            begin
              if (quant_param_QKV_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB61
                  global_state_next = 6'd47;
                end
            end
          default: 
            begin
              global_state_next = global_state + 6'd01;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_data_data
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_acc_snax_rsp_data_data
    // at: cynw_blocking_put.h:269:21
    assign acc_snax_rsp_data_data = {24'b000000000000000000000000, acc_snax_rsp_data_data_slice};

endmodule


