<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3267" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3267{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3267{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3267{left:732px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3267{left:192px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t5_3267{left:192px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t6_3267{left:144px;bottom:1042px;letter-spacing:-0.14px;}
#t7_3267{left:121px;bottom:1019px;letter-spacing:-0.14px;}
#t8_3267{left:96px;bottom:996px;letter-spacing:-0.14px;}
#t9_3267{left:96px;bottom:973px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ta_3267{left:96px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3267{left:121px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_3267{left:144px;bottom:904px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#td_3267{left:166px;bottom:881px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#te_3267{left:166px;bottom:859px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tf_3267{left:192px;bottom:836px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tg_3267{left:444px;bottom:834px;}
#th_3267{left:467px;bottom:836px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#ti_3267{left:595px;bottom:834px;}
#tj_3267{left:618px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tk_3267{left:192px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tl_3267{left:192px;bottom:790px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tm_3267{left:192px;bottom:767px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_3267{left:192px;bottom:744px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#to_3267{left:192px;bottom:721px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tp_3267{left:144px;bottom:698px;letter-spacing:-0.14px;}
#tq_3267{left:144px;bottom:675px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_3267{left:149px;bottom:652px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_3267{left:429px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_3267{left:166px;bottom:629px;letter-spacing:-0.21px;}
#tu_3267{left:192px;bottom:606px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tv_3267{left:569px;bottom:606px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tw_3267{left:192px;bottom:583px;letter-spacing:-0.18px;}
#tx_3267{left:357px;bottom:583px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ty_3267{left:582px;bottom:583px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tz_3267{left:192px;bottom:561px;letter-spacing:-0.2px;word-spacing:-0.47px;}
#t10_3267{left:144px;bottom:538px;letter-spacing:-0.14px;}
#t11_3267{left:144px;bottom:515px;letter-spacing:-0.22px;word-spacing:-0.36px;}
#t12_3267{left:121px;bottom:492px;letter-spacing:-0.14px;}
#t13_3267{left:96px;bottom:469px;letter-spacing:-0.14px;}
#t14_3267{left:70px;bottom:444px;letter-spacing:-0.14px;}
#t15_3267{left:96px;bottom:444px;letter-spacing:-0.18px;word-spacing:-1.16px;}
#t16_3267{left:96px;bottom:428px;letter-spacing:-0.18px;word-spacing:-0.7px;}
#t17_3267{left:96px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t18_3267{left:96px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_3267{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_3267{left:96px;bottom:353px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#t1b_3267{left:96px;bottom:336px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1c_3267{left:70px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t1d_3267{left:96px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1e_3267{left:96px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_3267{left:70px;bottom:253px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t1g_3267{left:96px;bottom:237px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#t1h_3267{left:96px;bottom:220px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1i_3267{left:70px;bottom:195px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t1j_3267{left:96px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t1k_3267{left:96px;bottom:162px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1l_3267{left:70px;bottom:137px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t1m_3267{left:96px;bottom:121px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_3267{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3267{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3267{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3267{font-size:18px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3267" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3267Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3267" style="-webkit-user-select: none;"><object width="935" height="1210" data="3267/3267.svg" type="image/svg+xml" id="pdf3267" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3267" class="t s1_3267">Vol. 3A </span><span id="t2_3267" class="t s1_3267">8-11 </span>
<span id="t3_3267" class="t s2_3267">TASK MANAGEMENT </span>
<span id="t4_3267" class="t s3_3267">tempSsLIP =CSBASE + EIP </span>
<span id="t5_3267" class="t s3_3267">tempSsCS = CS </span>
<span id="t6_3267" class="t s3_3267">FI; </span>
<span id="t7_3267" class="t s3_3267">FI; </span>
<span id="t8_3267" class="t s3_3267">FI; </span>
<span id="t9_3267" class="t s3_3267">verifyCsLIP = 0 </span>
<span id="ta_3267" class="t s3_3267">IF task switch was initiated by IRET </span>
<span id="tb_3267" class="t s3_3267">IF shadow stacks enabled at current CPL </span>
<span id="tc_3267" class="t s3_3267">IF (CPL of new Task = CPL of current Task) OR </span>
<span id="td_3267" class="t s3_3267">(CPL of new Task &lt; 3 AND CPL of current Task &lt; 3) OR </span>
<span id="te_3267" class="t s3_3267">(CPL or new Task &lt; 3 AND CPL of current task = 3) </span>
<span id="tf_3267" class="t s3_3267">(* no privilege change or supervisor </span><span id="tg_3267" class="t s4_3267">→ </span><span id="th_3267" class="t s3_3267">supervisor or user </span><span id="ti_3267" class="t s4_3267">→ </span><span id="tj_3267" class="t s3_3267">supervisor IRET *) </span>
<span id="tk_3267" class="t s3_3267">tempSsCS = shadow_stack_load 8 bytes from SSP+16; </span>
<span id="tl_3267" class="t s3_3267">tempSsLIP = shadow_stack_load 8 bytes from SSP+8; </span>
<span id="tm_3267" class="t s3_3267">tempSSP = shadow_stack_load 8 bytes from SSP; </span>
<span id="tn_3267" class="t s3_3267">SSP = SSP + 24; </span>
<span id="to_3267" class="t s3_3267">verifyCsLIP = 1 </span>
<span id="tp_3267" class="t s3_3267">FI; </span>
<span id="tq_3267" class="t s3_3267">// Clear busy flag on current shadow stack </span>
<span id="tr_3267" class="t s3_3267">IF ( SSP &amp; 0x07 == 0 ) </span><span id="ts_3267" class="t s3_3267">(* SSP must be aligned to 8B *) </span>
<span id="tt_3267" class="t s3_3267">THEN </span>
<span id="tu_3267" class="t s3_3267">expected_token_value = (SSP &amp; ~0x07) | BUSY_BIT; </span><span id="tv_3267" class="t s3_3267">(* busy - bit 0 - must be set*) </span>
<span id="tw_3267" class="t s3_3267">new_token_value </span><span id="tx_3267" class="t s3_3267">= SSP </span><span id="ty_3267" class="t s3_3267">(* clear the busy bit *) </span>
<span id="tz_3267" class="t s3_3267">shadow_stack_lock_cmpxchg8b(SSP, new_token_value, expected_token_value) </span>
<span id="t10_3267" class="t s3_3267">FI; </span>
<span id="t11_3267" class="t s3_3267">SSP = 0 </span>
<span id="t12_3267" class="t s3_3267">FI; </span>
<span id="t13_3267" class="t s3_3267">FI; </span>
<span id="t14_3267" class="t s3_3267">9. </span><span id="t15_3267" class="t s3_3267">The TSS state is loaded into the processor. This includes the LDTR register, the PDBR (control register CR3), the </span>
<span id="t16_3267" class="t s3_3267">EFLAGS register, the EIP register, the general-purpose registers, and the segment selectors. A fault during the </span>
<span id="t17_3267" class="t s3_3267">load of this state may corrupt architectural state. (If paging is not enabled, a PDBR value is read from the new </span>
<span id="t18_3267" class="t s3_3267">task's TSS, but it is not loaded into CR3.) </span>
<span id="t19_3267" class="t s3_3267">10. If the task switch was initiated with a JMP or IRET instruction, the processor clears the busy (B) flag in the </span>
<span id="t1a_3267" class="t s3_3267">current (old) task’s TSS descriptor; if initiated with a CALL instruction, an exception, or an interrupt: the busy </span>
<span id="t1b_3267" class="t s3_3267">(B) flag is left set. (See Table 8-2.) </span>
<span id="t1c_3267" class="t s3_3267">11. If the task switch was initiated with an IRET instruction, the processor clears the NT flag in a temporarily saved </span>
<span id="t1d_3267" class="t s3_3267">image of the EFLAGS register; if initiated with a CALL or JMP instruction, an exception, or an interrupt, the NT </span>
<span id="t1e_3267" class="t s3_3267">flag is left unchanged in the saved EFLAGS image. </span>
<span id="t1f_3267" class="t s3_3267">12. If the task switch was initiated with a CALL instruction, an exception, or an interrupt, the processor will set the </span>
<span id="t1g_3267" class="t s3_3267">NT flag in the EFLAGS loaded from the new task. If initiated with an IRET instruction or JMP instruction, the NT </span>
<span id="t1h_3267" class="t s3_3267">flag will reflect the state of NT in the EFLAGS loaded from the new task (see Table 8-2). </span>
<span id="t1i_3267" class="t s3_3267">13. If the task switch was initiated with a CALL instruction, JMP instruction, an exception, or an interrupt, the </span>
<span id="t1j_3267" class="t s3_3267">processor sets the busy (B) flag in the new task’s TSS descriptor; if initiated with an IRET instruction, the busy </span>
<span id="t1k_3267" class="t s3_3267">(B) flag is left set. </span>
<span id="t1l_3267" class="t s3_3267">14. The descriptors associated with the segment selectors are loaded and qualified. Any errors associated with this </span>
<span id="t1m_3267" class="t s3_3267">loading and qualification occur in the context of the new task and may corrupt architectural state. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
