{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669783944078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669783944078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 11:52:23 2022 " "Processing started: Wed Nov 30 11:52:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669783944078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669783944078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_pipeline_Beha -c Data_pipeline_Beha " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_pipeline_Beha -c Data_pipeline_Beha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669783944079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669783944965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tri_State " "Found entity 1: Tri_State" {  } { { "Tri_State.v" "" { Text "D:/Data_pipeline_Beha/Tri_State.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubmax_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file addsubmax_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubMax_16bit " "Found entity 1: AddSubMax_16bit" {  } { { "AddSubMax_16bit.v" "" { Text "D:/Data_pipeline_Beha/AddSubMax_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftr3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftR3_16bit " "Found entity 1: ShiftR3_16bit" {  } { { "ShiftR3_16bit.v" "" { Text "D:/Data_pipeline_Beha/ShiftR3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_pipeline_beha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_pipeline_beha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Data_pipeline_Beha " "Found entity 1: Data_pipeline_Beha" {  } { { "Data_pipeline_Beha.bdf" "" { Schematic "D:/Data_pipeline_Beha/Data_pipeline_Beha.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_16bit " "Found entity 1: Reg_16bit" {  } { { "Reg_16bit.v" "" { Text "D:/Data_pipeline_Beha/Reg_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftr1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftR1_16bit " "Found entity 1: ShiftR1_16bit" {  } { { "ShiftR1_16bit.v" "" { Text "D:/Data_pipeline_Beha/ShiftR1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absminmax_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file absminmax_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AbsMinMax_16bit " "Found entity 1: AbsMinMax_16bit" {  } { { "AbsMinMax_16bit.v" "" { Text "D:/Data_pipeline_Beha/AbsMinMax_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "D:/Data_pipeline_Beha/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(32) " "Verilog HDL information at Controller.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669783945118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squareroot.v 1 1 " "Found 1 design units, including 1 entities, in source file squareroot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Squareroot " "Found entity 1: Squareroot" {  } { { "Squareroot.v" "" { Text "D:/Data_pipeline_Beha/Squareroot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669783945123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669783945123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669783945195 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(34) " "Verilog HDL Case Statement warning at Controller.v(34): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1669783945234 "|Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load Controller.v(32) " "Verilog HDL Always Construct warning at Controller.v(32): inferring latch(es) for variable \"load\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669783945235 "|Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 Controller.v(32) " "Verilog HDL Always Construct warning at Controller.v(32): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669783945235 "|Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 Controller.v(32) " "Verilog HDL Always Construct warning at Controller.v(32): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669783945235 "|Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe Controller.v(32) " "Verilog HDL Always Construct warning at Controller.v(32): inferring latch(es) for variable \"oe\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669783945235 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[0\] Controller.v(32) " "Inferred latch for \"oe\[0\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945236 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[1\] Controller.v(32) " "Inferred latch for \"oe\[1\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945236 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[2\] Controller.v(32) " "Inferred latch for \"oe\[2\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945236 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[3\] Controller.v(32) " "Inferred latch for \"oe\[3\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945236 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[4\] Controller.v(32) " "Inferred latch for \"oe\[4\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945236 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[5\] Controller.v(32) " "Inferred latch for \"oe\[5\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945236 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[6\] Controller.v(32) " "Inferred latch for \"oe\[6\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945237 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[7\] Controller.v(32) " "Inferred latch for \"oe\[7\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945237 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[8\] Controller.v(32) " "Inferred latch for \"oe\[8\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945237 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[9\] Controller.v(32) " "Inferred latch for \"oe\[9\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945237 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[10\] Controller.v(32) " "Inferred latch for \"oe\[10\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945237 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe\[11\] Controller.v(32) " "Inferred latch for \"oe\[11\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945237 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[0\] Controller.v(32) " "Inferred latch for \"c2\[0\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945237 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[1\] Controller.v(32) " "Inferred latch for \"c2\[1\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945238 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[0\] Controller.v(32) " "Inferred latch for \"c1\[0\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945238 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[1\] Controller.v(32) " "Inferred latch for \"c1\[1\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945238 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load\[0\] Controller.v(32) " "Inferred latch for \"load\[0\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945238 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load\[1\] Controller.v(32) " "Inferred latch for \"load\[1\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945238 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load\[2\] Controller.v(32) " "Inferred latch for \"load\[2\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945238 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load\[3\] Controller.v(32) " "Inferred latch for \"load\[3\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945239 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load\[4\] Controller.v(32) " "Inferred latch for \"load\[4\]\" at Controller.v(32)" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669783945239 "|Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"Counter:counter\"" {  } { { "Controller.v" "counter" { Text "D:/Data_pipeline_Beha/Controller.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669783945244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(11) " "Verilog HDL assignment warning at Counter.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669783945246 "|Counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(13) " "Verilog HDL assignment warning at Counter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669783945246 "|Counter"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "oe\[6\]\$latch load\[3\]\$latch " "Duplicate LATCH primitive \"oe\[6\]\$latch\" merged with LATCH primitive \"load\[3\]\$latch\"" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669783945856 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "oe\[3\]\$latch oe\[0\]\$latch " "Duplicate LATCH primitive \"oe\[3\]\$latch\" merged with LATCH primitive \"oe\[0\]\$latch\"" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669783945856 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "oe\[5\]\$latch oe\[2\]\$latch " "Duplicate LATCH primitive \"oe\[5\]\$latch\" merged with LATCH primitive \"oe\[2\]\$latch\"" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669783945856 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "oe\[11\]\$latch oe\[9\]\$latch " "Duplicate LATCH primitive \"oe\[11\]\$latch\" merged with LATCH primitive \"oe\[9\]\$latch\"" {  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669783945856 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1669783945856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load\[0\]\$latch " "Latch load\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[1\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945859 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load\[1\]\$latch " "Latch load\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[3\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[3\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945859 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load\[2\]\$latch " "Latch load\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[2\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945860 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load\[3\]\$latch " "Latch load\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[1\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945860 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load\[4\]\$latch " "Latch load\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[1\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945861 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "oe\[0\]\$latch " "Latch oe\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[1\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945861 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "oe\[1\]\$latch " "Latch oe\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[1\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945862 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "oe\[2\]\$latch " "Latch oe\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[1\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945862 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "oe\[4\]\$latch " "Latch oe\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[1\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945863 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "oe\[7\]\$latch " "Latch oe\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[2\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945863 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "oe\[8\]\$latch " "Latch oe\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[2\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945863 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "oe\[9\]\$latch " "Latch oe\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[2\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945864 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "oe\[10\]\$latch " "Latch oe\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[3\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[3\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945864 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c1\[0\]\$latch " "Latch c1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[2\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945864 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c1\[1\]\$latch " "Latch c1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[1\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945865 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c2\[0\]\$latch " "Latch c2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[2\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945865 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c2\[1\]\$latch " "Latch c2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter\|out\[2\]" {  } { { "Counter.v" "" { Text "D:/Data_pipeline_Beha/Counter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669783945865 ""}  } { { "Controller.v" "" { Text "D:/Data_pipeline_Beha/Controller.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669783945865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Data_pipeline_Beha/output_files/Data_pipeline_Beha.map.smsg " "Generated suppressed messages file D:/Data_pipeline_Beha/output_files/Data_pipeline_Beha.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669783946112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669783946377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669783946377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669783946433 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669783946433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669783946433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669783946433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669783946487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 11:52:26 2022 " "Processing ended: Wed Nov 30 11:52:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669783946487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669783946487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669783946487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669783946487 ""}
