INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/Deco_Sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/Signal_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/Sumatoria.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumatoria
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/RegistroCorrelacion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistroCorrelacion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/Pattern_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pattern_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/Multiplicador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplicador
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/Maquina_Estados.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Maquina_Estados
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/FlagCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlagCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/FF_JK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF_JK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/imports/new/DecosSuma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecosSuma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/BitsCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitsCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Correlacion
INFO: [VRFC 10-2458] undeclared symbol FCE, assumed default net type wire [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:61]
INFO: [VRFC 10-2458] undeclared symbol ESR, assumed default net type wire [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.srcs/sim_1/new/SimCorrelacion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimCorrelacion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
