-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity iFFT_Loop_VITIS_LOOP_1464_1_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
    f_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    f_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    f_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    f_empty_n : IN STD_LOGIC;
    f_read : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    logn_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    logn_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    logn_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    logn_empty_n : IN STD_LOGIC;
    logn_read : OUT STD_LOGIC );
end;


architecture behav of iFFT_Loop_VITIS_LOOP_1464_1_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_8000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fpr_gm_tab_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal fpr_gm_tab_ce0 : STD_LOGIC;
    signal fpr_gm_tab_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpr_gm_tab_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal fpr_gm_tab_ce1 : STD_LOGIC;
    signal fpr_gm_tab_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpr_p2_tab_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fpr_p2_tab_ce0 : STD_LOGIC;
    signal fpr_p2_tab_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal f_blk_n : STD_LOGIC;
    signal logn_blk_n : STD_LOGIC;
    signal logn_read_reg_431 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_read_reg_436 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1485_fu_225_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal trunc_ln1485_reg_442 : STD_LOGIC_VECTOR (60 downto 0);
    signal zext_ln1468_fu_279_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1468_reg_456 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln1464_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_2_fu_283_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_2_reg_461 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_reg_468 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1486_fu_299_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal trunc_ln1486_reg_473 : STD_LOGIC_VECTOR (60 downto 0);
    signal icmp_ln1501_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1501_reg_478 : STD_LOGIC_VECTOR (0 downto 0);
    signal i1_1_fu_313_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_1_reg_490 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln1470_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j1_fu_352_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal j1_reg_505 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln1470_fu_357_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln1470_reg_510 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_re_reg_515 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal s_im_fu_390_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_im_reg_520 : STD_LOGIC_VECTOR (63 downto 0);
    signal ni_reg_525 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_ce : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_ce : STD_LOGIC;
    signal indvars_iv_i_reg_166 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i1_reg_176 : STD_LOGIC_VECTOR (63 downto 0);
    signal j1_2_reg_187 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start_reg : STD_LOGIC := '0';
    signal grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln1477_fu_336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1478_fu_347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_fu_86 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_4_fu_362_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal m_fu_90 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_fu_94 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_250_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal m_1_fu_269_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln1477_fu_319_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1477_fu_323_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_328_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln1478_fu_341_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal bitcast_ln147_fu_380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_fu_384_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_530_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_530_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_530_ce : STD_LOGIC;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component iFFT_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j1_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        indvars_iv_i : IN STD_LOGIC_VECTOR (63 downto 0);
        f_load : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (60 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (60 downto 0);
        s_re : IN STD_LOGIC_VECTOR (63 downto 0);
        s_im : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_530_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_530_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_530_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_530_p_ce : OUT STD_LOGIC );
    end component;


    component iFFT_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        f_load : IN STD_LOGIC_VECTOR (63 downto 0);
        ni : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_530_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_530_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_530_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_530_p_ce : OUT STD_LOGIC );
    end component;


    component iFFT_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component iFFT_Loop_VITIS_LOOP_1464_1_proc_fpr_gm_tab_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component iFFT_Loop_VITIS_LOOP_1464_1_proc_fpr_p2_tab_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    fpr_gm_tab_U : component iFFT_Loop_VITIS_LOOP_1464_1_proc_fpr_gm_tab_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fpr_gm_tab_address0,
        ce0 => fpr_gm_tab_ce0,
        q0 => fpr_gm_tab_q0,
        address1 => fpr_gm_tab_address1,
        ce1 => fpr_gm_tab_ce1,
        q1 => fpr_gm_tab_q1);

    fpr_p2_tab_U : component iFFT_Loop_VITIS_LOOP_1464_1_proc_fpr_p2_tab_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 11,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fpr_p2_tab_address0,
        ce0 => fpr_p2_tab_ce0,
        q0 => fpr_p2_tab_q0);

    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199 : component iFFT_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_ready,
        j1_2 => j1_2_reg_187,
        indvars_iv_i => indvars_iv_i_reg_166,
        f_load => f_read_reg_436,
        m_axi_gmem0_AWVALID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => m_axi_gmem0_BRESP,
        m_axi_gmem0_BID => m_axi_gmem0_BID,
        m_axi_gmem0_BUSER => m_axi_gmem0_BUSER,
        trunc_ln => trunc_ln1485_reg_442,
        trunc_ln2 => trunc_ln1486_reg_473,
        s_re => s_re_reg_515,
        s_im => s_im_reg_520,
        grp_fu_530_p_din0 => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_din0,
        grp_fu_530_p_din1 => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_din1,
        grp_fu_530_p_dout0 => grp_fu_530_p2,
        grp_fu_530_p_ce => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_ce);

    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215 : component iFFT_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_ready,
        m_axi_gmem0_AWVALID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => m_axi_gmem0_BRESP,
        m_axi_gmem0_BID => m_axi_gmem0_BID,
        m_axi_gmem0_BUSER => m_axi_gmem0_BUSER,
        p_read => p_read,
        f_load => f_read_reg_436,
        ni => ni_reg_525,
        grp_fu_530_p_din0 => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_din0,
        grp_fu_530_p_din1 => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_din1,
        grp_fu_530_p_dout0 => grp_fu_530_p2,
        grp_fu_530_p_ce => grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_ce);

    dmul_64ns_64ns_64_4_max_dsp_1_U21 : component iFFT_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_530_p0,
        din1 => grp_fu_530_p1,
        ce => grp_fu_530_ce,
        dout => grp_fu_530_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1464_fu_260_p2 = ap_const_lv1_0))) then 
                i1_reg_176 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done = ap_const_logic_1))) then 
                i1_reg_176 <= i1_1_reg_490;
            end if; 
        end if;
    end process;

    indvars_iv_i_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1464_fu_260_p2 = ap_const_lv1_0))) then 
                indvars_iv_i_reg_166 <= t_fu_94;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done = ap_const_logic_1))) then 
                indvars_iv_i_reg_166 <= add_ln1470_reg_510;
            end if; 
        end if;
    end process;

    j1_2_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1464_fu_260_p2 = ap_const_lv1_0))) then 
                j1_2_reg_187 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done = ap_const_logic_1))) then 
                j1_2_reg_187 <= j1_reg_505;
            end if; 
        end if;
    end process;

    m_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((logn_empty_n = ap_const_logic_0) or (f_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                m_fu_90 <= p_read;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1470_fu_308_p2 = ap_const_lv1_0))) then 
                m_fu_90 <= zext_ln1468_reg_456;
            end if; 
        end if;
    end process;

    t_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((logn_empty_n = ap_const_logic_0) or (f_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_fu_94 <= ap_const_lv64_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1470_fu_308_p2 = ap_const_lv1_0))) then 
                t_fu_94 <= t_2_reg_461;
            end if; 
        end if;
    end process;

    u_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((logn_empty_n = ap_const_logic_0) or (f_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                u_fu_86 <= p_read1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1470_fu_308_p2 = ap_const_lv1_0))) then 
                u_fu_86 <= u_4_fu_362_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1470_fu_308_p2 = ap_const_lv1_1))) then
                add_ln1470_reg_510 <= add_ln1470_fu_357_p2;
                j1_reg_505 <= j1_fu_352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                f_read_reg_436 <= f_dout;
                logn_read_reg_431 <= logn_dout;
                trunc_ln1485_reg_442 <= trunc_ln1485_fu_225_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i1_1_reg_490 <= i1_1_fu_313_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1464_fu_260_p2 = ap_const_lv1_1))) then
                icmp_ln1501_reg_478 <= icmp_ln1501_fu_303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                ni_reg_525 <= fpr_p2_tab_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                s_im_reg_520 <= s_im_fu_390_p1;
                s_re_reg_515 <= fpr_gm_tab_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1464_fu_260_p2 = ap_const_lv1_0))) then
                    t_2_reg_461(63 downto 1) <= t_2_fu_283_p2(63 downto 1);
                trunc_ln1486_reg_473 <= trunc_ln1486_fu_299_p1;
                trunc_ln1_reg_468 <= m_fu_90(10 downto 1);
                    zext_ln1468_reg_456(62 downto 0) <= zext_ln1468_fu_279_p1(62 downto 0);
            end if;
        end if;
    end process;
    zext_ln1468_reg_456(63) <= '0';
    t_2_reg_461(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, f_empty_n, logn_empty_n, ap_CS_fsm_state2, icmp_ln1464_fu_260_p2, icmp_ln1501_fu_303_p2, ap_CS_fsm_state3, icmp_ln1470_fu_308_p2, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_block_state7_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((logn_empty_n = ap_const_logic_0) or (f_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1501_fu_303_p2 = ap_const_lv1_1) and (icmp_ln1464_fu_260_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1501_fu_303_p2 = ap_const_lv1_0) and (icmp_ln1464_fu_260_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1470_fu_308_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln1470_fu_357_p2 <= std_logic_vector(unsigned(t_2_reg_461) + unsigned(indvars_iv_i_reg_166));
    add_ln1477_fu_323_p2 <= std_logic_vector(unsigned(trunc_ln1477_fu_319_p1) + unsigned(trunc_ln1_reg_468));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, f_empty_n, logn_empty_n)
    begin
        if (((logn_empty_n = ap_const_logic_0) or (f_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done)
    begin
        if ((grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, f_empty_n, logn_empty_n)
    begin
                ap_block_state1 <= ((logn_empty_n = ap_const_logic_0) or (f_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(icmp_ln1501_reg_478, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_done = ap_const_logic_0) and (icmp_ln1501_reg_478 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7, ap_block_state7_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, ap_block_state7_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln147_fu_380_p1 <= fpr_gm_tab_q0;

    f_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, f_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            f_blk_n <= f_empty_n;
        else 
            f_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    f_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, f_empty_n, logn_empty_n)
    begin
        if ((not(((logn_empty_n = ap_const_logic_0) or (f_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            f_read <= ap_const_logic_1;
        else 
            f_read <= ap_const_logic_0;
        end if; 
    end process;

    fpr_gm_tab_address0 <= zext_ln1478_fu_347_p1(11 - 1 downto 0);
    fpr_gm_tab_address1 <= zext_ln1477_fu_336_p1(11 - 1 downto 0);

    fpr_gm_tab_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fpr_gm_tab_ce0 <= ap_const_logic_1;
        else 
            fpr_gm_tab_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fpr_gm_tab_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fpr_gm_tab_ce1 <= ap_const_logic_1;
        else 
            fpr_gm_tab_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    fpr_p2_tab_address0 <= p_read1(4 - 1 downto 0);

    fpr_p2_tab_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fpr_p2_tab_ce0 <= ap_const_logic_1;
        else 
            fpr_p2_tab_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_ap_start_reg;
    grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_ap_start_reg;

    grp_fu_530_ce_assign_proc : process(grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_ce, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_530_ce <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_530_ce <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_ce;
        else 
            grp_fu_530_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_530_p0_assign_proc : process(grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_din0, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_530_p0 <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_530_p0 <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_din0;
        else 
            grp_fu_530_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_530_p1_assign_proc : process(grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_din1, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_530_p1 <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_grp_fu_530_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_530_p1 <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_grp_fu_530_p_din1;
        else 
            grp_fu_530_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i1_1_fu_313_p2 <= std_logic_vector(unsigned(i1_reg_176) + unsigned(ap_const_lv64_1));
    icmp_ln1464_fu_260_p2 <= "1" when (tmp_fu_250_p4 = ap_const_lv63_0) else "0";
    icmp_ln1470_fu_308_p2 <= "1" when (unsigned(j1_2_reg_187) < unsigned(p_read2)) else "0";
    icmp_ln1501_fu_303_p2 <= "1" when (logn_read_reg_431 = ap_const_lv32_0) else "0";
    j1_fu_352_p2 <= std_logic_vector(unsigned(t_2_reg_461) + unsigned(j1_2_reg_187));

    logn_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, logn_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            logn_blk_n <= logn_empty_n;
        else 
            logn_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    logn_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, f_empty_n, logn_empty_n)
    begin
        if ((not(((logn_empty_n = ap_const_logic_0) or (f_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            logn_read <= ap_const_logic_1;
        else 
            logn_read <= ap_const_logic_0;
        end if; 
    end process;

    m_1_fu_269_p4 <= m_fu_90(63 downto 1);

    m_axi_gmem0_ARADDR_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARADDR, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARADDR, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARADDR <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARADDR <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARADDR;
        else 
            m_axi_gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_ARBURST_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARBURST, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARBURST, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARBURST <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARBURST <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARBURST;
        else 
            m_axi_gmem0_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_gmem0_ARCACHE_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARCACHE, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARCACHE, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARCACHE <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARCACHE <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARCACHE;
        else 
            m_axi_gmem0_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_gmem0_ARID_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARID, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARID, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARID;
        else 
            m_axi_gmem0_ARID <= "X";
        end if; 
    end process;


    m_axi_gmem0_ARLEN_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARLEN, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARLEN, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARLEN <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARLEN <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARLEN;
        else 
            m_axi_gmem0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_ARLOCK_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARLOCK, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARLOCK, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARLOCK <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARLOCK <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARLOCK;
        else 
            m_axi_gmem0_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_gmem0_ARPROT_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARPROT, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARPROT, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARPROT <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARPROT <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARPROT;
        else 
            m_axi_gmem0_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_gmem0_ARQOS_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARQOS, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARQOS, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARQOS <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARQOS <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARQOS;
        else 
            m_axi_gmem0_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_gmem0_ARREGION_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARREGION, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARREGION, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARREGION <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARREGION <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARREGION;
        else 
            m_axi_gmem0_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_gmem0_ARSIZE_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARSIZE, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARSIZE, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARSIZE <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARSIZE <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARSIZE;
        else 
            m_axi_gmem0_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_gmem0_ARUSER_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARUSER, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARUSER, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARUSER <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARUSER <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARUSER;
        else 
            m_axi_gmem0_ARUSER <= "X";
        end if; 
    end process;


    m_axi_gmem0_ARVALID_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARVALID, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARVALID, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARVALID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_ARVALID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_ARVALID;
        else 
            m_axi_gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_AWADDR_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWADDR, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWADDR, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWADDR <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWADDR <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWADDR;
        else 
            m_axi_gmem0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_AWBURST_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWBURST, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWBURST, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWBURST <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWBURST <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWBURST;
        else 
            m_axi_gmem0_AWBURST <= "XX";
        end if; 
    end process;


    m_axi_gmem0_AWCACHE_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWCACHE, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWCACHE, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWCACHE <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWCACHE <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWCACHE;
        else 
            m_axi_gmem0_AWCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_gmem0_AWID_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWID, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWID, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWID;
        else 
            m_axi_gmem0_AWID <= "X";
        end if; 
    end process;


    m_axi_gmem0_AWLEN_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWLEN, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWLEN, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWLEN <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWLEN <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWLEN;
        else 
            m_axi_gmem0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_AWLOCK_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWLOCK, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWLOCK, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWLOCK <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWLOCK <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWLOCK;
        else 
            m_axi_gmem0_AWLOCK <= "XX";
        end if; 
    end process;


    m_axi_gmem0_AWPROT_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWPROT, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWPROT, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWPROT <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWPROT <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWPROT;
        else 
            m_axi_gmem0_AWPROT <= "XXX";
        end if; 
    end process;


    m_axi_gmem0_AWQOS_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWQOS, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWQOS, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWQOS <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWQOS <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWQOS;
        else 
            m_axi_gmem0_AWQOS <= "XXXX";
        end if; 
    end process;


    m_axi_gmem0_AWREGION_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWREGION, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWREGION, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWREGION <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWREGION <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWREGION;
        else 
            m_axi_gmem0_AWREGION <= "XXXX";
        end if; 
    end process;


    m_axi_gmem0_AWSIZE_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWSIZE, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWSIZE, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWSIZE <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWSIZE <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWSIZE;
        else 
            m_axi_gmem0_AWSIZE <= "XXX";
        end if; 
    end process;


    m_axi_gmem0_AWUSER_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWUSER, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWUSER, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWUSER <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWUSER <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWUSER;
        else 
            m_axi_gmem0_AWUSER <= "X";
        end if; 
    end process;


    m_axi_gmem0_AWVALID_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWVALID, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWVALID, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_AWVALID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_AWVALID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_AWVALID;
        else 
            m_axi_gmem0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_BREADY_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_BREADY, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_BREADY, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_BREADY <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_BREADY <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_BREADY;
        else 
            m_axi_gmem0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_RREADY_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_RREADY, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_RREADY, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_RREADY <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_RREADY <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_RREADY;
        else 
            m_axi_gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_WDATA_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WDATA, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WDATA, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_WDATA <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_WDATA <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WDATA;
        else 
            m_axi_gmem0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_WID_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WID, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WID, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_WID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_WID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WID;
        else 
            m_axi_gmem0_WID <= "X";
        end if; 
    end process;


    m_axi_gmem0_WLAST_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WLAST, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WLAST, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_WLAST <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_WLAST <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WLAST;
        else 
            m_axi_gmem0_WLAST <= 'X';
        end if; 
    end process;


    m_axi_gmem0_WSTRB_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WSTRB, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WSTRB, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_WSTRB <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_WSTRB <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WSTRB;
        else 
            m_axi_gmem0_WSTRB <= "XXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_WUSER_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WUSER, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WUSER, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_WUSER <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_WUSER <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WUSER;
        else 
            m_axi_gmem0_WUSER <= "X";
        end if; 
    end process;


    m_axi_gmem0_WVALID_assign_proc : process(icmp_ln1501_reg_478, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WVALID, grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WVALID, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1501_reg_478 = ap_const_lv1_0)))) then 
            m_axi_gmem0_WVALID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1505_4_fu_215_m_axi_gmem0_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem0_WVALID <= grp_Loop_VITIS_LOOP_1464_1_proc_Pipeline_VITIS_LOOP_1479_3_fu_199_m_axi_gmem0_WVALID;
        else 
            m_axi_gmem0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1478_fu_341_p2 <= (shl_ln_fu_328_p3 or ap_const_lv11_1);
    s_im_fu_390_p1 <= xor_ln147_fu_384_p2;
    shl_ln_fu_328_p3 <= (add_ln1477_fu_323_p2 & ap_const_lv1_0);
    t_2_fu_283_p2 <= std_logic_vector(shift_left(unsigned(t_fu_94),to_integer(unsigned('0' & ap_const_lv64_1(31-1 downto 0)))));
    tmp_fu_250_p4 <= u_fu_86(63 downto 1);
    trunc_ln1477_fu_319_p1 <= i1_reg_176(10 - 1 downto 0);
    trunc_ln1485_fu_225_p1 <= p_read2(61 - 1 downto 0);
    trunc_ln1486_fu_299_p1 <= t_fu_94(61 - 1 downto 0);
    u_4_fu_362_p2 <= std_logic_vector(unsigned(u_fu_86) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF));
    xor_ln147_fu_384_p2 <= (bitcast_ln147_fu_380_p1 xor ap_const_lv64_8000000000000000);
    zext_ln1468_fu_279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_1_fu_269_p4),64));
    zext_ln1477_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_328_p3),64));
    zext_ln1478_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1478_fu_341_p2),64));
end behav;
