// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vpipeline__Syms.h"


VL_ATTR_COLD void Vpipeline___024root__trace_init_sub__TOP__0(Vpipeline___024root* vlSelf, VerilatedVcd* tracep) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpipeline___024root__trace_init_sub__TOP__0\n"); );
    Vpipeline__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+1,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+2,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+3,0,"dbg_if_pc",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+4,0,"dbg_if_instr",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+5,0,"dbg_id_rs1",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+6,0,"dbg_id_rs2",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+7,0,"dbg_id_rd",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+8,0,"dbg_id_rs1_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+9,0,"dbg_id_rs2_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+10,0,"dbg_ex_alu_ctrl",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+11,0,"dbg_ex_alu_op_a",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+12,0,"dbg_ex_alu_op_b",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+13,0,"dbg_ex_alu_result",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+14,0,"dbg_ex_branch_target",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+15,0,"dbg_ex_branch_taken",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+16,0,"dbg_mem_alu_result",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+17,0,"dbg_mem_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+18,0,"dbg_mem_write_en",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+19,0,"dbg_mem_read_en",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+20,0,"dbg_wb_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+21,0,"dbg_wb_rd",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBit(c+22,0,"dbg_wb_reg_write",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->pushPrefix("pipeline", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+23,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+24,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+25,0,"dbg_if_pc",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+26,0,"dbg_if_instr",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+27,0,"dbg_id_rs1",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+28,0,"dbg_id_rs2",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+29,0,"dbg_id_rd",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+30,0,"dbg_id_rs1_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+31,0,"dbg_id_rs2_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+32,0,"dbg_ex_alu_ctrl",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+33,0,"dbg_ex_alu_op_a",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+34,0,"dbg_ex_alu_op_b",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+35,0,"dbg_ex_alu_result",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+36,0,"dbg_ex_branch_target",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+37,0,"dbg_ex_branch_taken",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+38,0,"dbg_mem_alu_result",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+39,0,"dbg_mem_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+40,0,"dbg_mem_write_en",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+41,0,"dbg_mem_read_en",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+42,0,"dbg_wb_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+43,0,"dbg_wb_rd",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBit(c+44,0,"dbg_wb_reg_write",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+45,0,"pc_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+46,0,"if_id_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+47,0,"if_id_flush",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+48,0,"branch_taken",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+49,0,"branch_target",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+50,0,"jump",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+51,0,"jump_target",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+52,0,"id_ex_flush",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+53,0,"id_ex_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+54,0,"if_instr",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+55,0,"if_pc",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+56,0,"id_rs1",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+57,0,"id_rs2",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+58,0,"id_rd",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+59,0,"id_pc",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+60,0,"id_rs1_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+61,0,"id_rs2_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+62,0,"id_imm",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+63,0,"id_funct3",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+64,0,"id_alu_ctrl",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+65,0,"id_branch_ctrl",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+66,0,"id_wb_sel",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+67,0,"id_reg_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+68,0,"id_mem_read",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+69,0,"id_mem_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+70,0,"id_mem_to_reg",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+71,0,"id_jal",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+72,0,"id_jalr",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+73,0,"id_branch",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+74,0,"id_alu_src",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+75,0,"ex_pc",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+76,0,"ex_alu_result",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+77,0,"ex_rs2_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+78,0,"ex_funct3",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+79,0,"ex_rd",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+80,0,"ex_rs1",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+81,0,"ex_rs2",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+82,0,"ex_wb_sel",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+83,0,"ex_mem_read",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+84,0,"ex_mem_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+85,0,"ex_reg_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+86,0,"ex_mem_to_reg",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+87,0,"ex_alu_ctrl",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+88,0,"mem_pc",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+89,0,"mem_alu_result",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+90,0,"mem_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+91,0,"mem_rd",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+92,0,"mem_wb_sel",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+93,0,"mem_reg_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+94,0,"mem_mem_to_reg",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+95,0,"wb_reg_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+96,0,"wb_rd",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBit(c+97,0,"wb_reg_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+98,0,"rs1_hzd",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+99,0,"rs2_hzd",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+100,0,"rd_hzd",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+101,0,"forward_rs1_ex",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+102,0,"forward_rs2_ex",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+103,0,"forward_rs1_id",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+104,0,"forward_rs2_id",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->pushPrefix("ex_stage", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+105,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+106,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+107,0,"pc_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+108,0,"rs1_data_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+109,0,"rs2_data_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+110,0,"funct3_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+111,0,"imm_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+112,0,"rs1_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+113,0,"rs2_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+114,0,"rd_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+115,0,"alu_ctrl_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+116,0,"branch_ctrl_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+117,0,"wb_sel_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+118,0,"reg_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+119,0,"mem_read_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+120,0,"mem_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+121,0,"mem_to_reg_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+122,0,"alu_src_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+123,0,"branch_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+124,0,"jal_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+125,0,"jalr_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+126,0,"forward_rs1",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+127,0,"forward_rs2",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+128,0,"forward_data_mem",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+129,0,"forward_data_wb",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+130,0,"pc_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+131,0,"funct3_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+132,0,"alu_result_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+133,0,"rs2_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+134,0,"rd_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+135,0,"rs1_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+136,0,"rs2_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+137,0,"branch_target_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+138,0,"jump_target_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+139,0,"wb_sel_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+140,0,"mem_read_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+141,0,"mem_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+142,0,"reg_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+143,0,"mem_to_reg_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+144,0,"branch_taken_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+145,0,"jump_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+146,0,"alu_a_debug",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+147,0,"alu_b_debug",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+148,0,"alu_ctrl_debug",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+149,0,"rs1_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+150,0,"rs2_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+151,0,"alu_A",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+152,0,"alu_B",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+153,0,"alu_result",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+154,0,"zero_flag",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+155,0,"branch_taken",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+156,0,"branch_target",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+157,0,"jump",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+158,0,"jump_target",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->pushPrefix("alu_unit", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+159,0,"op_A",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+160,0,"op_B",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+161,0,"alu_ctrl",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+162,0,"alu_result",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+163,0,"zero_flag",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+509,0,"ADD",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+510,0,"SUB",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+511,0,"AND",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+512,0,"OR",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+513,0,"XOR",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+514,0,"SLL",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+515,0,"SRL",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+516,0,"SRA",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+517,0,"SLT",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+518,0,"SLTU",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+519,0,"PASS",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+520,0,"ADD_PC",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->popPrefix();
    tracep->pushPrefix("brch_unit", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+164,0,"op_A",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+165,0,"op_B",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+166,0,"branch_ctrl",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+167,0,"imm",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+168,0,"pc",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+169,0,"branch",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+170,0,"zero_flag",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+171,0,"branch_taken",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+172,0,"branch_target",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+521,0,"BEQ",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+522,0,"BNE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+523,0,"BLT",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+524,0,"BGE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+525,0,"BLTU",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+526,0,"BGEU",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->popPrefix();
    tracep->pushPrefix("exmem_register", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+173,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+174,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+175,0,"pc_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+176,0,"alu_result_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+177,0,"funct3_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+178,0,"rs2_data_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+179,0,"branch_target_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+180,0,"jump_target_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+181,0,"rd_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+182,0,"rs1_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+183,0,"rs2_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+184,0,"wb_sel_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+185,0,"mem_read_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+186,0,"mem_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+187,0,"reg_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+188,0,"mem_to_reg_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+189,0,"branch_taken_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+190,0,"jump_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+191,0,"pc_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+192,0,"alu_result_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+193,0,"funct3_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+194,0,"rs2_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+195,0,"rs1_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+196,0,"rs2_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+197,0,"rd_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+198,0,"branch_target_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+199,0,"jump_target_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+200,0,"wb_sel_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+201,0,"mem_read_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+202,0,"mem_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+203,0,"reg_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+204,0,"mem_to_reg_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+205,0,"branch_taken_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+206,0,"jump_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->popPrefix();
    tracep->pushPrefix("jmp_unit", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+207,0,"pc",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+208,0,"rs1_data",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+209,0,"imm",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+210,0,"jal",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+211,0,"jalr",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+212,0,"jump",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+213,0,"jump_target",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->popPrefix();
    tracep->popPrefix();
    tracep->pushPrefix("fwd", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+214,0,"ex_rs1",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+215,0,"ex_rs2",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+216,0,"id_rs1",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+217,0,"id_rs2",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+218,0,"ex_rd",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+219,0,"mem_rd",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+220,0,"wb_rd",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBit(c+221,0,"ex_reg_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+222,0,"mem_reg_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+223,0,"wb_reg_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+224,0,"forward_rs1_ex",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+225,0,"forward_rs2_ex",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+226,0,"forward_rs1_id",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+227,0,"forward_rs2_id",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->popPrefix();
    tracep->pushPrefix("hzd", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+228,0,"id_rs1",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+229,0,"id_rs2",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+230,0,"ex_rd",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBit(c+231,0,"ex_mem_read",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+232,0,"branch_taken",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+233,0,"jump",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+234,0,"pc_write",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+235,0,"if_id_write",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+236,0,"id_ex_write",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+237,0,"if_id_flush",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+238,0,"id_ex_flush",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+239,0,"load_hazard",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->popPrefix();
    tracep->pushPrefix("id_stage", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+240,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+241,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+242,0,"id_ex_flush",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+243,0,"id_ex_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+244,0,"instr_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+245,0,"pc_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+246,0,"reg_write_wb",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+247,0,"rd_wb",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+248,0,"rd_data_wb",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+249,0,"ex_alu_result",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+250,0,"mem_alu_result",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+251,0,"ex_rd",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+252,0,"mem_rd",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBit(c+253,0,"ex_reg_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+254,0,"mem_reg_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+255,0,"forward_rs1",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+256,0,"forward_rs2",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+257,0,"rs1_hzd",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+258,0,"rs2_hzd",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+259,0,"rd_hzd",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+260,0,"rs1_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+261,0,"rs2_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+262,0,"rd_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+263,0,"pc_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+264,0,"rs1_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+265,0,"rs2_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+266,0,"imm_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+267,0,"funct3_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+268,0,"alu_ctrl_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+269,0,"branch_ctrl_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+270,0,"wb_sel_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+271,0,"reg_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+272,0,"mem_read_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+273,0,"mem_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+274,0,"mem_to_reg_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+275,0,"jal_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+276,0,"jalr_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+277,0,"branch_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+278,0,"alu_src_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+279,0,"opcode",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+280,0,"funct3",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+281,0,"funct7",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+282,0,"rs1",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+283,0,"rs2",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+284,0,"rd",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+285,0,"imm",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+286,0,"rs1_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+287,0,"rs2_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+288,0,"alu_ctrl",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+289,0,"branch_ctrl",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+290,0,"wb_sel",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+291,0,"reg_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+292,0,"mem_read",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+293,0,"mem_write",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+294,0,"mem_to_reg",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+295,0,"jal",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+296,0,"jalr",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+297,0,"branch",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+298,0,"alu_src",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+299,0,"rs1_data_forwarded",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+300,0,"rs2_data_forwarded",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->pushPrefix("control", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+301,0,"opcode",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+302,0,"funct3",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+303,0,"funct7",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+304,0,"alu_ctrl",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+305,0,"branch_ctrl",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+306,0,"wb_sel",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+307,0,"reg_write",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+308,0,"mem_read",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+309,0,"mem_write",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+310,0,"mem_to_reg",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+311,0,"jal",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+312,0,"jalr",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+313,0,"branch",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+314,0,"alu_src",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+509,0,"ADD",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+510,0,"SUB",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+511,0,"AND",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+512,0,"OR",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+513,0,"XOR",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+514,0,"SLL",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+515,0,"SRL",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+516,0,"SRA",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+517,0,"SLT",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+518,0,"SLTU",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+519,0,"PASS",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+520,0,"ADD_PC",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+521,0,"BEQ",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+522,0,"BNE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+523,0,"BLT",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+524,0,"BGE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+525,0,"BLTU",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+526,0,"BGEU",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+527,0,"R_TYPE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+528,0,"I_TYPE_LOAD",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+529,0,"I_TYPE_ALU",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+530,0,"I_TYPE_JALR",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+531,0,"S_TYPE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+532,0,"B_TYPE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+533,0,"J_TYPE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+534,0,"U_TYPE_LUI",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+535,0,"U_TYPE_AUIPC",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->popPrefix();
    tracep->pushPrefix("decoder", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+315,0,"instr",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+316,0,"opcode",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+317,0,"rd",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+318,0,"rs1",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+319,0,"rs2",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+320,0,"funct3",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+321,0,"funct7",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+322,0,"imm",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+527,0,"R_TYPE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+528,0,"I_TYPE_LOAD",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+529,0,"I_TYPE_ALU",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+530,0,"I_TYPE_JALR",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+531,0,"S_TYPE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+532,0,"B_TYPE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+533,0,"J_TYPE",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+534,0,"U_TYPE_LUI",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->declBus(c+535,0,"U_TYPE_AUIPC",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::PARAMETER, VerilatedTraceSigType::LOGIC, false,-1, 6,0);
    tracep->popPrefix();
    tracep->pushPrefix("idex_register", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+323,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+324,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+325,0,"id_ex_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+326,0,"id_ex_flush",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+327,0,"pc_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+328,0,"rs1_data_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+329,0,"rs2_data_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+330,0,"imm_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+331,0,"funct3_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+332,0,"rs1_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+333,0,"rs2_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+334,0,"rd_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+335,0,"alu_ctrl_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+336,0,"branch_ctrl_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+337,0,"wb_sel_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+338,0,"reg_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+339,0,"mem_read_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+340,0,"mem_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+341,0,"mem_to_reg_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+342,0,"alu_src_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+343,0,"branch_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+344,0,"jal_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+345,0,"jalr_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+346,0,"pc_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+347,0,"rs1_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+348,0,"rs2_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+349,0,"imm_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+350,0,"funct3_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+351,0,"rs1_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+352,0,"rs2_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+353,0,"rd_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+354,0,"alu_ctrl_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+355,0,"branch_ctrl_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+356,0,"wb_sel_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+357,0,"reg_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+358,0,"mem_read_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+359,0,"mem_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+360,0,"mem_to_reg_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+361,0,"alu_src_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+362,0,"branch_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+363,0,"jal_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+364,0,"jalr_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->popPrefix();
    tracep->pushPrefix("reg_file", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+365,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+366,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+367,0,"reg_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+368,0,"rd_data",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+369,0,"rs1",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+370,0,"rs2",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+371,0,"rd",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+372,0,"out_data_rs1",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+373,0,"out_data_rs2",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->pushPrefix("register_", VerilatedTracePrefixType::ARRAY_UNPACKED);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+374+i*1,0,"",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::VAR, VerilatedTraceSigType::LOGIC, true,(i+0), 31,0);
    }
    tracep->popPrefix();
    tracep->declBus(c+406,0,"i",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::VAR, VerilatedTraceSigType::INTEGER, false,-1, 31,0);
    tracep->popPrefix();
    tracep->popPrefix();
    tracep->pushPrefix("if_stage", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+407,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+408,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+409,0,"pc_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+410,0,"if_id_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+411,0,"if_id_flush",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+412,0,"jump",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+413,0,"branch_taken",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+414,0,"branch_target",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+415,0,"jump_target",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+416,0,"instr_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+417,0,"pc_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+418,0,"current_pc",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+419,0,"next_pc",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+420,0,"instr",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->pushPrefix("ifid_register", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+421,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+422,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+423,0,"if_id_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+424,0,"if_id_flush",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+425,0,"instr_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+426,0,"pc_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+427,0,"instr_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+428,0,"pc_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->popPrefix();
    tracep->pushPrefix("instruction_memory", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+429,0,"addr",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+430,0,"instr",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->popPrefix();
    tracep->pushPrefix("pc_logic_unit", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+431,0,"current_pc",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+432,0,"branch_target",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+433,0,"jump_target",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBit(c+434,0,"jump",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+435,0,"branch_taken",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+436,0,"next_pc",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+437,0,"pc_4",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->popPrefix();
    tracep->pushPrefix("prog_counter", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+438,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+439,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+440,0,"pc_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+441,0,"next_pc",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+442,0,"current_pc",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->popPrefix();
    tracep->popPrefix();
    tracep->pushPrefix("mem_stage", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+443,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+444,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+445,0,"pc_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+446,0,"alu_result_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+447,0,"rs2_data_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+448,0,"funct3_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+449,0,"rd_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+450,0,"wb_sel_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+451,0,"mem_read_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+452,0,"mem_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+453,0,"reg_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+454,0,"mem_to_reg_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+455,0,"pc_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+456,0,"alu_result_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+457,0,"mem_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+458,0,"rd_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+459,0,"wb_sel_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+460,0,"reg_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+461,0,"mem_to_reg_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+462,0,"addr_lsb",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+463,0,"byte_enable",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBus(c+464,0,"mem_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+465,0,"read_data",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->pushPrefix("byte_mask", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+466,0,"funct3",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+467,0,"addr_lsb",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+468,0,"byte_enable",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->popPrefix();
    tracep->pushPrefix("mem_access", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBus(c+469,0,"mem_data",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+470,0,"addr_lsb",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+471,0,"funct3",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 2,0);
    tracep->declBus(c+472,0,"mem_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->popPrefix();
    tracep->pushPrefix("memory", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+473,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+474,0,"addr",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+475,0,"write_data",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+476,0,"byte_enable",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 3,0);
    tracep->declBit(c+477,0,"mem_write",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+478,0,"mem_read",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+479,0,"read_data",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->popPrefix();
    tracep->pushPrefix("memwb_register", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+480,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+481,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+482,0,"reg_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+483,0,"mem_to_reg_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+484,0,"wb_sel_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBus(c+485,0,"pc_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+486,0,"alu_result_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+487,0,"mem_data_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+488,0,"rd_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+489,0,"pc_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+490,0,"alu_result_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+491,0,"mem_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+492,0,"rd_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+493,0,"wb_sel_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+494,0,"reg_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+495,0,"mem_to_reg_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->popPrefix();
    tracep->popPrefix();
    tracep->pushPrefix("wb_stage", VerilatedTracePrefixType::SCOPE_MODULE);
    tracep->declBit(c+496,0,"clk",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+497,0,"rst",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+498,0,"pc_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+499,0,"alu_result_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+500,0,"mem_data_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+501,0,"rd_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBus(c+502,0,"wb_sel",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 1,0);
    tracep->declBit(c+503,0,"reg_write_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBit(c+504,0,"mem_to_reg_in",-1, VerilatedTraceSigDirection::INPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+505,0,"reg_data_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->declBus(c+506,0,"rd_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 4,0);
    tracep->declBit(c+507,0,"reg_write_out",-1, VerilatedTraceSigDirection::OUTPUT, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1);
    tracep->declBus(c+508,0,"pc_4",-1, VerilatedTraceSigDirection::NONE, VerilatedTraceSigKind::WIRE, VerilatedTraceSigType::LOGIC, false,-1, 31,0);
    tracep->popPrefix();
    tracep->popPrefix();
}

VL_ATTR_COLD void Vpipeline___024root__trace_init_top(Vpipeline___024root* vlSelf, VerilatedVcd* tracep) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpipeline___024root__trace_init_top\n"); );
    Vpipeline__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    Vpipeline___024root__trace_init_sub__TOP__0(vlSelf, tracep);
}

VL_ATTR_COLD void Vpipeline___024root__trace_const_0(void* voidSelf, VerilatedVcd::Buffer* bufp);
VL_ATTR_COLD void Vpipeline___024root__trace_full_0(void* voidSelf, VerilatedVcd::Buffer* bufp);
void Vpipeline___024root__trace_chg_0(void* voidSelf, VerilatedVcd::Buffer* bufp);
void Vpipeline___024root__trace_cleanup(void* voidSelf, VerilatedVcd* /*unused*/);

VL_ATTR_COLD void Vpipeline___024root__trace_register(Vpipeline___024root* vlSelf, VerilatedVcd* tracep) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpipeline___024root__trace_register\n"); );
    Vpipeline__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    tracep->addConstCb(&Vpipeline___024root__trace_const_0, 0U, vlSelf);
    tracep->addFullCb(&Vpipeline___024root__trace_full_0, 0U, vlSelf);
    tracep->addChgCb(&Vpipeline___024root__trace_chg_0, 0U, vlSelf);
    tracep->addCleanupCb(&Vpipeline___024root__trace_cleanup, vlSelf);
}

VL_ATTR_COLD void Vpipeline___024root__trace_const_0_sub_0(Vpipeline___024root* vlSelf, VerilatedVcd::Buffer* bufp);

VL_ATTR_COLD void Vpipeline___024root__trace_const_0(void* voidSelf, VerilatedVcd::Buffer* bufp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpipeline___024root__trace_const_0\n"); );
    // Init
    Vpipeline___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vpipeline___024root*>(voidSelf);
    Vpipeline__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    Vpipeline___024root__trace_const_0_sub_0((&vlSymsp->TOP), bufp);
}

VL_ATTR_COLD void Vpipeline___024root__trace_const_0_sub_0(Vpipeline___024root* vlSelf, VerilatedVcd::Buffer* bufp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpipeline___024root__trace_const_0_sub_0\n"); );
    Vpipeline__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode);
    // Body
    bufp->fullCData(oldp+509,(0U),4);
    bufp->fullCData(oldp+510,(1U),4);
    bufp->fullCData(oldp+511,(2U),4);
    bufp->fullCData(oldp+512,(3U),4);
    bufp->fullCData(oldp+513,(4U),4);
    bufp->fullCData(oldp+514,(5U),4);
    bufp->fullCData(oldp+515,(6U),4);
    bufp->fullCData(oldp+516,(7U),4);
    bufp->fullCData(oldp+517,(8U),4);
    bufp->fullCData(oldp+518,(9U),4);
    bufp->fullCData(oldp+519,(0xaU),4);
    bufp->fullCData(oldp+520,(0xbU),4);
    bufp->fullCData(oldp+521,(0U),3);
    bufp->fullCData(oldp+522,(1U),3);
    bufp->fullCData(oldp+523,(2U),3);
    bufp->fullCData(oldp+524,(3U),3);
    bufp->fullCData(oldp+525,(4U),3);
    bufp->fullCData(oldp+526,(5U),3);
    bufp->fullCData(oldp+527,(0x33U),7);
    bufp->fullCData(oldp+528,(3U),7);
    bufp->fullCData(oldp+529,(0x13U),7);
    bufp->fullCData(oldp+530,(0x67U),7);
    bufp->fullCData(oldp+531,(0x23U),7);
    bufp->fullCData(oldp+532,(0x63U),7);
    bufp->fullCData(oldp+533,(0x6fU),7);
    bufp->fullCData(oldp+534,(0x37U),7);
    bufp->fullCData(oldp+535,(0x17U),7);
}

VL_ATTR_COLD void Vpipeline___024root__trace_full_0_sub_0(Vpipeline___024root* vlSelf, VerilatedVcd::Buffer* bufp);

VL_ATTR_COLD void Vpipeline___024root__trace_full_0(void* voidSelf, VerilatedVcd::Buffer* bufp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpipeline___024root__trace_full_0\n"); );
    // Init
    Vpipeline___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vpipeline___024root*>(voidSelf);
    Vpipeline__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    Vpipeline___024root__trace_full_0_sub_0((&vlSymsp->TOP), bufp);
}

VL_ATTR_COLD void Vpipeline___024root__trace_full_0_sub_0(Vpipeline___024root* vlSelf, VerilatedVcd::Buffer* bufp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpipeline___024root__trace_full_0_sub_0\n"); );
    Vpipeline__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode);
    // Body
    bufp->fullBit(oldp+1,(vlSelfRef.clk));
    bufp->fullBit(oldp+2,(vlSelfRef.rst));
    bufp->fullIData(oldp+3,(vlSelfRef.dbg_if_pc),32);
    bufp->fullIData(oldp+4,(vlSelfRef.dbg_if_instr),32);
    bufp->fullCData(oldp+5,(vlSelfRef.dbg_id_rs1),5);
    bufp->fullCData(oldp+6,(vlSelfRef.dbg_id_rs2),5);
    bufp->fullCData(oldp+7,(vlSelfRef.dbg_id_rd),5);
    bufp->fullIData(oldp+8,(vlSelfRef.dbg_id_rs1_data),32);
    bufp->fullIData(oldp+9,(vlSelfRef.dbg_id_rs2_data),32);
    bufp->fullCData(oldp+10,(vlSelfRef.dbg_ex_alu_ctrl),4);
    bufp->fullIData(oldp+11,(vlSelfRef.dbg_ex_alu_op_a),32);
    bufp->fullIData(oldp+12,(vlSelfRef.dbg_ex_alu_op_b),32);
    bufp->fullIData(oldp+13,(vlSelfRef.dbg_ex_alu_result),32);
    bufp->fullIData(oldp+14,(vlSelfRef.dbg_ex_branch_target),32);
    bufp->fullBit(oldp+15,(vlSelfRef.dbg_ex_branch_taken));
    bufp->fullIData(oldp+16,(vlSelfRef.dbg_mem_alu_result),32);
    bufp->fullIData(oldp+17,(vlSelfRef.dbg_mem_data),32);
    bufp->fullBit(oldp+18,(vlSelfRef.dbg_mem_write_en));
    bufp->fullBit(oldp+19,(vlSelfRef.dbg_mem_read_en));
    bufp->fullIData(oldp+20,(vlSelfRef.dbg_wb_data),32);
    bufp->fullCData(oldp+21,(vlSelfRef.dbg_wb_rd),5);
    bufp->fullBit(oldp+22,(vlSelfRef.dbg_wb_reg_write));
    bufp->fullBit(oldp+23,(vlSelfRef.pipeline__DOT__clk));
    bufp->fullBit(oldp+24,(vlSelfRef.pipeline__DOT__rst));
    bufp->fullIData(oldp+25,(vlSelfRef.pipeline__DOT__dbg_if_pc),32);
    bufp->fullIData(oldp+26,(vlSelfRef.pipeline__DOT__dbg_if_instr),32);
    bufp->fullCData(oldp+27,(vlSelfRef.pipeline__DOT__dbg_id_rs1),5);
    bufp->fullCData(oldp+28,(vlSelfRef.pipeline__DOT__dbg_id_rs2),5);
    bufp->fullCData(oldp+29,(vlSelfRef.pipeline__DOT__dbg_id_rd),5);
    bufp->fullIData(oldp+30,(vlSelfRef.pipeline__DOT__dbg_id_rs1_data),32);
    bufp->fullIData(oldp+31,(vlSelfRef.pipeline__DOT__dbg_id_rs2_data),32);
    bufp->fullCData(oldp+32,(vlSelfRef.pipeline__DOT__dbg_ex_alu_ctrl),4);
    bufp->fullIData(oldp+33,(vlSelfRef.pipeline__DOT__dbg_ex_alu_op_a),32);
    bufp->fullIData(oldp+34,(vlSelfRef.pipeline__DOT__dbg_ex_alu_op_b),32);
    bufp->fullIData(oldp+35,(vlSelfRef.pipeline__DOT__dbg_ex_alu_result),32);
    bufp->fullIData(oldp+36,(vlSelfRef.pipeline__DOT__dbg_ex_branch_target),32);
    bufp->fullBit(oldp+37,(vlSelfRef.pipeline__DOT__dbg_ex_branch_taken));
    bufp->fullIData(oldp+38,(vlSelfRef.pipeline__DOT__dbg_mem_alu_result),32);
    bufp->fullIData(oldp+39,(vlSelfRef.pipeline__DOT__dbg_mem_data),32);
    bufp->fullBit(oldp+40,(vlSelfRef.pipeline__DOT__dbg_mem_write_en));
    bufp->fullBit(oldp+41,(vlSelfRef.pipeline__DOT__dbg_mem_read_en));
    bufp->fullIData(oldp+42,(vlSelfRef.pipeline__DOT__dbg_wb_data),32);
    bufp->fullCData(oldp+43,(vlSelfRef.pipeline__DOT__dbg_wb_rd),5);
    bufp->fullBit(oldp+44,(vlSelfRef.pipeline__DOT__dbg_wb_reg_write));
    bufp->fullBit(oldp+45,(vlSelfRef.pipeline__DOT__pc_write));
    bufp->fullBit(oldp+46,(vlSelfRef.pipeline__DOT__if_id_write));
    bufp->fullBit(oldp+47,(vlSelfRef.pipeline__DOT__if_id_flush));
    bufp->fullBit(oldp+48,(vlSelfRef.pipeline__DOT__branch_taken));
    bufp->fullIData(oldp+49,(vlSelfRef.pipeline__DOT__branch_target),32);
    bufp->fullBit(oldp+50,(vlSelfRef.pipeline__DOT__jump));
    bufp->fullIData(oldp+51,(vlSelfRef.pipeline__DOT__jump_target),32);
    bufp->fullBit(oldp+52,(vlSelfRef.pipeline__DOT__id_ex_flush));
    bufp->fullBit(oldp+53,(vlSelfRef.pipeline__DOT__id_ex_write));
    bufp->fullIData(oldp+54,(vlSelfRef.pipeline__DOT__if_instr),32);
    bufp->fullIData(oldp+55,(vlSelfRef.pipeline__DOT__if_pc),32);
    bufp->fullCData(oldp+56,(vlSelfRef.pipeline__DOT__id_rs1),5);
    bufp->fullCData(oldp+57,(vlSelfRef.pipeline__DOT__id_rs2),5);
    bufp->fullCData(oldp+58,(vlSelfRef.pipeline__DOT__id_rd),5);
    bufp->fullIData(oldp+59,(vlSelfRef.pipeline__DOT__id_pc),32);
    bufp->fullIData(oldp+60,(vlSelfRef.pipeline__DOT__id_rs1_data),32);
    bufp->fullIData(oldp+61,(vlSelfRef.pipeline__DOT__id_rs2_data),32);
    bufp->fullIData(oldp+62,(vlSelfRef.pipeline__DOT__id_imm),32);
    bufp->fullCData(oldp+63,(vlSelfRef.pipeline__DOT__id_funct3),3);
    bufp->fullCData(oldp+64,(vlSelfRef.pipeline__DOT__id_alu_ctrl),4);
    bufp->fullCData(oldp+65,(vlSelfRef.pipeline__DOT__id_branch_ctrl),3);
    bufp->fullCData(oldp+66,(vlSelfRef.pipeline__DOT__id_wb_sel),2);
    bufp->fullBit(oldp+67,(vlSelfRef.pipeline__DOT__id_reg_write));
    bufp->fullBit(oldp+68,(vlSelfRef.pipeline__DOT__id_mem_read));
    bufp->fullBit(oldp+69,(vlSelfRef.pipeline__DOT__id_mem_write));
    bufp->fullBit(oldp+70,(vlSelfRef.pipeline__DOT__id_mem_to_reg));
    bufp->fullBit(oldp+71,(vlSelfRef.pipeline__DOT__id_jal));
    bufp->fullBit(oldp+72,(vlSelfRef.pipeline__DOT__id_jalr));
    bufp->fullBit(oldp+73,(vlSelfRef.pipeline__DOT__id_branch));
    bufp->fullBit(oldp+74,(vlSelfRef.pipeline__DOT__id_alu_src));
    bufp->fullIData(oldp+75,(vlSelfRef.pipeline__DOT__ex_pc),32);
    bufp->fullIData(oldp+76,(vlSelfRef.pipeline__DOT__ex_alu_result),32);
    bufp->fullIData(oldp+77,(vlSelfRef.pipeline__DOT__ex_rs2_data),32);
    bufp->fullCData(oldp+78,(vlSelfRef.pipeline__DOT__ex_funct3),3);
    bufp->fullCData(oldp+79,(vlSelfRef.pipeline__DOT__ex_rd),5);
    bufp->fullCData(oldp+80,(vlSelfRef.pipeline__DOT__ex_rs1),5);
    bufp->fullCData(oldp+81,(vlSelfRef.pipeline__DOT__ex_rs2),5);
    bufp->fullCData(oldp+82,(vlSelfRef.pipeline__DOT__ex_wb_sel),2);
    bufp->fullBit(oldp+83,(vlSelfRef.pipeline__DOT__ex_mem_read));
    bufp->fullBit(oldp+84,(vlSelfRef.pipeline__DOT__ex_mem_write));
    bufp->fullBit(oldp+85,(vlSelfRef.pipeline__DOT__ex_reg_write));
    bufp->fullBit(oldp+86,(vlSelfRef.pipeline__DOT__ex_mem_to_reg));
    bufp->fullCData(oldp+87,(vlSelfRef.pipeline__DOT__ex_alu_ctrl),4);
    bufp->fullIData(oldp+88,(vlSelfRef.pipeline__DOT__mem_pc),32);
    bufp->fullIData(oldp+89,(vlSelfRef.pipeline__DOT__mem_alu_result),32);
    bufp->fullIData(oldp+90,(vlSelfRef.pipeline__DOT__mem_data),32);
    bufp->fullCData(oldp+91,(vlSelfRef.pipeline__DOT__mem_rd),5);
    bufp->fullCData(oldp+92,(vlSelfRef.pipeline__DOT__mem_wb_sel),2);
    bufp->fullBit(oldp+93,(vlSelfRef.pipeline__DOT__mem_reg_write));
    bufp->fullBit(oldp+94,(vlSelfRef.pipeline__DOT__mem_mem_to_reg));
    bufp->fullIData(oldp+95,(vlSelfRef.pipeline__DOT__wb_reg_data),32);
    bufp->fullCData(oldp+96,(vlSelfRef.pipeline__DOT__wb_rd),5);
    bufp->fullBit(oldp+97,(vlSelfRef.pipeline__DOT__wb_reg_write));
    bufp->fullCData(oldp+98,(vlSelfRef.pipeline__DOT__rs1_hzd),5);
    bufp->fullCData(oldp+99,(vlSelfRef.pipeline__DOT__rs2_hzd),5);
    bufp->fullCData(oldp+100,(vlSelfRef.pipeline__DOT__rd_hzd),5);
    bufp->fullCData(oldp+101,(vlSelfRef.pipeline__DOT__forward_rs1_ex),2);
    bufp->fullCData(oldp+102,(vlSelfRef.pipeline__DOT__forward_rs2_ex),2);
    bufp->fullCData(oldp+103,(vlSelfRef.pipeline__DOT__forward_rs1_id),2);
    bufp->fullCData(oldp+104,(vlSelfRef.pipeline__DOT__forward_rs2_id),2);
    bufp->fullBit(oldp+105,(vlSelfRef.pipeline__DOT__ex_stage__DOT__clk));
    bufp->fullBit(oldp+106,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rst));
    bufp->fullIData(oldp+107,(vlSelfRef.pipeline__DOT__ex_stage__DOT__pc_in),32);
    bufp->fullIData(oldp+108,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs1_data_in),32);
    bufp->fullIData(oldp+109,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs2_data_in),32);
    bufp->fullCData(oldp+110,(vlSelfRef.pipeline__DOT__ex_stage__DOT__funct3_in),3);
    bufp->fullIData(oldp+111,(vlSelfRef.pipeline__DOT__ex_stage__DOT__imm_in),32);
    bufp->fullCData(oldp+112,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs1_in),5);
    bufp->fullCData(oldp+113,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs2_in),5);
    bufp->fullCData(oldp+114,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rd_in),5);
    bufp->fullCData(oldp+115,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_ctrl_in),4);
    bufp->fullCData(oldp+116,(vlSelfRef.pipeline__DOT__ex_stage__DOT__branch_ctrl_in),3);
    bufp->fullCData(oldp+117,(vlSelfRef.pipeline__DOT__ex_stage__DOT__wb_sel_in),2);
    bufp->fullBit(oldp+118,(vlSelfRef.pipeline__DOT__ex_stage__DOT__reg_write_in));
    bufp->fullBit(oldp+119,(vlSelfRef.pipeline__DOT__ex_stage__DOT__mem_read_in));
    bufp->fullBit(oldp+120,(vlSelfRef.pipeline__DOT__ex_stage__DOT__mem_write_in));
    bufp->fullBit(oldp+121,(vlSelfRef.pipeline__DOT__ex_stage__DOT__mem_to_reg_in));
    bufp->fullBit(oldp+122,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_src_in));
    bufp->fullBit(oldp+123,(vlSelfRef.pipeline__DOT__ex_stage__DOT__branch_in));
    bufp->fullBit(oldp+124,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jal_in));
    bufp->fullBit(oldp+125,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jalr_in));
    bufp->fullCData(oldp+126,(vlSelfRef.pipeline__DOT__ex_stage__DOT__forward_rs1),2);
    bufp->fullCData(oldp+127,(vlSelfRef.pipeline__DOT__ex_stage__DOT__forward_rs2),2);
    bufp->fullIData(oldp+128,(vlSelfRef.pipeline__DOT__ex_stage__DOT__forward_data_mem),32);
    bufp->fullIData(oldp+129,(vlSelfRef.pipeline__DOT__ex_stage__DOT__forward_data_wb),32);
    bufp->fullIData(oldp+130,(vlSelfRef.pipeline__DOT__ex_stage__DOT__pc_out),32);
    bufp->fullCData(oldp+131,(vlSelfRef.pipeline__DOT__ex_stage__DOT__funct3_out),3);
    bufp->fullIData(oldp+132,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_result_out),32);
    bufp->fullIData(oldp+133,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs2_data_out),32);
    bufp->fullCData(oldp+134,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rd_out),5);
    bufp->fullCData(oldp+135,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs1_out),5);
    bufp->fullCData(oldp+136,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs2_out),5);
    bufp->fullIData(oldp+137,(vlSelfRef.pipeline__DOT__ex_stage__DOT__branch_target_out),32);
    bufp->fullIData(oldp+138,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jump_target_out),32);
    bufp->fullCData(oldp+139,(vlSelfRef.pipeline__DOT__ex_stage__DOT__wb_sel_out),2);
    bufp->fullBit(oldp+140,(vlSelfRef.pipeline__DOT__ex_stage__DOT__mem_read_out));
    bufp->fullBit(oldp+141,(vlSelfRef.pipeline__DOT__ex_stage__DOT__mem_write_out));
    bufp->fullBit(oldp+142,(vlSelfRef.pipeline__DOT__ex_stage__DOT__reg_write_out));
    bufp->fullBit(oldp+143,(vlSelfRef.pipeline__DOT__ex_stage__DOT__mem_to_reg_out));
    bufp->fullBit(oldp+144,(vlSelfRef.pipeline__DOT__ex_stage__DOT__branch_taken_out));
    bufp->fullBit(oldp+145,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jump_out));
    bufp->fullIData(oldp+146,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_a_debug),32);
    bufp->fullIData(oldp+147,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_b_debug),32);
    bufp->fullCData(oldp+148,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_ctrl_debug),4);
    bufp->fullIData(oldp+149,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs1_data),32);
    bufp->fullIData(oldp+150,(vlSelfRef.pipeline__DOT__ex_stage__DOT__rs2_data),32);
    bufp->fullIData(oldp+151,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_A),32);
    bufp->fullIData(oldp+152,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_B),32);
    bufp->fullIData(oldp+153,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_result),32);
    bufp->fullBit(oldp+154,(vlSelfRef.pipeline__DOT__ex_stage__DOT__zero_flag));
    bufp->fullBit(oldp+155,(vlSelfRef.pipeline__DOT__ex_stage__DOT__branch_taken));
    bufp->fullIData(oldp+156,(vlSelfRef.pipeline__DOT__ex_stage__DOT__branch_target),32);
    bufp->fullBit(oldp+157,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jump));
    bufp->fullIData(oldp+158,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jump_target),32);
    bufp->fullIData(oldp+159,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_unit__DOT__op_A),32);
    bufp->fullIData(oldp+160,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_unit__DOT__op_B),32);
    bufp->fullCData(oldp+161,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_unit__DOT__alu_ctrl),4);
    bufp->fullIData(oldp+162,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_unit__DOT__alu_result),32);
    bufp->fullBit(oldp+163,(vlSelfRef.pipeline__DOT__ex_stage__DOT__alu_unit__DOT__zero_flag));
    bufp->fullIData(oldp+164,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__op_A),32);
    bufp->fullIData(oldp+165,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__op_B),32);
    bufp->fullCData(oldp+166,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__branch_ctrl),3);
    bufp->fullIData(oldp+167,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__imm),32);
    bufp->fullIData(oldp+168,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__pc),32);
    bufp->fullBit(oldp+169,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__branch));
    bufp->fullBit(oldp+170,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__zero_flag));
    bufp->fullBit(oldp+171,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__branch_taken));
    bufp->fullIData(oldp+172,(vlSelfRef.pipeline__DOT__ex_stage__DOT__brch_unit__DOT__branch_target),32);
    bufp->fullBit(oldp+173,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__clk));
    bufp->fullBit(oldp+174,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rst));
    bufp->fullIData(oldp+175,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__pc_in),32);
    bufp->fullIData(oldp+176,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__alu_result_in),32);
    bufp->fullCData(oldp+177,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__funct3_in),3);
    bufp->fullIData(oldp+178,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rs2_data_in),32);
    bufp->fullIData(oldp+179,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__branch_target_in),32);
    bufp->fullIData(oldp+180,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__jump_target_in),32);
    bufp->fullCData(oldp+181,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rd_in),5);
    bufp->fullCData(oldp+182,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rs1_in),5);
    bufp->fullCData(oldp+183,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rs2_in),5);
    bufp->fullCData(oldp+184,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__wb_sel_in),2);
    bufp->fullBit(oldp+185,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__mem_read_in));
    bufp->fullBit(oldp+186,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__mem_write_in));
    bufp->fullBit(oldp+187,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__reg_write_in));
    bufp->fullBit(oldp+188,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__mem_to_reg_in));
    bufp->fullBit(oldp+189,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__branch_taken_in));
    bufp->fullBit(oldp+190,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__jump_in));
    bufp->fullIData(oldp+191,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__pc_out),32);
    bufp->fullIData(oldp+192,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__alu_result_out),32);
    bufp->fullCData(oldp+193,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__funct3_out),3);
    bufp->fullIData(oldp+194,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rs2_data_out),32);
    bufp->fullCData(oldp+195,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rs1_out),5);
    bufp->fullCData(oldp+196,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rs2_out),5);
    bufp->fullCData(oldp+197,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__rd_out),5);
    bufp->fullIData(oldp+198,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__branch_target_out),32);
    bufp->fullIData(oldp+199,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__jump_target_out),32);
    bufp->fullCData(oldp+200,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__wb_sel_out),2);
    bufp->fullBit(oldp+201,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__mem_read_out));
    bufp->fullBit(oldp+202,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__mem_write_out));
    bufp->fullBit(oldp+203,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__reg_write_out));
    bufp->fullBit(oldp+204,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__mem_to_reg_out));
    bufp->fullBit(oldp+205,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__branch_taken_out));
    bufp->fullBit(oldp+206,(vlSelfRef.pipeline__DOT__ex_stage__DOT__exmem_register__DOT__jump_out));
    bufp->fullIData(oldp+207,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jmp_unit__DOT__pc),32);
    bufp->fullIData(oldp+208,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jmp_unit__DOT__rs1_data),32);
    bufp->fullIData(oldp+209,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jmp_unit__DOT__imm),32);
    bufp->fullBit(oldp+210,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jmp_unit__DOT__jal));
    bufp->fullBit(oldp+211,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jmp_unit__DOT__jalr));
    bufp->fullBit(oldp+212,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jmp_unit__DOT__jump));
    bufp->fullIData(oldp+213,(vlSelfRef.pipeline__DOT__ex_stage__DOT__jmp_unit__DOT__jump_target),32);
    bufp->fullCData(oldp+214,(vlSelfRef.pipeline__DOT__fwd__DOT__ex_rs1),5);
    bufp->fullCData(oldp+215,(vlSelfRef.pipeline__DOT__fwd__DOT__ex_rs2),5);
    bufp->fullCData(oldp+216,(vlSelfRef.pipeline__DOT__fwd__DOT__id_rs1),5);
    bufp->fullCData(oldp+217,(vlSelfRef.pipeline__DOT__fwd__DOT__id_rs2),5);
    bufp->fullCData(oldp+218,(vlSelfRef.pipeline__DOT__fwd__DOT__ex_rd),5);
    bufp->fullCData(oldp+219,(vlSelfRef.pipeline__DOT__fwd__DOT__mem_rd),5);
    bufp->fullCData(oldp+220,(vlSelfRef.pipeline__DOT__fwd__DOT__wb_rd),5);
    bufp->fullBit(oldp+221,(vlSelfRef.pipeline__DOT__fwd__DOT__ex_reg_write));
    bufp->fullBit(oldp+222,(vlSelfRef.pipeline__DOT__fwd__DOT__mem_reg_write));
    bufp->fullBit(oldp+223,(vlSelfRef.pipeline__DOT__fwd__DOT__wb_reg_write));
    bufp->fullCData(oldp+224,(vlSelfRef.pipeline__DOT__fwd__DOT__forward_rs1_ex),2);
    bufp->fullCData(oldp+225,(vlSelfRef.pipeline__DOT__fwd__DOT__forward_rs2_ex),2);
    bufp->fullCData(oldp+226,(vlSelfRef.pipeline__DOT__fwd__DOT__forward_rs1_id),2);
    bufp->fullCData(oldp+227,(vlSelfRef.pipeline__DOT__fwd__DOT__forward_rs2_id),2);
    bufp->fullCData(oldp+228,(vlSelfRef.pipeline__DOT__hzd__DOT__id_rs1),5);
    bufp->fullCData(oldp+229,(vlSelfRef.pipeline__DOT__hzd__DOT__id_rs2),5);
    bufp->fullCData(oldp+230,(vlSelfRef.pipeline__DOT__hzd__DOT__ex_rd),5);
    bufp->fullBit(oldp+231,(vlSelfRef.pipeline__DOT__hzd__DOT__ex_mem_read));
    bufp->fullBit(oldp+232,(vlSelfRef.pipeline__DOT__hzd__DOT__branch_taken));
    bufp->fullBit(oldp+233,(vlSelfRef.pipeline__DOT__hzd__DOT__jump));
    bufp->fullBit(oldp+234,(vlSelfRef.pipeline__DOT__hzd__DOT__pc_write));
    bufp->fullBit(oldp+235,(vlSelfRef.pipeline__DOT__hzd__DOT__if_id_write));
    bufp->fullBit(oldp+236,(vlSelfRef.pipeline__DOT__hzd__DOT__id_ex_write));
    bufp->fullBit(oldp+237,(vlSelfRef.pipeline__DOT__hzd__DOT__if_id_flush));
    bufp->fullBit(oldp+238,(vlSelfRef.pipeline__DOT__hzd__DOT__id_ex_flush));
    bufp->fullBit(oldp+239,(vlSelfRef.pipeline__DOT__hzd__DOT__load_hazard));
    bufp->fullBit(oldp+240,(vlSelfRef.pipeline__DOT__id_stage__DOT__clk));
    bufp->fullBit(oldp+241,(vlSelfRef.pipeline__DOT__id_stage__DOT__rst));
    bufp->fullBit(oldp+242,(vlSelfRef.pipeline__DOT__id_stage__DOT__id_ex_flush));
    bufp->fullBit(oldp+243,(vlSelfRef.pipeline__DOT__id_stage__DOT__id_ex_write));
    bufp->fullIData(oldp+244,(vlSelfRef.pipeline__DOT__id_stage__DOT__instr_in),32);
    bufp->fullIData(oldp+245,(vlSelfRef.pipeline__DOT__id_stage__DOT__pc_in),32);
    bufp->fullBit(oldp+246,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_write_wb));
    bufp->fullCData(oldp+247,(vlSelfRef.pipeline__DOT__id_stage__DOT__rd_wb),5);
    bufp->fullIData(oldp+248,(vlSelfRef.pipeline__DOT__id_stage__DOT__rd_data_wb),32);
    bufp->fullIData(oldp+249,(vlSelfRef.pipeline__DOT__id_stage__DOT__ex_alu_result),32);
    bufp->fullIData(oldp+250,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_alu_result),32);
    bufp->fullCData(oldp+251,(vlSelfRef.pipeline__DOT__id_stage__DOT__ex_rd),5);
    bufp->fullCData(oldp+252,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_rd),5);
    bufp->fullBit(oldp+253,(vlSelfRef.pipeline__DOT__id_stage__DOT__ex_reg_write));
    bufp->fullBit(oldp+254,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_reg_write));
    bufp->fullCData(oldp+255,(vlSelfRef.pipeline__DOT__id_stage__DOT__forward_rs1),2);
    bufp->fullCData(oldp+256,(vlSelfRef.pipeline__DOT__id_stage__DOT__forward_rs2),2);
    bufp->fullCData(oldp+257,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs1_hzd),5);
    bufp->fullCData(oldp+258,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs2_hzd),5);
    bufp->fullCData(oldp+259,(vlSelfRef.pipeline__DOT__id_stage__DOT__rd_hzd),5);
    bufp->fullCData(oldp+260,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs1_out),5);
    bufp->fullCData(oldp+261,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs2_out),5);
    bufp->fullCData(oldp+262,(vlSelfRef.pipeline__DOT__id_stage__DOT__rd_out),5);
    bufp->fullIData(oldp+263,(vlSelfRef.pipeline__DOT__id_stage__DOT__pc_out),32);
    bufp->fullIData(oldp+264,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs1_data_out),32);
    bufp->fullIData(oldp+265,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs2_data_out),32);
    bufp->fullIData(oldp+266,(vlSelfRef.pipeline__DOT__id_stage__DOT__imm_out),32);
    bufp->fullCData(oldp+267,(vlSelfRef.pipeline__DOT__id_stage__DOT__funct3_out),3);
    bufp->fullCData(oldp+268,(vlSelfRef.pipeline__DOT__id_stage__DOT__alu_ctrl_out),4);
    bufp->fullCData(oldp+269,(vlSelfRef.pipeline__DOT__id_stage__DOT__branch_ctrl_out),3);
    bufp->fullCData(oldp+270,(vlSelfRef.pipeline__DOT__id_stage__DOT__wb_sel_out),2);
    bufp->fullBit(oldp+271,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_write_out));
    bufp->fullBit(oldp+272,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_read_out));
    bufp->fullBit(oldp+273,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_write_out));
    bufp->fullBit(oldp+274,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_to_reg_out));
    bufp->fullBit(oldp+275,(vlSelfRef.pipeline__DOT__id_stage__DOT__jal_out));
    bufp->fullBit(oldp+276,(vlSelfRef.pipeline__DOT__id_stage__DOT__jalr_out));
    bufp->fullBit(oldp+277,(vlSelfRef.pipeline__DOT__id_stage__DOT__branch_out));
    bufp->fullBit(oldp+278,(vlSelfRef.pipeline__DOT__id_stage__DOT__alu_src_out));
    bufp->fullCData(oldp+279,(vlSelfRef.pipeline__DOT__id_stage__DOT__opcode),7);
    bufp->fullCData(oldp+280,(vlSelfRef.pipeline__DOT__id_stage__DOT__funct3),3);
    bufp->fullCData(oldp+281,(vlSelfRef.pipeline__DOT__id_stage__DOT__funct7),7);
    bufp->fullCData(oldp+282,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs1),5);
    bufp->fullCData(oldp+283,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs2),5);
    bufp->fullCData(oldp+284,(vlSelfRef.pipeline__DOT__id_stage__DOT__rd),5);
    bufp->fullIData(oldp+285,(vlSelfRef.pipeline__DOT__id_stage__DOT__imm),32);
    bufp->fullIData(oldp+286,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs1_data),32);
    bufp->fullIData(oldp+287,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs2_data),32);
    bufp->fullCData(oldp+288,(vlSelfRef.pipeline__DOT__id_stage__DOT__alu_ctrl),4);
    bufp->fullCData(oldp+289,(vlSelfRef.pipeline__DOT__id_stage__DOT__branch_ctrl),3);
    bufp->fullCData(oldp+290,(vlSelfRef.pipeline__DOT__id_stage__DOT__wb_sel),2);
    bufp->fullBit(oldp+291,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_write));
    bufp->fullBit(oldp+292,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_read));
    bufp->fullBit(oldp+293,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_write));
    bufp->fullBit(oldp+294,(vlSelfRef.pipeline__DOT__id_stage__DOT__mem_to_reg));
    bufp->fullBit(oldp+295,(vlSelfRef.pipeline__DOT__id_stage__DOT__jal));
    bufp->fullBit(oldp+296,(vlSelfRef.pipeline__DOT__id_stage__DOT__jalr));
    bufp->fullBit(oldp+297,(vlSelfRef.pipeline__DOT__id_stage__DOT__branch));
    bufp->fullBit(oldp+298,(vlSelfRef.pipeline__DOT__id_stage__DOT__alu_src));
    bufp->fullIData(oldp+299,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs1_data_forwarded),32);
    bufp->fullIData(oldp+300,(vlSelfRef.pipeline__DOT__id_stage__DOT__rs2_data_forwarded),32);
    bufp->fullCData(oldp+301,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__opcode),7);
    bufp->fullCData(oldp+302,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__funct3),3);
    bufp->fullCData(oldp+303,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__funct7),7);
    bufp->fullCData(oldp+304,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__alu_ctrl),4);
    bufp->fullCData(oldp+305,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__branch_ctrl),3);
    bufp->fullCData(oldp+306,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__wb_sel),2);
    bufp->fullBit(oldp+307,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__reg_write));
    bufp->fullBit(oldp+308,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__mem_read));
    bufp->fullBit(oldp+309,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__mem_write));
    bufp->fullBit(oldp+310,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__mem_to_reg));
    bufp->fullBit(oldp+311,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__jal));
    bufp->fullBit(oldp+312,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__jalr));
    bufp->fullBit(oldp+313,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__branch));
    bufp->fullBit(oldp+314,(vlSelfRef.pipeline__DOT__id_stage__DOT__control__DOT__alu_src));
    bufp->fullIData(oldp+315,(vlSelfRef.pipeline__DOT__id_stage__DOT__decoder__DOT__instr),32);
    bufp->fullCData(oldp+316,(vlSelfRef.pipeline__DOT__id_stage__DOT__decoder__DOT__opcode),7);
    bufp->fullCData(oldp+317,(vlSelfRef.pipeline__DOT__id_stage__DOT__decoder__DOT__rd),5);
    bufp->fullCData(oldp+318,(vlSelfRef.pipeline__DOT__id_stage__DOT__decoder__DOT__rs1),5);
    bufp->fullCData(oldp+319,(vlSelfRef.pipeline__DOT__id_stage__DOT__decoder__DOT__rs2),5);
    bufp->fullCData(oldp+320,(vlSelfRef.pipeline__DOT__id_stage__DOT__decoder__DOT__funct3),3);
    bufp->fullCData(oldp+321,(vlSelfRef.pipeline__DOT__id_stage__DOT__decoder__DOT__funct7),7);
    bufp->fullIData(oldp+322,(vlSelfRef.pipeline__DOT__id_stage__DOT__decoder__DOT__imm),32);
    bufp->fullBit(oldp+323,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__clk));
    bufp->fullBit(oldp+324,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rst));
    bufp->fullBit(oldp+325,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__id_ex_write));
    bufp->fullBit(oldp+326,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__id_ex_flush));
    bufp->fullIData(oldp+327,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__pc_in),32);
    bufp->fullIData(oldp+328,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rs1_data_in),32);
    bufp->fullIData(oldp+329,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rs2_data_in),32);
    bufp->fullIData(oldp+330,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__imm_in),32);
    bufp->fullCData(oldp+331,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__funct3_in),3);
    bufp->fullCData(oldp+332,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rs1_in),5);
    bufp->fullCData(oldp+333,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rs2_in),5);
    bufp->fullCData(oldp+334,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rd_in),5);
    bufp->fullCData(oldp+335,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__alu_ctrl_in),4);
    bufp->fullCData(oldp+336,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__branch_ctrl_in),3);
    bufp->fullCData(oldp+337,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__wb_sel_in),2);
    bufp->fullBit(oldp+338,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__reg_write_in));
    bufp->fullBit(oldp+339,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__mem_read_in));
    bufp->fullBit(oldp+340,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__mem_write_in));
    bufp->fullBit(oldp+341,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__mem_to_reg_in));
    bufp->fullBit(oldp+342,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__alu_src_in));
    bufp->fullBit(oldp+343,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__branch_in));
    bufp->fullBit(oldp+344,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__jal_in));
    bufp->fullBit(oldp+345,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__jalr_in));
    bufp->fullIData(oldp+346,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__pc_out),32);
    bufp->fullIData(oldp+347,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rs1_data_out),32);
    bufp->fullIData(oldp+348,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rs2_data_out),32);
    bufp->fullIData(oldp+349,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__imm_out),32);
    bufp->fullCData(oldp+350,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__funct3_out),3);
    bufp->fullCData(oldp+351,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rs1_out),5);
    bufp->fullCData(oldp+352,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rs2_out),5);
    bufp->fullCData(oldp+353,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__rd_out),5);
    bufp->fullCData(oldp+354,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__alu_ctrl_out),4);
    bufp->fullCData(oldp+355,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__branch_ctrl_out),3);
    bufp->fullCData(oldp+356,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__wb_sel_out),2);
    bufp->fullBit(oldp+357,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__reg_write_out));
    bufp->fullBit(oldp+358,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__mem_read_out));
    bufp->fullBit(oldp+359,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__mem_write_out));
    bufp->fullBit(oldp+360,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__mem_to_reg_out));
    bufp->fullBit(oldp+361,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__alu_src_out));
    bufp->fullBit(oldp+362,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__branch_out));
    bufp->fullBit(oldp+363,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__jal_out));
    bufp->fullBit(oldp+364,(vlSelfRef.pipeline__DOT__id_stage__DOT__idex_register__DOT__jalr_out));
    bufp->fullBit(oldp+365,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__clk));
    bufp->fullBit(oldp+366,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__rst));
    bufp->fullBit(oldp+367,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__reg_write));
    bufp->fullIData(oldp+368,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__rd_data),32);
    bufp->fullCData(oldp+369,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__rs1),5);
    bufp->fullCData(oldp+370,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__rs2),5);
    bufp->fullCData(oldp+371,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__rd),5);
    bufp->fullIData(oldp+372,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__out_data_rs1),32);
    bufp->fullIData(oldp+373,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__out_data_rs2),32);
    bufp->fullIData(oldp+374,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[0]),32);
    bufp->fullIData(oldp+375,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[1]),32);
    bufp->fullIData(oldp+376,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[2]),32);
    bufp->fullIData(oldp+377,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[3]),32);
    bufp->fullIData(oldp+378,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[4]),32);
    bufp->fullIData(oldp+379,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[5]),32);
    bufp->fullIData(oldp+380,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[6]),32);
    bufp->fullIData(oldp+381,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[7]),32);
    bufp->fullIData(oldp+382,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[8]),32);
    bufp->fullIData(oldp+383,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[9]),32);
    bufp->fullIData(oldp+384,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[10]),32);
    bufp->fullIData(oldp+385,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[11]),32);
    bufp->fullIData(oldp+386,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[12]),32);
    bufp->fullIData(oldp+387,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[13]),32);
    bufp->fullIData(oldp+388,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[14]),32);
    bufp->fullIData(oldp+389,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[15]),32);
    bufp->fullIData(oldp+390,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[16]),32);
    bufp->fullIData(oldp+391,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[17]),32);
    bufp->fullIData(oldp+392,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[18]),32);
    bufp->fullIData(oldp+393,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[19]),32);
    bufp->fullIData(oldp+394,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[20]),32);
    bufp->fullIData(oldp+395,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[21]),32);
    bufp->fullIData(oldp+396,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[22]),32);
    bufp->fullIData(oldp+397,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[23]),32);
    bufp->fullIData(oldp+398,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[24]),32);
    bufp->fullIData(oldp+399,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[25]),32);
    bufp->fullIData(oldp+400,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[26]),32);
    bufp->fullIData(oldp+401,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[27]),32);
    bufp->fullIData(oldp+402,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[28]),32);
    bufp->fullIData(oldp+403,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[29]),32);
    bufp->fullIData(oldp+404,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[30]),32);
    bufp->fullIData(oldp+405,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__register_[31]),32);
    bufp->fullIData(oldp+406,(vlSelfRef.pipeline__DOT__id_stage__DOT__reg_file__DOT__i),32);
    bufp->fullBit(oldp+407,(vlSelfRef.pipeline__DOT__if_stage__DOT__clk));
    bufp->fullBit(oldp+408,(vlSelfRef.pipeline__DOT__if_stage__DOT__rst));
    bufp->fullBit(oldp+409,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_write));
    bufp->fullBit(oldp+410,(vlSelfRef.pipeline__DOT__if_stage__DOT__if_id_write));
    bufp->fullBit(oldp+411,(vlSelfRef.pipeline__DOT__if_stage__DOT__if_id_flush));
    bufp->fullBit(oldp+412,(vlSelfRef.pipeline__DOT__if_stage__DOT__jump));
    bufp->fullBit(oldp+413,(vlSelfRef.pipeline__DOT__if_stage__DOT__branch_taken));
    bufp->fullIData(oldp+414,(vlSelfRef.pipeline__DOT__if_stage__DOT__branch_target),32);
    bufp->fullIData(oldp+415,(vlSelfRef.pipeline__DOT__if_stage__DOT__jump_target),32);
    bufp->fullIData(oldp+416,(vlSelfRef.pipeline__DOT__if_stage__DOT__instr_out),32);
    bufp->fullIData(oldp+417,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_out),32);
    bufp->fullIData(oldp+418,(vlSelfRef.pipeline__DOT__if_stage__DOT__current_pc),32);
    bufp->fullIData(oldp+419,(vlSelfRef.pipeline__DOT__if_stage__DOT__next_pc),32);
    bufp->fullIData(oldp+420,(vlSelfRef.pipeline__DOT__if_stage__DOT__instr),32);
    bufp->fullBit(oldp+421,(vlSelfRef.pipeline__DOT__if_stage__DOT__ifid_register__DOT__clk));
    bufp->fullBit(oldp+422,(vlSelfRef.pipeline__DOT__if_stage__DOT__ifid_register__DOT__rst));
    bufp->fullBit(oldp+423,(vlSelfRef.pipeline__DOT__if_stage__DOT__ifid_register__DOT__if_id_write));
    bufp->fullBit(oldp+424,(vlSelfRef.pipeline__DOT__if_stage__DOT__ifid_register__DOT__if_id_flush));
    bufp->fullIData(oldp+425,(vlSelfRef.pipeline__DOT__if_stage__DOT__ifid_register__DOT__instr_in),32);
    bufp->fullIData(oldp+426,(vlSelfRef.pipeline__DOT__if_stage__DOT__ifid_register__DOT__pc_in),32);
    bufp->fullIData(oldp+427,(vlSelfRef.pipeline__DOT__if_stage__DOT__ifid_register__DOT__instr_out),32);
    bufp->fullIData(oldp+428,(vlSelfRef.pipeline__DOT__if_stage__DOT__ifid_register__DOT__pc_out),32);
    bufp->fullIData(oldp+429,(vlSelfRef.pipeline__DOT__if_stage__DOT__instruction_memory__DOT__addr),32);
    bufp->fullIData(oldp+430,(vlSelfRef.pipeline__DOT__if_stage__DOT__instruction_memory__DOT__instr),32);
    bufp->fullIData(oldp+431,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_logic_unit__DOT__current_pc),32);
    bufp->fullIData(oldp+432,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_logic_unit__DOT__branch_target),32);
    bufp->fullIData(oldp+433,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_logic_unit__DOT__jump_target),32);
    bufp->fullBit(oldp+434,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_logic_unit__DOT__jump));
    bufp->fullBit(oldp+435,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_logic_unit__DOT__branch_taken));
    bufp->fullIData(oldp+436,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_logic_unit__DOT__next_pc),32);
    bufp->fullIData(oldp+437,(vlSelfRef.pipeline__DOT__if_stage__DOT__pc_logic_unit__DOT__pc_4),32);
    bufp->fullBit(oldp+438,(vlSelfRef.pipeline__DOT__if_stage__DOT__prog_counter__DOT__clk));
    bufp->fullBit(oldp+439,(vlSelfRef.pipeline__DOT__if_stage__DOT__prog_counter__DOT__rst));
    bufp->fullBit(oldp+440,(vlSelfRef.pipeline__DOT__if_stage__DOT__prog_counter__DOT__pc_write));
    bufp->fullIData(oldp+441,(vlSelfRef.pipeline__DOT__if_stage__DOT__prog_counter__DOT__next_pc),32);
    bufp->fullIData(oldp+442,(vlSelfRef.pipeline__DOT__if_stage__DOT__prog_counter__DOT__current_pc),32);
    bufp->fullBit(oldp+443,(vlSelfRef.pipeline__DOT__mem_stage__DOT__clk));
    bufp->fullBit(oldp+444,(vlSelfRef.pipeline__DOT__mem_stage__DOT__rst));
    bufp->fullIData(oldp+445,(vlSelfRef.pipeline__DOT__mem_stage__DOT__pc_in),32);
    bufp->fullIData(oldp+446,(vlSelfRef.pipeline__DOT__mem_stage__DOT__alu_result_in),32);
    bufp->fullIData(oldp+447,(vlSelfRef.pipeline__DOT__mem_stage__DOT__rs2_data_in),32);
    bufp->fullCData(oldp+448,(vlSelfRef.pipeline__DOT__mem_stage__DOT__funct3_in),3);
    bufp->fullCData(oldp+449,(vlSelfRef.pipeline__DOT__mem_stage__DOT__rd_in),5);
    bufp->fullCData(oldp+450,(vlSelfRef.pipeline__DOT__mem_stage__DOT__wb_sel_in),2);
    bufp->fullBit(oldp+451,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_read_in));
    bufp->fullBit(oldp+452,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_write_in));
    bufp->fullBit(oldp+453,(vlSelfRef.pipeline__DOT__mem_stage__DOT__reg_write_in));
    bufp->fullBit(oldp+454,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_to_reg_in));
    bufp->fullIData(oldp+455,(vlSelfRef.pipeline__DOT__mem_stage__DOT__pc_out),32);
    bufp->fullIData(oldp+456,(vlSelfRef.pipeline__DOT__mem_stage__DOT__alu_result_out),32);
    bufp->fullIData(oldp+457,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_data_out),32);
    bufp->fullCData(oldp+458,(vlSelfRef.pipeline__DOT__mem_stage__DOT__rd_out),5);
    bufp->fullCData(oldp+459,(vlSelfRef.pipeline__DOT__mem_stage__DOT__wb_sel_out),2);
    bufp->fullBit(oldp+460,(vlSelfRef.pipeline__DOT__mem_stage__DOT__reg_write_out));
    bufp->fullBit(oldp+461,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_to_reg_out));
    bufp->fullCData(oldp+462,(vlSelfRef.pipeline__DOT__mem_stage__DOT__addr_lsb),2);
    bufp->fullCData(oldp+463,(vlSelfRef.pipeline__DOT__mem_stage__DOT__byte_enable),4);
    bufp->fullIData(oldp+464,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_data),32);
    bufp->fullIData(oldp+465,(vlSelfRef.pipeline__DOT__mem_stage__DOT__read_data),32);
    bufp->fullCData(oldp+466,(vlSelfRef.pipeline__DOT__mem_stage__DOT__byte_mask__DOT__funct3),3);
    bufp->fullCData(oldp+467,(vlSelfRef.pipeline__DOT__mem_stage__DOT__byte_mask__DOT__addr_lsb),2);
    bufp->fullCData(oldp+468,(vlSelfRef.pipeline__DOT__mem_stage__DOT__byte_mask__DOT__byte_enable),4);
    bufp->fullIData(oldp+469,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_access__DOT__mem_data),32);
    bufp->fullCData(oldp+470,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_access__DOT__addr_lsb),2);
    bufp->fullCData(oldp+471,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_access__DOT__funct3),3);
    bufp->fullIData(oldp+472,(vlSelfRef.pipeline__DOT__mem_stage__DOT__mem_access__DOT__mem_out),32);
    bufp->fullBit(oldp+473,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memory__DOT__clk));
    bufp->fullIData(oldp+474,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memory__DOT__addr),32);
    bufp->fullIData(oldp+475,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memory__DOT__write_data),32);
    bufp->fullCData(oldp+476,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memory__DOT__byte_enable),4);
    bufp->fullBit(oldp+477,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memory__DOT__mem_write));
    bufp->fullBit(oldp+478,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memory__DOT__mem_read));
    bufp->fullIData(oldp+479,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memory__DOT__read_data),32);
    bufp->fullBit(oldp+480,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__clk));
    bufp->fullBit(oldp+481,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__rst));
    bufp->fullBit(oldp+482,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__reg_write_in));
    bufp->fullBit(oldp+483,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__mem_to_reg_in));
    bufp->fullCData(oldp+484,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__wb_sel_in),2);
    bufp->fullIData(oldp+485,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__pc_in),32);
    bufp->fullIData(oldp+486,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__alu_result_in),32);
    bufp->fullIData(oldp+487,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__mem_data_in),32);
    bufp->fullCData(oldp+488,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__rd_in),5);
    bufp->fullIData(oldp+489,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__pc_out),32);
    bufp->fullIData(oldp+490,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__alu_result_out),32);
    bufp->fullIData(oldp+491,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__mem_data_out),32);
    bufp->fullCData(oldp+492,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__rd_out),5);
    bufp->fullCData(oldp+493,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__wb_sel_out),2);
    bufp->fullBit(oldp+494,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__reg_write_out));
    bufp->fullBit(oldp+495,(vlSelfRef.pipeline__DOT__mem_stage__DOT__memwb_register__DOT__mem_to_reg_out));
    bufp->fullBit(oldp+496,(vlSelfRef.pipeline__DOT__wb_stage__DOT__clk));
    bufp->fullBit(oldp+497,(vlSelfRef.pipeline__DOT__wb_stage__DOT__rst));
    bufp->fullIData(oldp+498,(vlSelfRef.pipeline__DOT__wb_stage__DOT__pc_in),32);
    bufp->fullIData(oldp+499,(vlSelfRef.pipeline__DOT__wb_stage__DOT__alu_result_in),32);
    bufp->fullIData(oldp+500,(vlSelfRef.pipeline__DOT__wb_stage__DOT__mem_data_in),32);
    bufp->fullCData(oldp+501,(vlSelfRef.pipeline__DOT__wb_stage__DOT__rd_in),5);
    bufp->fullCData(oldp+502,(vlSelfRef.pipeline__DOT__wb_stage__DOT__wb_sel),2);
    bufp->fullBit(oldp+503,(vlSelfRef.pipeline__DOT__wb_stage__DOT__reg_write_in));
    bufp->fullBit(oldp+504,(vlSelfRef.pipeline__DOT__wb_stage__DOT__mem_to_reg_in));
    bufp->fullIData(oldp+505,(vlSelfRef.pipeline__DOT__wb_stage__DOT__reg_data_out),32);
    bufp->fullCData(oldp+506,(vlSelfRef.pipeline__DOT__wb_stage__DOT__rd_out),5);
    bufp->fullBit(oldp+507,(vlSelfRef.pipeline__DOT__wb_stage__DOT__reg_write_out));
    bufp->fullIData(oldp+508,(vlSelfRef.pipeline__DOT__wb_stage__DOT__pc_4),32);
}
