Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  5 23:39:16 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_maquina_estado_calcu_timing_summary_routed.rpt -pb top_maquina_estado_calcu_timing_summary_routed.pb -rpx top_maquina_estado_calcu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_maquina_estado_calcu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 627 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.558        0.000                      0                 1183        0.025        0.000                      0                 1183        2.633        0.000                       0                   633  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         87.558        0.000                      0                 1183        0.251        0.000                      0                 1183       49.500        0.000                       0                   629  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       87.574        0.000                      0                 1183        0.251        0.000                      0                 1183       49.500        0.000                       0                   629  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         87.558        0.000                      0                 1183        0.025        0.000                      0                 1183  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       87.558        0.000                      0                 1183        0.025        0.000                      0                 1183  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       87.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.558ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[26][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 1.440ns (11.894%)  route 10.666ns (88.106%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.563     9.774    module_memoria_calcu/data_in_i[15]
    SLICE_X87Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X87Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[26][15]/C
                         clock pessimism             -0.429    97.626    
                         clock uncertainty           -0.226    97.400    
    SLICE_X87Y109        FDRE (Setup_fdre_C_D)       -0.067    97.333    module_memoria_calcu/memoria_reg[26][15]
  -------------------------------------------------------------------
                         required time                         97.333    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 87.558    

Slack (MET) :             87.834ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 1.440ns (12.171%)  route 10.392ns (87.829%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 98.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.289     9.499    module_memoria_calcu/data_in_i[15]
    SLICE_X86Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.595    98.056    module_memoria_calcu/CLK_10MHZ
    SLICE_X86Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[6][15]/C
                         clock pessimism             -0.429    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X86Y107        FDRE (Setup_fdre_C_D)       -0.067    97.334    module_memoria_calcu/memoria_reg[6][15]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 87.834    

Slack (MET) :             87.899ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 1.440ns (12.358%)  route 10.213ns (87.642%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.467     7.173    mode_calculadora/module_control/memoria_reg[31][14]_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.297 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.024     9.320    module_memoria_calcu/D[8]
    SLICE_X71Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.495    97.956    module_memoria_calcu/CLK_10MHZ
    SLICE_X71Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/C
                         clock pessimism             -0.429    97.527    
                         clock uncertainty           -0.226    97.301    
    SLICE_X71Y108        FDRE (Setup_fdre_C_D)       -0.081    97.220    module_memoria_calcu/memoria_reg[25][12]
  -------------------------------------------------------------------
                         required time                         97.220    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                 87.899    

Slack (MET) :             87.960ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.724ns  (logic 1.676ns (14.296%)  route 10.048ns (85.704%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 98.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 f  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 f  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.219     4.951    module_memoria_calcu/display_i[1]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.124     5.075 r  module_memoria_calcu/memoria[31][13]_i_4/O
                         net (fo=2, routed)           0.733     5.808    module_memoria_calcu/memoria[31][13]_i_4_n_0
    SLICE_X80Y104        LUT4 (Prop_lut4_I0_O)        0.153     5.961 f  module_memoria_calcu/memoria[31][9]_i_2/O
                         net (fo=1, routed)           0.692     6.654    mode_calculadora/module_control/memoria_reg[31][9]
    SLICE_X80Y104        LUT6 (Prop_lut6_I4_O)        0.331     6.985 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.407     9.392    module_memoria_calcu/D[5]
    SLICE_X85Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.592    98.053    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[20][9]/C
                         clock pessimism             -0.413    97.640    
                         clock uncertainty           -0.226    97.414    
    SLICE_X85Y109        FDRE (Setup_fdre_C_D)       -0.062    97.352    module_memoria_calcu/memoria_reg[20][9]
  -------------------------------------------------------------------
                         required time                         97.352    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 87.960    

Slack (MET) :             88.116ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 1.440ns (12.483%)  route 10.096ns (87.517%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 98.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          1.993     9.204    module_memoria_calcu/data_in_i[15]
    SLICE_X86Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.595    98.056    module_memoria_calcu/CLK_10MHZ
    SLICE_X86Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[1][15]/C
                         clock pessimism             -0.429    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X86Y108        FDRE (Setup_fdre_C_D)       -0.081    97.320    module_memoria_calcu/memoria_reg[1][15]
  -------------------------------------------------------------------
                         required time                         97.320    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 88.116    

Slack (MET) :             88.122ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.440ns (12.473%)  route 10.105ns (87.527%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.002     9.213    module_memoria_calcu/data_in_i[15]
    SLICE_X85Y106        FDRE                                         r  module_memoria_calcu/memoria_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y106        FDRE                                         r  module_memoria_calcu/memoria_reg[4][15]/C
                         clock pessimism             -0.413    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X85Y106        FDRE (Setup_fdre_C_D)       -0.081    97.335    module_memoria_calcu/memoria_reg[4][15]
  -------------------------------------------------------------------
                         required time                         97.335    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                 88.122    

Slack (MET) :             88.131ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[13][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.520ns  (logic 1.716ns (14.896%)  route 9.804ns (85.104%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X82Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[1]/Q
                         net (fo=128, routed)         4.512     2.635    module_memoria_calcu/addr_rs2_i[1]
    SLICE_X75Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.759 f  module_memoria_calcu/state[3]_i_6/O
                         net (fo=1, routed)           0.000     2.759    module_memoria_calcu/state[3]_i_6_n_0
    SLICE_X75Y100        MUXF7 (Prop_muxf7_I0_O)      0.238     2.997 f  module_memoria_calcu/state_reg[3]_i_2/O
                         net (fo=1, routed)           0.667     3.664    module_memoria_calcu/state_reg[3]_i_2_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I0_O)        0.298     3.962 f  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.371     5.333    mode_calculadora/module_control/out_reg2[2]
    SLICE_X80Y104        LUT4 (Prop_lut4_I0_O)        0.148     5.481 f  mode_calculadora/module_control/memoria[31][7]_i_2/O
                         net (fo=5, routed)           0.830     6.311    module_memoria_calcu/memoria_reg[1][4]_1
    SLICE_X80Y105        LUT5 (Prop_lut5_I0_O)        0.328     6.639 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.795     7.434    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.558 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.630     9.188    module_memoria_calcu/data_in_i[8]
    SLICE_X89Y110        FDRE                                         r  module_memoria_calcu/memoria_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X89Y110        FDRE                                         r  module_memoria_calcu/memoria_reg[13][8]/C
                         clock pessimism             -0.429    97.626    
                         clock uncertainty           -0.226    97.400    
    SLICE_X89Y110        FDRE (Setup_fdre_C_D)       -0.081    97.319    module_memoria_calcu/memoria_reg[13][8]
  -------------------------------------------------------------------
                         required time                         97.319    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 88.131    

Slack (MET) :             88.158ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 1.440ns (12.513%)  route 10.068ns (87.487%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 98.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.315     7.020    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X80Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.144 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          2.032     9.176    module_memoria_calcu/data_in_i[4]
    SLICE_X83Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.593    98.054    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[25][4]/C
                         clock pessimism             -0.413    97.641    
                         clock uncertainty           -0.226    97.415    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)       -0.081    97.334    module_memoria_calcu/memoria_reg[25][4]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                 88.158    

Slack (MET) :             88.165ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 1.440ns (12.499%)  route 10.081ns (87.501%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 98.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          1.978     9.188    module_memoria_calcu/data_in_i[15]
    SLICE_X85Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.593    98.054    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[7][15]/C
                         clock pessimism             -0.413    97.641    
                         clock uncertainty           -0.226    97.415    
    SLICE_X85Y107        FDRE (Setup_fdre_C_D)       -0.061    97.354    module_memoria_calcu/memoria_reg[7][15]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 88.165    

Slack (MET) :             88.194ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 1.440ns (12.548%)  route 10.036ns (87.452%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 98.039 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.465     7.171    mode_calculadora/module_control/memoria_reg[31][14]_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  mode_calculadora/module_control/memoria[31][13]_i_1/O
                         net (fo=31, routed)          1.849     9.144    module_memoria_calcu/D[9]
    SLICE_X76Y111        FDRE                                         r  module_memoria_calcu/memoria_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.578    98.039    module_memoria_calcu/CLK_10MHZ
    SLICE_X76Y111        FDRE                                         r  module_memoria_calcu/memoria_reg[8][13]/C
                         clock pessimism             -0.429    97.610    
                         clock uncertainty           -0.226    97.384    
    SLICE_X76Y111        FDRE (Setup_fdre_C_D)       -0.045    97.339    module_memoria_calcu/memoria_reg[8][13]
  -------------------------------------------------------------------
                         required time                         97.339    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 88.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.602    -0.510    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mode_calculadora/module_control/contador_full_reg[2]/Q
                         net (fo=4, routed)           0.175    -0.171    mode_calculadora/module_control/contador_full_reg_n_0_[2]
    SLICE_X88Y100        LUT5 (Prop_lut5_I1_O)        0.043    -0.128 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.873    -0.278    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.131    -0.379    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.602    -0.510    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mode_calculadora/module_control/contador_full_reg[2]/Q
                         net (fo=4, routed)           0.175    -0.171    mode_calculadora/module_control/contador_full_reg_n_0_[2]
    SLICE_X88Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.873    -0.278    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.120    -0.390    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=26, routed)          0.198    -0.150    mode_calculadora/module_control/contador_r[2]
    SLICE_X84Y103        LUT5 (Prop_lut5_I2_O)        0.043    -0.107 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.131    -0.381    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[1]/Q
                         net (fo=35, routed)          0.186    -0.162    mode_calculadora/module_control/contador_r[1]
    SLICE_X84Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.117 r  mode_calculadora/module_control/contador[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    mode_calculadora/module_control/contador[1]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.120    -0.392    mode_calculadora/module_control/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.069%)  route 0.166ns (39.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.192    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.101    -0.091 r  barrido/barrido/flag_conta[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.091    barrido/barrido/flag_conta[3]_i_2_n_0
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.131    -0.374    barrido/barrido/flag_conta_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=26, routed)          0.198    -0.150    mode_calculadora/module_control/contador_r[2]
    SLICE_X84Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  mode_calculadora/module_control/contador[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    mode_calculadora/module_control/contador[2]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.120    -0.392    mode_calculadora/module_control/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.778%)  route 0.166ns (40.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.192    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.098    -0.094 r  barrido/barrido/flag_conta[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    barrido/barrido/flag_conta[2]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.120    -0.385    barrido/barrido/flag_conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X84Y98         FDSE (Hold_fdse_C_CE)       -0.016    -0.505    barrido/barrido/flag_conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[1]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X84Y98         FDRE (Hold_fdre_C_CE)       -0.016    -0.505    barrido/barrido/flag_conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X84Y98         FDRE (Hold_fdre_C_CE)       -0.016    -0.505    barrido/barrido/flag_conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y111   module_memoria_calcu/memoria_reg[16][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y111   module_memoria_calcu/memoria_reg[23][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y111   module_memoria_calcu/memoria_reg[23][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y111   module_memoria_calcu/memoria_reg[23][6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y111   module_memoria_calcu/memoria_reg[23][8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X73Y111   module_memoria_calcu/memoria_reg[12][12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y111   module_memoria_calcu/memoria_reg[16][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y111   module_memoria_calcu/memoria_reg[16][6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y111   module_memoria_calcu/memoria_reg[16][8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y111   module_memoria_calcu/memoria_reg[17][10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y101   mode_calculadora/module_control/leds_rgb_control/digit_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y102   mode_calculadora/module_control/leds_rgb_control/digit_timer_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       87.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.574ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[26][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 1.440ns (11.894%)  route 10.666ns (88.106%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.563     9.774    module_memoria_calcu/data_in_i[15]
    SLICE_X87Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X87Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[26][15]/C
                         clock pessimism             -0.429    97.626    
                         clock uncertainty           -0.211    97.415    
    SLICE_X87Y109        FDRE (Setup_fdre_C_D)       -0.067    97.348    module_memoria_calcu/memoria_reg[26][15]
  -------------------------------------------------------------------
                         required time                         97.348    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 87.574    

Slack (MET) :             87.850ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 1.440ns (12.171%)  route 10.392ns (87.829%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 98.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.289     9.499    module_memoria_calcu/data_in_i[15]
    SLICE_X86Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.595    98.056    module_memoria_calcu/CLK_10MHZ
    SLICE_X86Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[6][15]/C
                         clock pessimism             -0.429    97.627    
                         clock uncertainty           -0.211    97.416    
    SLICE_X86Y107        FDRE (Setup_fdre_C_D)       -0.067    97.349    module_memoria_calcu/memoria_reg[6][15]
  -------------------------------------------------------------------
                         required time                         97.349    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 87.850    

Slack (MET) :             87.915ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 1.440ns (12.358%)  route 10.213ns (87.642%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.467     7.173    mode_calculadora/module_control/memoria_reg[31][14]_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.297 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.024     9.320    module_memoria_calcu/D[8]
    SLICE_X71Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.495    97.956    module_memoria_calcu/CLK_10MHZ
    SLICE_X71Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/C
                         clock pessimism             -0.429    97.527    
                         clock uncertainty           -0.211    97.316    
    SLICE_X71Y108        FDRE (Setup_fdre_C_D)       -0.081    97.235    module_memoria_calcu/memoria_reg[25][12]
  -------------------------------------------------------------------
                         required time                         97.235    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                 87.915    

Slack (MET) :             87.976ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.724ns  (logic 1.676ns (14.296%)  route 10.048ns (85.704%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 98.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 f  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 f  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.219     4.951    module_memoria_calcu/display_i[1]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.124     5.075 r  module_memoria_calcu/memoria[31][13]_i_4/O
                         net (fo=2, routed)           0.733     5.808    module_memoria_calcu/memoria[31][13]_i_4_n_0
    SLICE_X80Y104        LUT4 (Prop_lut4_I0_O)        0.153     5.961 f  module_memoria_calcu/memoria[31][9]_i_2/O
                         net (fo=1, routed)           0.692     6.654    mode_calculadora/module_control/memoria_reg[31][9]
    SLICE_X80Y104        LUT6 (Prop_lut6_I4_O)        0.331     6.985 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.407     9.392    module_memoria_calcu/D[5]
    SLICE_X85Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.592    98.053    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[20][9]/C
                         clock pessimism             -0.413    97.640    
                         clock uncertainty           -0.211    97.429    
    SLICE_X85Y109        FDRE (Setup_fdre_C_D)       -0.062    97.367    module_memoria_calcu/memoria_reg[20][9]
  -------------------------------------------------------------------
                         required time                         97.367    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 87.976    

Slack (MET) :             88.132ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 1.440ns (12.483%)  route 10.096ns (87.517%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 98.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          1.993     9.204    module_memoria_calcu/data_in_i[15]
    SLICE_X86Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.595    98.056    module_memoria_calcu/CLK_10MHZ
    SLICE_X86Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[1][15]/C
                         clock pessimism             -0.429    97.627    
                         clock uncertainty           -0.211    97.416    
    SLICE_X86Y108        FDRE (Setup_fdre_C_D)       -0.081    97.335    module_memoria_calcu/memoria_reg[1][15]
  -------------------------------------------------------------------
                         required time                         97.335    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 88.132    

Slack (MET) :             88.137ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.440ns (12.473%)  route 10.105ns (87.527%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.002     9.213    module_memoria_calcu/data_in_i[15]
    SLICE_X85Y106        FDRE                                         r  module_memoria_calcu/memoria_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y106        FDRE                                         r  module_memoria_calcu/memoria_reg[4][15]/C
                         clock pessimism             -0.413    97.642    
                         clock uncertainty           -0.211    97.431    
    SLICE_X85Y106        FDRE (Setup_fdre_C_D)       -0.081    97.350    module_memoria_calcu/memoria_reg[4][15]
  -------------------------------------------------------------------
                         required time                         97.350    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                 88.137    

Slack (MET) :             88.147ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[13][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.520ns  (logic 1.716ns (14.896%)  route 9.804ns (85.104%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X82Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[1]/Q
                         net (fo=128, routed)         4.512     2.635    module_memoria_calcu/addr_rs2_i[1]
    SLICE_X75Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.759 f  module_memoria_calcu/state[3]_i_6/O
                         net (fo=1, routed)           0.000     2.759    module_memoria_calcu/state[3]_i_6_n_0
    SLICE_X75Y100        MUXF7 (Prop_muxf7_I0_O)      0.238     2.997 f  module_memoria_calcu/state_reg[3]_i_2/O
                         net (fo=1, routed)           0.667     3.664    module_memoria_calcu/state_reg[3]_i_2_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I0_O)        0.298     3.962 f  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.371     5.333    mode_calculadora/module_control/out_reg2[2]
    SLICE_X80Y104        LUT4 (Prop_lut4_I0_O)        0.148     5.481 f  mode_calculadora/module_control/memoria[31][7]_i_2/O
                         net (fo=5, routed)           0.830     6.311    module_memoria_calcu/memoria_reg[1][4]_1
    SLICE_X80Y105        LUT5 (Prop_lut5_I0_O)        0.328     6.639 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.795     7.434    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.558 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.630     9.188    module_memoria_calcu/data_in_i[8]
    SLICE_X89Y110        FDRE                                         r  module_memoria_calcu/memoria_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X89Y110        FDRE                                         r  module_memoria_calcu/memoria_reg[13][8]/C
                         clock pessimism             -0.429    97.626    
                         clock uncertainty           -0.211    97.415    
    SLICE_X89Y110        FDRE (Setup_fdre_C_D)       -0.081    97.334    module_memoria_calcu/memoria_reg[13][8]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 88.147    

Slack (MET) :             88.173ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 1.440ns (12.513%)  route 10.068ns (87.487%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 98.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.315     7.020    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X80Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.144 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          2.032     9.176    module_memoria_calcu/data_in_i[4]
    SLICE_X83Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.593    98.054    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[25][4]/C
                         clock pessimism             -0.413    97.641    
                         clock uncertainty           -0.211    97.430    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)       -0.081    97.349    module_memoria_calcu/memoria_reg[25][4]
  -------------------------------------------------------------------
                         required time                         97.349    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                 88.173    

Slack (MET) :             88.181ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 1.440ns (12.499%)  route 10.081ns (87.501%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 98.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          1.978     9.188    module_memoria_calcu/data_in_i[15]
    SLICE_X85Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.593    98.054    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[7][15]/C
                         clock pessimism             -0.413    97.641    
                         clock uncertainty           -0.211    97.430    
    SLICE_X85Y107        FDRE (Setup_fdre_C_D)       -0.061    97.369    module_memoria_calcu/memoria_reg[7][15]
  -------------------------------------------------------------------
                         required time                         97.369    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 88.181    

Slack (MET) :             88.210ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 1.440ns (12.548%)  route 10.036ns (87.452%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 98.039 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.465     7.171    mode_calculadora/module_control/memoria_reg[31][14]_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  mode_calculadora/module_control/memoria[31][13]_i_1/O
                         net (fo=31, routed)          1.849     9.144    module_memoria_calcu/D[9]
    SLICE_X76Y111        FDRE                                         r  module_memoria_calcu/memoria_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.578    98.039    module_memoria_calcu/CLK_10MHZ
    SLICE_X76Y111        FDRE                                         r  module_memoria_calcu/memoria_reg[8][13]/C
                         clock pessimism             -0.429    97.610    
                         clock uncertainty           -0.211    97.399    
    SLICE_X76Y111        FDRE (Setup_fdre_C_D)       -0.045    97.354    module_memoria_calcu/memoria_reg[8][13]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 88.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.602    -0.510    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mode_calculadora/module_control/contador_full_reg[2]/Q
                         net (fo=4, routed)           0.175    -0.171    mode_calculadora/module_control/contador_full_reg_n_0_[2]
    SLICE_X88Y100        LUT5 (Prop_lut5_I1_O)        0.043    -0.128 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.873    -0.278    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.131    -0.379    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.602    -0.510    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mode_calculadora/module_control/contador_full_reg[2]/Q
                         net (fo=4, routed)           0.175    -0.171    mode_calculadora/module_control/contador_full_reg_n_0_[2]
    SLICE_X88Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.873    -0.278    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.120    -0.390    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=26, routed)          0.198    -0.150    mode_calculadora/module_control/contador_r[2]
    SLICE_X84Y103        LUT5 (Prop_lut5_I2_O)        0.043    -0.107 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.131    -0.381    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[1]/Q
                         net (fo=35, routed)          0.186    -0.162    mode_calculadora/module_control/contador_r[1]
    SLICE_X84Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.117 r  mode_calculadora/module_control/contador[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    mode_calculadora/module_control/contador[1]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.120    -0.392    mode_calculadora/module_control/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.069%)  route 0.166ns (39.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.192    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.101    -0.091 r  barrido/barrido/flag_conta[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.091    barrido/barrido/flag_conta[3]_i_2_n_0
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.131    -0.374    barrido/barrido/flag_conta_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=26, routed)          0.198    -0.150    mode_calculadora/module_control/contador_r[2]
    SLICE_X84Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  mode_calculadora/module_control/contador[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    mode_calculadora/module_control/contador[2]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.120    -0.392    mode_calculadora/module_control/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.778%)  route 0.166ns (40.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.192    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.098    -0.094 r  barrido/barrido/flag_conta[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    barrido/barrido/flag_conta[2]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.120    -0.385    barrido/barrido/flag_conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X84Y98         FDSE (Hold_fdse_C_CE)       -0.016    -0.505    barrido/barrido/flag_conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[1]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X84Y98         FDRE (Hold_fdre_C_CE)       -0.016    -0.505    barrido/barrido/flag_conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X84Y98         FDRE (Hold_fdre_C_CE)       -0.016    -0.505    barrido/barrido/flag_conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y111   module_memoria_calcu/memoria_reg[16][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y111   module_memoria_calcu/memoria_reg[23][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y111   module_memoria_calcu/memoria_reg[23][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y111   module_memoria_calcu/memoria_reg[23][6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y111   module_memoria_calcu/memoria_reg[23][8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X73Y111   module_memoria_calcu/memoria_reg[12][12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y111   module_memoria_calcu/memoria_reg[16][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y111   module_memoria_calcu/memoria_reg[16][6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y111   module_memoria_calcu/memoria_reg[16][8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y111   module_memoria_calcu/memoria_reg[17][10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y101   mode_calculadora/module_control/addr_rs1_o_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   mode_calculadora/module_control/addr_rs2_o_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y101   mode_calculadora/module_control/leds_rgb_control/digit_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y102   mode_calculadora/module_control/leds_rgb_control/digit_timer_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       87.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.558ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[26][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 1.440ns (11.894%)  route 10.666ns (88.106%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.563     9.774    module_memoria_calcu/data_in_i[15]
    SLICE_X87Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X87Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[26][15]/C
                         clock pessimism             -0.429    97.626    
                         clock uncertainty           -0.226    97.400    
    SLICE_X87Y109        FDRE (Setup_fdre_C_D)       -0.067    97.333    module_memoria_calcu/memoria_reg[26][15]
  -------------------------------------------------------------------
                         required time                         97.333    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 87.558    

Slack (MET) :             87.834ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 1.440ns (12.171%)  route 10.392ns (87.829%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 98.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.289     9.499    module_memoria_calcu/data_in_i[15]
    SLICE_X86Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.595    98.056    module_memoria_calcu/CLK_10MHZ
    SLICE_X86Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[6][15]/C
                         clock pessimism             -0.429    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X86Y107        FDRE (Setup_fdre_C_D)       -0.067    97.334    module_memoria_calcu/memoria_reg[6][15]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 87.834    

Slack (MET) :             87.899ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 1.440ns (12.358%)  route 10.213ns (87.642%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.467     7.173    mode_calculadora/module_control/memoria_reg[31][14]_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.297 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.024     9.320    module_memoria_calcu/D[8]
    SLICE_X71Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.495    97.956    module_memoria_calcu/CLK_10MHZ
    SLICE_X71Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/C
                         clock pessimism             -0.429    97.527    
                         clock uncertainty           -0.226    97.301    
    SLICE_X71Y108        FDRE (Setup_fdre_C_D)       -0.081    97.220    module_memoria_calcu/memoria_reg[25][12]
  -------------------------------------------------------------------
                         required time                         97.220    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                 87.899    

Slack (MET) :             87.960ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.724ns  (logic 1.676ns (14.296%)  route 10.048ns (85.704%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 98.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 f  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 f  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.219     4.951    module_memoria_calcu/display_i[1]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.124     5.075 r  module_memoria_calcu/memoria[31][13]_i_4/O
                         net (fo=2, routed)           0.733     5.808    module_memoria_calcu/memoria[31][13]_i_4_n_0
    SLICE_X80Y104        LUT4 (Prop_lut4_I0_O)        0.153     5.961 f  module_memoria_calcu/memoria[31][9]_i_2/O
                         net (fo=1, routed)           0.692     6.654    mode_calculadora/module_control/memoria_reg[31][9]
    SLICE_X80Y104        LUT6 (Prop_lut6_I4_O)        0.331     6.985 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.407     9.392    module_memoria_calcu/D[5]
    SLICE_X85Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.592    98.053    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[20][9]/C
                         clock pessimism             -0.413    97.640    
                         clock uncertainty           -0.226    97.414    
    SLICE_X85Y109        FDRE (Setup_fdre_C_D)       -0.062    97.352    module_memoria_calcu/memoria_reg[20][9]
  -------------------------------------------------------------------
                         required time                         97.352    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 87.960    

Slack (MET) :             88.116ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 1.440ns (12.483%)  route 10.096ns (87.517%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 98.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          1.993     9.204    module_memoria_calcu/data_in_i[15]
    SLICE_X86Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.595    98.056    module_memoria_calcu/CLK_10MHZ
    SLICE_X86Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[1][15]/C
                         clock pessimism             -0.429    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X86Y108        FDRE (Setup_fdre_C_D)       -0.081    97.320    module_memoria_calcu/memoria_reg[1][15]
  -------------------------------------------------------------------
                         required time                         97.320    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 88.116    

Slack (MET) :             88.122ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.440ns (12.473%)  route 10.105ns (87.527%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.002     9.213    module_memoria_calcu/data_in_i[15]
    SLICE_X85Y106        FDRE                                         r  module_memoria_calcu/memoria_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y106        FDRE                                         r  module_memoria_calcu/memoria_reg[4][15]/C
                         clock pessimism             -0.413    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X85Y106        FDRE (Setup_fdre_C_D)       -0.081    97.335    module_memoria_calcu/memoria_reg[4][15]
  -------------------------------------------------------------------
                         required time                         97.335    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                 88.122    

Slack (MET) :             88.131ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[13][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.520ns  (logic 1.716ns (14.896%)  route 9.804ns (85.104%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X82Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[1]/Q
                         net (fo=128, routed)         4.512     2.635    module_memoria_calcu/addr_rs2_i[1]
    SLICE_X75Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.759 f  module_memoria_calcu/state[3]_i_6/O
                         net (fo=1, routed)           0.000     2.759    module_memoria_calcu/state[3]_i_6_n_0
    SLICE_X75Y100        MUXF7 (Prop_muxf7_I0_O)      0.238     2.997 f  module_memoria_calcu/state_reg[3]_i_2/O
                         net (fo=1, routed)           0.667     3.664    module_memoria_calcu/state_reg[3]_i_2_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I0_O)        0.298     3.962 f  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.371     5.333    mode_calculadora/module_control/out_reg2[2]
    SLICE_X80Y104        LUT4 (Prop_lut4_I0_O)        0.148     5.481 f  mode_calculadora/module_control/memoria[31][7]_i_2/O
                         net (fo=5, routed)           0.830     6.311    module_memoria_calcu/memoria_reg[1][4]_1
    SLICE_X80Y105        LUT5 (Prop_lut5_I0_O)        0.328     6.639 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.795     7.434    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.558 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.630     9.188    module_memoria_calcu/data_in_i[8]
    SLICE_X89Y110        FDRE                                         r  module_memoria_calcu/memoria_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X89Y110        FDRE                                         r  module_memoria_calcu/memoria_reg[13][8]/C
                         clock pessimism             -0.429    97.626    
                         clock uncertainty           -0.226    97.400    
    SLICE_X89Y110        FDRE (Setup_fdre_C_D)       -0.081    97.319    module_memoria_calcu/memoria_reg[13][8]
  -------------------------------------------------------------------
                         required time                         97.319    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 88.131    

Slack (MET) :             88.158ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 1.440ns (12.513%)  route 10.068ns (87.487%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 98.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.315     7.020    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X80Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.144 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          2.032     9.176    module_memoria_calcu/data_in_i[4]
    SLICE_X83Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.593    98.054    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[25][4]/C
                         clock pessimism             -0.413    97.641    
                         clock uncertainty           -0.226    97.415    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)       -0.081    97.334    module_memoria_calcu/memoria_reg[25][4]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                 88.158    

Slack (MET) :             88.165ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 1.440ns (12.499%)  route 10.081ns (87.501%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 98.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          1.978     9.188    module_memoria_calcu/data_in_i[15]
    SLICE_X85Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.593    98.054    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[7][15]/C
                         clock pessimism             -0.413    97.641    
                         clock uncertainty           -0.226    97.415    
    SLICE_X85Y107        FDRE (Setup_fdre_C_D)       -0.061    97.354    module_memoria_calcu/memoria_reg[7][15]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 88.165    

Slack (MET) :             88.194ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 1.440ns (12.548%)  route 10.036ns (87.452%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 98.039 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.465     7.171    mode_calculadora/module_control/memoria_reg[31][14]_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  mode_calculadora/module_control/memoria[31][13]_i_1/O
                         net (fo=31, routed)          1.849     9.144    module_memoria_calcu/D[9]
    SLICE_X76Y111        FDRE                                         r  module_memoria_calcu/memoria_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.578    98.039    module_memoria_calcu/CLK_10MHZ
    SLICE_X76Y111        FDRE                                         r  module_memoria_calcu/memoria_reg[8][13]/C
                         clock pessimism             -0.429    97.610    
                         clock uncertainty           -0.226    97.384    
    SLICE_X76Y111        FDRE (Setup_fdre_C_D)       -0.045    97.339    module_memoria_calcu/memoria_reg[8][13]
  -------------------------------------------------------------------
                         required time                         97.339    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 88.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.602    -0.510    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mode_calculadora/module_control/contador_full_reg[2]/Q
                         net (fo=4, routed)           0.175    -0.171    mode_calculadora/module_control/contador_full_reg_n_0_[2]
    SLICE_X88Y100        LUT5 (Prop_lut5_I1_O)        0.043    -0.128 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.873    -0.278    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.131    -0.153    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.602    -0.510    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mode_calculadora/module_control/contador_full_reg[2]/Q
                         net (fo=4, routed)           0.175    -0.171    mode_calculadora/module_control/contador_full_reg_n_0_[2]
    SLICE_X88Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.873    -0.278    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.120    -0.164    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=26, routed)          0.198    -0.150    mode_calculadora/module_control/contador_r[2]
    SLICE_X84Y103        LUT5 (Prop_lut5_I2_O)        0.043    -0.107 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.131    -0.155    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[1]/Q
                         net (fo=35, routed)          0.186    -0.162    mode_calculadora/module_control/contador_r[1]
    SLICE_X84Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.117 r  mode_calculadora/module_control/contador[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    mode_calculadora/module_control/contador[1]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.120    -0.166    mode_calculadora/module_control/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.069%)  route 0.166ns (39.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.192    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.101    -0.091 r  barrido/barrido/flag_conta[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.091    barrido/barrido/flag_conta[3]_i_2_n_0
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.131    -0.148    barrido/barrido/flag_conta_reg[3]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=26, routed)          0.198    -0.150    mode_calculadora/module_control/contador_r[2]
    SLICE_X84Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  mode_calculadora/module_control/contador[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    mode_calculadora/module_control/contador[2]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.120    -0.166    mode_calculadora/module_control/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.778%)  route 0.166ns (40.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.192    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.098    -0.094 r  barrido/barrido/flag_conta[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    barrido/barrido/flag_conta[2]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.120    -0.159    barrido/barrido/flag_conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X84Y98         FDSE (Hold_fdse_C_CE)       -0.016    -0.279    barrido/barrido/flag_conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[1]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X84Y98         FDRE (Hold_fdre_C_CE)       -0.016    -0.279    barrido/barrido/flag_conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X84Y98         FDRE (Hold_fdre_C_CE)       -0.016    -0.279    barrido/barrido/flag_conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       87.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.558ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[26][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 1.440ns (11.894%)  route 10.666ns (88.106%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.563     9.774    module_memoria_calcu/data_in_i[15]
    SLICE_X87Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X87Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[26][15]/C
                         clock pessimism             -0.429    97.626    
                         clock uncertainty           -0.226    97.400    
    SLICE_X87Y109        FDRE (Setup_fdre_C_D)       -0.067    97.333    module_memoria_calcu/memoria_reg[26][15]
  -------------------------------------------------------------------
                         required time                         97.333    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 87.558    

Slack (MET) :             87.834ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 1.440ns (12.171%)  route 10.392ns (87.829%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 98.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.289     9.499    module_memoria_calcu/data_in_i[15]
    SLICE_X86Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.595    98.056    module_memoria_calcu/CLK_10MHZ
    SLICE_X86Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[6][15]/C
                         clock pessimism             -0.429    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X86Y107        FDRE (Setup_fdre_C_D)       -0.067    97.334    module_memoria_calcu/memoria_reg[6][15]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 87.834    

Slack (MET) :             87.899ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 1.440ns (12.358%)  route 10.213ns (87.642%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.467     7.173    mode_calculadora/module_control/memoria_reg[31][14]_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.297 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.024     9.320    module_memoria_calcu/D[8]
    SLICE_X71Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.495    97.956    module_memoria_calcu/CLK_10MHZ
    SLICE_X71Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/C
                         clock pessimism             -0.429    97.527    
                         clock uncertainty           -0.226    97.301    
    SLICE_X71Y108        FDRE (Setup_fdre_C_D)       -0.081    97.220    module_memoria_calcu/memoria_reg[25][12]
  -------------------------------------------------------------------
                         required time                         97.220    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                 87.899    

Slack (MET) :             87.960ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.724ns  (logic 1.676ns (14.296%)  route 10.048ns (85.704%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 98.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 f  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 f  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.219     4.951    module_memoria_calcu/display_i[1]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.124     5.075 r  module_memoria_calcu/memoria[31][13]_i_4/O
                         net (fo=2, routed)           0.733     5.808    module_memoria_calcu/memoria[31][13]_i_4_n_0
    SLICE_X80Y104        LUT4 (Prop_lut4_I0_O)        0.153     5.961 f  module_memoria_calcu/memoria[31][9]_i_2/O
                         net (fo=1, routed)           0.692     6.654    mode_calculadora/module_control/memoria_reg[31][9]
    SLICE_X80Y104        LUT6 (Prop_lut6_I4_O)        0.331     6.985 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.407     9.392    module_memoria_calcu/D[5]
    SLICE_X85Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.592    98.053    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y109        FDRE                                         r  module_memoria_calcu/memoria_reg[20][9]/C
                         clock pessimism             -0.413    97.640    
                         clock uncertainty           -0.226    97.414    
    SLICE_X85Y109        FDRE (Setup_fdre_C_D)       -0.062    97.352    module_memoria_calcu/memoria_reg[20][9]
  -------------------------------------------------------------------
                         required time                         97.352    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 87.960    

Slack (MET) :             88.116ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 1.440ns (12.483%)  route 10.096ns (87.517%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 98.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          1.993     9.204    module_memoria_calcu/data_in_i[15]
    SLICE_X86Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.595    98.056    module_memoria_calcu/CLK_10MHZ
    SLICE_X86Y108        FDRE                                         r  module_memoria_calcu/memoria_reg[1][15]/C
                         clock pessimism             -0.429    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X86Y108        FDRE (Setup_fdre_C_D)       -0.081    97.320    module_memoria_calcu/memoria_reg[1][15]
  -------------------------------------------------------------------
                         required time                         97.320    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 88.116    

Slack (MET) :             88.122ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.440ns (12.473%)  route 10.105ns (87.527%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.002     9.213    module_memoria_calcu/data_in_i[15]
    SLICE_X85Y106        FDRE                                         r  module_memoria_calcu/memoria_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y106        FDRE                                         r  module_memoria_calcu/memoria_reg[4][15]/C
                         clock pessimism             -0.413    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X85Y106        FDRE (Setup_fdre_C_D)       -0.081    97.335    module_memoria_calcu/memoria_reg[4][15]
  -------------------------------------------------------------------
                         required time                         97.335    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                 88.122    

Slack (MET) :             88.131ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[13][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.520ns  (logic 1.716ns (14.896%)  route 9.804ns (85.104%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X82Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[1]/Q
                         net (fo=128, routed)         4.512     2.635    module_memoria_calcu/addr_rs2_i[1]
    SLICE_X75Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.759 f  module_memoria_calcu/state[3]_i_6/O
                         net (fo=1, routed)           0.000     2.759    module_memoria_calcu/state[3]_i_6_n_0
    SLICE_X75Y100        MUXF7 (Prop_muxf7_I0_O)      0.238     2.997 f  module_memoria_calcu/state_reg[3]_i_2/O
                         net (fo=1, routed)           0.667     3.664    module_memoria_calcu/state_reg[3]_i_2_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I0_O)        0.298     3.962 f  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.371     5.333    mode_calculadora/module_control/out_reg2[2]
    SLICE_X80Y104        LUT4 (Prop_lut4_I0_O)        0.148     5.481 f  mode_calculadora/module_control/memoria[31][7]_i_2/O
                         net (fo=5, routed)           0.830     6.311    module_memoria_calcu/memoria_reg[1][4]_1
    SLICE_X80Y105        LUT5 (Prop_lut5_I0_O)        0.328     6.639 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.795     7.434    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.558 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.630     9.188    module_memoria_calcu/data_in_i[8]
    SLICE_X89Y110        FDRE                                         r  module_memoria_calcu/memoria_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.594    98.055    module_memoria_calcu/CLK_10MHZ
    SLICE_X89Y110        FDRE                                         r  module_memoria_calcu/memoria_reg[13][8]/C
                         clock pessimism             -0.429    97.626    
                         clock uncertainty           -0.226    97.400    
    SLICE_X89Y110        FDRE (Setup_fdre_C_D)       -0.081    97.319    module_memoria_calcu/memoria_reg[13][8]
  -------------------------------------------------------------------
                         required time                         97.319    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 88.131    

Slack (MET) :             88.158ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 1.440ns (12.513%)  route 10.068ns (87.487%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 98.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.315     7.020    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X80Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.144 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          2.032     9.176    module_memoria_calcu/data_in_i[4]
    SLICE_X83Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.593    98.054    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[25][4]/C
                         clock pessimism             -0.413    97.641    
                         clock uncertainty           -0.226    97.415    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)       -0.081    97.334    module_memoria_calcu/memoria_reg[25][4]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                 88.158    

Slack (MET) :             88.165ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 1.440ns (12.499%)  route 10.081ns (87.501%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 98.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.381     7.087    module_memoria_calcu/operacion_o_reg[0]
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          1.978     9.188    module_memoria_calcu/data_in_i[15]
    SLICE_X85Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.593    98.054    module_memoria_calcu/CLK_10MHZ
    SLICE_X85Y107        FDRE                                         r  module_memoria_calcu/memoria_reg[7][15]/C
                         clock pessimism             -0.413    97.641    
                         clock uncertainty           -0.226    97.415    
    SLICE_X85Y107        FDRE (Setup_fdre_C_D)       -0.061    97.354    module_memoria_calcu/memoria_reg[7][15]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 88.165    

Slack (MET) :             88.194ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 1.440ns (12.548%)  route 10.036ns (87.452%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 98.039 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.715    -2.332    module_memoria_calcu/CLK_10MHZ
    SLICE_X83Y100        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.870     1.994    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.314     2.308 r  module_memoria_calcu/state_reg[1]_i_2/O
                         net (fo=1, routed)           1.126     3.434    module_memoria_calcu/state_reg[1]_i_2_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.298     3.732 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=17, routed)          1.281     5.013    module_memoria_calcu/display_i[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=2, routed)           0.445     5.582    module_memoria_calcu/memoria[31][15]_i_7_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.706 f  module_memoria_calcu/memoria[31][15]_i_4/O
                         net (fo=12, routed)          1.465     7.171    mode_calculadora/module_control/memoria_reg[31][14]_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  mode_calculadora/module_control/memoria[31][13]_i_1/O
                         net (fo=31, routed)          1.849     9.144    module_memoria_calcu/D[9]
    SLICE_X76Y111        FDRE                                         r  module_memoria_calcu/memoria_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         1.578    98.039    module_memoria_calcu/CLK_10MHZ
    SLICE_X76Y111        FDRE                                         r  module_memoria_calcu/memoria_reg[8][13]/C
                         clock pessimism             -0.429    97.610    
                         clock uncertainty           -0.226    97.384    
    SLICE_X76Y111        FDRE (Setup_fdre_C_D)       -0.045    97.339    module_memoria_calcu/memoria_reg[8][13]
  -------------------------------------------------------------------
                         required time                         97.339    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 88.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.602    -0.510    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mode_calculadora/module_control/contador_full_reg[2]/Q
                         net (fo=4, routed)           0.175    -0.171    mode_calculadora/module_control/contador_full_reg_n_0_[2]
    SLICE_X88Y100        LUT5 (Prop_lut5_I1_O)        0.043    -0.128 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.873    -0.278    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.131    -0.153    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.602    -0.510    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mode_calculadora/module_control/contador_full_reg[2]/Q
                         net (fo=4, routed)           0.175    -0.171    mode_calculadora/module_control/contador_full_reg_n_0_[2]
    SLICE_X88Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.873    -0.278    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X88Y100        FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.120    -0.164    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=26, routed)          0.198    -0.150    mode_calculadora/module_control/contador_r[2]
    SLICE_X84Y103        LUT5 (Prop_lut5_I2_O)        0.043    -0.107 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.131    -0.155    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[1]/Q
                         net (fo=35, routed)          0.186    -0.162    mode_calculadora/module_control/contador_r[1]
    SLICE_X84Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.117 r  mode_calculadora/module_control/contador[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    mode_calculadora/module_control/contador[1]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y104        FDRE                                         r  mode_calculadora/module_control/contador_reg[1]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.120    -0.166    mode_calculadora/module_control/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.069%)  route 0.166ns (39.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.192    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.101    -0.091 r  barrido/barrido/flag_conta[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.091    barrido/barrido/flag_conta[3]_i_2_n_0
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.131    -0.148    barrido/barrido/flag_conta_reg[3]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.600    -0.512    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=26, routed)          0.198    -0.150    mode_calculadora/module_control/contador_r[2]
    SLICE_X84Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  mode_calculadora/module_control/contador[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    mode_calculadora/module_control/contador[2]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.871    -0.280    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X84Y103        FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.120    -0.166    mode_calculadora/module_control/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.778%)  route 0.166ns (40.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.192    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.098    -0.094 r  barrido/barrido/flag_conta[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    barrido/barrido/flag_conta[2]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.120    -0.159    barrido/barrido/flag_conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X84Y98         FDSE (Hold_fdse_C_CE)       -0.016    -0.279    barrido/barrido/flag_conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[1]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X84Y98         FDRE (Hold_fdre_C_CE)       -0.016    -0.279    barrido/barrido/flag_conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 barrido/module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.607    -0.505    barrido/module_clock_divider/CLK_10MHZ
    SLICE_X84Y99         FDRE                                         r  barrido/module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  barrido/module_clock_divider/clk_out_reg/Q
                         net (fo=11, routed)          0.133    -0.208    barrido/barrido/E[0]
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=627, routed)         0.879    -0.273    barrido/barrido/CLK_10MHZ
    SLICE_X84Y98         FDRE                                         r  barrido/barrido/flag_conta_reg[2]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X84Y98         FDRE (Hold_fdre_C_CE)       -0.016    -0.279    barrido/barrido/flag_conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.071    





