<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>CORESDLC</spirit:name>
  <spirit:version>3.0.121</spirit:version>
  <spirit:busInterfaces>
  <spirit:busInterface>
    <spirit:name>APBslave</spirit:name>
    <spirit:busType spirit:vendor="AMBA" spirit:library="AMBA2" spirit:name="APB" spirit:version="r0p0"/>
    <spirit:slave>
      <spirit:memoryMapRef spirit:memoryMapRef="RegisterMap" /></spirit:slave>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>PADDR</spirit:componentSignalName><spirit:busSignalName>PADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PENABLE</spirit:componentSignalName><spirit:busSignalName>PENABLE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PRDATA</spirit:componentSignalName><spirit:busSignalName>PRDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PSEL</spirit:componentSignalName><spirit:busSignalName>PSELx</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PWDATA</spirit:componentSignalName><spirit:busSignalName>PWDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PWRITE</spirit:componentSignalName><spirit:busSignalName>PWRITE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PREADY</spirit:componentSignalName><spirit:busSignalName>PREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PSLVERR</spirit:componentSignalName><spirit:busSignalName>PSLVERR</spirit:busSignalName></spirit:signalName></spirit:signalMap>
  </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  <spirit:memoryMap>
    <spirit:name>RegisterMap</spirit:name>
    <spirit:addressBlock>
      <spirit:baseAddress>0x0</spirit:baseAddress>
      <spirit:range>0x200</spirit:range>
      <spirit:width>32</spirit:width>
      <spirit:register>
        <spirit:name>GMOD</spirit:name>
        <spirit:addressOffset>0x00</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>GSC Mode Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>TFIFO</spirit:name>
        <spirit:addressOffset>0x04</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>write-only</spirit:access>
        <spirit:resetValue>0xFF</spirit:resetValue>
        <spirit:description>Tramsmit FIFO Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>PCON</spirit:name>
        <spirit:addressOffset>0x08</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Power Control Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>BAUD</spirit:name>
        <spirit:addressOffset>0x0C</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Baud Rate Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>ADR0</spirit:name>
        <spirit:addressOffset>0x10</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Address Match 0 Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>IFS</spirit:name>
        <spirit:addressOffset>0x14</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Interframe Space Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>ADR1</spirit:name>
        <spirit:addressOffset>0x18</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Address Match 1 Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>ADR2</spirit:name>
        <spirit:addressOffset>0x1C</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Address Match 2 Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>ADR3</spirit:name>
        <spirit:addressOffset>0x20</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Address Match 3 Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>IEN1</spirit:name>
        <spirit:addressOffset>0x24</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0xC0</spirit:resetValue>
        <spirit:description>Interrupt Enable Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>AMSK0</spirit:name>
        <spirit:addressOffset>0x28</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Address Mask 0 Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>TSTAT</spirit:name>
        <spirit:addressOffset>0x2C</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x04</spirit:resetValue>
        <spirit:description>Transmit Status Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>AMSK1</spirit:name>
        <spirit:addressOffset>0x30</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Address Mask 1 Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>RSTAT</spirit:name>
        <spirit:addressOffset>0x34</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Recieve Status Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>RFIFO</spirit:name>
        <spirit:addressOffset>0x38</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-only</spirit:access>
        <spirit:resetValue>0xFF</spirit:resetValue>
        <spirit:description>Recieve FIFO Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>IPN1</spirit:name>
        <spirit:addressOffset>0x3C</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0xC0</spirit:resetValue>
        <spirit:description>Interrupt Priority Register</spirit:description>
      </spirit:register>
    </spirit:addressBlock>
    <spirit:bitsInLau>32</spirit:bitsInLau>
  </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-Base-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>USER_TB_VHDL_STIMULUS_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>USER_TB_VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_STIMULUS_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_ANY_SIMULATION_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-Base-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>USER_TB_VERILOG_STIMULUS_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>USER_TB_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_STIMULUS_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_ANY_SIMULATION_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs-Docs_ALL</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs_ALL"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>PADDR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>5</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PENABLE</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PRDATA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PSEL</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PWDATA</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PWRITE</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PCLK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PRESETN</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RXD</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RXC</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TXD</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TXC</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DEN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TV</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RE</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RV</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RDN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PTV</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PRE</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PRV</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TDN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PREADY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PSLVERR</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
    </spirit:hwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_license" spirit:resolve="user">U</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench:" spirit:dataType="string" actel-cc:choiceRef="Choice_testbench" spirit:resolve="user">User</actel-cc:variantParameter>
    </actel-cc:variantParameters></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="Axcelerator">11</spirit:enumeration>
      <spirit:enumeration spirit:text="RTAX-S">12</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3">15</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3E">16</spirit:enumeration>
      <spirit:enumeration spirit:text="Fusion">17</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO">20</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOOe">21</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO+">23</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3L">22</spirit:enumeration>
      <spirit:enumeration spirit:text="54SXA">8</spirit:enumeration>
      <spirit:enumeration spirit:text="RTSX-S">9</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_license</spirit:name>
      <spirit:enumeration spirit:text="Obfuscated">O</spirit:enumeration>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
      <spirit:enumeration spirit:text="User">User</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/components.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdlc_dualram.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdlc_fifo.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdlc_crc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdlc_transmit.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdlc_receive.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdlc_sfr.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdlc_main.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdlc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/components.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/coresdlc_dualram.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/coresdlc_fifo.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/coresdlc_crc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/coresdlc_receive.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/coresdlc_transmit.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/coresdlc_sfr.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/coresdlc_main.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/coresdlc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VHDL_STIMULUS_FILESET">
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/coresdlc_pkg.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/user_coresdlc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/tb_user_coresdlc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>testbench</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VHDL_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/wave_vhdl.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdlc_dualram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdlc_fifo.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdlc_crc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdlc_receive.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdlc_transmit.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdlc_sfr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdlc_main.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdlc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdlc_dualram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdlc_fifo.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdlc_crc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdlc_receive.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdlc_transmit.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdlc_sfr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdlc_main.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdlc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_STIMULUS_FILESET">
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/user_coresdlc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/tb_user_coresdlc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>CORESDLC_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>testbench</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/wave_vlog.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-Docs_ALL">
    <spirit:file>
      <spirit:name>docs/CoreSDLC_HB.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/CoreSDLC_RN_30.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>CoreSDLC</actel-cc:displayName>
    <actel-cc:description>The CoreSDLC macro provides a high-speed synchronous serial communication controller that utilizes the Synchronous Data Link Control (SDLC) protocol. Operation of the controller is similar to that used in the Intel 8XC152 Global Serial Channel (GSC) device working in SDLC mode under CPU control. Communication with a CPU is realized through the Advanced Peripheral Bus (APB) interface and three interrupt sources. This enables CoreSDLC to be easily interfaced with any CPU.                      </actel-cc:description>
    <actel-cc:packageTimestamp>20100713162004</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="8.6.0">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Interface Type">
      <actel-cc:category name="AmbaBus">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Peripherals">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Market Segment">
      <actel-cc:category name="Aerospace">
      </actel-cc:category>
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Medical">
      </actel-cc:category>
      <actel-cc:category name="Consumer">
      </actel-cc:category>
      <actel-cc:category name="Multimedia">
      </actel-cc:category>
      <actel-cc:category name="Gaming">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Temperature Grade" style="hidden">
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Commercial">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="Axcelerator">
      </actel-cc:category>
      <actel-cc:category name="RTAX-S">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3E">
      </actel-cc:category>
      <actel-cc:category name="Fusion">
      </actel-cc:category>
      <actel-cc:category name="IGLOO">
      </actel-cc:category>
      <actel-cc:category name="IGLOOe">
      </actel-cc:category>
      <actel-cc:category name="IGLOO+">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3L">
      </actel-cc:category>
      <actel-cc:category name="54SXA">
      </actel-cc:category>
      <actel-cc:category name="RTSX-S">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:resources>
      <actel-cc:resource doc_title="CoreSDLC Handbook" url="http://www.actel.com/ipdocs/CoreSDLC_HB.pdf"/>
      <actel-cc:resource doc_title="CoreSDLC Release Notes" url="http://www.actel.com/ipdocs/CoreSDLC_RN.pdf"/></actel-cc:resources>
  </spirit:vendorExtensions>
</spirit:component>
