
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== vscale_src_b_mux ===

   Number of wires:                 15
   Number of wire bits:            237
   Number of public wires:          15
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $and                           64
     $mux                           32
     $not                            5
     $or                            38

=== vscale_src_a_mux ===

   Number of wires:                 11
   Number of wire bits:            200
   Number of public wires:          11
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                134
     $and                           64
     $mux                           32
     $not                            3
     $or                            35

=== vscale_sim_top ===

   Number of wires:                488
   Number of wire bits:           3255
   Number of public wires:         107
   Number of public wire bits:    2018
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                435
     $add                            7
     $and                            2
     $anyseq                        49
     $assert                         9
     $assume                         9
     $dff                           16
     $eq                            69
     $logic_and                     90
     $logic_not                     18
     $logic_or                      60
     $mem                            2
     $mux                           79
     $ne                             1
     $not                            8
     $or                             2
     $pmux                           1
     $reduce_and                     6
     $reduce_bool                    1
     $shl                            3
     vscale_arbiter                  1
     vscale_core                     1
     vscale_dp_hasti_sram            1

=== vscale_regfile ===

   Number of wires:               1260
   Number of wire bits:           4317
   Number of public wires:         199
   Number of public wire bits:    3256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4268
     $and                           81
     $anyseq                        37
     $dff                         1024
     $mux                         3109
     $not                            5
     $or                            12

=== vscale_pipeline ===

   Number of wires:                739
   Number of wire bits:           2814
   Number of public wires:         195
   Number of public wire bits:    2270
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1748
     $and                          205
     $anyseq                        64
     $dff                          323
     $mux                          931
     $not                           47
     $or                           169
     vscale_PC_mux                   1
     vscale_alu                      1
     vscale_csr_file                 1
     vscale_ctrl                     1
     vscale_imm_gen                  1
     vscale_mul_div                  1
     vscale_regfile                  1
     vscale_src_a_mux                1
     vscale_src_b_mux                1

=== vscale_mul_div ===

   Number of wires:               1381
   Number of wire bits:           4615
   Number of public wires:         656
   Number of public wire bits:    3890
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3954
     $and                         1005
     $anyseq                       521
     $dff                          204
     $mux                         1102
     $not                          211
     $or                           527
     $xor                          384

=== vscale_imm_gen ===

   Number of wires:                 77
   Number of wire bits:            333
   Number of public wires:          45
   Number of public wire bits:     301
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $and                           64
     $anyseq                        32
     $mux                           32
     $not                            6
     $or                            70

=== vscale_hasti_bridge ===

   Number of wires:                 19
   Number of wire bits:            215
   Number of public wires:          19
   Number of public wire bits:     215
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and                            1
     $not                            1

=== vscale_dp_hasti_sram ===

   Number of wires:               1731
   Number of wire bits:           7622
   Number of public wires:         442
   Number of public wire bits:    6333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5966
     $and                          284
     $anyseq                       189
     $dff                         1072
     $mux                         4277
     $not                           47
     $or                            67
     $xor                           30

=== vscale_ctrl ===

   Number of wires:                398
   Number of wire bits:            737
   Number of public wires:         356
   Number of public wire bits:     695
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                485
     $and                           66
     $anyseq                        10
     $dff                           19
     $mux                          106
     $not                           64
     $or                           210
     $xor                           10

=== vscale_csr_file ===

   Number of wires:               1531
   Number of wire bits:           5985
   Number of public wires:         761
   Number of public wire bits:    5215
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4558
     $and                         1185
     $anyseq                        73
     $dff                          524
     $ff                            32
     $mux                         1561
     $not                          102
     $or                           767
     $xor                          314

=== vscale_core ===

   Number of wires:                 57
   Number of wire bits:            648
   Number of public wires:          57
   Number of public wire bits:     648
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     vscale_hasti_bridge             2
     vscale_pipeline                 1

=== vscale_arbiter ===

   Number of wires:                116
   Number of wire bits:            419
   Number of public wires:          38
   Number of public wire bits:     341
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $anyseq                        78
     $dff                            2
     $mux                           80

=== vscale_alu ===

   Number of wires:                345
   Number of wire bits:           2264
   Number of public wires:         345
   Number of public wire bits:    2264
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1517
     $and                          488
     $mux                          404
     $not                           55
     $or                           442
     $xor                          128

=== vscale_PC_mux ===

   Number of wires:                296
   Number of wire bits:           1347
   Number of public wires:         296
   Number of public wire bits:    1347
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                881
     $and                          377
     $mux                           84
     $not                           11
     $or                           287
     $xor                          122

=== design hierarchy ===

   vscale_sim_top                    1
     vscale_arbiter                  1
     vscale_core                     1
       vscale_hasti_bridge           2
       vscale_pipeline               1
         vscale_PC_mux               1
         vscale_alu                  1
         vscale_csr_file             1
         vscale_ctrl                 1
         vscale_imm_gen              1
         vscale_mul_div              1
         vscale_regfile              1
         vscale_src_a_mux            1
         vscale_src_b_mux            1
     vscale_dp_hasti_sram            1

   Number of wires:               8483
   Number of wire bits:          35223
   Number of public wires:        3561
   Number of public wire bits:   29445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24441
     $add                            7
     $and                         3887
     $anyseq                      1053
     $assert                         9
     $assume                         9
     $dff                         3184
     $eq                            69
     $ff                            32
     $logic_and                     90
     $logic_not                     18
     $logic_or                      60
     $mem                            2
     $mux                        11829
     $ne                             1
     $not                          566
     $or                          2626
     $pmux                           1
     $reduce_and                     6
     $reduce_bool                    1
     $shl                            3
     $xor                          988

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module vscale_PC_mux.
Creating SMT-LIBv2 representation of module vscale_alu.
Creating SMT-LIBv2 representation of module vscale_arbiter.
Creating SMT-LIBv2 representation of module vscale_csr_file.
Creating SMT-LIBv2 representation of module vscale_ctrl.
Creating SMT-LIBv2 representation of module vscale_dp_hasti_sram.
Creating SMT-LIBv2 representation of module vscale_hasti_bridge.
Creating SMT-LIBv2 representation of module vscale_imm_gen.
Creating SMT-LIBv2 representation of module vscale_mul_div.
Creating SMT-LIBv2 representation of module vscale_regfile.
Creating SMT-LIBv2 representation of module vscale_src_a_mux.
Creating SMT-LIBv2 representation of module vscale_src_b_mux.
Creating SMT-LIBv2 representation of module vscale_pipeline.
Creating SMT-LIBv2 representation of module vscale_core.
Creating SMT-LIBv2 representation of module vscale_sim_top.

End of script. Logfile hash: ea6fad4090, CPU: user 2.45s system 0.15s, MEM: 63.95 MB peak
Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 58% 2x write_smt2 (1 sec), 36% 2x read_ilang (0 sec), ...
