// Seed: 1286015713
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output id_4
);
  always id_4 <= 1;
endmodule
