{"related:lZn9eLkGml4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"Comparative study on performance of single precision floating point multiplier using Vedic multiplier and different types of adders","url":"https://ieeexplore.ieee.org/abstract/document/7987995/","authors":["KV Gowreesrinivas…"],"year":2016,"numCitations":8,"citationUrl":"http://scholar.google.com/scholar?cites=6816768379647269269&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:lZn9eLkGml4J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596876834520},{"title":"A novel low power and high speed Multiply-accumulate (MAC) unit design for floating-point numbers","url":"https://ieeexplore.ieee.org/abstract/document/7225452/","authors":["NJ Babu","NJ Babu R Sarma"],"year":2015,"numCitations":6,"pdf":"https://www.researchgate.net/profile/Rajkumar_Sarma/publication/308839680_A_novel_low_power_and_high_speed_Multiply-accumulate_MAC_unit_design_for_floating-point_numbers/links/5d7a6442299bf1ec8bd357d7/A-novel-low-power-and-high-speed-Multiply-accumulate-MAC-unit-design-for-floating-point-numbers.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10368082319456766634&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:qoo65e_T4o8J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10368082319456766634&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Design and analysis of single precision floating point multiplication using Karatsuba algorithm and parallel prefix adders","url":"https://ieeexplore.ieee.org/abstract/document/8085729/","authors":["KV Gowreesrinivas…"],"year":2017,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=3423872377750301532&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:XCsUgMkJhC8J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Performance Comparison of Fast Multipliers Implemented on Variable Precision Floating Point Multiplication Algorithm","url":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.261.3138&rep=rep1&type=pdf","authors":["N Koppala","N Koppala PS RohitSreerama"],"year":2012,"numCitations":5,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.261.3138&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=6629699542707414992&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:0CelwptsAVwJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","publication":"Citeseer"},{"title":"Design and verification of dadda algorithm based binary floating point multiplier","url":"https://ieeexplore.ieee.org/abstract/document/6950012/","authors":["V Buddhe","V Buddhe P Palsodkar…"],"year":2014,"numCitations":9,"citationUrl":"http://scholar.google.com/scholar?cites=15104509630226239497&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:CRAaSHv_ndEJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15104509630226239497&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Run time reconfigurable modified Vedic multiplier for high speed multimedia applications","url":"https://ieeexplore.ieee.org/abstract/document/7100611/","authors":["K Sivanandam","K Sivanandam P Kumar"],"year":2015,"numCitations":10,"pdf":"https://www.researchgate.net/profile/Sivanandam_Kaliannan/publication/275650061_Run_Time_Reconfigurable_Modified_Vedic_Multiplier_for_High_Speed_Multimedia_Applications/links/55ab787908ae481aa7fbdb17.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9750979631722005767&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:BwXc6E9wUocJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9750979631722005767&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"24-bit significand multiplier for FPGA floating-point multiplication","url":"https://ieeexplore.ieee.org/abstract/document/7421227/","authors":["EG Walters"],"year":2015,"numCitations":5,"citationUrl":"http://scholar.google.com/scholar?cites=17318641749844688017&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:kfy90-ksWPAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17318641749844688017&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Comparative performance analysis of multiplexer based single precision floating point multipliers","url":"https://ieeexplore.ieee.org/abstract/document/8212851/","authors":["KV Gowreesrinivas…"],"year":2017,"numCitations":4,"citationUrl":"http://scholar.google.com/scholar?cites=11494069478403073092&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:ROTf20ojg58J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}