#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f18f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f0dd40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1f4ef60 .functor NOT 1, L_0x1f4fe30, C4<0>, C4<0>, C4<0>;
L_0x1f4fbb0 .functor XOR 1, L_0x1f4f9c0, L_0x1f4fb10, C4<0>, C4<0>;
L_0x1f4fd20 .functor XOR 1, L_0x1f4fbb0, L_0x1f4fc50, C4<0>, C4<0>;
v0x1f4e370_0 .net *"_ivl_10", 0 0, L_0x1f4fc50;  1 drivers
v0x1f4e470_0 .net *"_ivl_12", 0 0, L_0x1f4fd20;  1 drivers
v0x1f4e550_0 .net *"_ivl_2", 0 0, L_0x1f4f900;  1 drivers
v0x1f4e610_0 .net *"_ivl_4", 0 0, L_0x1f4f9c0;  1 drivers
v0x1f4e6f0_0 .net *"_ivl_6", 0 0, L_0x1f4fb10;  1 drivers
v0x1f4e7d0_0 .net *"_ivl_8", 0 0, L_0x1f4fbb0;  1 drivers
v0x1f4e8b0_0 .var "clk", 0 0;
v0x1f4e950_0 .var/2u "stats1", 159 0;
v0x1f4ea10_0 .var/2u "strobe", 0 0;
v0x1f4eb60_0 .net "tb_match", 0 0, L_0x1f4fe30;  1 drivers
v0x1f4ec20_0 .net "tb_mismatch", 0 0, L_0x1f4ef60;  1 drivers
v0x1f4ece0_0 .net "x", 0 0, v0x1f4bc90_0;  1 drivers
v0x1f4ed80_0 .net "y", 0 0, v0x1f4bd50_0;  1 drivers
v0x1f4ee20_0 .net "z_dut", 0 0, L_0x1f4f890;  1 drivers
v0x1f4eec0_0 .net "z_ref", 0 0, L_0x1f4f070;  1 drivers
L_0x1f4f900 .concat [ 1 0 0 0], L_0x1f4f070;
L_0x1f4f9c0 .concat [ 1 0 0 0], L_0x1f4f070;
L_0x1f4fb10 .concat [ 1 0 0 0], L_0x1f4f890;
L_0x1f4fc50 .concat [ 1 0 0 0], L_0x1f4f070;
L_0x1f4fe30 .cmp/eeq 1, L_0x1f4f900, L_0x1f4fd20;
S_0x1f232a0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1f0dd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f4efd0 .functor NOT 1, v0x1f4bd50_0, C4<0>, C4<0>, C4<0>;
L_0x1f4f070 .functor OR 1, v0x1f4bc90_0, L_0x1f4efd0, C4<0>, C4<0>;
v0x1f1a410_0 .net *"_ivl_0", 0 0, L_0x1f4efd0;  1 drivers
v0x1f1a4b0_0 .net "x", 0 0, v0x1f4bc90_0;  alias, 1 drivers
v0x1f4b790_0 .net "y", 0 0, v0x1f4bd50_0;  alias, 1 drivers
v0x1f4b830_0 .net "z", 0 0, L_0x1f4f070;  alias, 1 drivers
S_0x1f4b970 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1f0dd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1f4bbb0_0 .net "clk", 0 0, v0x1f4e8b0_0;  1 drivers
v0x1f4bc90_0 .var "x", 0 0;
v0x1f4bd50_0 .var "y", 0 0;
E_0x1ef70d0 .event negedge, v0x1f4bbb0_0;
E_0x1ef7250/0 .event negedge, v0x1f4bbb0_0;
E_0x1ef7250/1 .event posedge, v0x1f4bbb0_0;
E_0x1ef7250 .event/or E_0x1ef7250/0, E_0x1ef7250/1;
S_0x1f4bdf0 .scope module, "top_module1" "top_module" 3 76, 4 26 0, S_0x1f0dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f4f5f0 .functor XOR 1, L_0x1f4f170, v0x1f4d120_0, C4<0>, C4<0>;
L_0x1f4f6b0 .functor AND 1, L_0x1f4f3f0, v0x1f4d740_0, C4<1>, C4<1>;
L_0x1f4f890 .functor XOR 1, L_0x1f4f5f0, L_0x1f4f6b0, C4<0>, C4<0>;
v0x1f4d840_0 .net *"_ivl_0", 0 0, L_0x1f4f5f0;  1 drivers
v0x1f4d920_0 .net *"_ivl_2", 0 0, L_0x1f4f6b0;  1 drivers
v0x1f4da00_0 .net "a1_z", 0 0, L_0x1f4f170;  1 drivers
v0x1f4db20_0 .net "a2_z", 0 0, L_0x1f4f3f0;  1 drivers
v0x1f4dc10_0 .net "b1_z", 0 0, v0x1f4d120_0;  1 drivers
v0x1f4dd50_0 .net "b2_z", 0 0, v0x1f4d740_0;  1 drivers
v0x1f4de40_0 .net "x", 0 0, v0x1f4bc90_0;  alias, 1 drivers
v0x1f4dee0_0 .net "y", 0 0, v0x1f4bd50_0;  alias, 1 drivers
v0x1f4e010_0 .net "z", 0 0, L_0x1f4f890;  alias, 1 drivers
S_0x1f4bfd0 .scope module, "a1" "A" 4 34, 4 1 0, S_0x1f4bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f4f0e0 .functor XOR 1, v0x1f4bc90_0, v0x1f4bd50_0, C4<0>, C4<0>;
L_0x1f4f170 .functor AND 1, L_0x1f4f0e0, v0x1f4bc90_0, C4<1>, C4<1>;
v0x1f4c240_0 .net *"_ivl_0", 0 0, L_0x1f4f0e0;  1 drivers
v0x1f4c340_0 .net "x", 0 0, v0x1f4bc90_0;  alias, 1 drivers
v0x1f4c450_0 .net "y", 0 0, v0x1f4bd50_0;  alias, 1 drivers
v0x1f4c540_0 .net "z", 0 0, L_0x1f4f170;  alias, 1 drivers
S_0x1f4c640 .scope module, "a2" "A" 4 40, 4 1 0, S_0x1f4bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f4f250 .functor XOR 1, v0x1f4bc90_0, v0x1f4bd50_0, C4<0>, C4<0>;
L_0x1f4f3f0 .functor AND 1, L_0x1f4f250, v0x1f4bc90_0, C4<1>, C4<1>;
v0x1f4c890_0 .net *"_ivl_0", 0 0, L_0x1f4f250;  1 drivers
v0x1f4c990_0 .net "x", 0 0, v0x1f4bc90_0;  alias, 1 drivers
v0x1f4ca50_0 .net "y", 0 0, v0x1f4bd50_0;  alias, 1 drivers
v0x1f4caf0_0 .net "z", 0 0, L_0x1f4f3f0;  alias, 1 drivers
S_0x1f4cbf0 .scope module, "b1" "B" 4 46, 4 10 0, S_0x1f4bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1f4ce90_0 .net "x", 0 0, L_0x1f4f170;  alias, 1 drivers
v0x1f4cf80_0 .net "y", 0 0, v0x1f4d120_0;  alias, 1 drivers
v0x1f4d020_0 .net "z", 0 0, v0x1f4d120_0;  alias, 1 drivers
v0x1f4d120_0 .var "z_reg", 0 0;
E_0x1ef96b0 .event anyedge, v0x1f4c540_0, v0x1f4cf80_0, v0x1f4d120_0;
S_0x1f4d220 .scope module, "b2" "B" 4 52, 4 10 0, S_0x1f4bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1f4d4b0_0 .net "x", 0 0, L_0x1f4f3f0;  alias, 1 drivers
v0x1f4d5a0_0 .net "y", 0 0, v0x1f4d740_0;  alias, 1 drivers
v0x1f4d640_0 .net "z", 0 0, v0x1f4d740_0;  alias, 1 drivers
v0x1f4d740_0 .var "z_reg", 0 0;
E_0x1f0a9f0 .event anyedge, v0x1f4caf0_0, v0x1f4d5a0_0, v0x1f4d740_0;
S_0x1f4e1c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1f0dd40;
 .timescale -12 -12;
E_0x1f2e9b0 .event anyedge, v0x1f4ea10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f4ea10_0;
    %nor/r;
    %assign/vec4 v0x1f4ea10_0, 0;
    %wait E_0x1f2e9b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f4b970;
T_1 ;
    %wait E_0x1ef7250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4bd50_0, 0;
    %assign/vec4 v0x1f4bc90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f4b970;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ef70d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1f4cbf0;
T_3 ;
    %wait E_0x1ef96b0;
    %delay 658067456, 1164;
    %load/vec4 v0x1f4ce90_0;
    %load/vec4 v0x1f4cf80_0;
    %and;
    %load/vec4 v0x1f4d120_0;
    %or;
    %store/vec4 v0x1f4d120_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1f4d220;
T_4 ;
    %wait E_0x1f0a9f0;
    %delay 658067456, 1164;
    %load/vec4 v0x1f4d4b0_0;
    %load/vec4 v0x1f4d5a0_0;
    %and;
    %load/vec4 v0x1f4d740_0;
    %or;
    %store/vec4 v0x1f4d740_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f0dd40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4ea10_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1f0dd40;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f4e8b0_0;
    %inv;
    %store/vec4 v0x1f4e8b0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1f0dd40;
T_7 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f4bbb0_0, v0x1f4ec20_0, v0x1f4ece0_0, v0x1f4ed80_0, v0x1f4eec0_0, v0x1f4ee20_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1f0dd40;
T_8 ;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1f0dd40;
T_9 ;
    %wait E_0x1ef7250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4e950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4e950_0, 4, 32;
    %load/vec4 v0x1f4eb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4e950_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4e950_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4e950_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1f4eec0_0;
    %load/vec4 v0x1f4eec0_0;
    %load/vec4 v0x1f4ee20_0;
    %xor;
    %load/vec4 v0x1f4eec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4e950_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1f4e950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4e950_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/mt2015_q4/iter3/response4/top_module.sv";
