// Seed: 3731424767
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wire module_0,
    input tri id_4,
    input tri id_5,
    output uwire id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input wand id_11,
    output wand id_12,
    output tri1 id_13,
    input wand id_14,
    output tri1 id_15,
    input supply1 id_16,
    output wor id_17,
    output wire id_18,
    output tri1 id_19,
    output uwire id_20,
    input supply0 id_21
);
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    input logic id_0,
    input tri id_1,
    input tri0 id_2
    , id_14,
    input tri1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8,
    output wand id_9,
    output uwire id_10,
    input tri1 id_11,
    output wire id_12
);
  reg id_15;
  module_0(
      id_8,
      id_11,
      id_4,
      id_4,
      id_2,
      id_2,
      id_7,
      id_5,
      id_1,
      id_5,
      id_1,
      id_2,
      id_7,
      id_12,
      id_8,
      id_7,
      id_2,
      id_12,
      id_4,
      id_7,
      id_10,
      id_2
  );
  initial begin
    id_15 <= id_0;
  end
endmodule
