<root><simulation><result_generated_time />2023-05-12 16:51:32<layer><layer_spec />{'B': 1, 'K': 24, 'C': 144, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 451584, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />38/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [192, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('C', 6), ('K', 4)], [('C', 8)]], [], []]<I />[[[('K', 4)], []], [[('C', 6)], [('OY', 4), ('C', 8)]], [], []]<O />[[[('C', 6)], [('C', 8)]], [[('K', 4)], [('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 4), ('C', 3)], [('K', 2), ('K', 3), ('OX', 7), ('OY', 7)], []]<I />[[('OY', 2), ('OX', 2), ('OX', 4), ('C', 3), ('K', 2), ('K', 3)], [('OX', 7), ('OY', 7)], []]<O />[[('OY', 2), ('OX', 2), ('OX', 4), ('C', 3)], [('K', 2), ('K', 3), ('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 16, 49, 1], 'I': [4.0, 6.0, 1.0, 1.0], 'O': [48.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 27648, 27648], 'I': [384, 3612672, 3612672], 'O': [128, 602112, 602112], 'O_partial': [128, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.75, 0.11, 0.0], 'O': [0.25, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.13, 0.0], 'I': [0.75, 0.13, 0.0], 'O': [0.25, 0.13, 0.0]}<effective_mem_size_bit />{'W': [8, 27648, 27648], 'I': [384, 3612672, 3612672], 'O': [128, 301056, 602112], 'O_partial': [128, 0, 0], 'O_final': [0, 301056, 602112]}<total_unit_count />{'W': [768, 192, 1, 1], 'I': [768, 192, 1, 1], 'O': [768, 16, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [192, 192, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [48.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[169344, 169344], [169344, 3456], [3456, 0]]<I />[[2709504, 451584], [451584, 451584], [451584, 0]]<O />[[(150528, 225792), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(150528, 225792), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[21168, 21168], [2646, 54], [14, 0]]<I />[[338688, 56448], [7056, 7056], [1764, 0]]<O />[[(18816, 28224), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([18816, 28224], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3612672</mac_count></basic_info><energy><total_energy />23877379.6<mem_energy_breakdown><W />[14.8, 283.6, 18.0]<I />[134.4, 1398.4, 2349.4]<O />[19.8, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />180633.6<total />23872536.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4096<utilization_without_data_loading />0.5654<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.5462<mac_utilize_temporal_without_data_loading />0.7538</mac_array_utilization><latency><latency_cycle_with_data_loading />25839<latency_cycle_without_data_loading />18720<ideal_computing_cycle />14112<data_loading><load_cycle_total />7119<load_cycle_individual />{'W': [9, 54, 0], 'I': [144, 7056, 0]}<load_cycle_combined />{'W': 54, 'I': 7056}</data_loading><mem_stalling><mem_stall_cycle_total />4608<mem_stall_cycle_individual />{'W': [[-14111], [-14064, -11427], [-14112, -14112]], 'I': [[-14111], [-2016, 4608], [-14112, -14112]], 'O': [[-14112], [-13524, -12936], [-12936, -13818]]}<mem_stall_cycle_shared />{'W': [[-14111], [-14064, 4608], [0, 0]], 'I': [[-14111], [-2016, 4608], [0, 0]], 'O': [[-14112], [-13524, -12936], [-12936, -13818]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 27648, 27648], 'I': [384, 3612672, 3612672], 'O': [128, 602112, 602112], 'O_partial': [128, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [4608, 27648, 27648], 'I': [73728, 3612672, 3612672], 'O': [2048, 602112, 602112]}<loop_cycles_each_level />{'W': [48, 14112, 14112], 'I': [288, 14112, 14112], 'O': [48, 14112, 14112]}<top_ir_loop_size />{'W': [1, 49, 1], 'I': [6, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.5], [96.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 1.3], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 2.7], [42.7, 42.7], [42.7, 42.7]]}<req_inst_mem_bw />{'W': [[8.0, 0.5], [96.0, 96.0], [96.0, 2.0]], 'I': [[8.0, 8.0], [1536.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [128.0, 42.7], [42.7, 42.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.5], [96.0, 2.0], [2.0, 0]], 'I': [[8.0, 8.0], [1536.0, 256.0], [256.0, 0]], 'O': [[8.0, 2.7], [42.7, 42.7], [42.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.5], [1674.7, 300.6], [258.0, 42.7]], 'I': [[8.0, 8.0], [1674.7, 300.6], [258.0, 42.7]], 'O': [[8.0, 2.7], [1674.7, 300.6], [258.0, 42.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14112], [48, 48, 294], [14112, 14112, 1]], 'I': [[1, 1, 14112], [48, 288, 49], [14112, 14112, 1]], 'O': [[1, 1, 14112], [48, 48, 294], [14112, 14112, 1]]}<trans_time_real />{'W': [[0, 1, 14112], [[0, 48, 294], [9, 48, 294]], [[54, 14112, 1], [14, 14112, 1]]], 'I': [[0, 1, 14112], [[6, 288, 49], [144, 288, 49]], [[7056, 14112, 1], [1764, 14112, 1]]], 'O': [[0, 1, 14112], [[2, 48, 294], [4, 48, 294]], [[1176, 14112, 1], [294, 14112, 1]]]}<single_stall_cycle />{'W': [[-1], [-48, -39], [-14058, -14098]], 'I': [[-1], [-42, 96], [-7056, -12348]], 'O': [[-1], [-46, -44], [-12936, -13818]]}<single_stall_count />{'W': [14111, 293, 0], 'I': [14111, 48, 0], 'O': [14112, 294, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2637, 0], 'I': [2304, 0], 'O': [1176, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9171, -14112], [-12936, -12936]], 1: [[-14112, -14112], [-12936, -14112]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />4</simulation></root>