Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 29 14:04:11 2025
| Host         : cccad4.doc.ic.ac.uk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
| Design       : calculate_value
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_table_V_U/calculate_value_abkb_rom_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             default
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (default rise@10.000ns - default rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.269ns (29.416%)  route 3.045ns (70.584%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=22, unplaced)        0.584     2.456    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ap_CS_fsm_reg[1]/Q
                         net (fo=30, unplaced)        0.540     3.474    add_table_V_U/calculate_value_abkb_rom_U/ap_CS_fsm_pp0_stage1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.769 f  add_table_V_U/calculate_value_abkb_rom_U/q0[3]_i_3/O
                         net (fo=1, unplaced)         1.111     4.880    add_table_V_U/calculate_value_abkb_rom_U/q0[3]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.004 r  add_table_V_U/calculate_value_abkb_rom_U/q0[3]_i_2/O
                         net (fo=3, unplaced)         0.467     5.471    add_table_V_U/calculate_value_abkb_rom_U/q0[3]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     5.595 r  add_table_V_U/calculate_value_abkb_rom_U/q0[5]_i_2/O
                         net (fo=3, unplaced)         0.467     6.062    add_table_V_U/calculate_value_abkb_rom_U/q0[5]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     6.186 r  add_table_V_U/calculate_value_abkb_rom_U/q0[8]_i_3/O
                         net (fo=2, unplaced)         0.460     6.646    add_table_V_U/calculate_value_abkb_rom_U/q0[8]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  add_table_V_U/calculate_value_abkb_rom_U/q0[7]_i_1/O
                         net (fo=2, unplaced)         0.000     6.770    add_table_V_U/calculate_value_abkb_rom_U/p_0_out[7]
                         FDRE                                         r  add_table_V_U/calculate_value_abkb_rom_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock default rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=22, unplaced)        0.439    12.128    add_table_V_U/calculate_value_abkb_rom_U/CLK
                         FDRE                                         r  add_table_V_U/calculate_value_abkb_rom_U/q0_reg[7]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    add_table_V_U/calculate_value_abkb_rom_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  5.550    




