--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml hz_top.twx hz_top.ncd -o hz_top.twr hz_top.pcf -ucf hz_top.ucf

Design file:              hz_top.ncd
Physical constraint file: hz_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 48 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.075ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: hz_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
--------------------------------------------------------------------------------
Slack: 10.833ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 10.833ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X22Y26.DX), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.667ns (data path - clock path skew + uncertainty)
  Source:               hz_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hz_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    hz_i/clk_100_0000MHz rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.447   hz_i/microblaze_0_debug_Debug_Rst
                                                       hz_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X17Y27.A1      net (fanout=1)        1.741   hz_i/microblaze_0_debug_Debug_Rst
    SLICE_X17Y27.AMUX    Tilo                  0.313   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X22Y26.DX      net (fanout=1)        0.995   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X22Y26.CLK     Tdick                 0.136   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.896ns logic, 2.736ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.604ns (data path - clock path skew + uncertainty)
  Source:               hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.604 - 0.618)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.408   hz_i/microblaze_0_dlmb_LMB_Rst
                                                       hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X17Y27.A4      net (fanout=2)        1.598   hz_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X17Y27.AMUX    Tilo                  0.313   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X22Y26.DX      net (fanout=1)        0.995   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X22Y26.CLK     Tdick                 0.136   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (0.857ns logic, 2.593ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.393ns (data path - clock path skew + uncertainty)
  Source:               hz_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.235ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.241 - 0.259)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y19.AQ      Tcko                  0.408   hz_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       hz_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X17Y27.A3      net (fanout=1)        1.383   hz_i/proc_sys_reset_0_MB_Reset
    SLICE_X17Y27.AMUX    Tilo                  0.313   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X22Y26.DX      net (fanout=1)        0.995   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X22Y26.CLK     Tdick                 0.136   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.857ns logic, 2.378ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X22Y26.DX), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.896ns (datapath - clock path skew - uncertainty)
  Source:               hz_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.896ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y19.AQ      Tcko                  0.200   hz_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       hz_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X17Y27.A3      net (fanout=1)        0.828   hz_i/proc_sys_reset_0_MB_Reset
    SLICE_X17Y27.AMUX    Tilo                  0.203   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X22Y26.DX      net (fanout=1)        0.617   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X22Y26.CLK     Tckdi       (-Th)    -0.048   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (0.451ns logic, 1.445ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.952ns (datapath - clock path skew - uncertainty)
  Source:               hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.970ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.328 - 0.310)
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.200   hz_i/microblaze_0_dlmb_LMB_Rst
                                                       hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X17Y27.A4      net (fanout=2)        0.902   hz_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X17Y27.AMUX    Tilo                  0.203   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X22Y26.DX      net (fanout=1)        0.617   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X22Y26.CLK     Tckdi       (-Th)    -0.048   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (0.451ns logic, 1.519ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      2.101ns (datapath - clock path skew - uncertainty)
  Source:               hz_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hz_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    hz_i/clk_100_0000MHz rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.234   hz_i/microblaze_0_debug_Debug_Rst
                                                       hz_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X17Y27.A1      net (fanout=1)        1.034   hz_i/microblaze_0_debug_Debug_Rst
    SLICE_X17Y27.AMUX    Tilo                  0.203   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X22Y26.DX      net (fanout=1)        0.617   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X22Y26.CLK     Tckdi       (-Th)    -0.048   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.485ns logic, 1.651ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 11 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X23Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.365ns (data path)
  Source:               CLK_N (PAD)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.365ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CLK_N to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.PADOUT           Tiopp                 0.000   CLK_N
                                                       CLK_N
                                                       hz_i/ibufgds_0/SLAVEBUF.DIFFIN
    P56.DIFFI_IN         net (fanout=1)        0.001   hz_i/ibufgds_0/SLAVEBUF.DIFFIN
    P56.I                Tiodi                 0.980   CLK_P
                                                       hz_i/ibufgds_0/IBUFDS
                                                       ProtoComp393.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.448   hz_i/CLK
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.299   hz_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X23Y54.CLK     net (fanout=536)      1.139   hz_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.990ns logic, 2.375ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.364ns (data path)
  Source:               CLK_P (PAD)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.364ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK_P to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 0.980   CLK_P
                                                       CLK_P
                                                       hz_i/ibufgds_0/IBUFDS
                                                       ProtoComp393.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.448   hz_i/CLK
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.299   hz_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X23Y54.CLK     net (fanout=536)      1.139   hz_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (1.990ns logic, 2.374ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X23Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.365ns (data path)
  Source:               CLK_N (PAD)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.365ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CLK_N to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.PADOUT           Tiopp                 0.000   CLK_N
                                                       CLK_N
                                                       hz_i/ibufgds_0/SLAVEBUF.DIFFIN
    P56.DIFFI_IN         net (fanout=1)        0.001   hz_i/ibufgds_0/SLAVEBUF.DIFFIN
    P56.I                Tiodi                 0.980   CLK_P
                                                       hz_i/ibufgds_0/IBUFDS
                                                       ProtoComp393.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.448   hz_i/CLK
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.299   hz_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X23Y54.CLK     net (fanout=536)      1.139   hz_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.990ns logic, 2.375ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.364ns (data path)
  Source:               CLK_P (PAD)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.364ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK_P to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 0.980   CLK_P
                                                       CLK_P
                                                       hz_i/ibufgds_0/IBUFDS
                                                       ProtoComp393.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.448   hz_i/CLK
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.299   hz_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X23Y54.CLK     net (fanout=536)      1.139   hz_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (1.990ns logic, 2.374ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X23Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.365ns (data path)
  Source:               CLK_N (PAD)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.365ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CLK_N to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.PADOUT           Tiopp                 0.000   CLK_N
                                                       CLK_N
                                                       hz_i/ibufgds_0/SLAVEBUF.DIFFIN
    P56.DIFFI_IN         net (fanout=1)        0.001   hz_i/ibufgds_0/SLAVEBUF.DIFFIN
    P56.I                Tiodi                 0.980   CLK_P
                                                       hz_i/ibufgds_0/IBUFDS
                                                       ProtoComp393.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.448   hz_i/CLK
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.299   hz_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X23Y54.CLK     net (fanout=536)      1.139   hz_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.990ns logic, 2.375ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.364ns (data path)
  Source:               CLK_P (PAD)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.364ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK_P to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 0.980   CLK_P
                                                       CLK_P
                                                       hz_i/ibufgds_0/IBUFDS
                                                       ProtoComp393.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.448   hz_i/CLK
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.299   hz_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       hz_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X23Y54.CLK     net (fanout=536)      1.139   hz_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (1.990ns logic, 2.374ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X23Y54.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.687ns (datapath - clock path skew - uncertainty)
  Source:               hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.AQ      Tcko                  0.198   hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X23Y54.BX      net (fanout=1)        0.430   hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X23Y54.CLK     Tckdi       (-Th)    -0.059   hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.257ns logic, 0.430ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X23Y54.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.700ns (datapath - clock path skew - uncertainty)
  Source:               hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.BQ      Tcko                  0.198   hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X23Y54.CX      net (fanout=1)        0.443   hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X23Y54.CLK     Tckdi       (-Th)    -0.059   hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.257ns logic, 0.443ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X23Y54.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.030ns (datapath - clock path skew - uncertainty)
  Source:               hz_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y53.AQ      Tcko                  0.198   hz_i/proc_sys_reset_0_Interconnect_aresetn
                                                       hz_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X22Y53.A2      net (fanout=1)        0.368   hz_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X22Y53.A       Tilo                  0.142   hz_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       hz_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X23Y54.SR      net (fanout=1)        0.176   hz_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X23Y54.CLK     Tremck      (-Th)    -0.146   hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       hz_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.486ns logic, 0.544ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X14Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.912ns (data path - clock path skew + uncertainty)
  Source:               hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.753ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   hz_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X14Y39.SR      net (fanout=2)        0.944   hz_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X14Y39.CLK     Tsrck                 0.418   hz_i/microblaze_0_dlmb_LMB_Rst
                                                       hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.809ns logic, 0.944ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X14Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.821ns (datapath - clock path skew - uncertainty)
  Source:               hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.065 - 0.066)
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.198   hz_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X14Y39.SR      net (fanout=2)        0.592   hz_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X14Y39.CLK     Tcksr       (-Th)    -0.030   hz_i/microblaze_0_dlmb_LMB_Rst
                                                       hz_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.228ns logic, 0.592ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X13Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.166ns (data path - clock path skew + uncertainty)
  Source:               hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          hz_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.006ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.230 - 0.250)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to hz_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   hz_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X13Y39.SR      net (fanout=2)        1.190   hz_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X13Y39.CLK     Tsrck                 0.425   hz_i/microblaze_0_ilmb_LMB_Rst
                                                       hz_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (0.816ns logic, 1.190ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X13Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.987ns (datapath - clock path skew - uncertainty)
  Source:               hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          hz_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.064 - 0.066)
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to hz_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.198   hz_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       hz_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X13Y39.SR      net (fanout=2)        0.744   hz_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X13Y39.CLK     Tcksr       (-Th)    -0.043   hz_i/microblaze_0_ilmb_LMB_Rst
                                                       hz_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.241ns logic, 0.744ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hz_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 
= PERIOD TIMEGRP         
"hz_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin * 2.08333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 189781 paths analyzed, 7194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.084ns.
--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst (SLICE_X12Y35.BX), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.241 - 0.259)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.447   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<3>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3
    SLICE_X10Y31.B1      net (fanout=14)       1.416   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<3>
    SLICE_X10Y31.CMUX    Topbc                 0.508   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].Compare_All_Bits.sel_I1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable
    SLICE_X16Y15.C3      net (fanout=9)        2.233   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/O
    SLICE_X16Y15.CMUX    Tilo                  0.361   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_BYTE_Instr
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Mmux_mux_res<0>11
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_0
    SLICE_X15Y22.C2      net (fanout=1)        1.689   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result<26>
    SLICE_X15Y22.CMUX    Tilo                  0.313   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<29>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd191
    SLICE_X12Y35.BX      net (fanout=4)        1.873   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<26>
    SLICE_X12Y35.CLK     Tdick                 0.086   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      8.926ns (1.715ns logic, 7.211ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5 (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.604 - 0.632)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5 to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.447   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<5>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5
    SLICE_X10Y31.B3      net (fanout=13)       1.138   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<5>
    SLICE_X10Y31.CMUX    Topbc                 0.508   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].Compare_All_Bits.sel_I1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable
    SLICE_X16Y15.C3      net (fanout=9)        2.233   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/O
    SLICE_X16Y15.CMUX    Tilo                  0.361   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_BYTE_Instr
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Mmux_mux_res<0>11
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_0
    SLICE_X15Y22.C2      net (fanout=1)        1.689   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result<26>
    SLICE_X15Y22.CMUX    Tilo                  0.313   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<29>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd191
    SLICE_X12Y35.BX      net (fanout=4)        1.873   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<26>
    SLICE_X12Y35.CLK     Tdick                 0.086   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      8.648ns (1.715ns logic, 6.933ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2 (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.241 - 0.259)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2 to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.CQ      Tcko                  0.408   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<2>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2
    SLICE_X10Y31.C2      net (fanout=14)       1.206   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<2>
    SLICE_X10Y31.CMUX    Topcc                 0.374   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].Compare_All_Bits.sel_I1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable
    SLICE_X16Y15.C3      net (fanout=9)        2.233   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/O
    SLICE_X16Y15.CMUX    Tilo                  0.361   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_BYTE_Instr
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Mmux_mux_res<0>11
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_0
    SLICE_X15Y22.C2      net (fanout=1)        1.689   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result<26>
    SLICE_X15Y22.CMUX    Tilo                  0.313   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<29>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd191
    SLICE_X12Y35.BX      net (fanout=4)        1.873   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<26>
    SLICE_X12Y35.CLK     Tdick                 0.086   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      8.543ns (1.542ns logic, 7.001ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift (SLICE_X16Y16.CE), 164 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.609 - 0.625)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.391   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid
    SLICE_X2Y22.A3       net (fanout=16)       2.191   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid
    SLICE_X2Y22.A        Tilo                  0.205   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<9>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_INST2
    SLICE_X12Y36.C3      net (fanout=1)        2.105   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part2
    SLICE_X12Y36.COUT    Topcyc                0.277   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<8>1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y37.AMUX    Tcina                 0.212   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y16.CE      net (fanout=210)      3.040   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y16.CLK     Tceck                 0.331   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
    -------------------------------------------------  ---------------------------
    Total                                      8.755ns (1.416ns logic, 7.339ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2 (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.609 - 0.675)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2 to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.CQ       Tcko                  0.408   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<3>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2
    SLICE_X4Y23.B3       net (fanout=7)        1.946   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<2>
    SLICE_X4Y23.B        Tilo                  0.203   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<7>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_INST1
    SLICE_X12Y36.C1      net (fanout=1)        2.246   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1
    SLICE_X12Y36.COUT    Topcyc                0.277   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<8>1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y37.AMUX    Tcina                 0.212   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y16.CE      net (fanout=210)      3.040   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y16.CLK     Tceck                 0.331   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
    -------------------------------------------------  ---------------------------
    Total                                      8.666ns (1.431ns logic, 7.235ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.609 - 0.659)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X4Y24.A3       net (fanout=19)       2.160   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X4Y24.A        Tilo                  0.203   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<10>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_ex_write_op2_conflict_INST2
    SLICE_X12Y36.B3      net (fanout=1)        1.813   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_ex_write_op2_conflict_part2
    SLICE_X12Y36.COUT    Topcyb                0.380   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<7>1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y37.AMUX    Tcina                 0.212   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y16.CE      net (fanout=210)      3.040   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y16.CLK     Tceck                 0.331   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift
    -------------------------------------------------  ---------------------------
    Total                                      8.533ns (1.517ns logic, 7.016ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22 (SLICE_X14Y14.CE), 164 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.041ns (0.666 - 0.625)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.391   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid
    SLICE_X2Y22.A3       net (fanout=16)       2.191   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid
    SLICE_X2Y22.A        Tilo                  0.205   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<9>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_INST2
    SLICE_X12Y36.C3      net (fanout=1)        2.105   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part2
    SLICE_X12Y36.COUT    Topcyc                0.277   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<8>1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y37.AMUX    Tcina                 0.212   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X14Y14.CE      net (fanout=210)      2.962   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X14Y14.CLK     Tceck                 0.335   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<23>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22
    -------------------------------------------------  ---------------------------
    Total                                      8.681ns (1.420ns logic, 7.261ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2 (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.666 - 0.675)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2 to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.CQ       Tcko                  0.408   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<3>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2
    SLICE_X4Y23.B3       net (fanout=7)        1.946   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<2>
    SLICE_X4Y23.B        Tilo                  0.203   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<7>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_INST1
    SLICE_X12Y36.C1      net (fanout=1)        2.246   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1
    SLICE_X12Y36.COUT    Topcyc                0.277   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<8>1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y37.AMUX    Tcina                 0.212   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X14Y14.CE      net (fanout=210)      2.962   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X14Y14.CLK     Tceck                 0.335   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<23>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22
    -------------------------------------------------  ---------------------------
    Total                                      8.592ns (1.435ns logic, 7.157ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.459ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.666 - 0.659)
  Source Clock:         hz_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.140ns

  Clock Uncertainty:          0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.271ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X4Y24.A3       net (fanout=19)       2.160   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X4Y24.A        Tilo                  0.203   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<10>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_ex_write_op2_conflict_INST2
    SLICE_X12Y36.B3      net (fanout=1)        1.813   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_ex_write_op2_conflict_part2
    SLICE_X12Y36.COUT    Topcyb                0.380   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<7>1
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y37.AMUX    Tcina                 0.212   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X14Y14.CE      net (fanout=210)      2.962   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X14Y14.CLK     Tceck                 0.335   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<23>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22
    -------------------------------------------------  ---------------------------
    Total                                      8.459ns (1.521ns logic, 6.938ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hz_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "hz_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 2.08333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0 (SLICE_X0Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6 (FF)
  Destination:          hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6 to hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.AMUX     Tshcko                0.244   hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5
                                                       hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6
    SLICE_X0Y54.CX       net (fanout=2)        0.122   hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6
    SLICE_X0Y54.CLK      Tdh         (-Th)     0.045   hz_i/RS232/RS232/UARTLITE_CORE_I/rx_Data<6>
                                                       hz_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.199ns logic, 0.122ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30 (SLICE_X11Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.101 - 0.098)
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.AQ       Tcko                  0.198   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
    SLICE_X11Y20.SR      net (fanout=15)       0.291   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
    SLICE_X11Y20.CLK     Tcksr       (-Th)     0.131   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[30].Wb_Mux_I1/Data_Bits<2>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.067ns logic, 0.291ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk (SLICE_X22Y42.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5 (FF)
  Destination:          hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         hz_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    hz_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5 to hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.198   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1<6>
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5
    SLICE_X22Y42.A5      net (fanout=1)        0.047   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1<5>
    SLICE_X22Y42.CLK     Tah         (-Th)    -0.121   hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_rstpot
                                                       hz_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.319ns logic, 0.047ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hz_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "hz_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 2.08333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hz_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: hz_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: hz_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hz_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: hz_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: hz_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hz_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: hz_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: hz_i/clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.833ns|     10.000ns|     18.925ns|            0|            0|            0|       189781|
| TS_hz_i_clock_generator_0_cloc|     10.000ns|      9.084ns|          N/A|            0|            0|       189781|            0|
| k_generator_0_SIG_PLL0_CLKOUT0|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    9.084|         |         |         |
CLK_P          |    9.084|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    9.084|         |         |         |
CLK_P          |    9.084|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 189797 paths, 0 nets, and 9180 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 03 20:12:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



