

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 553738, -- Miss = 258266, rate = 0.4664, -- PendHits = 11027, rate = 0.0199-- ResFail = 79436, rate = 0.1435
Error Per = 100 || Flushes = 2582 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 418344, -- Miss = 192601, rate = 0.4604, -- PendHits = 7501, rate = 0.0179-- ResFail = 57004, rate = 0.1363
Error Per = 100 || Flushes = 1926 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 520005, -- Miss = 241590, rate = 0.4646, -- PendHits = 9501, rate = 0.0183-- ResFail = 73651, rate = 0.1416
Error Per = 100 || Flushes = 2415 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 570712, -- Miss = 266265, rate = 0.4665, -- PendHits = 11264, rate = 0.0197-- ResFail = 83059, rate = 0.1455
Error Per = 100 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 425374, -- Miss = 197208, rate = 0.4636, -- PendHits = 7792, rate = 0.0183-- ResFail = 60318, rate = 0.1418
Error Per = 100 || Flushes = 1972 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 453225, -- Miss = 210005, rate = 0.4634, -- PendHits = 8121, rate = 0.0179-- ResFail = 65409, rate = 0.1443
Error Per = 100 || Flushes = 2100 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 540456, -- Miss = 250975, rate = 0.4644, -- PendHits = 9803, rate = 0.0181-- ResFail = 73420, rate = 0.1358
Error Per = 100 || Flushes = 2509 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 505544, -- Miss = 233819, rate = 0.4625, -- PendHits = 9375, rate = 0.0185-- ResFail = 69548, rate = 0.1376
Error Per = 100 || Flushes = 2338 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 527402, -- Miss = 244572, rate = 0.4637, -- PendHits = 9790, rate = 0.0186-- ResFail = 75006, rate = 0.1422
Error Per = 100 || Flushes = 2445 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 456932, -- Miss = 210392, rate = 0.4604, -- PendHits = 8451, rate = 0.0185-- ResFail = 64138, rate = 0.1404
Error Per = 100 || Flushes = 2103 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 467936, -- Miss = 216016, rate = 0.4616, -- PendHits = 8714, rate = 0.0186-- ResFail = 65765, rate = 0.1405
Error Per = 100 || Flushes = 2160 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 422197, -- Miss = 195052, rate = 0.4620, -- PendHits = 7684, rate = 0.0182-- ResFail = 61435, rate = 0.1455
Error Per = 100 || Flushes = 1950 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 514212, -- Miss = 238121, rate = 0.4631, -- PendHits = 9472, rate = 0.0184-- ResFail = 71429, rate = 0.1389
Error Per = 100 || Flushes = 2381 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 476504, -- Miss = 220802, rate = 0.4634, -- PendHits = 8800, rate = 0.0185-- ResFail = 67157, rate = 0.1409
Error Per = 100 || Flushes = 2208 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 550493, -- Miss = 254144, rate = 0.4617, -- PendHits = 10845, rate = 0.0197-- ResFail = 76449, rate = 0.1389
Error Per = 100 || Flushes = 2541 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 409256, -- Miss = 188602, rate = 0.4608, -- PendHits = 7245, rate = 0.0177-- ResFail = 58605, rate = 0.1432
Error Per = 100 || Flushes = 1886 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 524079, -- Miss = 244907, rate = 0.4673, -- PendHits = 10150, rate = 0.0194-- ResFail = 75661, rate = 0.1444
Error Per = 100 || Flushes = 2449 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 454081, -- Miss = 214370, rate = 0.4721, -- PendHits = 8558, rate = 0.0188-- ResFail = 69023, rate = 0.1520
Error Per = 100 || Flushes = 2143 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 500124, -- Miss = 233090, rate = 0.4661, -- PendHits = 9156, rate = 0.0183-- ResFail = 71653, rate = 0.1433
Error Per = 100 || Flushes = 2330 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 503070, -- Miss = 235039, rate = 0.4672, -- PendHits = 9395, rate = 0.0187-- ResFail = 73985, rate = 0.1471
Error Per = 100 || Flushes = 2350 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 648787, -- Miss = 306798, rate = 0.4729, -- PendHits = 13229, rate = 0.0204-- ResFail = 97356, rate = 0.1501
Error Per = 100 || Flushes = 3067 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 506791, -- Miss = 237085, rate = 0.4678, -- PendHits = 10048, rate = 0.0198-- ResFail = 76865, rate = 0.1517
Error Per = 100 || Flushes = 2370 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 527154, -- Miss = 245096, rate = 0.4649, -- PendHits = 9890, rate = 0.0188-- ResFail = 75647, rate = 0.1435
Error Per = 100 || Flushes = 2450 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 517459, -- Miss = 241813, rate = 0.4673, -- PendHits = 9853, rate = 0.0190-- ResFail = 75482, rate = 0.1459
Error Per = 100 || Flushes = 2418 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 518775, -- Miss = 242149, rate = 0.4668, -- PendHits = 10080, rate = 0.0194-- ResFail = 75639, rate = 0.1458
Error Per = 100 || Flushes = 2421 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 540661, -- Miss = 251127, rate = 0.4645, -- PendHits = 10522, rate = 0.0195-- ResFail = 76980, rate = 0.1424
Error Per = 100 || Flushes = 2511 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 408553, -- Miss = 187180, rate = 0.4582, -- PendHits = 7028, rate = 0.0172-- ResFail = 56196, rate = 0.1375
Error Per = 100 || Flushes = 1871 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 491704, -- Miss = 230600, rate = 0.4690, -- PendHits = 9615, rate = 0.0196-- ResFail = 73160, rate = 0.1488
Error Per = 100 || Flushes = 2306 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 579139, -- Miss = 271118, rate = 0.4681, -- PendHits = 11378, rate = 0.0196-- ResFail = 84184, rate = 0.1454
Error Per = 100 || Flushes = 2711 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 515695, -- Miss = 241424, rate = 0.4682, -- PendHits = 9688, rate = 0.0188-- ResFail = 76565, rate = 0.1485
Error Per = 100 || Flushes = 2414 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a20/spmv_base_L1D_100__webGoogle
Extracting PTX file and ptxas options    1: spmv_base_L1D_100__webGoogle.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a20/spmv_base_L1D_100__webGoogle
self exe links to: /home/pars/Documents/expSetups/a20/spmv_base_L1D_100__webGoogle
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a20/spmv_base_L1D_100__webGoogle
Running md5sum using "md5sum /home/pars/Documents/expSetups/a20/spmv_base_L1D_100__webGoogle "
self exe links to: /home/pars/Documents/expSetups/a20/spmv_base_L1D_100__webGoogle
Extracting specific PTX file named spmv_base_L1D_100__webGoogle.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55d44da6437b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_100__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_100__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_100__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (3580 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8114abfc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8114abf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8114abe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8114abe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8114abd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8114abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d44da6437b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Simulation cycle for kernel 0 is = 2165000
Simulation cycle for kernel 0 is = 2170000
Simulation cycle for kernel 0 is = 2175000
Simulation cycle for kernel 0 is = 2180000
Simulation cycle for kernel 0 is = 2185000
Simulation cycle for kernel 0 is = 2190000
Simulation cycle for kernel 0 is = 2195000
Simulation cycle for kernel 0 is = 2200000
Simulation cycle for kernel 0 is = 2205000
Simulation cycle for kernel 0 is = 2210000
Simulation cycle for kernel 0 is = 2215000
Simulation cycle for kernel 0 is = 2220000
Simulation cycle for kernel 0 is = 2225000
Simulation cycle for kernel 0 is = 2230000
Simulation cycle for kernel 0 is = 2235000
Simulation cycle for kernel 0 is = 2240000
Simulation cycle for kernel 0 is = 2245000
Simulation cycle for kernel 0 is = 2250000
Simulation cycle for kernel 0 is = 2255000
Simulation cycle for kernel 0 is = 2260000
Simulation cycle for kernel 0 is = 2265000
Simulation cycle for kernel 0 is = 2270000
Simulation cycle for kernel 0 is = 2275000
Simulation cycle for kernel 0 is = 2280000
Simulation cycle for kernel 0 is = 2285000
Simulation cycle for kernel 0 is = 2290000
Simulation cycle for kernel 0 is = 2295000
Simulation cycle for kernel 0 is = 2300000
Simulation cycle for kernel 0 is = 2305000
Simulation cycle for kernel 0 is = 2310000
Simulation cycle for kernel 0 is = 2315000
Simulation cycle for kernel 0 is = 2320000
Simulation cycle for kernel 0 is = 2325000
Simulation cycle for kernel 0 is = 2330000
Simulation cycle for kernel 0 is = 2335000
Simulation cycle for kernel 0 is = 2340000
Simulation cycle for kernel 0 is = 2345000
Simulation cycle for kernel 0 is = 2350000
Simulation cycle for kernel 0 is = 2355000
Simulation cycle for kernel 0 is = 2360000
Simulation cycle for kernel 0 is = 2365000
Simulation cycle for kernel 0 is = 2370000
Simulation cycle for kernel 0 is = 2375000
Simulation cycle for kernel 0 is = 2380000
Simulation cycle for kernel 0 is = 2385000
Simulation cycle for kernel 0 is = 2390000
Simulation cycle for kernel 0 is = 2395000
Simulation cycle for kernel 0 is = 2400000
Simulation cycle for kernel 0 is = 2405000
Simulation cycle for kernel 0 is = 2410000
Simulation cycle for kernel 0 is = 2415000
Simulation cycle for kernel 0 is = 2420000
Simulation cycle for kernel 0 is = 2425000
Simulation cycle for kernel 0 is = 2430000
Simulation cycle for kernel 0 is = 2435000
Simulation cycle for kernel 0 is = 2440000
Simulation cycle for kernel 0 is = 2445000
Simulation cycle for kernel 0 is = 2450000
Simulation cycle for kernel 0 is = 2455000
Simulation cycle for kernel 0 is = 2460000
Simulation cycle for kernel 0 is = 2465000
Simulation cycle for kernel 0 is = 2470000
Simulation cycle for kernel 0 is = 2475000
Simulation cycle for kernel 0 is = 2480000
Simulation cycle for kernel 0 is = 2485000
Simulation cycle for kernel 0 is = 2490000
Simulation cycle for kernel 0 is = 2495000
Simulation cycle for kernel 0 is = 2500000
Simulation cycle for kernel 0 is = 2505000
Simulation cycle for kernel 0 is = 2510000
Simulation cycle for kernel 0 is = 2515000
Simulation cycle for kernel 0 is = 2520000
Simulation cycle for kernel 0 is = 2525000
Simulation cycle for kernel 0 is = 2530000
Simulation cycle for kernel 0 is = 2535000
Simulation cycle for kernel 0 is = 2540000
Simulation cycle for kernel 0 is = 2545000
Simulation cycle for kernel 0 is = 2550000
Simulation cycle for kernel 0 is = 2555000
Simulation cycle for kernel 0 is = 2560000
Simulation cycle for kernel 0 is = 2565000
Simulation cycle for kernel 0 is = 2570000
Simulation cycle for kernel 0 is = 2575000
Simulation cycle for kernel 0 is = 2580000
Simulation cycle for kernel 0 is = 2585000
Simulation cycle for kernel 0 is = 2590000
Simulation cycle for kernel 0 is = 2595000
Simulation cycle for kernel 0 is = 2600000
Simulation cycle for kernel 0 is = 2605000
Simulation cycle for kernel 0 is = 2610000
Simulation cycle for kernel 0 is = 2615000
Simulation cycle for kernel 0 is = 2620000
Simulation cycle for kernel 0 is = 2625000
Simulation cycle for kernel 0 is = 2630000
Simulation cycle for kernel 0 is = 2635000
Simulation cycle for kernel 0 is = 2640000
Simulation cycle for kernel 0 is = 2645000
Simulation cycle for kernel 0 is = 2650000
Simulation cycle for kernel 0 is = 2655000
Simulation cycle for kernel 0 is = 2660000
Simulation cycle for kernel 0 is = 2665000
Simulation cycle for kernel 0 is = 2670000
Simulation cycle for kernel 0 is = 2675000
Simulation cycle for kernel 0 is = 2680000
Simulation cycle for kernel 0 is = 2685000
Simulation cycle for kernel 0 is = 2690000
Simulation cycle for kernel 0 is = 2695000
Simulation cycle for kernel 0 is = 2700000
Simulation cycle for kernel 0 is = 2705000
Simulation cycle for kernel 0 is = 2710000
Simulation cycle for kernel 0 is = 2715000
Simulation cycle for kernel 0 is = 2720000
Simulation cycle for kernel 0 is = 2725000
Simulation cycle for kernel 0 is = 2730000
Simulation cycle for kernel 0 is = 2735000
Simulation cycle for kernel 0 is = 2740000
Simulation cycle for kernel 0 is = 2745000
Simulation cycle for kernel 0 is = 2750000
Simulation cycle for kernel 0 is = 2755000
Simulation cycle for kernel 0 is = 2760000
Simulation cycle for kernel 0 is = 2765000
Simulation cycle for kernel 0 is = 2770000
Simulation cycle for kernel 0 is = 2775000
Simulation cycle for kernel 0 is = 2780000
Simulation cycle for kernel 0 is = 2785000
Simulation cycle for kernel 0 is = 2790000
Simulation cycle for kernel 0 is = 2795000
Simulation cycle for kernel 0 is = 2800000
Simulation cycle for kernel 0 is = 2805000
Simulation cycle for kernel 0 is = 2810000
Simulation cycle for kernel 0 is = 2815000
Simulation cycle for kernel 0 is = 2820000
Simulation cycle for kernel 0 is = 2825000
Simulation cycle for kernel 0 is = 2830000
Simulation cycle for kernel 0 is = 2835000
Simulation cycle for kernel 0 is = 2840000
Simulation cycle for kernel 0 is = 2845000
Simulation cycle for kernel 0 is = 2850000
Simulation cycle for kernel 0 is = 2855000
Simulation cycle for kernel 0 is = 2860000
Simulation cycle for kernel 0 is = 2865000
Simulation cycle for kernel 0 is = 2870000
Simulation cycle for kernel 0 is = 2875000
Simulation cycle for kernel 0 is = 2880000
Simulation cycle for kernel 0 is = 2885000
Simulation cycle for kernel 0 is = 2890000
Simulation cycle for kernel 0 is = 2895000
Simulation cycle for kernel 0 is = 2900000
Simulation cycle for kernel 0 is = 2905000
Simulation cycle for kernel 0 is = 2910000
Simulation cycle for kernel 0 is = 2915000
Simulation cycle for kernel 0 is = 2920000
Simulation cycle for kernel 0 is = 2925000
Simulation cycle for kernel 0 is = 2930000
Simulation cycle for kernel 0 is = 2935000
Simulation cycle for kernel 0 is = 2940000
Simulation cycle for kernel 0 is = 2945000
Simulation cycle for kernel 0 is = 2950000
Simulation cycle for kernel 0 is = 2955000
Simulation cycle for kernel 0 is = 2960000
Simulation cycle for kernel 0 is = 2965000
Simulation cycle for kernel 0 is = 2970000
Simulation cycle for kernel 0 is = 2975000
Simulation cycle for kernel 0 is = 2980000
Simulation cycle for kernel 0 is = 2985000
Simulation cycle for kernel 0 is = 2990000
Simulation cycle for kernel 0 is = 2995000
Simulation cycle for kernel 0 is = 3000000
Simulation cycle for kernel 0 is = 3005000
Simulation cycle for kernel 0 is = 3010000
Simulation cycle for kernel 0 is = 3015000
Simulation cycle for kernel 0 is = 3020000
Simulation cycle for kernel 0 is = 3025000
Simulation cycle for kernel 0 is = 3030000
Simulation cycle for kernel 0 is = 3035000
Simulation cycle for kernel 0 is = 3040000
Simulation cycle for kernel 0 is = 3045000
Simulation cycle for kernel 0 is = 3050000
Simulation cycle for kernel 0 is = 3055000
Simulation cycle for kernel 0 is = 3060000
Simulation cycle for kernel 0 is = 3065000
Simulation cycle for kernel 0 is = 3070000
Simulation cycle for kernel 0 is = 3075000
Simulation cycle for kernel 0 is = 3080000
Simulation cycle for kernel 0 is = 3085000
Simulation cycle for kernel 0 is = 3090000
Simulation cycle for kernel 0 is = 3095000
Simulation cycle for kernel 0 is = 3100000
Simulation cycle for kernel 0 is = 3105000
Simulation cycle for kernel 0 is = 3110000
Simulation cycle for kernel 0 is = 3115000
Simulation cycle for kernel 0 is = 3120000
Simulation cycle for kernel 0 is = 3125000
Simulation cycle for kernel 0 is = 3130000
Simulation cycle for kernel 0 is = 3135000
Simulation cycle for kernel 0 is = 3140000
Simulation cycle for kernel 0 is = 3145000
Simulation cycle for kernel 0 is = 3150000
Simulation cycle for kernel 0 is = 3155000
Simulation cycle for kernel 0 is = 3160000
Simulation cycle for kernel 0 is = 3165000
Simulation cycle for kernel 0 is = 3170000
Simulation cycle for kernel 0 is = 3175000
Simulation cycle for kernel 0 is = 3180000
Simulation cycle for kernel 0 is = 3185000
Simulation cycle for kernel 0 is = 3190000
Simulation cycle for kernel 0 is = 3195000
Simulation cycle for kernel 0 is = 3200000
Simulation cycle for kernel 0 is = 3205000
Simulation cycle for kernel 0 is = 3210000
Simulation cycle for kernel 0 is = 3215000
Simulation cycle for kernel 0 is = 3220000
Simulation cycle for kernel 0 is = 3225000
Simulation cycle for kernel 0 is = 3230000
Simulation cycle for kernel 0 is = 3235000
Simulation cycle for kernel 0 is = 3240000
Simulation cycle for kernel 0 is = 3245000
Simulation cycle for kernel 0 is = 3250000
Simulation cycle for kernel 0 is = 3255000
Simulation cycle for kernel 0 is = 3260000
Simulation cycle for kernel 0 is = 3265000
Simulation cycle for kernel 0 is = 3270000
Simulation cycle for kernel 0 is = 3275000
Simulation cycle for kernel 0 is = 3280000
Simulation cycle for kernel 0 is = 3285000
Simulation cycle for kernel 0 is = 3290000
Simulation cycle for kernel 0 is = 3295000
Simulation cycle for kernel 0 is = 3300000
Simulation cycle for kernel 0 is = 3305000
Simulation cycle for kernel 0 is = 3310000
Simulation cycle for kernel 0 is = 3315000
Simulation cycle for kernel 0 is = 3320000
Simulation cycle for kernel 0 is = 3325000
Simulation cycle for kernel 0 is = 3330000
Simulation cycle for kernel 0 is = 3335000
Simulation cycle for kernel 0 is = 3340000
Simulation cycle for kernel 0 is = 3345000
Simulation cycle for kernel 0 is = 3350000
Simulation cycle for kernel 0 is = 3355000
Simulation cycle for kernel 0 is = 3360000
Simulation cycle for kernel 0 is = 3365000
Simulation cycle for kernel 0 is = 3370000
Simulation cycle for kernel 0 is = 3375000
Simulation cycle for kernel 0 is = 3380000
Simulation cycle for kernel 0 is = 3385000
Simulation cycle for kernel 0 is = 3390000
Simulation cycle for kernel 0 is = 3395000
Simulation cycle for kernel 0 is = 3400000
Simulation cycle for kernel 0 is = 3405000
Simulation cycle for kernel 0 is = 3410000
Simulation cycle for kernel 0 is = 3415000
Simulation cycle for kernel 0 is = 3420000
Simulation cycle for kernel 0 is = 3425000
Simulation cycle for kernel 0 is = 3430000
Simulation cycle for kernel 0 is = 3435000
Simulation cycle for kernel 0 is = 3440000
Simulation cycle for kernel 0 is = 3445000
Simulation cycle for kernel 0 is = 3450000
Simulation cycle for kernel 0 is = 3455000
Simulation cycle for kernel 0 is = 3460000
Simulation cycle for kernel 0 is = 3465000
Simulation cycle for kernel 0 is = 3470000
Simulation cycle for kernel 0 is = 3475000
Simulation cycle for kernel 0 is = 3480000
Simulation cycle for kernel 0 is = 3485000
Simulation cycle for kernel 0 is = 3490000
Simulation cycle for kernel 0 is = 3495000
Simulation cycle for kernel 0 is = 3500000
Simulation cycle for kernel 0 is = 3505000
Simulation cycle for kernel 0 is = 3510000
Simulation cycle for kernel 0 is = 3515000
Simulation cycle for kernel 0 is = 3520000
Simulation cycle for kernel 0 is = 3525000
Simulation cycle for kernel 0 is = 3530000
Simulation cycle for kernel 0 is = 3535000
Simulation cycle for kernel 0 is = 3540000
Simulation cycle for kernel 0 is = 3545000
Simulation cycle for kernel 0 is = 3550000
Simulation cycle for kernel 0 is = 3555000
Simulation cycle for kernel 0 is = 3560000
Simulation cycle for kernel 0 is = 3565000
Simulation cycle for kernel 0 is = 3570000
Simulation cycle for kernel 0 is = 3575000
Simulation cycle for kernel 0 is = 3580000
Simulation cycle for kernel 0 is = 3585000
Simulation cycle for kernel 0 is = 3590000
Simulation cycle for kernel 0 is = 3595000
Simulation cycle for kernel 0 is = 3600000
Simulation cycle for kernel 0 is = 3605000
Simulation cycle for kernel 0 is = 3610000
Simulation cycle for kernel 0 is = 3615000
Simulation cycle for kernel 0 is = 3620000
Simulation cycle for kernel 0 is = 3625000
Simulation cycle for kernel 0 is = 3630000
Simulation cycle for kernel 0 is = 3635000
Simulation cycle for kernel 0 is = 3640000
Simulation cycle for kernel 0 is = 3645000
Simulation cycle for kernel 0 is = 3650000
Simulation cycle for kernel 0 is = 3655000
Simulation cycle for kernel 0 is = 3660000
Simulation cycle for kernel 0 is = 3665000
Simulation cycle for kernel 0 is = 3670000
Simulation cycle for kernel 0 is = 3675000
Simulation cycle for kernel 0 is = 3680000
Simulation cycle for kernel 0 is = 3685000
Simulation cycle for kernel 0 is = 3690000
Simulation cycle for kernel 0 is = 3695000
Simulation cycle for kernel 0 is = 3700000
Simulation cycle for kernel 0 is = 3705000
Simulation cycle for kernel 0 is = 3710000
Simulation cycle for kernel 0 is = 3715000
Simulation cycle for kernel 0 is = 3720000
Simulation cycle for kernel 0 is = 3725000
Simulation cycle for kernel 0 is = 3730000
Simulation cycle for kernel 0 is = 3735000
Simulation cycle for kernel 0 is = 3740000
Simulation cycle for kernel 0 is = 3745000
Simulation cycle for kernel 0 is = 3750000
Simulation cycle for kernel 0 is = 3755000
Simulation cycle for kernel 0 is = 3760000
Simulation cycle for kernel 0 is = 3765000
Simulation cycle for kernel 0 is = 3770000
Simulation cycle for kernel 0 is = 3775000
Simulation cycle for kernel 0 is = 3780000
Simulation cycle for kernel 0 is = 3785000
Simulation cycle for kernel 0 is = 3790000
Simulation cycle for kernel 0 is = 3795000
Simulation cycle for kernel 0 is = 3800000
Simulation cycle for kernel 0 is = 3805000
Simulation cycle for kernel 0 is = 3810000
Simulation cycle for kernel 0 is = 3815000
Simulation cycle for kernel 0 is = 3820000
Simulation cycle for kernel 0 is = 3825000
Simulation cycle for kernel 0 is = 3830000
Simulation cycle for kernel 0 is = 3835000
Simulation cycle for kernel 0 is = 3840000
Simulation cycle for kernel 0 is = 3845000
Simulation cycle for kernel 0 is = 3850000
Simulation cycle for kernel 0 is = 3855000
Simulation cycle for kernel 0 is = 3860000
Simulation cycle for kernel 0 is = 3865000
Simulation cycle for kernel 0 is = 3870000
Simulation cycle for kernel 0 is = 3875000
Simulation cycle for kernel 0 is = 3880000
Simulation cycle for kernel 0 is = 3885000
Simulation cycle for kernel 0 is = 3890000
Simulation cycle for kernel 0 is = 3895000
Simulation cycle for kernel 0 is = 3900000
Simulation cycle for kernel 0 is = 3905000
Simulation cycle for kernel 0 is = 3910000
Simulation cycle for kernel 0 is = 3915000
Simulation cycle for kernel 0 is = 3920000
Simulation cycle for kernel 0 is = 3925000
Simulation cycle for kernel 0 is = 3930000
Simulation cycle for kernel 0 is = 3935000
Simulation cycle for kernel 0 is = 3940000
Simulation cycle for kernel 0 is = 3945000
Simulation cycle for kernel 0 is = 3950000
Simulation cycle for kernel 0 is = 3955000
Simulation cycle for kernel 0 is = 3960000
Simulation cycle for kernel 0 is = 3965000
Simulation cycle for kernel 0 is = 3970000
Simulation cycle for kernel 0 is = 3975000
Simulation cycle for kernel 0 is = 3980000
Simulation cycle for kernel 0 is = 3985000
Simulation cycle for kernel 0 is = 3990000
Simulation cycle for kernel 0 is = 3995000
Simulation cycle for kernel 0 is = 4000000
Simulation cycle for kernel 0 is = 4005000
Simulation cycle for kernel 0 is = 4010000
Simulation cycle for kernel 0 is = 4015000
Simulation cycle for kernel 0 is = 4020000
Simulation cycle for kernel 0 is = 4025000
Simulation cycle for kernel 0 is = 4030000
Simulation cycle for kernel 0 is = 4035000
Simulation cycle for kernel 0 is = 4040000
Simulation cycle for kernel 0 is = 4045000
Simulation cycle for kernel 0 is = 4050000
Simulation cycle for kernel 0 is = 4055000
Simulation cycle for kernel 0 is = 4060000
Simulation cycle for kernel 0 is = 4065000
Simulation cycle for kernel 0 is = 4070000
Simulation cycle for kernel 0 is = 4075000
Simulation cycle for kernel 0 is = 4080000
Simulation cycle for kernel 0 is = 4085000
Simulation cycle for kernel 0 is = 4090000
Simulation cycle for kernel 0 is = 4095000
Simulation cycle for kernel 0 is = 4100000
Simulation cycle for kernel 0 is = 4105000
Simulation cycle for kernel 0 is = 4110000
Simulation cycle for kernel 0 is = 4115000
Simulation cycle for kernel 0 is = 4120000
Simulation cycle for kernel 0 is = 4125000
Simulation cycle for kernel 0 is = 4130000
Simulation cycle for kernel 0 is = 4135000
Simulation cycle for kernel 0 is = 4140000
Simulation cycle for kernel 0 is = 4145000
Simulation cycle for kernel 0 is = 4150000
Simulation cycle for kernel 0 is = 4155000
Simulation cycle for kernel 0 is = 4160000
Simulation cycle for kernel 0 is = 4165000
Simulation cycle for kernel 0 is = 4170000
Simulation cycle for kernel 0 is = 4175000
Simulation cycle for kernel 0 is = 4180000
Simulation cycle for kernel 0 is = 4185000
Simulation cycle for kernel 0 is = 4190000
Simulation cycle for kernel 0 is = 4195000
Simulation cycle for kernel 0 is = 4200000
Simulation cycle for kernel 0 is = 4205000
Simulation cycle for kernel 0 is = 4210000
Simulation cycle for kernel 0 is = 4215000
Simulation cycle for kernel 0 is = 4220000
Simulation cycle for kernel 0 is = 4225000
Simulation cycle for kernel 0 is = 4230000
Simulation cycle for kernel 0 is = 4235000
Simulation cycle for kernel 0 is = 4240000
Simulation cycle for kernel 0 is = 4245000
Simulation cycle for kernel 0 is = 4250000
Simulation cycle for kernel 0 is = 4255000
Simulation cycle for kernel 0 is = 4260000
Simulation cycle for kernel 0 is = 4265000
Simulation cycle for kernel 0 is = 4270000
Simulation cycle for kernel 0 is = 4275000
Simulation cycle for kernel 0 is = 4280000
Simulation cycle for kernel 0 is = 4285000
Simulation cycle for kernel 0 is = 4290000
Simulation cycle for kernel 0 is = 4295000
Simulation cycle for kernel 0 is = 4300000
Simulation cycle for kernel 0 is = 4305000
Simulation cycle for kernel 0 is = 4310000
Simulation cycle for kernel 0 is = 4315000
Simulation cycle for kernel 0 is = 4320000
Simulation cycle for kernel 0 is = 4325000
Simulation cycle for kernel 0 is = 4330000
Simulation cycle for kernel 0 is = 4335000
Simulation cycle for kernel 0 is = 4340000
Simulation cycle for kernel 0 is = 4345000
Simulation cycle for kernel 0 is = 4350000
Simulation cycle for kernel 0 is = 4355000
Simulation cycle for kernel 0 is = 4360000
Simulation cycle for kernel 0 is = 4365000
Simulation cycle for kernel 0 is = 4370000
Simulation cycle for kernel 0 is = 4375000
Simulation cycle for kernel 0 is = 4380000
Simulation cycle for kernel 0 is = 4385000
Simulation cycle for kernel 0 is = 4390000
Simulation cycle for kernel 0 is = 4395000
Simulation cycle for kernel 0 is = 4400000
Simulation cycle for kernel 0 is = 4405000
Simulation cycle for kernel 0 is = 4410000
Simulation cycle for kernel 0 is = 4415000
Simulation cycle for kernel 0 is = 4420000
Simulation cycle for kernel 0 is = 4425000
Simulation cycle for kernel 0 is = 4430000
Simulation cycle for kernel 0 is = 4435000
Simulation cycle for kernel 0 is = 4440000
Simulation cycle for kernel 0 is = 4445000
Simulation cycle for kernel 0 is = 4450000
Simulation cycle for kernel 0 is = 4455000
Simulation cycle for kernel 0 is = 4460000
Simulation cycle for kernel 0 is = 4465000
Simulation cycle for kernel 0 is = 4470000
Simulation cycle for kernel 0 is = 4475000
Simulation cycle for kernel 0 is = 4480000
Simulation cycle for kernel 0 is = 4485000
Simulation cycle for kernel 0 is = 4490000
Simulation cycle for kernel 0 is = 4495000
Simulation cycle for kernel 0 is = 4500000
Simulation cycle for kernel 0 is = 4505000
Simulation cycle for kernel 0 is = 4510000
Simulation cycle for kernel 0 is = 4515000
Simulation cycle for kernel 0 is = 4520000
Simulation cycle for kernel 0 is = 4525000
Simulation cycle for kernel 0 is = 4530000
Simulation cycle for kernel 0 is = 4535000
Simulation cycle for kernel 0 is = 4540000
Simulation cycle for kernel 0 is = 4545000
Simulation cycle for kernel 0 is = 4550000
Simulation cycle for kernel 0 is = 4555000
Simulation cycle for kernel 0 is = 4560000
Simulation cycle for kernel 0 is = 4565000
Simulation cycle for kernel 0 is = 4570000
Simulation cycle for kernel 0 is = 4575000
Simulation cycle for kernel 0 is = 4580000
Simulation cycle for kernel 0 is = 4585000
Simulation cycle for kernel 0 is = 4590000
Simulation cycle for kernel 0 is = 4595000
Simulation cycle for kernel 0 is = 4600000
Simulation cycle for kernel 0 is = 4605000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 4608990
gpu_sim_insn = 74088258
gpu_ipc =      16.0747
gpu_tot_sim_cycle = 4608990
gpu_tot_sim_insn = 74088258
gpu_tot_ipc =      16.0747
gpu_tot_issued_cta = 3580
gpu_occupancy = 26.0116% 
gpu_tot_occupancy = 26.0116% 
max_total_param_size = 0
gpu_stall_dramfull = 70050
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4376
partiton_level_parallism_total  =       1.4376
partiton_level_parallism_util =       2.4780
partiton_level_parallism_util_total  =       2.4780
L2_BW  =      62.7929 GB/Sec
L2_BW_total  =      62.7929 GB/Sec
gpu_total_sim_rate=3325

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 513580, Miss = 233731, Miss_rate = 0.455, Pending_hits = 10260, Reservation_fails = 74118
	L1D_cache_core[1]: Access = 469147, Miss = 198723, Miss_rate = 0.424, Pending_hits = 8354, Reservation_fails = 63417
	L1D_cache_core[2]: Access = 467013, Miss = 205045, Miss_rate = 0.439, Pending_hits = 8597, Reservation_fails = 66825
	L1D_cache_core[3]: Access = 497299, Miss = 215138, Miss_rate = 0.433, Pending_hits = 9377, Reservation_fails = 69467
	L1D_cache_core[4]: Access = 433307, Miss = 197855, Miss_rate = 0.457, Pending_hits = 7671, Reservation_fails = 60241
	L1D_cache_core[5]: Access = 530724, Miss = 238357, Miss_rate = 0.449, Pending_hits = 10519, Reservation_fails = 75267
	L1D_cache_core[6]: Access = 441646, Miss = 195962, Miss_rate = 0.444, Pending_hits = 8320, Reservation_fails = 63996
	L1D_cache_core[7]: Access = 479279, Miss = 199582, Miss_rate = 0.416, Pending_hits = 8538, Reservation_fails = 62581
	L1D_cache_core[8]: Access = 573589, Miss = 259130, Miss_rate = 0.452, Pending_hits = 11382, Reservation_fails = 82446
	L1D_cache_core[9]: Access = 483226, Miss = 214028, Miss_rate = 0.443, Pending_hits = 9429, Reservation_fails = 68749
	L1D_cache_core[10]: Access = 482874, Miss = 209311, Miss_rate = 0.433, Pending_hits = 9172, Reservation_fails = 68024
	L1D_cache_core[11]: Access = 439108, Miss = 196169, Miss_rate = 0.447, Pending_hits = 8413, Reservation_fails = 61968
	L1D_cache_core[12]: Access = 445363, Miss = 196456, Miss_rate = 0.441, Pending_hits = 8267, Reservation_fails = 63210
	L1D_cache_core[13]: Access = 502312, Miss = 218171, Miss_rate = 0.434, Pending_hits = 9324, Reservation_fails = 67738
	L1D_cache_core[14]: Access = 572668, Miss = 263708, Miss_rate = 0.460, Pending_hits = 11580, Reservation_fails = 85270
	L1D_cache_core[15]: Access = 539119, Miss = 243505, Miss_rate = 0.452, Pending_hits = 10417, Reservation_fails = 79747
	L1D_cache_core[16]: Access = 472186, Miss = 205417, Miss_rate = 0.435, Pending_hits = 8716, Reservation_fails = 66211
	L1D_cache_core[17]: Access = 511424, Miss = 224256, Miss_rate = 0.438, Pending_hits = 9573, Reservation_fails = 73301
	L1D_cache_core[18]: Access = 480056, Miss = 207873, Miss_rate = 0.433, Pending_hits = 8803, Reservation_fails = 67808
	L1D_cache_core[19]: Access = 518516, Miss = 232724, Miss_rate = 0.449, Pending_hits = 10176, Reservation_fails = 75986
	L1D_cache_core[20]: Access = 551331, Miss = 240024, Miss_rate = 0.435, Pending_hits = 10298, Reservation_fails = 78132
	L1D_cache_core[21]: Access = 573240, Miss = 261573, Miss_rate = 0.456, Pending_hits = 11175, Reservation_fails = 83162
	L1D_cache_core[22]: Access = 472908, Miss = 206829, Miss_rate = 0.437, Pending_hits = 8082, Reservation_fails = 66317
	L1D_cache_core[23]: Access = 469518, Miss = 211565, Miss_rate = 0.451, Pending_hits = 8914, Reservation_fails = 66209
	L1D_cache_core[24]: Access = 449216, Miss = 202275, Miss_rate = 0.450, Pending_hits = 8537, Reservation_fails = 65704
	L1D_cache_core[25]: Access = 546676, Miss = 243526, Miss_rate = 0.445, Pending_hits = 10344, Reservation_fails = 79819
	L1D_cache_core[26]: Access = 452428, Miss = 194308, Miss_rate = 0.429, Pending_hits = 8141, Reservation_fails = 63814
	L1D_cache_core[27]: Access = 553112, Miss = 254599, Miss_rate = 0.460, Pending_hits = 10992, Reservation_fails = 82637
	L1D_cache_core[28]: Access = 575823, Miss = 258237, Miss_rate = 0.448, Pending_hits = 11001, Reservation_fails = 81488
	L1D_cache_core[29]: Access = 453524, Miss = 197600, Miss_rate = 0.436, Pending_hits = 8393, Reservation_fails = 62709
	L1D_total_cache_accesses = 14950212
	L1D_total_cache_misses = 6625677
	L1D_total_cache_miss_rate = 0.4432
	L1D_total_cache_pending_hits = 282765
	L1D_total_cache_reservation_fails = 2126361
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8041722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 282765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5186370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2126271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1324801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 282765
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 85879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14835658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1595461
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 530810
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 90
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17699, 14149, 19867, 16970, 17392, 20669, 20495, 16324, 39923, 8869, 6254, 7559, 8922, 6950, 31866, 8777, 13310, 17631, 14035, 29364, 18054, 11459, 15137, 16152, 13112, 19545, 13066, 12759, 16355, 15717, 20072, 19591, 
gpgpu_n_tot_thrd_icount = 504040384
gpgpu_n_tot_w_icount = 15751262
gpgpu_n_stall_shd_mem = 3579970
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6511171
gpgpu_n_mem_write_global = 114554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18056964
gpgpu_n_store_insn = 916428
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5498880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3204867
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 375103
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1202044	W0_Idle:85698544	W0_Scoreboard:321612694	W1:8790235	W2:1767383	W3:913663	W4:611165	W5:447301	W6:343411	W7:283340	W8:234170	W9:197975	W10:166538	W11:139528	W12:111926	W13:81312	W14:61448	W15:41803	W16:33465	W17:28625	W18:32399	W19:41642	W20:55511	W21:69367	W22:80156	W23:85601	W24:82964	W25:75127	W26:62002	W27:45569	W28:32294	W29:19495	W30:9590	W31:3641	W32:802616
single_issue_nums: WS0:3959948	WS1:3867624	WS2:4001292	WS3:3922398	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52089368 {8:6511171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4582160 {40:114554,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260446840 {40:6511171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 916432 {8:114554,}
maxmflatency = 3851 
max_icnt2mem_latency = 1712 
maxmrqlatency = 3174 
max_icnt2sh_latency = 120 
averagemflatency = 337 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:3245707 	57955 	109528 	243365 	401574 	166320 	47024 	27195 	16574 	857 	83 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2158413 	4378560 	52643 	31995 	4114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6088284 	434012 	77796 	14838 	9756 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5496588 	574765 	328822 	188914 	35551 	1085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	4513 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        64        49        54        64        64        64        64        64        64        38        38        41        28        64        64 
dram[1]:        51        56        35        60        64        64        64        64        64        64        27        39        31        30        64        64 
dram[2]:        42        57        64        64        64        64        64        64        64        64        41        27        29        38        64        64 
dram[3]:        41        64        35        60        64        64        64        64        64        64        30        31        35        35        64        64 
dram[4]:        44        64        45        49        64        64        64        64        64        64        31        27        31        26        64        64 
dram[5]:        46        56        56        58        64        64        64        64        64        64        31        26        28        29        64        64 
dram[6]:        51        62        62        40        64        64        64        64        64        64        31        28        24        31        64        64 
dram[7]:        46        64        40        58        64        64        64        64        64        64        27        35        32        24        64        64 
dram[8]:        43        64        43        51        64        64        64        64        64        64        32        32        25        36        64        64 
dram[9]:        56        64        56        58        64        64        64        64        64        64        31        30        26        29        64        64 
dram[10]:        56        64        62        39        64        64        64        64        64        64        35        28        32        32        64        64 
dram[11]:        50        40        41        58        64        64        64        64        64        64        33        28        37        32        64        64 
maximum service time to same row:
dram[0]:    132281    143994    184919    237596    163109    244748    208515    177456    154976    151027    221815    158794    210872    163634    232893    230640 
dram[1]:    217356     99116    179028    238334    113993    194374    166657    162592     80679    100976    192635    401421    230668    190344    215377    272145 
dram[2]:    400260    266857    382785    157472     83568    156211    393280    105187     76713    159977    174134    181088    267691    209921    174397    189317 
dram[3]:    371856    177535    122422    174140    144062    160031     80944    186854    198875    148028    380582    182328    253589    381183    233009    275740 
dram[4]:    153938    226782    107229    161067    199062    140082    240566    181993    205611    142597    187706    374510    166769    180400    220875    221038 
dram[5]:    107438     93807    157572    123384    214021    108350    171208    392078    104940    131760    205959    200317    141416    196267    168270    143252 
dram[6]:    210302     87493    179804    182125    157323    122131    230242    107244    134871    353673    156126    310239    156397    220075    158508    140262 
dram[7]:    176144    178272    142794    306581    176561    214194    177253    199877    347315    164403    211540    174075    168108    190467    274815    133808 
dram[8]:    338557    228339    110886    286811    179324    174311    178220    133853    187902    187185    130245    139571    134208    266313    191222    155915 
dram[9]:    124267    145423    190858    185598    169778    170798    194017    158341    240515    285696    115480    132560    157372    179541    174137    239553 
dram[10]:    116773    298913    133492    114184    115141    265293    327874    182467    158708    131517    221172    126458    149851    171426    162948    204452 
dram[11]:    111475    156906     91529     86670    103717    386100    169083    142613    196046    100740    132205    170450    200315    123385    225072    236200 
average row accesses per activate:
dram[0]:  1.300842  1.306913  1.290911  1.311168  1.297572  1.313753  1.299302  1.302341  1.266146  1.269493  1.269589  1.277126  1.283874  1.287232  1.316057  1.315884 
dram[1]:  1.312873  1.298517  1.295824  1.288223  1.298483  1.302892  1.297754  1.304140  1.269646  1.270520  1.271254  1.272163  1.291845  1.293789  1.317603  1.320214 
dram[2]:  1.307580  1.306780  1.300195  1.305227  1.296039  1.303877  1.311143  1.312688  1.277157  1.271571  1.277655  1.276091  1.284120  1.283466  1.316118  1.313108 
dram[3]:  1.298399  1.296904  1.306391  1.297221  1.303178  1.296462  1.305303  1.304167  1.265456  1.271364  1.269037  1.272252  1.294475  1.280699  1.314110  1.319359 
dram[4]:  1.302287  1.297177  1.294214  1.308876  1.290468  1.299958  1.300617  1.308346  1.263033  1.265506  1.268905  1.279193  1.272295  1.290438  1.294539  1.322065 
dram[5]:  1.294931  1.305781  1.303417  1.311606  1.304536  1.296358  1.302858  1.313237  1.267290  1.271402  1.273191  1.274533  1.286738  1.291983  1.320356  1.324876 
dram[6]:  1.304711  1.296367  1.298487  1.289873  1.293620  1.298851  1.297116  1.300643  1.261506  1.272577  1.275265  1.272815  1.284544  1.284917  1.315421  1.313843 
dram[7]:  1.296662  1.299371  1.291443  1.307169  1.299405  1.301304  1.311577  1.298279  1.278968  1.268537  1.274635  1.280768  1.274951  1.282099  1.312778  1.302230 
dram[8]:  1.282759  1.300579  1.289082  1.291636  1.290388  1.300084  1.291318  1.306174  1.252893  1.269820  1.261778  1.273470  1.277806  1.284233  1.310079  1.318912 
dram[9]:  1.298649  1.305875  1.292730  1.289627  1.301498  1.309612  1.293096  1.304629  1.270461  1.269763  1.268613  1.274125  1.287991  1.287457  1.318025  1.316049 
dram[10]:  1.297964  1.306656  1.288067  1.298596  1.303831  1.295821  1.302500  1.309762  1.266794  1.279675  1.266228  1.271708  1.295933  1.286081  1.318685  1.322713 
dram[11]:  1.303531  1.301429  1.296631  1.291943  1.292024  1.298449  1.299211  1.305984  1.271603  1.269711  1.276056  1.276302  1.285423  1.291772  1.305253  1.307618 
average row locality = 4316207/3339762 = 1.292370
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22248     22035     21997     21701     21288     21617     21275     21833     23050     23122     23318     23032     22279     22384     21093     21711 
dram[1]:     22046     22432     22228     22453     21764     21613     21753     21403     23752     23616     23543     23849     22789     22535     21869     21341 
dram[2]:     22165     22102     21903     22252     21645     21414     21541     21665     23417     23745     23522     23517     22630     23015     21577     21828 
dram[3]:     22390     22376     22320     22257     21464     21621     21666     21453     23682     23422     23772     23941     22460     22723     21578     21493 
dram[4]:     21877     22216     21932     22061     21923     21785     21774     21882     23188     23545     23096     23365     23107     22485     22075     21350 
dram[5]:     22422     22181     22247     21765     21283     21815     21189     21028     23695     23321     23792     23468     22126     22492     21647     21405 
dram[6]:     21996     22217     21913     22233     21735     21326     21846     21500     23127     23699     23062     23693     22747     22427     22019     21549 
dram[7]:     22178     21941     22237     21951     21686     21917     21257     21732     23146     23329     23605     23199     22474     22547     21363     21793 
dram[8]:     22473     22514     22381     22571     21471     21622     21780     21225     23998     23321     23773     23554     22448     22643     21417     21759 
dram[9]:     22244     22225     22150     22408     21660     21480     21753     21672     23451     23692     23796     23807     22480     22441     21624     21718 
dram[10]:     22471     21946     22619     21873     21570     21470     21527     21230     23730     23045     23713     23450     22570     22422     21295     21428 
dram[11]:     21843     22250     22066     22287     21563     21370     21762     21726     23402     23659     23412     23645     22575     22364     21781     21554 
total dram reads = 4287675
bank skew: 23998/21028 = 1.14
chip skew: 358986/353983 = 1.01
number of total write accesses:
dram[0]:       636       636       584       588       576       576       576       576       568       576       576       576       596       596       640       636 
dram[1]:       624       628       588       580       576       576       576       576       576       576       572       576       596       596       640       640 
dram[2]:       632       636       588       588       576       572       576       576       576       576       576       572       596       596       640       640 
dram[3]:       632       636       584       584       576       576       572       576       576       576       572       576       592       596       640       636 
dram[4]:       636       636       584       592       576       576       576       576       576       576       576       576       592       592       640       640 
dram[5]:       636       628       588       592       576       576       576       576       576       576       576       576       600       600       640       640 
dram[6]:       632       628       588       580       576       576       576       576       576       576       576       572       600       596       636       628 
dram[7]:       628       640       580       592       576       576       576       576       576       576       576       572       600       600       640       640 
dram[8]:       640       636       586       580       572       576       576       576       576       576       576       576       600       588       640       640 
dram[9]:       636       636       588       580       576       572       572       576       576       576       576       576       600       600       636       640 
dram[10]:       636       640       580       584       576       572       576       576       576       576       576       576       596       600       640       640 
dram[11]:       632       632       576       580       572       576       576       576       572       572       576       576       600       596       636       636 
total dram writes = 114126
bank skew: 640/568 = 1.13
chip skew: 9532/9484 = 1.01
average mf latency per bank:
dram[0]:        513       499       506       497       520       509       502       507       504       509       511       511       518       508       502       515
dram[1]:        500       505       503       505       499       507       510       515       519       504       504       512       507       514       518       505
dram[2]:        502       503       504       504       508       509       499       512       506       517       511       506       516       510       515       510
dram[3]:        505       510       507       497       501       501       503       496       512       503       511       509       521       522       516       508
dram[4]:        501       502       503       516       516       504       506       519       512       515       510       498       509       508       516       504
dram[5]:        503       508       501       500       501       507       508       503       507       512       509       508       506       516       506       519
dram[6]:        501       503       503       509       504       501       508       513       516       503       501       510       515       513       511       513
dram[7]:        510       512       512       500       511       512       511       506       508       517       510       506       515       508       522       519
dram[8]:        500       513       505       500       499       516       509       499       512       498       508       512       513       512       514       513
dram[9]:        496       502       496       502       508       495       499       514       510       509       506       507       507       507       515       503
dram[10]:        511       502       506       496       504       506       502       500       510       504       503       512       507       517       505       515
dram[11]:        502       503       496       508       500       496       516       512       516       513       505       504       509       519       509       509
maximum mf latency per bank:
dram[0]:       2859      2644      2893      2512      3044      2723      2672      2663      2533      2802      2934      2601      2679      3155      2678      2661
dram[1]:       2525      2848      2498      2441      2412      2588      2305      2657      2732      2840      2798      2754      2681      3018      2636      2601
dram[2]:       2717      2656      2848      2581      2573      2516      2661      2588      3002      2798      2891      2905      2781      2778      2563      2504
dram[3]:       2849      2375      2808      2536      2964      2311      2753      2498      3060      2359      3043      2392      3076      2459      3042      2455
dram[4]:       2551      2565      2589      2506      2706      2494      2532      2705      2687      2612      2425      2512      2611      2576      2360      2376
dram[5]:       2820      2855      2512      2959      2220      2820      2294      3012      2488      2888      2498      2752      2633      3042      2711      2695
dram[6]:       2416      2561      2598      2643      2319      2606      2381      2425      2696      2720      2509      2796      2502      2453      2516      2478
dram[7]:       2879      2554      2914      2780      2905      2782      2975      2468      2950      2595      2953      2666      3072      2753      3851      2551
dram[8]:       2467      2830      2821      2743      2524      2633      2595      2525      2611      2525      2362      2912      2509      2547      2426      2455
dram[9]:       2262      2494      2425      2514      2345      2140      2417      2366      2573      2165      2502      2480      2609      2322      2621      2150
dram[10]:       2502      2700      2501      2340      2358      2502      2573      2642      2600      2588      2399      2606      2520      2519      2566      2356
dram[11]:       2508      2552      2508      2530      2503      2392      2400      2341      2710      2659      2860      2633      2527      3031      2487      2390

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10936800 n_act=275487 n_pre=275471 n_ref_event=4572360550251980812 n_req=356361 n_rd=353983 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.123
n_activity=7438394 dram_eff=0.1955
bk0: 22248a 10715215i bk1: 22035a 10732163i bk2: 21997a 10727053i bk3: 21701a 10756043i bk4: 21288a 10771621i bk5: 21617a 10771192i bk6: 21275a 10777570i bk7: 21833a 10755545i bk8: 23050a 10657754i bk9: 23122a 10653687i bk10: 23318a 10635860i bk11: 23032a 10657424i bk12: 22279a 10698884i bk13: 22384a 10699863i bk14: 21093a 10783454i bk15: 21711a 10758946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226969
Row_Buffer_Locality_read = 0.228203
Row_Buffer_Locality_write = 0.043314
Bank_Level_Parallism = 2.718857
Bank_Level_Parallism_Col = 1.520118
Bank_Level_Parallism_Ready = 1.060274
write_to_read_ratio_blp_rw_average = 0.016363
GrpLevelPara = 1.391731 

BW Util details:
bwutil = 0.123014 
total_CMD = 11819609 
util_bw = 1453980 
Wasted_Col = 3775540 
Wasted_Row = 1386361 
Idle = 5203728 

BW Util Bottlenecks: 
RCDc_limit = 5141600 
RCDWRc_limit = 22497 
WTRc_limit = 135076 
RTWc_limit = 71338 
CCDLc_limit = 226405 
rwq = 0 
CCDLc_limit_alone = 216029 
WTRc_limit_alone = 127813 
RTWc_limit_alone = 68225 

Commands details: 
total_CMD = 11819609 
n_nop = 10936800 
Read = 353983 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 275487 
n_pre = 275471 
n_ref = 4572360550251980812 
n_req = 356361 
total_req = 363495 

Dual Bus Interface Util: 
issued_total_row = 550958 
issued_total_col = 363495 
Row_Bus_Util =  0.046614 
CoL_Bus_Util = 0.030754 
Either_Row_CoL_Bus_Util = 0.074690 
Issued_on_Two_Bus_Simul_Util = 0.002677 
issued_two_Eff = 0.035845 
queue_avg = 0.599034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.599034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10924850 n_act=279396 n_pre=279380 n_ref_event=0 n_req=361360 n_rd=358986 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.1247
n_activity=7453126 dram_eff=0.1978
bk0: 22046a 10732065i bk1: 22432a 10704144i bk2: 22228a 10712180i bk3: 22453a 10697223i bk4: 21764a 10740767i bk5: 21613a 10755676i bk6: 21753a 10747523i bk7: 21403a 10768952i bk8: 23752a 10614682i bk9: 23616a 10621069i bk10: 23543a 10622683i bk11: 23849a 10611107i bk12: 22789a 10673602i bk13: 22535a 10692311i bk14: 21869a 10738935i bk15: 21341a 10772940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226838
Row_Buffer_Locality_read = 0.228115
Row_Buffer_Locality_write = 0.033698
Bank_Level_Parallism = 2.761075
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.059923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.124702 
total_CMD = 11819609 
util_bw = 1473928 
Wasted_Col = 3801514 
Wasted_Row = 1366360 
Idle = 5177807 

BW Util Bottlenecks: 
RCDc_limit = 5200491 
RCDWRc_limit = 22632 
WTRc_limit = 138003 
RTWc_limit = 70592 
CCDLc_limit = 233071 
rwq = 0 
CCDLc_limit_alone = 223061 
WTRc_limit_alone = 130844 
RTWc_limit_alone = 67741 

Commands details: 
total_CMD = 11819609 
n_nop = 10924850 
Read = 358986 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 279396 
n_pre = 279380 
n_ref = 0 
n_req = 361360 
total_req = 368482 

Dual Bus Interface Util: 
issued_total_row = 558776 
issued_total_col = 368482 
Row_Bus_Util =  0.047275 
CoL_Bus_Util = 0.031175 
Either_Row_CoL_Bus_Util = 0.075701 
Issued_on_Two_Bus_Simul_Util = 0.002750 
issued_two_Eff = 0.036322 
queue_avg = 0.628833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.628833
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10928678 n_act=278078 n_pre=278062 n_ref_event=0 n_req=360317 n_rd=357938 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1244
n_activity=7443020 dram_eff=0.1975
bk0: 22165a 10724680i bk1: 22102a 10731085i bk2: 21903a 10731768i bk3: 22252a 10723180i bk4: 21645a 10750733i bk5: 21414a 10769662i bk6: 21541a 10776211i bk7: 21665a 10771756i bk8: 23417a 10640201i bk9: 23745a 10617565i bk10: 23522a 10630431i bk11: 23517a 10625975i bk12: 22630a 10677783i bk13: 23015a 10659008i bk14: 21577a 10753513i bk15: 21828a 10745299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228257
Row_Buffer_Locality_read = 0.229543
Row_Buffer_Locality_write = 0.034889
Bank_Level_Parallism = 2.743145
Bank_Level_Parallism_Col = 1.506433
Bank_Level_Parallism_Ready = 1.059574
write_to_read_ratio_blp_rw_average = 0.015828
GrpLevelPara = 1.394387 

BW Util details:
bwutil = 0.124354 
total_CMD = 11819609 
util_bw = 1469816 
Wasted_Col = 3795561 
Wasted_Row = 1373665 
Idle = 5180567 

BW Util Bottlenecks: 
RCDc_limit = 5182595 
RCDWRc_limit = 22433 
WTRc_limit = 136389 
RTWc_limit = 69118 
CCDLc_limit = 232598 
rwq = 0 
CCDLc_limit_alone = 222314 
WTRc_limit_alone = 128901 
RTWc_limit_alone = 66322 

Commands details: 
total_CMD = 11819609 
n_nop = 10928678 
Read = 357938 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 278078 
n_pre = 278062 
n_ref = 0 
n_req = 360317 
total_req = 367454 

Dual Bus Interface Util: 
issued_total_row = 556140 
issued_total_col = 367454 
Row_Bus_Util =  0.047052 
CoL_Bus_Util = 0.031089 
Either_Row_CoL_Bus_Util = 0.075377 
Issued_on_Two_Bus_Simul_Util = 0.002763 
issued_two_Eff = 0.036662 
queue_avg = 0.636009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.636009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10925680 n_act=279271 n_pre=279255 n_ref_event=0 n_req=360993 n_rd=358618 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.1246
n_activity=7442472 dram_eff=0.1978
bk0: 22390a 10705392i bk1: 22376a 10702295i bk2: 22320a 10711988i bk3: 22257a 10714009i bk4: 21464a 10762529i bk5: 21621a 10753540i bk6: 21666a 10760387i bk7: 21453a 10774103i bk8: 23682a 10621222i bk9: 23422a 10629205i bk10: 23772a 10603078i bk11: 23941a 10601834i bk12: 22460a 10693199i bk13: 22723a 10672092i bk14: 21578a 10751187i bk15: 21493a 10761918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226403
Row_Buffer_Locality_read = 0.227663
Row_Buffer_Locality_write = 0.036211
Bank_Level_Parallism = 2.759055
Bank_Level_Parallism_Col = 1.507905
Bank_Level_Parallism_Ready = 1.058529
write_to_read_ratio_blp_rw_average = 0.016080
GrpLevelPara = 1.395420 

BW Util details:
bwutil = 0.124579 
total_CMD = 11819609 
util_bw = 1472472 
Wasted_Col = 3802685 
Wasted_Row = 1366445 
Idle = 5178007 

BW Util Bottlenecks: 
RCDc_limit = 5202559 
RCDWRc_limit = 22646 
WTRc_limit = 137020 
RTWc_limit = 70204 
CCDLc_limit = 231873 
rwq = 0 
CCDLc_limit_alone = 221391 
WTRc_limit_alone = 129514 
RTWc_limit_alone = 67228 

Commands details: 
total_CMD = 11819609 
n_nop = 10925680 
Read = 358618 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 279271 
n_pre = 279255 
n_ref = 0 
n_req = 360993 
total_req = 368118 

Dual Bus Interface Util: 
issued_total_row = 558526 
issued_total_col = 368118 
Row_Bus_Util =  0.047254 
CoL_Bus_Util = 0.031145 
Either_Row_CoL_Bus_Util = 0.075631 
Issued_on_Two_Bus_Simul_Util = 0.002768 
issued_two_Eff = 0.036597 
queue_avg = 0.641486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.641486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10926864 n_act=279007 n_pre=278991 n_ref_event=0 n_req=360041 n_rd=357661 n_rd_L2_A=0 n_write=0 n_wr_bk=9520 bw_util=0.1243
n_activity=7451089 dram_eff=0.1971
bk0: 21877a 10740977i bk1: 22216a 10716383i bk2: 21932a 10726329i bk3: 22061a 10735620i bk4: 21923a 10729600i bk5: 21785a 10751015i bk6: 21774a 10749470i bk7: 21882a 10753269i bk8: 23188a 10640293i bk9: 23545a 10617126i bk10: 23096a 10643588i bk11: 23365a 10640787i bk12: 23107a 10646532i bk13: 22485a 10693344i bk14: 22075a 10715784i bk15: 21350a 10775719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225085
Row_Buffer_Locality_read = 0.226337
Row_Buffer_Locality_write = 0.036975
Bank_Level_Parallism = 2.749196
Bank_Level_Parallism_Col = 1.508584
Bank_Level_Parallism_Ready = 1.058940
write_to_read_ratio_blp_rw_average = 0.016057
GrpLevelPara = 1.396103 

BW Util details:
bwutil = 0.124262 
total_CMD = 11819609 
util_bw = 1468724 
Wasted_Col = 3802065 
Wasted_Row = 1373116 
Idle = 5175704 

BW Util Bottlenecks: 
RCDc_limit = 5193998 
RCDWRc_limit = 22553 
WTRc_limit = 135362 
RTWc_limit = 71276 
CCDLc_limit = 229575 
rwq = 0 
CCDLc_limit_alone = 219227 
WTRc_limit_alone = 128043 
RTWc_limit_alone = 68247 

Commands details: 
total_CMD = 11819609 
n_nop = 10926864 
Read = 357661 
Write = 0 
L2_Alloc = 0 
L2_WB = 9520 
n_act = 279007 
n_pre = 278991 
n_ref = 0 
n_req = 360041 
total_req = 367181 

Dual Bus Interface Util: 
issued_total_row = 557998 
issued_total_col = 367181 
Row_Bus_Util =  0.047210 
CoL_Bus_Util = 0.031065 
Either_Row_CoL_Bus_Util = 0.075531 
Issued_on_Two_Bus_Simul_Util = 0.002744 
issued_two_Eff = 0.036331 
queue_avg = 0.614031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.614031
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10933133 n_act=276522 n_pre=276506 n_ref_event=0 n_req=358259 n_rd=355876 n_rd_L2_A=0 n_write=0 n_wr_bk=9532 bw_util=0.1237
n_activity=7440865 dram_eff=0.1964
bk0: 22422a 10704915i bk1: 22181a 10726370i bk2: 22247a 10719885i bk3: 21765a 10756685i bk4: 21283a 10775944i bk5: 21815a 10744315i bk6: 21189a 10785238i bk7: 21028a 10797349i bk8: 23695a 10617866i bk9: 23321a 10637494i bk10: 23792a 10613916i bk11: 23468a 10627349i bk12: 22126a 10708138i bk13: 22492a 10696280i bk14: 21647a 10758832i bk15: 21405a 10775651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228167
Row_Buffer_Locality_read = 0.229397
Row_Buffer_Locality_write = 0.044482
Bank_Level_Parallism = 2.733301
Bank_Level_Parallism_Col = 1.506267
Bank_Level_Parallism_Ready = 1.058437
write_to_read_ratio_blp_rw_average = 0.015865
GrpLevelPara = 1.393862 

BW Util details:
bwutil = 0.123662 
total_CMD = 11819609 
util_bw = 1461632 
Wasted_Col = 3778659 
Wasted_Row = 1379925 
Idle = 5199393 

BW Util Bottlenecks: 
RCDc_limit = 5152672 
RCDWRc_limit = 22553 
WTRc_limit = 137981 
RTWc_limit = 69616 
CCDLc_limit = 231613 
rwq = 0 
CCDLc_limit_alone = 221195 
WTRc_limit_alone = 130446 
RTWc_limit_alone = 66733 

Commands details: 
total_CMD = 11819609 
n_nop = 10933133 
Read = 355876 
Write = 0 
L2_Alloc = 0 
L2_WB = 9532 
n_act = 276522 
n_pre = 276506 
n_ref = 0 
n_req = 358259 
total_req = 365408 

Dual Bus Interface Util: 
issued_total_row = 553028 
issued_total_col = 365408 
Row_Bus_Util =  0.046789 
CoL_Bus_Util = 0.030915 
Either_Row_CoL_Bus_Util = 0.075000 
Issued_on_Two_Bus_Simul_Util = 0.002704 
issued_two_Eff = 0.036053 
queue_avg = 0.621216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.621216
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10927943 n_act=278503 n_pre=278487 n_ref_event=0 n_req=359462 n_rd=357089 n_rd_L2_A=0 n_write=0 n_wr_bk=9492 bw_util=0.1241
n_activity=7454308 dram_eff=0.1967
bk0: 21996a 10733764i bk1: 22217a 10718894i bk2: 21913a 10734193i bk3: 22233a 10718037i bk4: 21735a 10741738i bk5: 21326a 10767737i bk6: 21846a 10744907i bk7: 21500a 10766416i bk8: 23127a 10640717i bk9: 23699a 10622690i bk10: 23062a 10653378i bk11: 23693a 10614973i bk12: 22747a 10667988i bk13: 22427a 10689594i bk14: 22019a 10734496i bk15: 21549a 10757622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225239
Row_Buffer_Locality_read = 0.226487
Row_Buffer_Locality_write = 0.037505
Bank_Level_Parallism = 2.742950
Bank_Level_Parallism_Col = 1.506263
Bank_Level_Parallism_Ready = 1.059111
write_to_read_ratio_blp_rw_average = 0.015829
GrpLevelPara = 1.394382 

BW Util details:
bwutil = 0.124059 
total_CMD = 11819609 
util_bw = 1466324 
Wasted_Col = 3804433 
Wasted_Row = 1377121 
Idle = 5171731 

BW Util Bottlenecks: 
RCDc_limit = 5192883 
RCDWRc_limit = 22528 
WTRc_limit = 136677 
RTWc_limit = 69685 
CCDLc_limit = 231038 
rwq = 0 
CCDLc_limit_alone = 220838 
WTRc_limit_alone = 129143 
RTWc_limit_alone = 67019 

Commands details: 
total_CMD = 11819609 
n_nop = 10927943 
Read = 357089 
Write = 0 
L2_Alloc = 0 
L2_WB = 9492 
n_act = 278503 
n_pre = 278487 
n_ref = 0 
n_req = 359462 
total_req = 366581 

Dual Bus Interface Util: 
issued_total_row = 556990 
issued_total_col = 366581 
Row_Bus_Util =  0.047124 
CoL_Bus_Util = 0.031015 
Either_Row_CoL_Bus_Util = 0.075440 
Issued_on_Two_Bus_Simul_Util = 0.002699 
issued_two_Eff = 0.035781 
queue_avg = 0.634026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.634026
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10931021 n_act=277671 n_pre=277655 n_ref_event=0 n_req=358736 n_rd=356355 n_rd_L2_A=0 n_write=0 n_wr_bk=9524 bw_util=0.1238
n_activity=7448787 dram_eff=0.1965
bk0: 22178a 10712481i bk1: 21941a 10726140i bk2: 22237a 10708576i bk3: 21951a 10737477i bk4: 21686a 10744519i bk5: 21917a 10739367i bk6: 21257a 10781437i bk7: 21732a 10754368i bk8: 23146a 10657206i bk9: 23329a 10634528i bk10: 23605a 10627117i bk11: 23199a 10643353i bk12: 22474a 10678546i bk13: 22547a 10682576i bk14: 21363a 10760467i bk15: 21793a 10736595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225996
Row_Buffer_Locality_read = 0.227259
Row_Buffer_Locality_write = 0.036959
Bank_Level_Parallism = 2.745328
Bank_Level_Parallism_Col = 1.509358
Bank_Level_Parallism_Ready = 1.060882
write_to_read_ratio_blp_rw_average = 0.016940
GrpLevelPara = 1.395432 

BW Util details:
bwutil = 0.123821 
total_CMD = 11819609 
util_bw = 1463516 
Wasted_Col = 3791158 
Wasted_Row = 1380814 
Idle = 5184121 

BW Util Bottlenecks: 
RCDc_limit = 5175852 
RCDWRc_limit = 22579 
WTRc_limit = 137250 
RTWc_limit = 76654 
CCDLc_limit = 230708 
rwq = 0 
CCDLc_limit_alone = 220029 
WTRc_limit_alone = 129922 
RTWc_limit_alone = 73303 

Commands details: 
total_CMD = 11819609 
n_nop = 10931021 
Read = 356355 
Write = 0 
L2_Alloc = 0 
L2_WB = 9524 
n_act = 277671 
n_pre = 277655 
n_ref = 0 
n_req = 358736 
total_req = 365879 

Dual Bus Interface Util: 
issued_total_row = 555326 
issued_total_col = 365879 
Row_Bus_Util =  0.046983 
CoL_Bus_Util = 0.030955 
Either_Row_CoL_Bus_Util = 0.075179 
Issued_on_Two_Bus_Simul_Util = 0.002760 
issued_two_Eff = 0.036707 
queue_avg = 0.645372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.645372
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10922686 n_act=280811 n_pre=280795 n_ref_event=0 n_req=361329 n_rd=358950 n_rd_L2_A=0 n_write=0 n_wr_bk=9514 bw_util=0.1247
n_activity=7463794 dram_eff=0.1975
bk0: 22473a 10694559i bk1: 22514a 10698147i bk2: 22381a 10702064i bk3: 22571a 10696725i bk4: 21471a 10750946i bk5: 21622a 10757390i bk6: 21780a 10740972i bk7: 21225a 10784091i bk8: 23998a 10585453i bk9: 23321a 10642351i bk10: 23773a 10598749i bk11: 23554a 10620630i bk12: 22448a 10680251i bk13: 22643a 10679846i bk14: 21417a 10760766i bk15: 21759a 10758359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222863
Row_Buffer_Locality_read = 0.224098
Row_Buffer_Locality_write = 0.036570
Bank_Level_Parallism = 2.760706
Bank_Level_Parallism_Col = 1.509442
Bank_Level_Parallism_Ready = 1.055027
write_to_read_ratio_blp_rw_average = 0.016203
GrpLevelPara = 1.397303 

BW Util details:
bwutil = 0.124696 
total_CMD = 11819609 
util_bw = 1473856 
Wasted_Col = 3816417 
Wasted_Row = 1371365 
Idle = 5157971 

BW Util Bottlenecks: 
RCDc_limit = 5230152 
RCDWRc_limit = 22304 
WTRc_limit = 138998 
RTWc_limit = 73512 
CCDLc_limit = 232468 
rwq = 0 
CCDLc_limit_alone = 222088 
WTRc_limit_alone = 131615 
RTWc_limit_alone = 70515 

Commands details: 
total_CMD = 11819609 
n_nop = 10922686 
Read = 358950 
Write = 0 
L2_Alloc = 0 
L2_WB = 9514 
n_act = 280811 
n_pre = 280795 
n_ref = 0 
n_req = 361329 
total_req = 368464 

Dual Bus Interface Util: 
issued_total_row = 561606 
issued_total_col = 368464 
Row_Bus_Util =  0.047515 
CoL_Bus_Util = 0.031174 
Either_Row_CoL_Bus_Util = 0.075884 
Issued_on_Two_Bus_Simul_Util = 0.002804 
issued_two_Eff = 0.036956 
queue_avg = 0.625799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.625799
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10925720 n_act=279334 n_pre=279318 n_ref_event=0 n_req=360980 n_rd=358601 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1246
n_activity=7454658 dram_eff=0.1975
bk0: 22244a 10717032i bk1: 22225a 10722053i bk2: 22150a 10713893i bk3: 22408a 10702755i bk4: 21660a 10748212i bk5: 21480a 10768082i bk6: 21753a 10744689i bk7: 21672a 10755916i bk8: 23451a 10634322i bk9: 23692a 10613824i bk10: 23796a 10608184i bk11: 23807a 10612012i bk12: 22480a 10686182i bk13: 22441a 10694955i bk14: 21624a 10755492i bk15: 21718a 10753918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226195
Row_Buffer_Locality_read = 0.227434
Row_Buffer_Locality_write = 0.039512
Bank_Level_Parallism = 2.756152
Bank_Level_Parallism_Col = 1.509978
Bank_Level_Parallism_Ready = 1.057710
write_to_read_ratio_blp_rw_average = 0.015900
GrpLevelPara = 1.397249 

BW Util details:
bwutil = 0.124578 
total_CMD = 11819609 
util_bw = 1472468 
Wasted_Col = 3801407 
Wasted_Row = 1370113 
Idle = 5175621 

BW Util Bottlenecks: 
RCDc_limit = 5200070 
RCDWRc_limit = 22429 
WTRc_limit = 135778 
RTWc_limit = 70973 
CCDLc_limit = 232407 
rwq = 0 
CCDLc_limit_alone = 222294 
WTRc_limit_alone = 128597 
RTWc_limit_alone = 68041 

Commands details: 
total_CMD = 11819609 
n_nop = 10925720 
Read = 358601 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 279334 
n_pre = 279318 
n_ref = 0 
n_req = 360980 
total_req = 368117 

Dual Bus Interface Util: 
issued_total_row = 558652 
issued_total_col = 368117 
Row_Bus_Util =  0.047265 
CoL_Bus_Util = 0.031145 
Either_Row_CoL_Bus_Util = 0.075628 
Issued_on_Two_Bus_Simul_Util = 0.002782 
issued_two_Eff = 0.036783 
queue_avg = 0.610096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.610096
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10930994 n_act=277312 n_pre=277296 n_ref_event=0 n_req=358739 n_rd=356359 n_rd_L2_A=0 n_write=0 n_wr_bk=9520 bw_util=0.1238
n_activity=7445707 dram_eff=0.1966
bk0: 22471a 10698462i bk1: 21946a 10734682i bk2: 22619a 10694354i bk3: 21873a 10740352i bk4: 21570a 10760356i bk5: 21470a 10760014i bk6: 21527a 10763107i bk7: 21230a 10785939i bk8: 23730a 10618779i bk9: 23045a 10662273i bk10: 23713a 10611137i bk11: 23450a 10627701i bk12: 22570a 10691254i bk13: 22422a 10690555i bk14: 21295a 10778123i bk15: 21428a 10772589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226998
Row_Buffer_Locality_read = 0.228245
Row_Buffer_Locality_write = 0.040336
Bank_Level_Parallism = 2.737994
Bank_Level_Parallism_Col = 1.507838
Bank_Level_Parallism_Ready = 1.059690
write_to_read_ratio_blp_rw_average = 0.016534
GrpLevelPara = 1.393915 

BW Util details:
bwutil = 0.123821 
total_CMD = 11819609 
util_bw = 1463516 
Wasted_Col = 3788443 
Wasted_Row = 1377693 
Idle = 5189957 

BW Util Bottlenecks: 
RCDc_limit = 5169461 
RCDWRc_limit = 22472 
WTRc_limit = 136809 
RTWc_limit = 74241 
CCDLc_limit = 232069 
rwq = 0 
CCDLc_limit_alone = 221325 
WTRc_limit_alone = 129254 
RTWc_limit_alone = 71052 

Commands details: 
total_CMD = 11819609 
n_nop = 10930994 
Read = 356359 
Write = 0 
L2_Alloc = 0 
L2_WB = 9520 
n_act = 277312 
n_pre = 277296 
n_ref = 0 
n_req = 358739 
total_req = 365879 

Dual Bus Interface Util: 
issued_total_row = 554608 
issued_total_col = 365879 
Row_Bus_Util =  0.046923 
CoL_Bus_Util = 0.030955 
Either_Row_CoL_Bus_Util = 0.075181 
Issued_on_Two_Bus_Simul_Util = 0.002697 
issued_two_Eff = 0.035867 
queue_avg = 0.630816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.630816
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11819609 n_nop=10928624 n_act=278454 n_pre=278438 n_ref_event=0 n_req=359630 n_rd=357259 n_rd_L2_A=0 n_write=0 n_wr_bk=9484 bw_util=0.1241
n_activity=7444766 dram_eff=0.197
bk0: 21843a 10737762i bk1: 22250a 10717344i bk2: 22066a 10720340i bk3: 22287a 10707916i bk4: 21563a 10749895i bk5: 21370a 10769164i bk6: 21762a 10747603i bk7: 21726a 10754923i bk8: 23402a 10635191i bk9: 23659a 10620548i bk10: 23412a 10627090i bk11: 23645a 10617419i bk12: 22575a 10679274i bk13: 22364a 10696755i bk14: 21781a 10733539i bk15: 21554a 10751818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225743
Row_Buffer_Locality_read = 0.227006
Row_Buffer_Locality_write = 0.035428
Bank_Level_Parallism = 2.754870
Bank_Level_Parallism_Col = 1.510117
Bank_Level_Parallism_Ready = 1.061017
write_to_read_ratio_blp_rw_average = 0.015770
GrpLevelPara = 1.396446 

BW Util details:
bwutil = 0.124113 
total_CMD = 11819609 
util_bw = 1466972 
Wasted_Col = 3791579 
Wasted_Row = 1375327 
Idle = 5185731 

BW Util Bottlenecks: 
RCDc_limit = 5183398 
RCDWRc_limit = 22636 
WTRc_limit = 138822 
RTWc_limit = 69154 
CCDLc_limit = 230627 
rwq = 0 
CCDLc_limit_alone = 220141 
WTRc_limit_alone = 131159 
RTWc_limit_alone = 66331 

Commands details: 
total_CMD = 11819609 
n_nop = 10928624 
Read = 357259 
Write = 0 
L2_Alloc = 0 
L2_WB = 9484 
n_act = 278454 
n_pre = 278438 
n_ref = 0 
n_req = 359630 
total_req = 366743 

Dual Bus Interface Util: 
issued_total_row = 556892 
issued_total_col = 366743 
Row_Bus_Util =  0.047116 
CoL_Bus_Util = 0.031028 
Either_Row_CoL_Bus_Util = 0.075382 
Issued_on_Two_Bus_Simul_Util = 0.002762 
issued_two_Eff = 0.036645 
queue_avg = 0.623109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.623109

========= L2 cache stats =========
L2_cache_bank[0]: Access = 273794, Miss = 178612, Miss_rate = 0.652, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 273533, Miss = 179557, Miss_rate = 0.656, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[2]: Access = 278352, Miss = 181762, Miss_rate = 0.653, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[3]: Access = 277065, Miss = 181346, Miss_rate = 0.655, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[4]: Access = 275096, Miss = 180476, Miss_rate = 0.656, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[5]: Access = 277513, Miss = 181670, Miss_rate = 0.655, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[6]: Access = 276346, Miss = 181454, Miss_rate = 0.657, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[7]: Access = 276587, Miss = 181282, Miss_rate = 0.655, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[8]: Access = 278058, Miss = 181024, Miss_rate = 0.651, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[9]: Access = 276942, Miss = 180749, Miss_rate = 0.653, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[10]: Access = 274825, Miss = 180506, Miss_rate = 0.657, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[11]: Access = 273737, Miss = 179495, Miss_rate = 0.656, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[12]: Access = 275805, Miss = 180497, Miss_rate = 0.654, Pending_hits = 397, Reservation_fails = 0
L2_cache_bank[13]: Access = 275644, Miss = 180724, Miss_rate = 0.656, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[14]: Access = 274146, Miss = 180006, Miss_rate = 0.657, Pending_hits = 401, Reservation_fails = 1
L2_cache_bank[15]: Access = 275816, Miss = 180409, Miss_rate = 0.654, Pending_hits = 375, Reservation_fails = 8
L2_cache_bank[16]: Access = 278567, Miss = 181735, Miss_rate = 0.652, Pending_hits = 601, Reservation_fails = 338
L2_cache_bank[17]: Access = 276933, Miss = 181311, Miss_rate = 0.655, Pending_hits = 344, Reservation_fails = 139
L2_cache_bank[18]: Access = 276327, Miss = 181203, Miss_rate = 0.656, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[19]: Access = 277473, Miss = 181441, Miss_rate = 0.654, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[20]: Access = 277075, Miss = 181539, Miss_rate = 0.655, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[21]: Access = 273382, Miss = 178864, Miss_rate = 0.654, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[22]: Access = 275206, Miss = 180480, Miss_rate = 0.656, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[23]: Access = 277503, Miss = 180991, Miss_rate = 0.652, Pending_hits = 394, Reservation_fails = 0
L2_total_cache_accesses = 6625725
L2_total_cache_misses = 4337133
L2_total_cache_miss_rate = 0.6546
L2_total_cache_pending_hits = 9404
L2_total_cache_reservation_fails = 486
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2214092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1692379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2595296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9404
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 37096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6511171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 486
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=6625725
icnt_total_pkts_simt_to_mem=6625725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6625725
Req_Network_cycles = 4608990
Req_Network_injected_packets_per_cycle =       1.4376 
Req_Network_conflicts_per_cycle =       0.0780
Req_Network_conflicts_per_cycle_util =       0.1345
Req_Bank_Level_Parallism =       2.4780
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0303
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0983

Reply_Network_injected_packets_num = 6625725
Reply_Network_cycles = 4608990
Reply_Network_injected_packets_per_cycle =        1.4376
Reply_Network_conflicts_per_cycle =        0.9953
Reply_Network_conflicts_per_cycle_util =       1.7070
Reply_Bank_Level_Parallism =       2.4656
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0933
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0479
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 11 min, 22 sec (22282 sec)
gpgpu_simulation_rate = 3325 (inst/sec)
gpgpu_simulation_rate = 206 (cycle/sec)
gpgpu_silicon_slowdown = 6626213x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 22263936.9050 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.511224]
Verifying...
	runtime [serial] = 78.158000 ms.
Total element = 916428, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 6 || elements whose %1 < err <= %5 = 126 || elements whose %5 < err <= %10 = 247 || elements whose %10 < err = 12804 || total err Element = 13183
	[max error  0.999998, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
