

================================================================
== Vitis HLS Report for 'compute_edge_embedding'
================================================================
* Date:           Wed Apr 14 23:04:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48723|    48963|  0.487 ms|  0.490 ms|  48723|  48963|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- Loop 1                             |    12000|    12000|          1|          1|          1|  12000|       yes|
        |- VITIS_LOOP_180_1_VITIS_LOOP_181_2  |    36720|    36960|  306 ~ 308|          -|          -|    120|        no|
        | + VITIS_LOOP_167_1                  |        0|        2|          1|          1|          1|  0 ~ 2|       yes|
        | + VITIS_LOOP_183_3                  |      300|      300|          2|          1|          1|    300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      354|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      161|    -|
|Memory               |        -|     -|        3|      149|    5|
|Multiplexer          |        -|     -|        -|      159|    -|
|Register             |        -|     -|      161|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      164|      823|    5|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    1|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_3ns_5ns_7_1_1_U16    |mul_3ns_5ns_7_1_1    |        0|   0|  0|  17|    0|
    |mul_6ns_10ns_15_1_1_U17  |mul_6ns_10ns_15_1_1  |        0|   0|  0|  62|    0|
    |mul_7ns_10ns_15_1_1_U19  |mul_7ns_10ns_15_1_1  |        0|   0|  0|  62|    0|
    |mux_42_32_1_1_U18        |mux_42_32_1_1        |        0|   0|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0| 161|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |          Memory          |                     Module                    | BRAM_18K| FF| LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |edge_embedding_table_V_U  |compute_edge_embedding_edge_embedding_table_V  |        0|  3|  149|    5|  19500|   32|     1|       624000|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |Total                     |                                               |        0|  3|  149|    5|  19500|   32|     1|       624000|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add5_fu_424_p2            |         +|   0|  0|  16|           7|           7|
    |add_ln167_fu_376_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln180_1_fu_256_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln180_fu_290_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln181_fu_482_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln182_fu_352_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln183_fu_439_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln186_fu_465_p2       |         +|   0|  0|  22|          15|          15|
    |add_ln703_38_fu_455_p2    |         +|   0|  0|  22|          15|          15|
    |add_ln703_fu_475_p2       |         +|   0|  0|  39|          32|          32|
    |addr_2_fu_409_p2          |         +|   0|  0|  39|          32|          32|
    |empty_59_fu_234_p2        |         +|   0|  0|  21|          14|           1|
    |tmp_fu_419_p2             |         +|   0|  0|  16|           7|           7|
    |empty_61_fu_278_p2        |         -|   0|  0|  16|           9|           9|
    |p_mid1_fu_334_p2          |         -|   0|  0|  16|           9|           9|
    |exitcond537_fu_240_p2     |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln167_fu_382_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln180_fu_284_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln181_fu_296_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln183_fu_445_p2      |      icmp|   0|  0|  11|           9|           9|
    |select_ln180_1_fu_310_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln180_2_fu_340_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln180_fu_302_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 354|         215|         192|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |addr_reg_207               |   9|          2|   32|         64|
    |ap_NS_fsm                  |  54|         10|    1|         10|
    |ap_enable_reg_pp2_iter1    |  14|          3|    1|          3|
    |dim_reg_219                |   9|          2|    9|         18|
    |e_reg_174                  |   9|          2|    6|         12|
    |edge_embedding_V_address1  |  14|          3|   18|         54|
    |edge_embedding_V_d1        |  14|          3|   32|         96|
    |ef_reg_185                 |   9|          2|    2|          4|
    |empty_reg_152              |   9|          2|   14|         28|
    |i_reg_196                  |   9|          2|    2|          4|
    |indvar_flatten_reg_163     |   9|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 159|         33|  124|        307|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln180_1_reg_505              |   7|   0|    7|          0|
    |addr_reg_207                     |  32|   0|   32|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |dim_reg_219                      |   9|   0|    9|          0|
    |e_reg_174                        |   6|   0|    6|          0|
    |edge_embedding_V_addr_1_reg_567  |  15|   0|   18|          3|
    |ef_reg_185                       |   2|   0|    2|          0|
    |empty_reg_152                    |  14|   0|   14|          0|
    |i_reg_196                        |   2|   0|    2|          0|
    |icmp_ln183_reg_563               |   1|   0|    1|          0|
    |indvar_flatten_reg_163           |   7|   0|    7|          0|
    |layer_cast_reg_487               |   3|   0|    7|          4|
    |mul_i_reg_500                    |   7|   0|    7|          0|
    |mul_ln183_reg_553                |  15|   0|   15|          0|
    |mul_ln703_reg_530                |  15|   0|   15|          0|
    |select_ln180_1_reg_519           |   6|   0|    6|          0|
    |select_ln180_reg_513             |   2|   0|    2|          0|
    |trunc_ln182_reg_535              |   7|   0|    7|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 161|   0|  168|          7|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|layer                      |   in|    3|     ap_none|                   layer|        scalar|
|edge_embedding_V_address0  |  out|   18|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_ce0       |  out|    1|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_q0        |   in|   32|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_address1  |  out|   18|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_ce1       |  out|    1|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_we1       |  out|    1|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_d1        |  out|   32|   ap_memory|        edge_embedding_V|         array|
|edge_attr_address0         |  out|   11|   ap_memory|               edge_attr|         array|
|edge_attr_ce0              |  out|    1|   ap_memory|               edge_attr|         array|
|edge_attr_q0               |   in|   32|   ap_memory|               edge_attr|         array|
+---------------------------+-----+-----+------------+------------------------+--------------+

