<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Corners &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration registers — Spartan 3, Spartan 3E" href="config-s3.html" />
    <link rel="prev" title="Digital Clock Managers — Spartan 3E, 3A" href="dcm-s3e.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Spartan 3</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="structure.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input / Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm-s3.html">Digital Clock Managers — Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm-s3e.html">Digital Clock Managers — Spartan 3E, 3A</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Corners</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#lower-left">Lower left</a></li>
<li class="toctree-l4"><a class="reference internal" href="#upper-left">Upper left</a></li>
<li class="toctree-l4"><a class="reference internal" href="#lower-right">Lower right</a></li>
<li class="toctree-l4"><a class="reference internal" href="#upper-right">Upper right</a></li>
<li class="toctree-l4"><a class="reference internal" href="#i-o-data-spartan-3">I/O data — Spartan 3</a></li>
<li class="toctree-l4"><a class="reference internal" href="#i-o-data-spartan-3e">I/O data — Spartan 3E</a></li>
<li class="toctree-l4"><a class="reference internal" href="#i-o-data-spartan-3a">I/O data — Spartan 3A</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="config-s3.html">Configuration registers — Spartan 3, Spartan 3E</a></li>
<li class="toctree-l3"><a class="reference internal" href="config-s3a.html">Configuration registers — Spartan 3A and 3A DSP</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Spartan 3</a></li>
      <li class="breadcrumb-item active">Corners</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/spartan3/corner.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="corners">
<span id="spartan3-corner"></span><h1>Corners<a class="headerlink" href="#corners" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="lower-left">
<h2>Lower left<a class="headerlink" href="#lower-left" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id2">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="ll-s3">
<h3><code class="docutils literal notranslate"><span class="pre">LL.S3</span></code><a class="headerlink" href="#ll-s3" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">LL.S3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:DCI_CLK_ENABLE" title="MISC:DCI_CLK_ENABLE">MISC:DCI_CLK_ENABLE</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:GATE_GHIGH" title="MISC:GATE_GHIGH">MISC:GATE_GHIGH</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:DCI_OSC_SEL" title="MISC:DCI_OSC_SEL[0]">MISC:DCI_OSC_SEL[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:DCI_OSC_SEL" title="MISC:DCI_OSC_SEL[1]">MISC:DCI_OSC_SEL[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:DCI_OSC_SEL" title="MISC:DCI_OSC_SEL[2]">MISC:DCI_OSC_SEL[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:DCM_ENABLE" title="MISC:DCM_ENABLE">MISC:DCM_ENABLE</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:SEND_VGG" title="MISC:SEND_VGG[0]">MISC:SEND_VGG[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:SEND_VGG" title="MISC:SEND_VGG[1]">MISC:SEND_VGG[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:SEND_VGG" title="MISC:SEND_VGG[2]">MISC:SEND_VGG[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:SEND_VGG" title="MISC:SEND_VGG[3]">MISC:SEND_VGG[3]</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:VGG_SENDMAX" title="MISC:VGG_SENDMAX">MISC:VGG_SENDMAX</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:VGG_ENABLE_OFFCHIP" title="MISC:VGG_ENABLE_OFFCHIP">MISC:VGG_ENABLE_OFFCHIP</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[1]">DCI0:LVDSBIAS[1]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[0]">DCI0:LVDSBIAS[0]</a></td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-LL.S3-MISC:M1PIN" title="MISC:M1PIN[1]">MISC:M1PIN[1]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-LL.S3-MISC:M1PIN" title="MISC:M1PIN[0]">MISC:M1PIN[0]</a></td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-LL.S3-MISC:M0PIN" title="MISC:M0PIN[1]">MISC:M0PIN[1]</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-LL.S3-MISC:M0PIN" title="MISC:M0PIN[0]">MISC:M0PIN[0]</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-LL.S3-MISC:M2PIN" title="MISC:M2PIN[1]">MISC:M2PIN[1]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-LL.S3-MISC:M2PIN" title="MISC:M2PIN[0]">MISC:M2PIN[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[1]">DCI1:LVDSBIAS[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[0]">DCI1:LVDSBIAS[0]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[12]">DCI0:LVDSBIAS[12]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[12]">DCI1:LVDSBIAS[12]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[11]">DCI0:LVDSBIAS[11]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[11]">DCI1:LVDSBIAS[11]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[10]">DCI0:LVDSBIAS[10]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[10]">DCI1:LVDSBIAS[10]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[9]">DCI0:LVDSBIAS[9]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[9]">DCI1:LVDSBIAS[9]</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[8]">DCI0:LVDSBIAS[8]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[8]">DCI1:LVDSBIAS[8]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[7]">DCI0:LVDSBIAS[7]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[7]">DCI1:LVDSBIAS[7]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[6]">DCI0:LVDSBIAS[6]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[6]">DCI1:LVDSBIAS[6]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[5]">DCI0:LVDSBIAS[5]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[5]">DCI1:LVDSBIAS[5]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[4]">DCI0:LVDSBIAS[4]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[4]">DCI1:LVDSBIAS[4]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[3]">DCI0:LVDSBIAS[3]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[3]">DCI1:LVDSBIAS[3]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-LL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[2]">DCI0:LVDSBIAS[2]</a></td><td><a href="#bits-xc3s-LL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[2]">DCI1:LVDSBIAS[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:ENABLE" title="DCI1:ENABLE">DCI1:ENABLE</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:ENABLE" title="DCI0:ENABLE">DCI0:ENABLE</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:QUIET" title="DCI1:QUIET">DCI1:QUIET</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:QUIET" title="DCI0:QUIET">DCI0:QUIET</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[0]">DCI1:NMASK_TERM_SPLIT[0]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[0]">DCI0:NMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[1]">DCI1:NMASK_TERM_SPLIT[1]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[1]">DCI0:NMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[2]">DCI1:NMASK_TERM_SPLIT[2]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[2]">DCI0:NMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[3]">DCI1:NMASK_TERM_SPLIT[3]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[3]">DCI0:NMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3-MISC:DCI_TEST_MUX" title="MISC:DCI_TEST_MUX">MISC:DCI_TEST_MUX</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[0]">DCI1:PMASK_TERM_VCC[0]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[0]">DCI0:PMASK_TERM_VCC[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[1]">DCI1:PMASK_TERM_VCC[1]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[1]">DCI0:PMASK_TERM_VCC[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[2]">DCI1:PMASK_TERM_VCC[2]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[2]">DCI0:PMASK_TERM_VCC[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[3]">DCI1:PMASK_TERM_VCC[3]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[3]">DCI0:PMASK_TERM_VCC[3]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[0]">DCI1:PMASK_TERM_SPLIT[0]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[0]">DCI0:PMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[1]">DCI1:PMASK_TERM_SPLIT[1]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[1]">DCI0:PMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[2]">DCI1:PMASK_TERM_SPLIT[2]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[2]">DCI0:PMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[3]">DCI1:PMASK_TERM_SPLIT[3]</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[3]">DCI0:PMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:FORCE_DONE_HIGH" title="DCI1:FORCE_DONE_HIGH">DCI1:FORCE_DONE_HIGH</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:FORCE_DONE_HIGH" title="DCI0:FORCE_DONE_HIGH">DCI0:FORCE_DONE_HIGH</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-LL.S3-DCI1:TEST_ENABLE" title="DCI1:TEST_ENABLE">DCI1:TEST_ENABLE</a></td><td><a href="#bits-xc3s-LL.S3-DCI0:TEST_ENABLE" title="DCI0:TEST_ENABLE">DCI0:TEST_ENABLE</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-LL.S3-DCIRESET1:ENABLE" title="DCIRESET1:ENABLE">DCIRESET1:ENABLE</a></td><td><a href="#bits-xc3s-LL.S3-DCIRESET0:ENABLE" title="DCIRESET0:ENABLE">DCIRESET0:ENABLE</a></td></tr>
</table>
<div id="bits-xc3s-LL.S3-DCI0:LVDSBIAS"></div>
<div id="bits-xc3s-LL.S3-DCI1:LVDSBIAS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:LVDSBIAS</th><th>[0, 0, 33]</th><th>[0, 0, 34]</th><th>[0, 0, 35]</th><th>[0, 0, 36]</th><th>[0, 0, 37]</th><th>[0, 0, 38]</th><th>[0, 0, 39]</th><th>[0, 0, 40]</th><th>[0, 0, 41]</th><th>[0, 0, 42]</th><th>[0, 0, 43]</th><th>[0, 0, 23]</th><th>[0, 0, 24]</th></tr>
<tr><th>DCI1:LVDSBIAS</th><th>[0, 1, 33]</th><th>[0, 1, 34]</th><th>[0, 1, 35]</th><th>[0, 1, 36]</th><th>[0, 1, 37]</th><th>[0, 1, 38]</th><th>[0, 1, 39]</th><th>[0, 1, 40]</th><th>[0, 1, 41]</th><th>[0, 1, 42]</th><th>[0, 1, 43]</th><th>[0, 1, 31]</th><th>[0, 1, 32]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LL.S3-MISC:M0PIN"></div>
<div id="bits-xc3s-LL.S3-MISC:M1PIN"></div>
<div id="bits-xc3s-LL.S3-MISC:M2PIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:M0PIN</th><th>[0, 0, 27]</th><th>[0, 0, 28]</th></tr>
<tr><th>MISC:M1PIN</th><th>[0, 0, 25]</th><th>[0, 0, 26]</th></tr>
<tr><th>MISC:M2PIN</th><th>[0, 0, 29]</th><th>[0, 0, 30]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>0</td><td>1</td></tr>
<tr><td>PULLDOWN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-LL.S3-DCI0:ENABLE"></div>
<div id="bits-xc3s-LL.S3-DCI0:FORCE_DONE_HIGH"></div>
<div id="bits-xc3s-LL.S3-DCI0:QUIET"></div>
<div id="bits-xc3s-LL.S3-DCI0:TEST_ENABLE"></div>
<div id="bits-xc3s-LL.S3-DCI1:ENABLE"></div>
<div id="bits-xc3s-LL.S3-DCI1:FORCE_DONE_HIGH"></div>
<div id="bits-xc3s-LL.S3-DCI1:QUIET"></div>
<div id="bits-xc3s-LL.S3-DCI1:TEST_ENABLE"></div>
<div id="bits-xc3s-LL.S3-DCIRESET0:ENABLE"></div>
<div id="bits-xc3s-LL.S3-DCIRESET1:ENABLE"></div>
<div id="bits-xc3s-LL.S3-MISC:DCI_CLK_ENABLE"></div>
<div id="bits-xc3s-LL.S3-MISC:DCM_ENABLE"></div>
<div id="bits-xc3s-LL.S3-MISC:GATE_GHIGH"></div>
<div id="bits-xc3s-LL.S3-MISC:VGG_ENABLE_OFFCHIP"></div>
<div id="bits-xc3s-LL.S3-MISC:VGG_SENDMAX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:ENABLE</th><th>[0, 1, 44]</th></tr>
<tr><th>DCI0:FORCE_DONE_HIGH</th><th>[0, 1, 61]</th></tr>
<tr><th>DCI0:QUIET</th><th>[0, 1, 45]</th></tr>
<tr><th>DCI0:TEST_ENABLE</th><th>[0, 1, 62]</th></tr>
<tr><th>DCI1:ENABLE</th><th>[0, 0, 44]</th></tr>
<tr><th>DCI1:FORCE_DONE_HIGH</th><th>[0, 0, 61]</th></tr>
<tr><th>DCI1:QUIET</th><th>[0, 0, 45]</th></tr>
<tr><th>DCI1:TEST_ENABLE</th><th>[0, 0, 62]</th></tr>
<tr><th>DCIRESET0:ENABLE</th><th>[0, 1, 63]</th></tr>
<tr><th>DCIRESET1:ENABLE</th><th>[0, 0, 63]</th></tr>
<tr><th>MISC:DCI_CLK_ENABLE</th><th>[0, 1, 0]</th></tr>
<tr><th>MISC:DCM_ENABLE</th><th>[0, 1, 5]</th></tr>
<tr><th>MISC:GATE_GHIGH</th><th>[0, 1, 1]</th></tr>
<tr><th>MISC:VGG_ENABLE_OFFCHIP</th><th>[0, 1, 13]</th></tr>
<tr><th>MISC:VGG_SENDMAX</th><th>[0, 1, 12]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LL.S3-DCI0:NMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-LL.S3-DCI0:PMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-LL.S3-DCI0:PMASK_TERM_VCC"></div>
<div id="bits-xc3s-LL.S3-DCI1:NMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-LL.S3-DCI1:PMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-LL.S3-DCI1:PMASK_TERM_VCC"></div>
<div id="bits-xc3s-LL.S3-MISC:SEND_VGG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:NMASK_TERM_SPLIT</th><th>[0, 1, 49]</th><th>[0, 1, 48]</th><th>[0, 1, 47]</th><th>[0, 1, 46]</th></tr>
<tr><th>DCI0:PMASK_TERM_SPLIT</th><th>[0, 1, 59]</th><th>[0, 1, 58]</th><th>[0, 1, 57]</th><th>[0, 1, 56]</th></tr>
<tr><th>DCI0:PMASK_TERM_VCC</th><th>[0, 1, 54]</th><th>[0, 1, 53]</th><th>[0, 1, 52]</th><th>[0, 1, 51]</th></tr>
<tr><th>DCI1:NMASK_TERM_SPLIT</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th><th>[0, 0, 47]</th><th>[0, 0, 46]</th></tr>
<tr><th>DCI1:PMASK_TERM_SPLIT</th><th>[0, 0, 59]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th><th>[0, 0, 56]</th></tr>
<tr><th>DCI1:PMASK_TERM_VCC</th><th>[0, 0, 54]</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><th>MISC:SEND_VGG</th><th>[0, 1, 11]</th><th>[0, 1, 10]</th><th>[0, 1, 9]</th><th>[0, 1, 8]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LL.S3-MISC:DCI_OSC_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:DCI_OSC_SEL</th><th>[0, 1, 4]</th><th>[0, 1, 3]</th><th>[0, 1, 2]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LL.S3-MISC:DCI_TEST_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:DCI_TEST_MUX</th><th>[0, 1, 50]</th></tr>
<tr><td>DCI0</td><td>0</td></tr>
<tr><td>DCI1</td><td>1</td></tr>
</table>
</section>
<section id="ll-s3e">
<h3><code class="docutils literal notranslate"><span class="pre">LL.S3E</span></code><a class="headerlink" href="#ll-s3e" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3E.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">LL.S3E bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:SEND_VGG" title="MISC:SEND_VGG[0]">MISC:SEND_VGG[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:SEND_VGG" title="MISC:SEND_VGG[1]">MISC:SEND_VGG[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:SEND_VGG" title="MISC:SEND_VGG[2]">MISC:SEND_VGG[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:SEND_VGG" title="MISC:SEND_VGG[3]">MISC:SEND_VGG[3]</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:VGG_SENDMAX" title="MISC:VGG_SENDMAX">MISC:VGG_SENDMAX</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:VGG_ENABLE_OFFCHIP" title="MISC:VGG_ENABLE_OFFCHIP">MISC:VGG_ENABLE_OFFCHIP</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:TEMPSENSOR" title="MISC:TEMPSENSOR[2]">MISC:TEMPSENSOR[2]</a></td></tr>
<tr><td>18</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:TEMPSENSOR" title="MISC:TEMPSENSOR[1]">MISC:TEMPSENSOR[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-MISC:TEMPSENSOR" title="MISC:TEMPSENSOR[0]">MISC:TEMPSENSOR[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[5]">BANK:LVDSBIAS_1[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[4]">BANK:LVDSBIAS_0[4]</a></td></tr>
<tr><td>24</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[3]">BANK:LVDSBIAS_0[3]</a></td></tr>
<tr><td>25</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[2]">BANK:LVDSBIAS_0[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[1]">BANK:LVDSBIAS_0[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[4]">BANK:LVDSBIAS_1[4]</a></td></tr>
<tr><td>28</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[3]">BANK:LVDSBIAS_1[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[2]">BANK:LVDSBIAS_1[2]</a></td></tr>
<tr><td>30</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[1]">BANK:LVDSBIAS_1[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[0]">BANK:LVDSBIAS_0[0]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[0]">BANK:LVDSBIAS_1[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[10]">BANK:LVDSBIAS_0[10]</a></td></tr>
<tr><td>34</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[9]">BANK:LVDSBIAS_0[9]</a></td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[8]">BANK:LVDSBIAS_0[8]</a></td></tr>
<tr><td>36</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[7]">BANK:LVDSBIAS_0[7]</a></td></tr>
<tr><td>37</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[6]">BANK:LVDSBIAS_0[6]</a></td></tr>
<tr><td>38</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[5]">BANK:LVDSBIAS_0[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[10]">BANK:LVDSBIAS_1[10]</a></td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[9]">BANK:LVDSBIAS_1[9]</a></td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[8]">BANK:LVDSBIAS_1[8]</a></td></tr>
<tr><td>42</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[7]">BANK:LVDSBIAS_1[7]</a></td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[6]">BANK:LVDSBIAS_1[6]</a></td></tr>
</table>
<div id="bits-xc3s-LL.S3E-MISC:SEND_VGG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:SEND_VGG</th><th>[0, 1, 11]</th><th>[0, 1, 10]</th><th>[0, 1, 9]</th><th>[0, 1, 8]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LL.S3E-MISC:VGG_ENABLE_OFFCHIP"></div>
<div id="bits-xc3s-LL.S3E-MISC:VGG_SENDMAX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:VGG_ENABLE_OFFCHIP</th><th>[0, 1, 13]</th></tr>
<tr><th>MISC:VGG_SENDMAX</th><th>[0, 1, 12]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LL.S3E-MISC:TEMPSENSOR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TEMPSENSOR</th><th>[0, 1, 17]</th><th>[0, 1, 18]</th><th>[0, 1, 21]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>THERM</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PGATE</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>BG</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CGATE</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-LL.S3E-BANK:LVDSBIAS_0"></div>
<div id="bits-xc3s-LL.S3E-BANK:LVDSBIAS_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BANK:LVDSBIAS_0</th><th>[0, 1, 33]</th><th>[0, 1, 34]</th><th>[0, 1, 35]</th><th>[0, 1, 36]</th><th>[0, 1, 37]</th><th>[0, 1, 38]</th><th>[0, 1, 23]</th><th>[0, 1, 24]</th><th>[0, 1, 25]</th><th>[0, 1, 26]</th><th>[0, 1, 31]</th></tr>
<tr><th>BANK:LVDSBIAS_1</th><th>[0, 1, 39]</th><th>[0, 1, 40]</th><th>[0, 1, 41]</th><th>[0, 1, 42]</th><th>[0, 1, 43]</th><th>[0, 1, 22]</th><th>[0, 1, 27]</th><th>[0, 1, 28]</th><th>[0, 1, 29]</th><th>[0, 1, 30]</th><th>[0, 1, 32]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="ll-s3a">
<h3><code class="docutils literal notranslate"><span class="pre">LL.S3A</span></code><a class="headerlink" href="#ll-s3a" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3A.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">LL.S3A bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:TEMPSENSOR" title="MISC:TEMPSENSOR[2]">MISC:TEMPSENSOR[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:TEMPSENSOR" title="MISC:TEMPSENSOR[3]">MISC:TEMPSENSOR[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[11]">BANK:LVDSBIAS_1[11]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-LL.S3A-MISC:TEMPSENSOR" title="MISC:TEMPSENSOR[0]">MISC:TEMPSENSOR[0]</a></td><td><a href="#bits-xc3s-LL.S3A-MISC:TEMPSENSOR" title="MISC:TEMPSENSOR[1]">MISC:TEMPSENSOR[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[11]">BANK:LVDSBIAS_0[11]</a></td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[7]">BANK:LVDSBIAS_1[7]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[6]">BANK:LVDSBIAS_0[6]</a></td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[10]">BANK:LVDSBIAS_0[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[7]">BANK:LVDSBIAS_0[7]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-LL.S3A-MISC:UNK_ALWAYS_SET" title="MISC:UNK_ALWAYS_SET[0]">MISC:UNK_ALWAYS_SET[0]</a></td><td><a href="#bits-xc3s-LL.S3A-MISC:UNK_ALWAYS_SET" title="MISC:UNK_ALWAYS_SET[2]">MISC:UNK_ALWAYS_SET[2]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-LL.S3A-MISC:UNK_ALWAYS_SET" title="MISC:UNK_ALWAYS_SET[1]">MISC:UNK_ALWAYS_SET[1]</a></td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:UNK_ALWAYS_SET" title="MISC:UNK_ALWAYS_SET[3]">MISC:UNK_ALWAYS_SET[3]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-LL.S3A-MISC:CCLK2PIN" title="MISC:CCLK2PIN[0]">MISC:CCLK2PIN[0]</a></td><td><a href="#bits-xc3s-LL.S3A-MISC:CCLK2PIN" title="MISC:CCLK2PIN[1]">MISC:CCLK2PIN[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:SEND_VGG" title="MISC:SEND_VGG[0]">MISC:SEND_VGG[0]</a></td></tr>
<tr><td>19</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:SEND_VGG" title="MISC:SEND_VGG[1]">MISC:SEND_VGG[1]</a></td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:SEND_VGG" title="MISC:SEND_VGG[2]">MISC:SEND_VGG[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:SEND_VGG" title="MISC:SEND_VGG[3]">MISC:SEND_VGG[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:VGG_SENDMAX" title="MISC:VGG_SENDMAX">MISC:VGG_SENDMAX</a></td></tr>
<tr><td>23</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-MISC:VGG_ENABLE_OFFCHIP" title="MISC:VGG_ENABLE_OFFCHIP">MISC:VGG_ENABLE_OFFCHIP</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-LL.S3A-MISC:MOSI2PIN" title="MISC:MOSI2PIN[1]">MISC:MOSI2PIN[1]</a></td><td><a href="#bits-xc3s-LL.S3A-MISC:MOSI2PIN" title="MISC:MOSI2PIN[0]">MISC:MOSI2PIN[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[2]">BANK:LVDSBIAS_1[2]</a></td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[3]">BANK:LVDSBIAS_1[3]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[1]">BANK:LVDSBIAS_0[1]</a></td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[0]">BANK:LVDSBIAS_1[0]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[1]">BANK:LVDSBIAS_1[1]</a></td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[5]">BANK:LVDSBIAS_0[5]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[9]">BANK:LVDSBIAS_1[9]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[6]">BANK:LVDSBIAS_1[6]</a></td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[3]">BANK:LVDSBIAS_0[3]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[2]">BANK:LVDSBIAS_0[2]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[0]">BANK:LVDSBIAS_0[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[9]">BANK:LVDSBIAS_0[9]</a></td></tr>
<tr><td>34</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[8]">BANK:LVDSBIAS_0[8]</a></td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[8]">BANK:LVDSBIAS_1[8]</a></td></tr>
<tr><td>36</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[4]">BANK:LVDSBIAS_0[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[10]">BANK:LVDSBIAS_1[10]</a></td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[4]">BANK:LVDSBIAS_1[4]</a></td></tr>
<tr><td>63</td>
<td>-</td><td><a href="#bits-xc3s-LL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[5]">BANK:LVDSBIAS_1[5]</a></td></tr>
</table>
<div id="bits-xc3s-LL.S3A-MISC:TEMPSENSOR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TEMPSENSOR</th><th>[0, 1, 4]</th><th>[0, 1, 3]</th><th>[0, 1, 7]</th><th>[0, 0, 7]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>THERM</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>PGATE</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>BG</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CGATE</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-LL.S3A-MISC:SEND_VGG"></div>
<div id="bits-xc3s-LL.S3A-MISC:UNK_ALWAYS_SET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:SEND_VGG</th><th>[0, 1, 21]</th><th>[0, 1, 20]</th><th>[0, 1, 19]</th><th>[0, 1, 18]</th></tr>
<tr><th>MISC:UNK_ALWAYS_SET</th><th>[0, 1, 14]</th><th>[0, 1, 12]</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LL.S3A-MISC:CCLK2PIN"></div>
<div id="bits-xc3s-LL.S3A-MISC:MOSI2PIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:CCLK2PIN</th><th>[0, 1, 15]</th><th>[0, 0, 15]</th></tr>
<tr><th>MISC:MOSI2PIN</th><th>[0, 0, 24]</th><th>[0, 1, 24]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>0</td><td>1</td></tr>
<tr><td>PULLDOWN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-LL.S3A-MISC:VGG_ENABLE_OFFCHIP"></div>
<div id="bits-xc3s-LL.S3A-MISC:VGG_SENDMAX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:VGG_ENABLE_OFFCHIP</th><th>[0, 1, 23]</th></tr>
<tr><th>MISC:VGG_SENDMAX</th><th>[0, 1, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LL.S3A-BANK:LVDSBIAS_0"></div>
<div id="bits-xc3s-LL.S3A-BANK:LVDSBIAS_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BANK:LVDSBIAS_0</th><th>[0, 0, 9]</th><th>[0, 1, 10]</th><th>[0, 1, 33]</th><th>[0, 1, 34]</th><th>[0, 1, 11]</th><th>[0, 0, 10]</th><th>[0, 1, 28]</th><th>[0, 1, 36]</th><th>[0, 1, 30]</th><th>[0, 0, 31]</th><th>[0, 0, 27]</th><th>[0, 1, 32]</th></tr>
<tr><th>BANK:LVDSBIAS_1</th><th>[0, 0, 6]</th><th>[0, 0, 62]</th><th>[0, 0, 29]</th><th>[0, 1, 35]</th><th>[0, 1, 9]</th><th>[0, 0, 30]</th><th>[0, 1, 63]</th><th>[0, 1, 62]</th><th>[0, 1, 26]</th><th>[0, 0, 26]</th><th>[0, 0, 28]</th><th>[0, 1, 27]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
</section>
<section id="upper-left">
<h2>Upper left<a class="headerlink" href="#upper-left" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id3">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="ul-s3">
<h3><code class="docutils literal notranslate"><span class="pre">UL.S3</span></code><a class="headerlink" href="#ul-s3" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">UL.S3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-UL.S3-MISC:DCM_ENABLE" title="MISC:DCM_ENABLE">MISC:DCM_ENABLE</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3-MISC:PROGPIN" title="MISC:PROGPIN">MISC:PROGPIN</a></td></tr>
<tr><td>26</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3-MISC:HSWAPENPIN" title="MISC:HSWAPENPIN[1]">MISC:HSWAPENPIN[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3-MISC:HSWAPENPIN" title="MISC:HSWAPENPIN[0]">MISC:HSWAPENPIN[0]</a></td></tr>
<tr><td>28</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3-MISC:TDIPIN" title="MISC:TDIPIN[0]">MISC:TDIPIN[0]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[1]">DCI1:LVDSBIAS[1]</a></td><td><a href="#bits-xc3s-UL.S3-MISC:TDIPIN" title="MISC:TDIPIN[1]">MISC:TDIPIN[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[1]">DCI0:LVDSBIAS[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[0]">DCI0:LVDSBIAS[0]</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[0]">DCI1:LVDSBIAS[0]</a></td><td><a href="#bits-xc3s-UL.S3-MISC:TEST_LL" title="MISC:TEST_LL">MISC:TEST_LL</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[12]">DCI1:LVDSBIAS[12]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[12]">DCI0:LVDSBIAS[12]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[11]">DCI1:LVDSBIAS[11]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[11]">DCI0:LVDSBIAS[11]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[10]">DCI1:LVDSBIAS[10]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[10]">DCI0:LVDSBIAS[10]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[9]">DCI1:LVDSBIAS[9]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[9]">DCI0:LVDSBIAS[9]</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[8]">DCI1:LVDSBIAS[8]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[8]">DCI0:LVDSBIAS[8]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[7]">DCI1:LVDSBIAS[7]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[7]">DCI0:LVDSBIAS[7]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[6]">DCI1:LVDSBIAS[6]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[6]">DCI0:LVDSBIAS[6]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[5]">DCI1:LVDSBIAS[5]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[5]">DCI0:LVDSBIAS[5]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[4]">DCI1:LVDSBIAS[4]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[4]">DCI0:LVDSBIAS[4]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[3]">DCI1:LVDSBIAS[3]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[3]">DCI0:LVDSBIAS[3]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-UL.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[2]">DCI1:LVDSBIAS[2]</a></td><td><a href="#bits-xc3s-UL.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[2]">DCI0:LVDSBIAS[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:ENABLE" title="DCI0:ENABLE">DCI0:ENABLE</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:ENABLE" title="DCI1:ENABLE">DCI1:ENABLE</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:QUIET" title="DCI0:QUIET">DCI0:QUIET</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:QUIET" title="DCI1:QUIET">DCI1:QUIET</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[0]">DCI0:NMASK_TERM_SPLIT[0]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[0]">DCI1:NMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[1]">DCI0:NMASK_TERM_SPLIT[1]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[1]">DCI1:NMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[2]">DCI0:NMASK_TERM_SPLIT[2]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[2]">DCI1:NMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[3]">DCI0:NMASK_TERM_SPLIT[3]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[3]">DCI1:NMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-UL.S3-MISC:DCI_TEST_MUX" title="MISC:DCI_TEST_MUX">MISC:DCI_TEST_MUX</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[0]">DCI0:PMASK_TERM_VCC[0]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[0]">DCI1:PMASK_TERM_VCC[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[1]">DCI0:PMASK_TERM_VCC[1]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[1]">DCI1:PMASK_TERM_VCC[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[2]">DCI0:PMASK_TERM_VCC[2]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[2]">DCI1:PMASK_TERM_VCC[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[3]">DCI0:PMASK_TERM_VCC[3]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[3]">DCI1:PMASK_TERM_VCC[3]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[0]">DCI0:PMASK_TERM_SPLIT[0]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[0]">DCI1:PMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[1]">DCI0:PMASK_TERM_SPLIT[1]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[1]">DCI1:PMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[2]">DCI0:PMASK_TERM_SPLIT[2]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[2]">DCI1:PMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[3]">DCI0:PMASK_TERM_SPLIT[3]</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[3]">DCI1:PMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:FORCE_DONE_HIGH" title="DCI0:FORCE_DONE_HIGH">DCI0:FORCE_DONE_HIGH</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:FORCE_DONE_HIGH" title="DCI1:FORCE_DONE_HIGH">DCI1:FORCE_DONE_HIGH</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-UL.S3-DCI0:TEST_ENABLE" title="DCI0:TEST_ENABLE">DCI0:TEST_ENABLE</a></td><td><a href="#bits-xc3s-UL.S3-DCI1:TEST_ENABLE" title="DCI1:TEST_ENABLE">DCI1:TEST_ENABLE</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-UL.S3-DCIRESET0:ENABLE" title="DCIRESET0:ENABLE">DCIRESET0:ENABLE</a></td><td><a href="#bits-xc3s-UL.S3-DCIRESET1:ENABLE" title="DCIRESET1:ENABLE">DCIRESET1:ENABLE</a></td></tr>
</table>
<div id="bits-xc3s-UL.S3-DCI0:ENABLE"></div>
<div id="bits-xc3s-UL.S3-DCI0:FORCE_DONE_HIGH"></div>
<div id="bits-xc3s-UL.S3-DCI0:QUIET"></div>
<div id="bits-xc3s-UL.S3-DCI0:TEST_ENABLE"></div>
<div id="bits-xc3s-UL.S3-DCI1:ENABLE"></div>
<div id="bits-xc3s-UL.S3-DCI1:FORCE_DONE_HIGH"></div>
<div id="bits-xc3s-UL.S3-DCI1:QUIET"></div>
<div id="bits-xc3s-UL.S3-DCI1:TEST_ENABLE"></div>
<div id="bits-xc3s-UL.S3-DCIRESET0:ENABLE"></div>
<div id="bits-xc3s-UL.S3-DCIRESET1:ENABLE"></div>
<div id="bits-xc3s-UL.S3-MISC:DCM_ENABLE"></div>
<div id="bits-xc3s-UL.S3-MISC:TEST_LL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:ENABLE</th><th>[0, 0, 44]</th></tr>
<tr><th>DCI0:FORCE_DONE_HIGH</th><th>[0, 0, 61]</th></tr>
<tr><th>DCI0:QUIET</th><th>[0, 0, 45]</th></tr>
<tr><th>DCI0:TEST_ENABLE</th><th>[0, 0, 62]</th></tr>
<tr><th>DCI1:ENABLE</th><th>[0, 1, 44]</th></tr>
<tr><th>DCI1:FORCE_DONE_HIGH</th><th>[0, 1, 61]</th></tr>
<tr><th>DCI1:QUIET</th><th>[0, 1, 45]</th></tr>
<tr><th>DCI1:TEST_ENABLE</th><th>[0, 1, 62]</th></tr>
<tr><th>DCIRESET0:ENABLE</th><th>[0, 0, 63]</th></tr>
<tr><th>DCIRESET1:ENABLE</th><th>[0, 1, 63]</th></tr>
<tr><th>MISC:DCM_ENABLE</th><th>[0, 0, 8]</th></tr>
<tr><th>MISC:TEST_LL</th><th>[0, 1, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UL.S3-DCI0:LVDSBIAS"></div>
<div id="bits-xc3s-UL.S3-DCI1:LVDSBIAS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:LVDSBIAS</th><th>[0, 1, 33]</th><th>[0, 1, 34]</th><th>[0, 1, 35]</th><th>[0, 1, 36]</th><th>[0, 1, 37]</th><th>[0, 1, 38]</th><th>[0, 1, 39]</th><th>[0, 1, 40]</th><th>[0, 1, 41]</th><th>[0, 1, 42]</th><th>[0, 1, 43]</th><th>[0, 1, 30]</th><th>[0, 1, 31]</th></tr>
<tr><th>DCI1:LVDSBIAS</th><th>[0, 0, 33]</th><th>[0, 0, 34]</th><th>[0, 0, 35]</th><th>[0, 0, 36]</th><th>[0, 0, 37]</th><th>[0, 0, 38]</th><th>[0, 0, 39]</th><th>[0, 0, 40]</th><th>[0, 0, 41]</th><th>[0, 0, 42]</th><th>[0, 0, 43]</th><th>[0, 0, 29]</th><th>[0, 0, 32]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UL.S3-DCI0:NMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-UL.S3-DCI0:PMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-UL.S3-DCI0:PMASK_TERM_VCC"></div>
<div id="bits-xc3s-UL.S3-DCI1:NMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-UL.S3-DCI1:PMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-UL.S3-DCI1:PMASK_TERM_VCC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:NMASK_TERM_SPLIT</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th><th>[0, 0, 47]</th><th>[0, 0, 46]</th></tr>
<tr><th>DCI0:PMASK_TERM_SPLIT</th><th>[0, 0, 59]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th><th>[0, 0, 56]</th></tr>
<tr><th>DCI0:PMASK_TERM_VCC</th><th>[0, 0, 54]</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><th>DCI1:NMASK_TERM_SPLIT</th><th>[0, 1, 49]</th><th>[0, 1, 48]</th><th>[0, 1, 47]</th><th>[0, 1, 46]</th></tr>
<tr><th>DCI1:PMASK_TERM_SPLIT</th><th>[0, 1, 59]</th><th>[0, 1, 58]</th><th>[0, 1, 57]</th><th>[0, 1, 56]</th></tr>
<tr><th>DCI1:PMASK_TERM_VCC</th><th>[0, 1, 54]</th><th>[0, 1, 53]</th><th>[0, 1, 52]</th><th>[0, 1, 51]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UL.S3-MISC:DCI_TEST_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:DCI_TEST_MUX</th><th>[0, 0, 50]</th></tr>
<tr><td>DCI0</td><td>0</td></tr>
<tr><td>DCI1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UL.S3-MISC:PROGPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:PROGPIN</th><th>[0, 1, 25]</th></tr>
<tr><td>PULLUP</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UL.S3-MISC:HSWAPENPIN"></div>
<div id="bits-xc3s-UL.S3-MISC:TDIPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:HSWAPENPIN</th><th>[0, 1, 26]</th><th>[0, 1, 27]</th></tr>
<tr><th>MISC:TDIPIN</th><th>[0, 1, 29]</th><th>[0, 1, 28]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>0</td><td>1</td></tr>
<tr><td>PULLDOWN</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="ul-s3e">
<h3><code class="docutils literal notranslate"><span class="pre">UL.S3E</span></code><a class="headerlink" href="#ul-s3e" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3E.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">UL.S3E bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[10]">BANK:LVDSBIAS_0[10]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[9]">BANK:LVDSBIAS_0[9]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[8]">BANK:LVDSBIAS_0[8]</a></td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[7]">BANK:LVDSBIAS_0[7]</a></td><td><a href="#bits-xc3s-UL.S3E-MISC:PROGPIN" title="MISC:PROGPIN">MISC:PROGPIN</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[6]">BANK:LVDSBIAS_0[6]</a></td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[5]">BANK:LVDSBIAS_0[5]</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[10]">BANK:LVDSBIAS_1[10]</a></td><td><a href="#bits-xc3s-UL.S3E-MISC:TDIPIN" title="MISC:TDIPIN[0]">MISC:TDIPIN[0]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[9]">BANK:LVDSBIAS_1[9]</a></td><td><a href="#bits-xc3s-UL.S3E-MISC:TDIPIN" title="MISC:TDIPIN[1]">MISC:TDIPIN[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[8]">BANK:LVDSBIAS_1[8]</a></td><td><a href="#bits-xc3s-UL.S3E-MISC:TEST_LL" title="MISC:TEST_LL">MISC:TEST_LL</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[7]">BANK:LVDSBIAS_1[7]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[6]">BANK:LVDSBIAS_1[6]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[5]">BANK:LVDSBIAS_1[5]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[4]">BANK:LVDSBIAS_0[4]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[3]">BANK:LVDSBIAS_0[3]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[2]">BANK:LVDSBIAS_0[2]</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[1]">BANK:LVDSBIAS_0[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[4]">BANK:LVDSBIAS_1[4]</a></td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[3]">BANK:LVDSBIAS_1[3]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[2]">BANK:LVDSBIAS_1[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[1]">BANK:LVDSBIAS_1[1]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[0]">BANK:LVDSBIAS_0[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-UL.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[0]">BANK:LVDSBIAS_1[0]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-UL.S3E-BANK:LVDSBIAS_0"></div>
<div id="bits-xc3s-UL.S3E-BANK:LVDSBIAS_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BANK:LVDSBIAS_0</th><th>[0, 0, 22]</th><th>[0, 0, 23]</th><th>[0, 0, 24]</th><th>[0, 0, 25]</th><th>[0, 0, 26]</th><th>[0, 0, 27]</th><th>[0, 0, 36]</th><th>[0, 0, 37]</th><th>[0, 0, 38]</th><th>[0, 0, 39]</th><th>[0, 0, 44]</th></tr>
<tr><th>BANK:LVDSBIAS_1</th><th>[0, 0, 28]</th><th>[0, 0, 29]</th><th>[0, 0, 32]</th><th>[0, 0, 33]</th><th>[0, 0, 34]</th><th>[0, 0, 35]</th><th>[0, 0, 40]</th><th>[0, 0, 41]</th><th>[0, 0, 42]</th><th>[0, 0, 43]</th><th>[0, 0, 45]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UL.S3E-MISC:PROGPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:PROGPIN</th><th>[0, 1, 25]</th></tr>
<tr><td>PULLUP</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UL.S3E-MISC:TDIPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TDIPIN</th><th>[0, 1, 29]</th><th>[0, 1, 28]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>0</td><td>1</td></tr>
<tr><td>PULLDOWN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UL.S3E-MISC:TEST_LL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TEST_LL</th><th>[0, 1, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="ul-s3a">
<h3><code class="docutils literal notranslate"><span class="pre">UL.S3A</span></code><a class="headerlink" href="#ul-s3a" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3A.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">UL.S3A bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-MISC:PROGPIN" title="MISC:PROGPIN">MISC:PROGPIN</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-MISC:TDIPIN" title="MISC:TDIPIN[0]">MISC:TDIPIN[0]</a></td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-MISC:TDIPIN" title="MISC:TDIPIN[1]">MISC:TDIPIN[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-UL.S3A-MISC:TMSPIN" title="MISC:TMSPIN[0]">MISC:TMSPIN[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-UL.S3A-MISC:TMSPIN" title="MISC:TMSPIN[1]">MISC:TMSPIN[1]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-MISC:TEST_LL" title="MISC:TEST_LL">MISC:TEST_LL</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[11]">BANK:LVDSBIAS_0[11]</a></td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[10]">BANK:LVDSBIAS_0[10]</a></td></tr>
<tr><td>42</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[9]">BANK:LVDSBIAS_0[9]</a></td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[8]">BANK:LVDSBIAS_0[8]</a></td></tr>
<tr><td>44</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[7]">BANK:LVDSBIAS_0[7]</a></td></tr>
<tr><td>45</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[6]">BANK:LVDSBIAS_0[6]</a></td></tr>
<tr><td>46</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[11]">BANK:LVDSBIAS_1[11]</a></td></tr>
<tr><td>47</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[10]">BANK:LVDSBIAS_1[10]</a></td></tr>
<tr><td>48</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[9]">BANK:LVDSBIAS_1[9]</a></td></tr>
<tr><td>49</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[8]">BANK:LVDSBIAS_1[8]</a></td></tr>
<tr><td>50</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[7]">BANK:LVDSBIAS_1[7]</a></td></tr>
<tr><td>51</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[6]">BANK:LVDSBIAS_1[6]</a></td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[5]">BANK:LVDSBIAS_0[5]</a></td></tr>
<tr><td>53</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[4]">BANK:LVDSBIAS_0[4]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[3]">BANK:LVDSBIAS_0[3]</a></td></tr>
<tr><td>55</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[2]">BANK:LVDSBIAS_0[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[5]">BANK:LVDSBIAS_1[5]</a></td></tr>
<tr><td>57</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[4]">BANK:LVDSBIAS_1[4]</a></td></tr>
<tr><td>58</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[3]">BANK:LVDSBIAS_1[3]</a></td></tr>
<tr><td>59</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[2]">BANK:LVDSBIAS_1[2]</a></td></tr>
<tr><td>60</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[1]">BANK:LVDSBIAS_0[1]</a></td></tr>
<tr><td>61</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[1]">BANK:LVDSBIAS_1[1]</a></td></tr>
<tr><td>62</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[0]">BANK:LVDSBIAS_0[0]</a></td></tr>
<tr><td>63</td>
<td>-</td><td><a href="#bits-xc3s-UL.S3A-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[0]">BANK:LVDSBIAS_1[0]</a></td></tr>
</table>
<div id="bits-xc3s-UL.S3A-MISC:TDIPIN"></div>
<div id="bits-xc3s-UL.S3A-MISC:TMSPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TDIPIN</th><th>[0, 1, 29]</th><th>[0, 1, 28]</th></tr>
<tr><th>MISC:TMSPIN</th><th>[0, 0, 31]</th><th>[0, 0, 30]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>0</td><td>1</td></tr>
<tr><td>PULLDOWN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UL.S3A-MISC:PROGPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:PROGPIN</th><th>[0, 1, 25]</th></tr>
<tr><td>PULLUP</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UL.S3A-MISC:TEST_LL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TEST_LL</th><th>[0, 1, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UL.S3A-BANK:LVDSBIAS_0"></div>
<div id="bits-xc3s-UL.S3A-BANK:LVDSBIAS_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BANK:LVDSBIAS_0</th><th>[0, 1, 40]</th><th>[0, 1, 41]</th><th>[0, 1, 42]</th><th>[0, 1, 43]</th><th>[0, 1, 44]</th><th>[0, 1, 45]</th><th>[0, 1, 52]</th><th>[0, 1, 53]</th><th>[0, 1, 54]</th><th>[0, 1, 55]</th><th>[0, 1, 60]</th><th>[0, 1, 62]</th></tr>
<tr><th>BANK:LVDSBIAS_1</th><th>[0, 1, 46]</th><th>[0, 1, 47]</th><th>[0, 1, 48]</th><th>[0, 1, 49]</th><th>[0, 1, 50]</th><th>[0, 1, 51]</th><th>[0, 1, 56]</th><th>[0, 1, 57]</th><th>[0, 1, 58]</th><th>[0, 1, 59]</th><th>[0, 1, 61]</th><th>[0, 1, 63]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
</section>
<section id="lower-right">
<h2>Lower right<a class="headerlink" href="#lower-right" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id4">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="lr-s3">
<h3><code class="docutils literal notranslate"><span class="pre">LR.S3</span></code><a class="headerlink" href="#lr-s3" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">LR.S3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-STARTUP:GSR_SYNC" title="STARTUP:GSR_SYNC">STARTUP:GSR_SYNC</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-STARTUP:GTS_SYNC" title="STARTUP:GTS_SYNC">STARTUP:GTS_SYNC</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-ICAP:ENABLE" title="ICAP:ENABLE">ICAP:ENABLE</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-STARTUP:GTS_GSR_ENABLE" title="STARTUP:GTS_GSR_ENABLE">STARTUP:GTS_GSR_ENABLE</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[1]">DCI0:LVDSBIAS[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[0]">DCI0:LVDSBIAS[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[1]">DCI1:LVDSBIAS[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[0]">DCI1:LVDSBIAS[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-MISC:DCM_ENABLE" title="MISC:DCM_ENABLE">MISC:DCM_ENABLE</a></td></tr>
<tr><td>14</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-MISC:DONEPIN" title="MISC:DONEPIN">MISC:DONEPIN</a></td></tr>
<tr><td>15</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-MISC:CCLKPIN" title="MISC:CCLKPIN">MISC:CCLKPIN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[12]">DCI0:LVDSBIAS[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[11]">DCI0:LVDSBIAS[11]</a></td></tr>
<tr><td>24</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[10]">DCI0:LVDSBIAS[10]</a></td></tr>
<tr><td>25</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[9]">DCI0:LVDSBIAS[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[8]">DCI0:LVDSBIAS[8]</a></td></tr>
<tr><td>27</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[7]">DCI0:LVDSBIAS[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[6]">DCI0:LVDSBIAS[6]</a></td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[5]">DCI0:LVDSBIAS[5]</a></td></tr>
<tr><td>30</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[4]">DCI0:LVDSBIAS[4]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[3]">DCI0:LVDSBIAS[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[2]">DCI0:LVDSBIAS[2]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[12]">DCI1:LVDSBIAS[12]</a></td></tr>
<tr><td>34</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[11]">DCI1:LVDSBIAS[11]</a></td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[10]">DCI1:LVDSBIAS[10]</a></td></tr>
<tr><td>36</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[9]">DCI1:LVDSBIAS[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[8]">DCI1:LVDSBIAS[8]</a></td></tr>
<tr><td>38</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[7]">DCI1:LVDSBIAS[7]</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[6]">DCI1:LVDSBIAS[6]</a></td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[5]">DCI1:LVDSBIAS[5]</a></td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[4]">DCI1:LVDSBIAS[4]</a></td></tr>
<tr><td>42</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[3]">DCI1:LVDSBIAS[3]</a></td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[2]">DCI1:LVDSBIAS[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:ENABLE" title="DCI0:ENABLE">DCI0:ENABLE</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:ENABLE" title="DCI1:ENABLE">DCI1:ENABLE</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:QUIET" title="DCI0:QUIET">DCI0:QUIET</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:QUIET" title="DCI1:QUIET">DCI1:QUIET</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[0]">DCI0:NMASK_TERM_SPLIT[0]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[0]">DCI1:NMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[1]">DCI0:NMASK_TERM_SPLIT[1]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[1]">DCI1:NMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[2]">DCI0:NMASK_TERM_SPLIT[2]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[2]">DCI1:NMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[3]">DCI0:NMASK_TERM_SPLIT[3]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[3]">DCI1:NMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-LR.S3-MISC:DCI_TEST_MUX" title="MISC:DCI_TEST_MUX">MISC:DCI_TEST_MUX</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[0]">DCI0:PMASK_TERM_VCC[0]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[0]">DCI1:PMASK_TERM_VCC[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[1]">DCI0:PMASK_TERM_VCC[1]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[1]">DCI1:PMASK_TERM_VCC[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[2]">DCI0:PMASK_TERM_VCC[2]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[2]">DCI1:PMASK_TERM_VCC[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[3]">DCI0:PMASK_TERM_VCC[3]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[3]">DCI1:PMASK_TERM_VCC[3]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[0]">DCI0:PMASK_TERM_SPLIT[0]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[0]">DCI1:PMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[1]">DCI0:PMASK_TERM_SPLIT[1]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[1]">DCI1:PMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[2]">DCI0:PMASK_TERM_SPLIT[2]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[2]">DCI1:PMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[3]">DCI0:PMASK_TERM_SPLIT[3]</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[3]">DCI1:PMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:FORCE_DONE_HIGH" title="DCI0:FORCE_DONE_HIGH">DCI0:FORCE_DONE_HIGH</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:FORCE_DONE_HIGH" title="DCI1:FORCE_DONE_HIGH">DCI1:FORCE_DONE_HIGH</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-LR.S3-DCI0:TEST_ENABLE" title="DCI0:TEST_ENABLE">DCI0:TEST_ENABLE</a></td><td><a href="#bits-xc3s-LR.S3-DCI1:TEST_ENABLE" title="DCI1:TEST_ENABLE">DCI1:TEST_ENABLE</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-LR.S3-DCIRESET0:ENABLE" title="DCIRESET0:ENABLE">DCIRESET0:ENABLE</a></td><td><a href="#bits-xc3s-LR.S3-DCIRESET1:ENABLE" title="DCIRESET1:ENABLE">DCIRESET1:ENABLE</a></td></tr>
</table>
<div id="bits-xc3s-LR.S3-DCI0:ENABLE"></div>
<div id="bits-xc3s-LR.S3-DCI0:FORCE_DONE_HIGH"></div>
<div id="bits-xc3s-LR.S3-DCI0:QUIET"></div>
<div id="bits-xc3s-LR.S3-DCI0:TEST_ENABLE"></div>
<div id="bits-xc3s-LR.S3-DCI1:ENABLE"></div>
<div id="bits-xc3s-LR.S3-DCI1:FORCE_DONE_HIGH"></div>
<div id="bits-xc3s-LR.S3-DCI1:QUIET"></div>
<div id="bits-xc3s-LR.S3-DCI1:TEST_ENABLE"></div>
<div id="bits-xc3s-LR.S3-DCIRESET0:ENABLE"></div>
<div id="bits-xc3s-LR.S3-DCIRESET1:ENABLE"></div>
<div id="bits-xc3s-LR.S3-ICAP:ENABLE"></div>
<div id="bits-xc3s-LR.S3-MISC:DCM_ENABLE"></div>
<div id="bits-xc3s-LR.S3-STARTUP:GSR_SYNC"></div>
<div id="bits-xc3s-LR.S3-STARTUP:GTS_GSR_ENABLE"></div>
<div id="bits-xc3s-LR.S3-STARTUP:GTS_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:ENABLE</th><th>[0, 0, 44]</th></tr>
<tr><th>DCI0:FORCE_DONE_HIGH</th><th>[0, 0, 61]</th></tr>
<tr><th>DCI0:QUIET</th><th>[0, 0, 45]</th></tr>
<tr><th>DCI0:TEST_ENABLE</th><th>[0, 0, 62]</th></tr>
<tr><th>DCI1:ENABLE</th><th>[0, 1, 44]</th></tr>
<tr><th>DCI1:FORCE_DONE_HIGH</th><th>[0, 1, 61]</th></tr>
<tr><th>DCI1:QUIET</th><th>[0, 1, 45]</th></tr>
<tr><th>DCI1:TEST_ENABLE</th><th>[0, 1, 62]</th></tr>
<tr><th>DCIRESET0:ENABLE</th><th>[0, 0, 63]</th></tr>
<tr><th>DCIRESET1:ENABLE</th><th>[0, 1, 63]</th></tr>
<tr><th>ICAP:ENABLE</th><th>[0, 1, 3]</th></tr>
<tr><th>MISC:DCM_ENABLE</th><th>[0, 1, 13]</th></tr>
<tr><th>STARTUP:GSR_SYNC</th><th>[0, 1, 0]</th></tr>
<tr><th>STARTUP:GTS_GSR_ENABLE</th><th>[0, 1, 4]</th></tr>
<tr><th>STARTUP:GTS_SYNC</th><th>[0, 1, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LR.S3-DCI0:NMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-LR.S3-DCI0:PMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-LR.S3-DCI0:PMASK_TERM_VCC"></div>
<div id="bits-xc3s-LR.S3-DCI1:NMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-LR.S3-DCI1:PMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-LR.S3-DCI1:PMASK_TERM_VCC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:NMASK_TERM_SPLIT</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th><th>[0, 0, 47]</th><th>[0, 0, 46]</th></tr>
<tr><th>DCI0:PMASK_TERM_SPLIT</th><th>[0, 0, 59]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th><th>[0, 0, 56]</th></tr>
<tr><th>DCI0:PMASK_TERM_VCC</th><th>[0, 0, 54]</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><th>DCI1:NMASK_TERM_SPLIT</th><th>[0, 1, 49]</th><th>[0, 1, 48]</th><th>[0, 1, 47]</th><th>[0, 1, 46]</th></tr>
<tr><th>DCI1:PMASK_TERM_SPLIT</th><th>[0, 1, 59]</th><th>[0, 1, 58]</th><th>[0, 1, 57]</th><th>[0, 1, 56]</th></tr>
<tr><th>DCI1:PMASK_TERM_VCC</th><th>[0, 1, 54]</th><th>[0, 1, 53]</th><th>[0, 1, 52]</th><th>[0, 1, 51]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LR.S3-MISC:DCI_TEST_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:DCI_TEST_MUX</th><th>[0, 0, 50]</th></tr>
<tr><td>DCI0</td><td>0</td></tr>
<tr><td>DCI1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-LR.S3-DCI0:LVDSBIAS"></div>
<div id="bits-xc3s-LR.S3-DCI1:LVDSBIAS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:LVDSBIAS</th><th>[0, 1, 22]</th><th>[0, 1, 23]</th><th>[0, 1, 24]</th><th>[0, 1, 25]</th><th>[0, 1, 26]</th><th>[0, 1, 27]</th><th>[0, 1, 28]</th><th>[0, 1, 29]</th><th>[0, 1, 30]</th><th>[0, 1, 31]</th><th>[0, 1, 32]</th><th>[0, 1, 9]</th><th>[0, 1, 10]</th></tr>
<tr><th>DCI1:LVDSBIAS</th><th>[0, 1, 33]</th><th>[0, 1, 34]</th><th>[0, 1, 35]</th><th>[0, 1, 36]</th><th>[0, 1, 37]</th><th>[0, 1, 38]</th><th>[0, 1, 39]</th><th>[0, 1, 40]</th><th>[0, 1, 41]</th><th>[0, 1, 42]</th><th>[0, 1, 43]</th><th>[0, 1, 11]</th><th>[0, 1, 12]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LR.S3-MISC:CCLKPIN"></div>
<div id="bits-xc3s-LR.S3-MISC:DONEPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:CCLKPIN</th><th>[0, 1, 15]</th></tr>
<tr><th>MISC:DONEPIN</th><th>[0, 1, 14]</th></tr>
<tr><td>PULLUP</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>1</td></tr>
</table>
</section>
<section id="lr-s3e">
<h3><code class="docutils literal notranslate"><span class="pre">LR.S3E</span></code><a class="headerlink" href="#lr-s3e" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3E.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">LR.S3E bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-STARTUP:GSR_SYNC" title="STARTUP:GSR_SYNC">STARTUP:GSR_SYNC</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-STARTUP:GTS_SYNC" title="STARTUP:GTS_SYNC">STARTUP:GTS_SYNC</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-STARTUP:GTS_GSR_ENABLE" title="STARTUP:GTS_GSR_ENABLE">STARTUP:GTS_GSR_ENABLE</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[1]">BANK:LVDSBIAS_0[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[4]">BANK:LVDSBIAS_1[4]</a></td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[3]">BANK:LVDSBIAS_1[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[2]">BANK:LVDSBIAS_1[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[1]">BANK:LVDSBIAS_1[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[0]">BANK:LVDSBIAS_0[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[0]">BANK:LVDSBIAS_1[0]</a></td></tr>
<tr><td>14</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-MISC:DONEPIN" title="MISC:DONEPIN">MISC:DONEPIN</a></td></tr>
<tr><td>15</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-MISC:CCLKPIN" title="MISC:CCLKPIN">MISC:CCLKPIN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[10]">BANK:LVDSBIAS_0[10]</a></td></tr>
<tr><td>23</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[9]">BANK:LVDSBIAS_0[9]</a></td></tr>
<tr><td>24</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[8]">BANK:LVDSBIAS_0[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[7]">BANK:LVDSBIAS_0[7]</a></td></tr>
<tr><td>26</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[6]">BANK:LVDSBIAS_0[6]</a></td></tr>
<tr><td>27</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[5]">BANK:LVDSBIAS_0[5]</a></td></tr>
<tr><td>28</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[10]">BANK:LVDSBIAS_1[10]</a></td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[9]">BANK:LVDSBIAS_1[9]</a></td></tr>
<tr><td>30</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[8]">BANK:LVDSBIAS_1[8]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[7]">BANK:LVDSBIAS_1[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[6]">BANK:LVDSBIAS_1[6]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[5]">BANK:LVDSBIAS_1[5]</a></td></tr>
<tr><td>34</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[4]">BANK:LVDSBIAS_0[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[3]">BANK:LVDSBIAS_0[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[2]">BANK:LVDSBIAS_0[2]</a></td></tr>
</table>
<div id="bits-xc3s-LR.S3E-STARTUP:GSR_SYNC"></div>
<div id="bits-xc3s-LR.S3E-STARTUP:GTS_GSR_ENABLE"></div>
<div id="bits-xc3s-LR.S3E-STARTUP:GTS_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:GSR_SYNC</th><th>[0, 1, 0]</th></tr>
<tr><th>STARTUP:GTS_GSR_ENABLE</th><th>[0, 1, 4]</th></tr>
<tr><th>STARTUP:GTS_SYNC</th><th>[0, 1, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LR.S3E-BANK:LVDSBIAS_0"></div>
<div id="bits-xc3s-LR.S3E-BANK:LVDSBIAS_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BANK:LVDSBIAS_0</th><th>[0, 1, 22]</th><th>[0, 1, 23]</th><th>[0, 1, 24]</th><th>[0, 1, 25]</th><th>[0, 1, 26]</th><th>[0, 1, 27]</th><th>[0, 1, 34]</th><th>[0, 1, 35]</th><th>[0, 1, 36]</th><th>[0, 1, 7]</th><th>[0, 1, 12]</th></tr>
<tr><th>BANK:LVDSBIAS_1</th><th>[0, 1, 28]</th><th>[0, 1, 29]</th><th>[0, 1, 30]</th><th>[0, 1, 31]</th><th>[0, 1, 32]</th><th>[0, 1, 33]</th><th>[0, 1, 8]</th><th>[0, 1, 9]</th><th>[0, 1, 10]</th><th>[0, 1, 11]</th><th>[0, 1, 13]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LR.S3E-MISC:CCLKPIN"></div>
<div id="bits-xc3s-LR.S3E-MISC:DONEPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:CCLKPIN</th><th>[0, 1, 15]</th></tr>
<tr><th>MISC:DONEPIN</th><th>[0, 1, 14]</th></tr>
<tr><td>PULLUP</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>1</td></tr>
</table>
</section>
<section id="lr-s3a">
<h3><code class="docutils literal notranslate"><span class="pre">LR.S3A</span></code><a class="headerlink" href="#lr-s3a" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3A.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">LR.S3A bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3A-STARTUP:GSR_SYNC" title="STARTUP:GSR_SYNC">STARTUP:GSR_SYNC</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3A-STARTUP:GTS_SYNC" title="STARTUP:GTS_SYNC">STARTUP:GTS_SYNC</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3A-SPI_ACCESS:ENABLE" title="SPI_ACCESS:ENABLE">SPI_ACCESS:ENABLE</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3A-STARTUP:GTS_GSR_ENABLE" title="STARTUP:GTS_GSR_ENABLE">STARTUP:GTS_GSR_ENABLE</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td><a href="#bits-xc3s-LR.S3A-MISC:DONEPIN" title="MISC:DONEPIN">MISC:DONEPIN</a></td></tr>
</table>
<div id="bits-xc3s-LR.S3A-SPI_ACCESS:ENABLE"></div>
<div id="bits-xc3s-LR.S3A-STARTUP:GSR_SYNC"></div>
<div id="bits-xc3s-LR.S3A-STARTUP:GTS_GSR_ENABLE"></div>
<div id="bits-xc3s-LR.S3A-STARTUP:GTS_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SPI_ACCESS:ENABLE</th><th>[0, 1, 3]</th></tr>
<tr><th>STARTUP:GSR_SYNC</th><th>[0, 1, 0]</th></tr>
<tr><th>STARTUP:GTS_GSR_ENABLE</th><th>[0, 1, 4]</th></tr>
<tr><th>STARTUP:GTS_SYNC</th><th>[0, 1, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-LR.S3A-MISC:DONEPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:DONEPIN</th><th>[0, 1, 6]</th></tr>
<tr><td>PULLUP</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>1</td></tr>
</table>
</section>
</section>
<section id="upper-right">
<h2>Upper right<a class="headerlink" href="#upper-right" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id5">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="ur-s3">
<h3><code class="docutils literal notranslate"><span class="pre">UR.S3</span></code><a class="headerlink" href="#ur-s3" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">UR.S3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[1]">DCI1:LVDSBIAS[1]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[1]">DCI0:LVDSBIAS[1]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[0]">DCI1:LVDSBIAS[0]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[0]">DCI0:LVDSBIAS[0]</a></td><td><a href="#bits-xc3s-UR.S3-MISC:DCM_ENABLE" title="MISC:DCM_ENABLE">MISC:DCM_ENABLE</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-UR.S3-MISC:TDOPIN" title="MISC:TDOPIN[1]">MISC:TDOPIN[1]</a></td><td><a href="#bits-xc3s-UR.S3-MISC:TDOPIN" title="MISC:TDOPIN[0]">MISC:TDOPIN[0]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-UR.S3-MISC:TCKPIN" title="MISC:TCKPIN[0]">MISC:TCKPIN[0]</a></td><td><a href="#bits-xc3s-UR.S3-MISC:TCKPIN" title="MISC:TCKPIN[1]">MISC:TCKPIN[1]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-UR.S3-MISC:TMSPIN" title="MISC:TMSPIN[1]">MISC:TMSPIN[1]</a></td><td><a href="#bits-xc3s-UR.S3-MISC:TMSPIN" title="MISC:TMSPIN[0]">MISC:TMSPIN[0]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:TDO_ENABLE" title="BSCAN:TDO_ENABLE[0]">BSCAN:TDO_ENABLE[0]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:TDO_ENABLE" title="BSCAN:TDO_ENABLE[1]">BSCAN:TDO_ENABLE[1]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[31]">~BSCAN:USERID[31]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[30]">~BSCAN:USERID[30]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[28]">~BSCAN:USERID[28]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[29]">~BSCAN:USERID[29]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[27]">~BSCAN:USERID[27]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[26]">~BSCAN:USERID[26]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[24]">~BSCAN:USERID[24]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[25]">~BSCAN:USERID[25]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[23]">~BSCAN:USERID[23]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[22]">~BSCAN:USERID[22]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[21]">~BSCAN:USERID[21]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[20]">~BSCAN:USERID[20]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[19]">~BSCAN:USERID[19]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[18]">~BSCAN:USERID[18]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[17]">~BSCAN:USERID[17]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[16]">~BSCAN:USERID[16]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[15]">~BSCAN:USERID[15]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[14]">~BSCAN:USERID[14]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[13]">~BSCAN:USERID[13]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[12]">~BSCAN:USERID[12]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[11]">~BSCAN:USERID[11]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[10]">~BSCAN:USERID[10]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[9]">~BSCAN:USERID[9]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[8]">~BSCAN:USERID[8]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[7]">~BSCAN:USERID[7]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[6]">~BSCAN:USERID[6]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[5]">~BSCAN:USERID[5]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[4]">~BSCAN:USERID[4]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[3]">~BSCAN:USERID[3]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[2]">~BSCAN:USERID[2]</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[1]">~BSCAN:USERID[1]</a></td><td><a href="#bits-xc3s-UR.S3-BSCAN:USERID" title="~BSCAN:USERID[0]">~BSCAN:USERID[0]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[12]">DCI0:LVDSBIAS[12]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[12]">DCI1:LVDSBIAS[12]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[11]">DCI0:LVDSBIAS[11]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[11]">DCI1:LVDSBIAS[11]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[10]">DCI0:LVDSBIAS[10]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[10]">DCI1:LVDSBIAS[10]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[9]">DCI0:LVDSBIAS[9]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[9]">DCI1:LVDSBIAS[9]</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[8]">DCI0:LVDSBIAS[8]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[8]">DCI1:LVDSBIAS[8]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[7]">DCI0:LVDSBIAS[7]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[7]">DCI1:LVDSBIAS[7]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[6]">DCI0:LVDSBIAS[6]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[6]">DCI1:LVDSBIAS[6]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[5]">DCI0:LVDSBIAS[5]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[5]">DCI1:LVDSBIAS[5]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[4]">DCI0:LVDSBIAS[4]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[4]">DCI1:LVDSBIAS[4]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[3]">DCI0:LVDSBIAS[3]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[3]">DCI1:LVDSBIAS[3]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:LVDSBIAS" title="DCI0:LVDSBIAS[2]">DCI0:LVDSBIAS[2]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:LVDSBIAS" title="DCI1:LVDSBIAS[2]">DCI1:LVDSBIAS[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:ENABLE" title="DCI0:ENABLE">DCI0:ENABLE</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:ENABLE" title="DCI1:ENABLE">DCI1:ENABLE</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:QUIET" title="DCI0:QUIET">DCI0:QUIET</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:QUIET" title="DCI1:QUIET">DCI1:QUIET</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[0]">DCI0:NMASK_TERM_SPLIT[0]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[0]">DCI1:NMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[1]">DCI0:NMASK_TERM_SPLIT[1]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[1]">DCI1:NMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[2]">DCI0:NMASK_TERM_SPLIT[2]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[2]">DCI1:NMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:NMASK_TERM_SPLIT" title="DCI0:NMASK_TERM_SPLIT[3]">DCI0:NMASK_TERM_SPLIT[3]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:NMASK_TERM_SPLIT" title="DCI1:NMASK_TERM_SPLIT[3]">DCI1:NMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-UR.S3-MISC:DCI_TEST_MUX" title="MISC:DCI_TEST_MUX">MISC:DCI_TEST_MUX</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[0]">DCI0:PMASK_TERM_VCC[0]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[0]">DCI1:PMASK_TERM_VCC[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[1]">DCI0:PMASK_TERM_VCC[1]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[1]">DCI1:PMASK_TERM_VCC[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[2]">DCI0:PMASK_TERM_VCC[2]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[2]">DCI1:PMASK_TERM_VCC[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:PMASK_TERM_VCC" title="DCI0:PMASK_TERM_VCC[3]">DCI0:PMASK_TERM_VCC[3]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:PMASK_TERM_VCC" title="DCI1:PMASK_TERM_VCC[3]">DCI1:PMASK_TERM_VCC[3]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[0]">DCI0:PMASK_TERM_SPLIT[0]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[0]">DCI1:PMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[1]">DCI0:PMASK_TERM_SPLIT[1]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[1]">DCI1:PMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[2]">DCI0:PMASK_TERM_SPLIT[2]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[2]">DCI1:PMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:PMASK_TERM_SPLIT" title="DCI0:PMASK_TERM_SPLIT[3]">DCI0:PMASK_TERM_SPLIT[3]</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:PMASK_TERM_SPLIT" title="DCI1:PMASK_TERM_SPLIT[3]">DCI1:PMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:FORCE_DONE_HIGH" title="DCI0:FORCE_DONE_HIGH">DCI0:FORCE_DONE_HIGH</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:FORCE_DONE_HIGH" title="DCI1:FORCE_DONE_HIGH">DCI1:FORCE_DONE_HIGH</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-UR.S3-DCI0:TEST_ENABLE" title="DCI0:TEST_ENABLE">DCI0:TEST_ENABLE</a></td><td><a href="#bits-xc3s-UR.S3-DCI1:TEST_ENABLE" title="DCI1:TEST_ENABLE">DCI1:TEST_ENABLE</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-UR.S3-DCIRESET0:ENABLE" title="DCIRESET0:ENABLE">DCIRESET0:ENABLE</a></td><td><a href="#bits-xc3s-UR.S3-DCIRESET1:ENABLE" title="DCIRESET1:ENABLE">DCIRESET1:ENABLE</a></td></tr>
</table>
<div id="bits-xc3s-UR.S3-DCI0:LVDSBIAS"></div>
<div id="bits-xc3s-UR.S3-DCI1:LVDSBIAS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:LVDSBIAS</th><th>[0, 0, 33]</th><th>[0, 0, 34]</th><th>[0, 0, 35]</th><th>[0, 0, 36]</th><th>[0, 0, 37]</th><th>[0, 0, 38]</th><th>[0, 0, 39]</th><th>[0, 0, 40]</th><th>[0, 0, 41]</th><th>[0, 0, 42]</th><th>[0, 0, 43]</th><th>[0, 0, 10]</th><th>[0, 0, 11]</th></tr>
<tr><th>DCI1:LVDSBIAS</th><th>[0, 1, 33]</th><th>[0, 1, 34]</th><th>[0, 1, 35]</th><th>[0, 1, 36]</th><th>[0, 1, 37]</th><th>[0, 1, 38]</th><th>[0, 1, 39]</th><th>[0, 1, 40]</th><th>[0, 1, 41]</th><th>[0, 1, 42]</th><th>[0, 1, 43]</th><th>[0, 1, 9]</th><th>[0, 1, 10]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UR.S3-MISC:TCKPIN"></div>
<div id="bits-xc3s-UR.S3-MISC:TDOPIN"></div>
<div id="bits-xc3s-UR.S3-MISC:TMSPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TCKPIN</th><th>[0, 1, 14]</th><th>[0, 0, 14]</th></tr>
<tr><th>MISC:TDOPIN</th><th>[0, 0, 13]</th><th>[0, 1, 13]</th></tr>
<tr><th>MISC:TMSPIN</th><th>[0, 0, 15]</th><th>[0, 1, 15]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>0</td><td>1</td></tr>
<tr><td>PULLDOWN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UR.S3-BSCAN:TDO_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BSCAN:TDO_ENABLE</th><th>[0, 1, 16]</th><th>[0, 0, 16]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UR.S3-DCI0:ENABLE"></div>
<div id="bits-xc3s-UR.S3-DCI0:FORCE_DONE_HIGH"></div>
<div id="bits-xc3s-UR.S3-DCI0:QUIET"></div>
<div id="bits-xc3s-UR.S3-DCI0:TEST_ENABLE"></div>
<div id="bits-xc3s-UR.S3-DCI1:ENABLE"></div>
<div id="bits-xc3s-UR.S3-DCI1:FORCE_DONE_HIGH"></div>
<div id="bits-xc3s-UR.S3-DCI1:QUIET"></div>
<div id="bits-xc3s-UR.S3-DCI1:TEST_ENABLE"></div>
<div id="bits-xc3s-UR.S3-DCIRESET0:ENABLE"></div>
<div id="bits-xc3s-UR.S3-DCIRESET1:ENABLE"></div>
<div id="bits-xc3s-UR.S3-MISC:DCM_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:ENABLE</th><th>[0, 0, 44]</th></tr>
<tr><th>DCI0:FORCE_DONE_HIGH</th><th>[0, 0, 61]</th></tr>
<tr><th>DCI0:QUIET</th><th>[0, 0, 45]</th></tr>
<tr><th>DCI0:TEST_ENABLE</th><th>[0, 0, 62]</th></tr>
<tr><th>DCI1:ENABLE</th><th>[0, 1, 44]</th></tr>
<tr><th>DCI1:FORCE_DONE_HIGH</th><th>[0, 1, 61]</th></tr>
<tr><th>DCI1:QUIET</th><th>[0, 1, 45]</th></tr>
<tr><th>DCI1:TEST_ENABLE</th><th>[0, 1, 62]</th></tr>
<tr><th>DCIRESET0:ENABLE</th><th>[0, 0, 63]</th></tr>
<tr><th>DCIRESET1:ENABLE</th><th>[0, 1, 63]</th></tr>
<tr><th>MISC:DCM_ENABLE</th><th>[0, 1, 11]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UR.S3-DCI0:NMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-UR.S3-DCI0:PMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-UR.S3-DCI0:PMASK_TERM_VCC"></div>
<div id="bits-xc3s-UR.S3-DCI1:NMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-UR.S3-DCI1:PMASK_TERM_SPLIT"></div>
<div id="bits-xc3s-UR.S3-DCI1:PMASK_TERM_VCC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI0:NMASK_TERM_SPLIT</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th><th>[0, 0, 47]</th><th>[0, 0, 46]</th></tr>
<tr><th>DCI0:PMASK_TERM_SPLIT</th><th>[0, 0, 59]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th><th>[0, 0, 56]</th></tr>
<tr><th>DCI0:PMASK_TERM_VCC</th><th>[0, 0, 54]</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><th>DCI1:NMASK_TERM_SPLIT</th><th>[0, 1, 49]</th><th>[0, 1, 48]</th><th>[0, 1, 47]</th><th>[0, 1, 46]</th></tr>
<tr><th>DCI1:PMASK_TERM_SPLIT</th><th>[0, 1, 59]</th><th>[0, 1, 58]</th><th>[0, 1, 57]</th><th>[0, 1, 56]</th></tr>
<tr><th>DCI1:PMASK_TERM_VCC</th><th>[0, 1, 54]</th><th>[0, 1, 53]</th><th>[0, 1, 52]</th><th>[0, 1, 51]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UR.S3-MISC:DCI_TEST_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:DCI_TEST_MUX</th><th>[0, 0, 50]</th></tr>
<tr><td>DCI0</td><td>0</td></tr>
<tr><td>DCI1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UR.S3-BSCAN:USERID"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BSCAN:USERID</th><th>[0, 0, 17]</th><th>[0, 1, 17]</th><th>[0, 1, 18]</th><th>[0, 0, 18]</th><th>[0, 0, 19]</th><th>[0, 1, 19]</th><th>[0, 1, 20]</th><th>[0, 0, 20]</th><th>[0, 0, 21]</th><th>[0, 1, 21]</th><th>[0, 0, 22]</th><th>[0, 1, 22]</th><th>[0, 0, 23]</th><th>[0, 1, 23]</th><th>[0, 0, 24]</th><th>[0, 1, 24]</th><th>[0, 0, 25]</th><th>[0, 1, 25]</th><th>[0, 0, 26]</th><th>[0, 1, 26]</th><th>[0, 0, 27]</th><th>[0, 1, 27]</th><th>[0, 0, 28]</th><th>[0, 1, 28]</th><th>[0, 0, 29]</th><th>[0, 1, 29]</th><th>[0, 0, 30]</th><th>[0, 1, 30]</th><th>[0, 0, 31]</th><th>[0, 1, 31]</th><th>[0, 0, 32]</th><th>[0, 1, 32]</th></tr>
<tr><td>Inverted</td><td>~[31]</td><td>~[30]</td><td>~[29]</td><td>~[28]</td><td>~[27]</td><td>~[26]</td><td>~[25]</td><td>~[24]</td><td>~[23]</td><td>~[22]</td><td>~[21]</td><td>~[20]</td><td>~[19]</td><td>~[18]</td><td>~[17]</td><td>~[16]</td><td>~[15]</td><td>~[14]</td><td>~[13]</td><td>~[12]</td><td>~[11]</td><td>~[10]</td><td>~[9]</td><td>~[8]</td><td>~[7]</td><td>~[6]</td><td>~[5]</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="ur-s3e">
<h3><code class="docutils literal notranslate"><span class="pre">UR.S3E</span></code><a class="headerlink" href="#ur-s3e" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3E.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">UR.S3E bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[1]">BANK:LVDSBIAS_1[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[0]">BANK:LVDSBIAS_0[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[0]">BANK:LVDSBIAS_1[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-UR.S3E-MISC:TDOPIN" title="MISC:TDOPIN[1]">MISC:TDOPIN[1]</a></td><td><a href="#bits-xc3s-UR.S3E-MISC:TDOPIN" title="MISC:TDOPIN[0]">MISC:TDOPIN[0]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-UR.S3E-MISC:TCKPIN" title="MISC:TCKPIN[0]">MISC:TCKPIN[0]</a></td><td><a href="#bits-xc3s-UR.S3E-MISC:TCKPIN" title="MISC:TCKPIN[1]">MISC:TCKPIN[1]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-UR.S3E-MISC:TMSPIN" title="MISC:TMSPIN[1]">MISC:TMSPIN[1]</a></td><td><a href="#bits-xc3s-UR.S3E-MISC:TMSPIN" title="MISC:TMSPIN[0]">MISC:TMSPIN[0]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:TDO_ENABLE" title="BSCAN:TDO_ENABLE[0]">BSCAN:TDO_ENABLE[0]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:TDO_ENABLE" title="BSCAN:TDO_ENABLE[1]">BSCAN:TDO_ENABLE[1]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[31]">~BSCAN:USERID[31]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[30]">~BSCAN:USERID[30]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[28]">~BSCAN:USERID[28]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[29]">~BSCAN:USERID[29]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[27]">~BSCAN:USERID[27]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[26]">~BSCAN:USERID[26]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[24]">~BSCAN:USERID[24]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[25]">~BSCAN:USERID[25]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[23]">~BSCAN:USERID[23]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[22]">~BSCAN:USERID[22]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[21]">~BSCAN:USERID[21]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[20]">~BSCAN:USERID[20]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[19]">~BSCAN:USERID[19]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[18]">~BSCAN:USERID[18]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[17]">~BSCAN:USERID[17]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[16]">~BSCAN:USERID[16]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[15]">~BSCAN:USERID[15]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[14]">~BSCAN:USERID[14]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[13]">~BSCAN:USERID[13]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[12]">~BSCAN:USERID[12]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[11]">~BSCAN:USERID[11]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[10]">~BSCAN:USERID[10]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[9]">~BSCAN:USERID[9]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[8]">~BSCAN:USERID[8]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[7]">~BSCAN:USERID[7]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[6]">~BSCAN:USERID[6]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[5]">~BSCAN:USERID[5]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[4]">~BSCAN:USERID[4]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[3]">~BSCAN:USERID[3]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[2]">~BSCAN:USERID[2]</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[1]">~BSCAN:USERID[1]</a></td><td><a href="#bits-xc3s-UR.S3E-BSCAN:USERID" title="~BSCAN:USERID[0]">~BSCAN:USERID[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[10]">BANK:LVDSBIAS_0[10]</a></td></tr>
<tr><td>34</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[9]">BANK:LVDSBIAS_0[9]</a></td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[8]">BANK:LVDSBIAS_0[8]</a></td></tr>
<tr><td>36</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[7]">BANK:LVDSBIAS_0[7]</a></td></tr>
<tr><td>37</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[6]">BANK:LVDSBIAS_0[6]</a></td></tr>
<tr><td>38</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[5]">BANK:LVDSBIAS_0[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[10]">BANK:LVDSBIAS_1[10]</a></td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[9]">BANK:LVDSBIAS_1[9]</a></td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[8]">BANK:LVDSBIAS_1[8]</a></td></tr>
<tr><td>42</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[7]">BANK:LVDSBIAS_1[7]</a></td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[6]">BANK:LVDSBIAS_1[6]</a></td></tr>
<tr><td>44</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[5]">BANK:LVDSBIAS_1[5]</a></td></tr>
<tr><td>45</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[4]">BANK:LVDSBIAS_0[4]</a></td></tr>
<tr><td>46</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[3]">BANK:LVDSBIAS_0[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[2]">BANK:LVDSBIAS_0[2]</a></td></tr>
<tr><td>48</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_0" title="BANK:LVDSBIAS_0[1]">BANK:LVDSBIAS_0[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[4]">BANK:LVDSBIAS_1[4]</a></td></tr>
<tr><td>50</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[3]">BANK:LVDSBIAS_1[3]</a></td></tr>
<tr><td>51</td>
<td>-</td><td><a href="#bits-xc3s-UR.S3E-BANK:LVDSBIAS_1" title="BANK:LVDSBIAS_1[2]">BANK:LVDSBIAS_1[2]</a></td></tr>
</table>
<div id="bits-xc3s-UR.S3E-MISC:TCKPIN"></div>
<div id="bits-xc3s-UR.S3E-MISC:TDOPIN"></div>
<div id="bits-xc3s-UR.S3E-MISC:TMSPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TCKPIN</th><th>[0, 1, 14]</th><th>[0, 0, 14]</th></tr>
<tr><th>MISC:TDOPIN</th><th>[0, 0, 13]</th><th>[0, 1, 13]</th></tr>
<tr><th>MISC:TMSPIN</th><th>[0, 0, 15]</th><th>[0, 1, 15]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>0</td><td>1</td></tr>
<tr><td>PULLDOWN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UR.S3E-BSCAN:TDO_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BSCAN:TDO_ENABLE</th><th>[0, 1, 16]</th><th>[0, 0, 16]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UR.S3E-BANK:LVDSBIAS_0"></div>
<div id="bits-xc3s-UR.S3E-BANK:LVDSBIAS_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BANK:LVDSBIAS_0</th><th>[0, 1, 33]</th><th>[0, 1, 34]</th><th>[0, 1, 35]</th><th>[0, 1, 36]</th><th>[0, 1, 37]</th><th>[0, 1, 38]</th><th>[0, 1, 45]</th><th>[0, 1, 46]</th><th>[0, 1, 47]</th><th>[0, 1, 48]</th><th>[0, 1, 10]</th></tr>
<tr><th>BANK:LVDSBIAS_1</th><th>[0, 1, 39]</th><th>[0, 1, 40]</th><th>[0, 1, 41]</th><th>[0, 1, 42]</th><th>[0, 1, 43]</th><th>[0, 1, 44]</th><th>[0, 1, 49]</th><th>[0, 1, 50]</th><th>[0, 1, 51]</th><th>[0, 1, 9]</th><th>[0, 1, 11]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UR.S3E-BSCAN:USERID"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BSCAN:USERID</th><th>[0, 0, 17]</th><th>[0, 1, 17]</th><th>[0, 1, 18]</th><th>[0, 0, 18]</th><th>[0, 0, 19]</th><th>[0, 1, 19]</th><th>[0, 1, 20]</th><th>[0, 0, 20]</th><th>[0, 0, 21]</th><th>[0, 1, 21]</th><th>[0, 0, 22]</th><th>[0, 1, 22]</th><th>[0, 0, 23]</th><th>[0, 1, 23]</th><th>[0, 0, 24]</th><th>[0, 1, 24]</th><th>[0, 0, 25]</th><th>[0, 1, 25]</th><th>[0, 0, 26]</th><th>[0, 1, 26]</th><th>[0, 0, 27]</th><th>[0, 1, 27]</th><th>[0, 0, 28]</th><th>[0, 1, 28]</th><th>[0, 0, 29]</th><th>[0, 1, 29]</th><th>[0, 0, 30]</th><th>[0, 1, 30]</th><th>[0, 0, 31]</th><th>[0, 1, 31]</th><th>[0, 0, 32]</th><th>[0, 1, 32]</th></tr>
<tr><td>Inverted</td><td>~[31]</td><td>~[30]</td><td>~[29]</td><td>~[28]</td><td>~[27]</td><td>~[26]</td><td>~[25]</td><td>~[24]</td><td>~[23]</td><td>~[22]</td><td>~[21]</td><td>~[20]</td><td>~[19]</td><td>~[18]</td><td>~[17]</td><td>~[16]</td><td>~[15]</td><td>~[14]</td><td>~[13]</td><td>~[12]</td><td>~[11]</td><td>~[10]</td><td>~[9]</td><td>~[8]</td><td>~[7]</td><td>~[6]</td><td>~[5]</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="ur-s3a">
<h3><code class="docutils literal notranslate"><span class="pre">UR.S3A</span></code><a class="headerlink" href="#ur-s3a" title="Link to this heading"></a></h3>
<p>This tile is used on Spartan 3A.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">UR.S3A bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-UR.S3A-MISC:TDOPIN" title="MISC:TDOPIN[0]">MISC:TDOPIN[0]</a></td><td><a href="#bits-xc3s-UR.S3A-MISC:TDOPIN" title="MISC:TDOPIN[1]">MISC:TDOPIN[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-UR.S3A-MISC:TCKPIN" title="MISC:TCKPIN[0]">MISC:TCKPIN[0]</a></td><td><a href="#bits-xc3s-UR.S3A-MISC:TCKPIN" title="MISC:TCKPIN[1]">MISC:TCKPIN[1]</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-UR.S3A-MISC:MISO2PIN" title="MISC:MISO2PIN[0]">MISC:MISO2PIN[0]</a></td><td><a href="#bits-xc3s-UR.S3A-MISC:MISO2PIN" title="MISC:MISO2PIN[1]">MISC:MISO2PIN[1]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-UR.S3A-MISC:CSO2PIN" title="MISC:CSO2PIN[1]">MISC:CSO2PIN[1]</a></td><td><a href="#bits-xc3s-UR.S3A-MISC:CSO2PIN" title="MISC:CSO2PIN[0]">MISC:CSO2PIN[0]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[31]">~BSCAN:USERID[31]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[30]">~BSCAN:USERID[30]</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[29]">~BSCAN:USERID[29]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[28]">~BSCAN:USERID[28]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[27]">~BSCAN:USERID[27]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[26]">~BSCAN:USERID[26]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[25]">~BSCAN:USERID[25]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[24]">~BSCAN:USERID[24]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[23]">~BSCAN:USERID[23]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[22]">~BSCAN:USERID[22]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[21]">~BSCAN:USERID[21]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[20]">~BSCAN:USERID[20]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[19]">~BSCAN:USERID[19]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[18]">~BSCAN:USERID[18]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[17]">~BSCAN:USERID[17]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[16]">~BSCAN:USERID[16]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[15]">~BSCAN:USERID[15]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[14]">~BSCAN:USERID[14]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[13]">~BSCAN:USERID[13]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[12]">~BSCAN:USERID[12]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[11]">~BSCAN:USERID[11]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[10]">~BSCAN:USERID[10]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[9]">~BSCAN:USERID[9]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[8]">~BSCAN:USERID[8]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[7]">~BSCAN:USERID[7]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[6]">~BSCAN:USERID[6]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[5]">~BSCAN:USERID[5]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[4]">~BSCAN:USERID[4]</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[3]">~BSCAN:USERID[3]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[2]">~BSCAN:USERID[2]</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[1]">~BSCAN:USERID[1]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:USERID" title="~BSCAN:USERID[0]">~BSCAN:USERID[0]</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-UR.S3A-BSCAN:TDO_ENABLE" title="BSCAN:TDO_ENABLE[0]">BSCAN:TDO_ENABLE[0]</a></td><td><a href="#bits-xc3s-UR.S3A-BSCAN:TDO_ENABLE" title="BSCAN:TDO_ENABLE[1]">BSCAN:TDO_ENABLE[1]</a></td></tr>
</table>
<div id="bits-xc3s-UR.S3A-MISC:CSO2PIN"></div>
<div id="bits-xc3s-UR.S3A-MISC:MISO2PIN"></div>
<div id="bits-xc3s-UR.S3A-MISC:TCKPIN"></div>
<div id="bits-xc3s-UR.S3A-MISC:TDOPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:CSO2PIN</th><th>[0, 0, 46]</th><th>[0, 1, 46]</th></tr>
<tr><th>MISC:MISO2PIN</th><th>[0, 1, 45]</th><th>[0, 0, 45]</th></tr>
<tr><th>MISC:TCKPIN</th><th>[0, 1, 44]</th><th>[0, 0, 44]</th></tr>
<tr><th>MISC:TDOPIN</th><th>[0, 1, 7]</th><th>[0, 0, 7]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td></tr>
<tr><td>PULLNONE</td><td>0</td><td>1</td></tr>
<tr><td>PULLDOWN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-UR.S3A-BSCAN:TDO_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BSCAN:TDO_ENABLE</th><th>[0, 1, 63]</th><th>[0, 0, 63]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-UR.S3A-BSCAN:USERID"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BSCAN:USERID</th><th>[0, 0, 47]</th><th>[0, 1, 47]</th><th>[0, 0, 48]</th><th>[0, 1, 48]</th><th>[0, 0, 49]</th><th>[0, 1, 49]</th><th>[0, 0, 50]</th><th>[0, 1, 50]</th><th>[0, 0, 51]</th><th>[0, 1, 51]</th><th>[0, 0, 52]</th><th>[0, 1, 52]</th><th>[0, 0, 53]</th><th>[0, 1, 53]</th><th>[0, 0, 54]</th><th>[0, 1, 54]</th><th>[0, 0, 55]</th><th>[0, 1, 55]</th><th>[0, 0, 56]</th><th>[0, 1, 56]</th><th>[0, 0, 57]</th><th>[0, 1, 57]</th><th>[0, 0, 58]</th><th>[0, 1, 58]</th><th>[0, 0, 59]</th><th>[0, 1, 59]</th><th>[0, 0, 60]</th><th>[0, 1, 60]</th><th>[0, 0, 61]</th><th>[0, 1, 61]</th><th>[0, 0, 62]</th><th>[0, 1, 62]</th></tr>
<tr><td>Inverted</td><td>~[31]</td><td>~[30]</td><td>~[29]</td><td>~[28]</td><td>~[27]</td><td>~[26]</td><td>~[25]</td><td>~[24]</td><td>~[23]</td><td>~[22]</td><td>~[21]</td><td>~[20]</td><td>~[19]</td><td>~[18]</td><td>~[17]</td><td>~[16]</td><td>~[15]</td><td>~[14]</td><td>~[13]</td><td>~[12]</td><td>~[11]</td><td>~[10]</td><td>~[9]</td><td>~[8]</td><td>~[7]</td><td>~[6]</td><td>~[5]</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
</section>
<section id="i-o-data-spartan-3">
<h2>I/O data — Spartan 3<a class="headerlink" href="#i-o-data-spartan-3" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="13">IOSTD:S3:LVDSBIAS</th></tr>
<tr><th>[12]</th><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LDT_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVDSEXT_25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVDSEXT_25_DCI</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVDS_25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVDS_25_DCI</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RSDS_25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>ULVDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:S3:PMASK_TERM_SPLIT</th><th colspan="4">IOSTD:S3:NMASK_TERM_SPLIT</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDSEXT_25_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDS_25_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:S3:PMASK_TERM_VCC</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>GTLP_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTL_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
</section>
<section id="i-o-data-spartan-3e">
<h2>I/O data — Spartan 3E<a class="headerlink" href="#i-o-data-spartan-3e" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="11">IOSTD:S3E:LVDSBIAS</th></tr>
<tr><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDS_25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>MINI_LVDS_25</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RSDS_25</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
</table>
</section>
<section id="i-o-data-spartan-3a">
<h2>I/O data — Spartan 3A<a class="headerlink" href="#i-o-data-spartan-3a" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="12">IOSTD:S3A.TB:LVDSBIAS</th></tr>
<tr><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDS_25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVDS_33</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>MINI_LVDS_25</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>MINI_LVDS_33</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PPDS_25</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>PPDS_33</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>RSDS_25</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RSDS_33</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TMDS_33</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dcm-s3e.html" class="btn btn-neutral float-left" title="Digital Clock Managers — Spartan 3E, 3A" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="config-s3.html" class="btn btn-neutral float-right" title="Configuration registers — Spartan 3, Spartan 3E" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>