0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/early_detection_debounce.sv,1744263269,systemVerilog,,C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/hdl/fibonacci_v2.sv,,early_detection_debounce,,uvm,,,,,,
C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv,1744263269,systemVerilog,,C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/tb/fibonacci_v2_tb.sv,,hex_sseg_disp,,uvm,,,,,,
C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/fibonacci_v2/fibonacci_v2.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/hdl/fibonacci_v2.sv,1745739358,systemVerilog,,C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv,,fibonacci_v2,,uvm,,,,,,
C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/tb/fibonacci_v2_tb.sv,1745737390,systemVerilog,,,,fibonacci_v2_tb,,uvm,,,,,,
