@W: BN287 :"a:\documentos\aruitectura pasti\p2pasti\controldisplays.vhd":36:14:36:15|Register auxCatodo[3:0] with reset has an initial value of 1. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"a:\documentos\aruitectura pasti\p2pasti\controldisplays.vhd":22:9:22:10|Found inferred clock controlDisplays|clk which controls 16 sequential elements including clk_aux. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
