########################
# syntax benchmarks config
########################

regression_params=--include_default_arch
synthesis_params= --elaborator yosys --fflegalize
script_synthesis_params=--time_limit 7200s 
script_simulation_params=--time_limit 7200s 
simulation_params= -L reset rst -H we

# setup the architecture
archs_dir=../vtr_flow/arch/timing

# setup the circuits
circuits_dir=regression_test/benchmark/verilog/yosys_compatible_verilogs/fpu/softlogic

circuit_list_add=bfly.v
circuit_list_add=bgm.v
circuit_list_add=dscg.v
circuit_list_add=fir.v
circuit_list_add=mm3.v
circuit_list_add=ode.v
circuit_list_add=syn2.v
circuit_list_add=syn7.v

# Add architectures to list to sweep
arch_list_add=hard_fpu_arch_timing.xml

synthesis_parse_file=regression_test/parse_result/conf/synth.toml
simulation_parse_file=regression_test/parse_result/conf/sim.toml
