
---------- Begin Simulation Statistics ----------
final_tick                                 4914254500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218161                       # Simulator instruction rate (inst/s)
host_mem_usage                                 872988                       # Number of bytes of host memory used
host_op_rate                                   249151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    44.09                       # Real time elapsed on the host
host_tick_rate                              111459770                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004914                       # Number of seconds simulated
sim_ticks                                  4914254500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.376649                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1105122                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1112054                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27213                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1689295                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              75562                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76830                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1268                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2575932                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  344351                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          641                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4458625                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3661775                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24433                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                469819                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          794858                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8500160                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.292818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.192336                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5080022     59.76%     59.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1116899     13.14%     72.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       683838      8.05%     80.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       467587      5.50%     86.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       275274      3.24%     89.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       231140      2.72%     92.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       142590      1.68%     94.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32991      0.39%     94.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       469819      5.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8500160                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.021815                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.021815                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1086024                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2795                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1099307                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11896571                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  5063336                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2305864                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24710                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9068                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                132144                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2575932                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1914652                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3263696                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 14442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10568772                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   54980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.262088                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5320764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1525035                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.075318                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8612078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.397619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.493157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6019333     69.89%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   173104      2.01%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   471344      5.47%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   445323      5.17%     82.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   157588      1.83%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   376471      4.37%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   267094      3.10%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   145197      1.69%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   556624      6.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8612078                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1216432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26387                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2482346                       # Number of branches executed
system.cpu.iew.exec_nop                          6104                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.182242                       # Inst execution rate
system.cpu.iew.exec_refs                      2516631                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1149368                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  223907                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1317952                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                381                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1468                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1182912                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11784096                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1367263                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20688                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11619674                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1574                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 20346                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24710                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 23552                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            32357                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        65600                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        70260                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        88451                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            196                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16750                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9637                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10903361                       # num instructions consuming a value
system.cpu.iew.wb_count                      11536493                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520064                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5670443                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.173778                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11542017                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13042979                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8403561                       # number of integer regfile writes
system.cpu.ipc                               0.978651                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.978651                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               598      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8803790     75.63%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90752      0.78%     76.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7482      0.06%     76.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11864      0.10%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56292      0.48%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48932      0.42%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20582      0.18%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23879      0.21%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39739      0.34%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1318      0.01%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3115      0.03%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2397      0.02%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1958      0.02%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1372377     11.79%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1152061      9.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11640362                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      106974                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009190                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26927     25.17%     25.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     25.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     25.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     25.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     25.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     25.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15193     14.20%     39.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               394      0.37%     39.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     7      0.01%     39.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10916     10.20%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.01%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21596     20.19%     70.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 31912     29.83%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11426711                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           31387865                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11248639                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12125155                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11777611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11640362                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 381                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          792960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1548                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       589953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8612078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.351632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.863692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4358957     50.61%     50.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1412219     16.40%     67.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              943223     10.95%     77.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              723313      8.40%     86.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              356752      4.14%     90.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              396136      4.60%     95.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              240790      2.80%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              126174      1.47%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               54514      0.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8612078                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.184347                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 320027                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613459                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       287854                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            445986                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            107510                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            72023                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1317952                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1182912                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8281992                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          9828510                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  373030                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216163                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5118341                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4029                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8323                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19248723                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11840852                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12827200                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2376428                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 137250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24710                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                408375                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   938089                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13232295                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         311194                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18628                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    671110                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            393                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           411767                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     19812969                       # The number of ROB reads
system.cpu.rob.rob_writes                    23680199                       # The number of ROB writes
system.cpu.timesIdled                          130077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325736                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220368                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       184754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       370549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5280                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3770                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            77                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       579200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  579200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9127                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9127    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9127                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11017500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47741750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            181113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       161744                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4586                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        161761                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19353                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           95                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       485265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                556343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20704256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2135488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22839744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           185795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 185792    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             185795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          356446500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35962487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         242641996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               159470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17179                       # number of demand (read+write) hits
system.l2.demand_hits::total                   176649                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              159470                       # number of overall hits
system.l2.overall_hits::.cpu.data               17179                       # number of overall hits
system.l2.overall_hits::total                  176649                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6760                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2291                       # number of overall misses
system.l2.overall_misses::.cpu.data              6760                       # number of overall misses
system.l2.overall_misses::total                  9051                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    178394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    517387000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        695781000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    178394000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    517387000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       695781000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           161761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23939                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               185700                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          161761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23939                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              185700                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.014163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282384                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048740                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.014163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282384                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048740                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77867.306853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76536.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76873.384156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77867.306853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76536.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76873.384156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9051                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    155494000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    449787000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    605281000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    155494000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    449787000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    605281000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048740                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048740                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67871.671759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66536.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66874.489007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67871.671759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66536.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66874.489007                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9428                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9428                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       161741                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           161741                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       161741                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       161741                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   816                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3770                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    290161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     290161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.822067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.822067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76965.782493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76965.782493                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    252461000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    252461000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.822067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.822067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66965.782493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66965.782493                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         159470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             159470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    178394000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    178394000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       161761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         161761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77867.306853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77867.306853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    155494000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    155494000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67871.671759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67871.671759                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    227226000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    227226000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75995.317726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75995.317726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    197326000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    197326000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65995.317726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65995.317726                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                18                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           77                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              77                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.810526                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.810526                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1472500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1472500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.810526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.810526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19123.376623                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19123.376623                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6031.236094                       # Cycle average of tags in use
system.l2.tags.total_refs                      370468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.554789                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.358138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1636.317270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4350.560686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.049936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.132769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.184059                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          612                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8069                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.278229                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2973503                       # Number of tag accesses
system.l2.tags.data_accesses                  2973503                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         146560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         432640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             579200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       146560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146560                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9050                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29823445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          88037768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             117861214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29823445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29823445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29823445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         88037768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            117861214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     64138500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               233826000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7087.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25837.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7716                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9050                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    435.228916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   258.796245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.046481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          351     26.43%     26.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          293     22.06%     48.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          125      9.41%     57.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      4.89%     62.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      4.14%     66.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           48      3.61%     70.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      4.07%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      2.11%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          309     23.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1328                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 579200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  579200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       117.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    117.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4914160500                       # Total gap between requests
system.mem_ctrls.avgGap                     543001.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       146560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       432640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 29823445.244848433882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88037768.495709776878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61305250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    172520750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26770.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25520.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4890900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2584395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31473120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     387837840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        587007090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1392752160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2406545505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.707138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3614706000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    164060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1135488500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4633860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2455365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33143880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     387837840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        608719530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1374468000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2411258475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        490.666178                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3566528000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    164060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1183666500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1749627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1749627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1749627                       # number of overall hits
system.cpu.icache.overall_hits::total         1749627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       165024                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         165024                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       165024                       # number of overall misses
system.cpu.icache.overall_misses::total        165024                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2669751498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2669751498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2669751498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2669751498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1914651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1914651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1914651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1914651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.086190                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086190                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.086190                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086190                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16177.958951                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16177.958951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16177.958951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16177.958951                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1902                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                58                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.793103                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       161744                       # number of writebacks
system.cpu.icache.writebacks::total            161744                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3263                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3263                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3263                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3263                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       161761                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       161761                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       161761                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       161761                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2451024998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2451024998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2451024998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2451024998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.084486                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.084486                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.084486                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.084486                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15152.138018                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15152.138018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15152.138018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15152.138018                       # average overall mshr miss latency
system.cpu.icache.replacements                 161744                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1749627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1749627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       165024                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        165024                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2669751498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2669751498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1914651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1914651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.086190                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086190                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16177.958951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16177.958951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       161761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       161761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2451024998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2451024998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.084486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.084486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15152.138018                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15152.138018                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.997970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1911387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            161760                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.816191                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.997970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3991062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3991062                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2300894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2300894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2302504                       # number of overall hits
system.cpu.dcache.overall_hits::total         2302504                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65227                       # number of overall misses
system.cpu.dcache.overall_misses::total         65227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2641777712                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2641777712                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2641777712                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2641777712                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2366094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2366094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2367731                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2367731                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027548                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027548                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40518.063067                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40518.063067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40501.291060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40501.291060                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58432                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        33293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2012                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             267                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.041750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   124.692884                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9428                       # number of writebacks
system.cpu.dcache.writebacks::total              9428                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        41198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        41198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        41198                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        41198                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24029                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    736893378                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    736893378                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    737436878                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    737436878                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010149                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30701.332306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30701.332306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30689.453494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30689.453494                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23010                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1232044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1232044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1139229000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1139229000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1271539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1271539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28844.891758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28844.891758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    428014500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    428014500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22152.813001                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22152.813001                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1068689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1068689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1500229266                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1500229266                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023418                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023418                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58540.963281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58540.963281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        21024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        21024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    306637432                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    306637432                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66616.865522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66616.865522                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1610                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1610                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1637                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1637                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016494                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016494                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       543500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       543500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016494                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016494                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20129.629630                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20129.629630                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2319446                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2319446                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29736.487179                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29736.487179                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2241446                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2241446                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28736.487179                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28736.487179                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       289000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       289000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.030000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.030000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 32111.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32111.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           919.483704                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2327096                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24034                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.825164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   919.483704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.897933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.897933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          581                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4760630                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4760630                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4914254500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4914254500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
