{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699538516476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699538516477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 15:01:56 2023 " "Processing started: Thu Nov  9 15:01:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699538516477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699538516477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spacewire_top -c spacewire_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off spacewire_top -c spacewire_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699538516477 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699538516640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bench/vhdl/streamtest_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bench/vhdl/streamtest_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streamtest_tb-tb_arch " "Found design unit 1: streamtest_tb-tb_arch" {  } { { "bench/vhdl/streamtest_tb.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/streamtest_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517010 ""} { "Info" "ISGN_ENTITY_NAME" "1 streamtest_tb " "Found entity 1: streamtest_tb" {  } { { "bench/vhdl/streamtest_tb.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/streamtest_tb.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bench/vhdl/spwlink_tb_all.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bench/vhdl/spwlink_tb_all.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwlink_tb_all-tb_arch " "Found design unit 1: spwlink_tb_all-tb_arch" {  } { { "bench/vhdl/spwlink_tb_all.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/spwlink_tb_all.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517012 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwlink_tb_all " "Found entity 1: spwlink_tb_all" {  } { { "bench/vhdl/spwlink_tb_all.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/spwlink_tb_all.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bench/vhdl/spwlink_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bench/vhdl/spwlink_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwlink_tb-tb_arch " "Found design unit 1: spwlink_tb-tb_arch" {  } { { "bench/vhdl/spwlink_tb.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/spwlink_tb.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517014 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwlink_tb " "Found entity 1: spwlink_tb" {  } { { "bench/vhdl/spwlink_tb.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/spwlink_tb.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517014 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "REGISTER_DUPLICATION rtl/vhdl/syncdff.vhd(27) " "Unrecognized synthesis attribute \"REGISTER_DUPLICATION\" at rtl/vhdl/syncdff.vhd(27)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517015 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHIFT_EXTRACT rtl/vhdl/syncdff.vhd(39) " "Unrecognized synthesis attribute \"SHIFT_EXTRACT\" at rtl/vhdl/syncdff.vhd(39)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517015 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHIFT_EXTRACT rtl/vhdl/syncdff.vhd(40) " "Unrecognized synthesis attribute \"SHIFT_EXTRACT\" at rtl/vhdl/syncdff.vhd(40)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 40 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517015 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC rtl/vhdl/syncdff.vhd(44) " "Unrecognized synthesis attribute \"RLOC\" at rtl/vhdl/syncdff.vhd(44)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 44 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517015 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC rtl/vhdl/syncdff.vhd(45) " "Unrecognized synthesis attribute \"RLOC\" at rtl/vhdl/syncdff.vhd(45)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 45 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/syncdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/syncdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 syncdff-syncdff_arch " "Found design unit 1: syncdff-syncdff_arch" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517015 ""} { "Info" "ISGN_ENTITY_NAME" "1 syncdff " "Found entity 1: syncdff" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/streamtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/streamtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streamtest-streamtest_arch " "Found design unit 1: streamtest-streamtest_arch" {  } { { "rtl/vhdl/streamtest.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/streamtest.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517017 ""} { "Info" "ISGN_ENTITY_NAME" "1 streamtest " "Found entity 1: streamtest" {  } { { "rtl/vhdl/streamtest.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/streamtest.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517017 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FSM_EXTRACT rtl/vhdl/spwxmit_fast.vhd(184) " "Unrecognized synthesis attribute \"FSM_EXTRACT\" at rtl/vhdl/spwxmit_fast.vhd(184)" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 184 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517017 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwxmit_fast.vhd(325) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwxmit_fast.vhd(325)" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 325 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517017 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwxmit_fast.vhd(326) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwxmit_fast.vhd(326)" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 326 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwxmit_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwxmit_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwxmit_fast-spwxmit_fast_arch " "Found design unit 1: spwxmit_fast-spwxmit_fast_arch" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517018 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwxmit_fast " "Found entity 1: spwxmit_fast" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwxmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwxmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwxmit-spwxmit_arch " "Found design unit 1: spwxmit-spwxmit_arch" {  } { { "rtl/vhdl/spwxmit.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517019 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwxmit " "Found entity 1: spwxmit" {  } { { "rtl/vhdl/spwxmit.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwstream-spwstream_arch " "Found design unit 1: spwstream-spwstream_arch" {  } { { "rtl/vhdl/spwstream.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517020 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwstream " "Found entity 1: spwstream" {  } { { "rtl/vhdl/spwstream.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwrecvfront_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwrecvfront_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecvfront_generic-spwrecvfront_arch " "Found design unit 1: spwrecvfront_generic-spwrecvfront_arch" {  } { { "rtl/vhdl/spwrecvfront_generic.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_generic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517021 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecvfront_generic " "Found entity 1: spwrecvfront_generic" {  } { { "rtl/vhdl/spwrecvfront_generic.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_generic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517021 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FSM_EXTRACT rtl/vhdl/spwrecvfront_fast.vhd(106) " "Unrecognized synthesis attribute \"FSM_EXTRACT\" at rtl/vhdl/spwrecvfront_fast.vhd(106)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 106 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517021 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwrecvfront_fast.vhd(194) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwrecvfront_fast.vhd(194)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517021 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwrecvfront_fast.vhd(195) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwrecvfront_fast.vhd(195)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 195 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517022 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwrecvfront_fast.vhd(196) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwrecvfront_fast.vhd(196)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 196 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517022 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwrecvfront_fast.vhd(197) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwrecvfront_fast.vhd(197)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 197 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699538517022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwrecvfront_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwrecvfront_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecvfront_fast-spwrecvfront_arch " "Found design unit 1: spwrecvfront_fast-spwrecvfront_arch" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517022 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecvfront_fast " "Found entity 1: spwrecvfront_fast" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwrecv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwrecv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecv-spwrecv_arch " "Found design unit 1: spwrecv-spwrecv_arch" {  } { { "rtl/vhdl/spwrecv.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecv.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517023 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecv " "Found entity 1: spwrecv" {  } { { "rtl/vhdl/spwrecv.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecv.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwram-spwram_arch " "Found design unit 1: spwram-spwram_arch" {  } { { "rtl/vhdl/spwram.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517023 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwram " "Found entity 1: spwram" {  } { { "rtl/vhdl/spwram.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwram.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/vhdl/spwpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwpkg " "Found design unit 1: spwpkg" {  } { { "rtl/vhdl/spwpkg.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwpkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwlink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwlink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwlink-spwlink_arch " "Found design unit 1: spwlink-spwlink_arch" {  } { { "rtl/vhdl/spwlink.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwlink.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517025 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwlink " "Found entity 1: spwlink" {  } { { "rtl/vhdl/spwlink.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwlink.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699538517025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "streamtest_top.vhd 2 1 " "Using design file streamtest_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streamtest_top-streamtest_top_arch " "Found design unit 1: streamtest_top-streamtest_top_arch" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517088 ""} { "Info" "ISGN_ENTITY_NAME" "1 streamtest_top " "Found entity 1: streamtest_top" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699538517088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699538517088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "streamtest_top " "Elaborating entity \"streamtest_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699538517091 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spw_do streamtest_top.vhd(55) " "VHDL Signal Declaration warning at streamtest_top.vhd(55): used implicit default value for signal \"spw_do\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699538517093 "|streamtest_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spw_so streamtest_top.vhd(56) " "VHDL Signal Declaration warning at streamtest_top.vhd(56): used implicit default value for signal \"spw_so\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699538517093 "|streamtest_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sysclk streamtest_top.vhd(63) " "VHDL Signal Declaration warning at streamtest_top.vhd(63): used implicit default value for signal \"sysclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699538517093 "|streamtest_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_linkstarted streamtest_top.vhd(80) " "Verilog HDL or VHDL warning at streamtest_top.vhd(80): object \"s_linkstarted\" assigned a value but never read" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699538517093 "|streamtest_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_linkconnecting streamtest_top.vhd(81) " "Verilog HDL or VHDL warning at streamtest_top.vhd(81): object \"s_linkconnecting\" assigned a value but never read" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699538517094 "|streamtest_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_spwdi streamtest_top.vhd(87) " "VHDL Signal Declaration warning at streamtest_top.vhd(87): used implicit default value for signal \"s_spwdi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699538517094 "|streamtest_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_spwsi streamtest_top.vhd(88) " "VHDL Signal Declaration warning at streamtest_top.vhd(88): used implicit default value for signal \"s_spwsi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699538517094 "|streamtest_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_spwdo streamtest_top.vhd(89) " "Verilog HDL or VHDL warning at streamtest_top.vhd(89): object \"s_spwdo\" assigned a value but never read" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699538517094 "|streamtest_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_spwso streamtest_top.vhd(90) " "Verilog HDL or VHDL warning at streamtest_top.vhd(90): object \"s_spwso\" assigned a value but never read" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699538517094 "|streamtest_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamtest streamtest:streamtest_inst " "Elaborating entity \"streamtest\" for hierarchy \"streamtest:streamtest_inst\"" {  } { { "streamtest_top.vhd" "streamtest_inst" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538517106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwstream streamtest:streamtest_inst\|spwstream:spwstream_inst " "Elaborating entity \"spwstream\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\"" {  } { { "rtl/vhdl/streamtest.vhd" "spwstream_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/streamtest.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538517110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwlink streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwlink:link_inst " "Elaborating entity \"spwlink\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwlink:link_inst\"" {  } { { "rtl/vhdl/spwstream.vhd" "link_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538517113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwrecv streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwrecv:recv_inst " "Elaborating entity \"spwrecv\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwrecv:recv_inst\"" {  } { { "rtl/vhdl/spwstream.vhd" "recv_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538517116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwxmit streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwxmit:\\xmit_sel0:xmit_inst " "Elaborating entity \"spwxmit\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwxmit:\\xmit_sel0:xmit_inst\"" {  } { { "rtl/vhdl/spwstream.vhd" "\\xmit_sel0:xmit_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538517118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwrecvfront_generic streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwrecvfront_generic:\\recvfront_sel0:recvfront_generic_inst " "Elaborating entity \"spwrecvfront_generic\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwrecvfront_generic:\\recvfront_sel0:recvfront_generic_inst\"" {  } { { "rtl/vhdl/spwstream.vhd" "\\recvfront_sel0:recvfront_generic_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538517120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwram streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwram:rxmem " "Elaborating entity \"spwram\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwram:rxmem\"" {  } { { "rtl/vhdl/spwstream.vhd" "rxmem" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538517122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwram streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwram:txmem " "Elaborating entity \"spwram\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwram:txmem\"" {  } { { "rtl/vhdl/spwstream.vhd" "txmem" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538517124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699538517559 "|streamtest_top|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699538517559 "|streamtest_top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699538517559 "|streamtest_top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699538517559 "|streamtest_top|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spw_do GND " "Pin \"spw_do\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699538517559 "|streamtest_top|spw_do"} { "Warning" "WMLS_MLS_STUCK_PIN" "spw_so GND " "Pin \"spw_so\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699538517559 "|streamtest_top|spw_so"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699538517559 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "190 " "190 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1699538517564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699538517666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517666 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_reset " "No output dependent on input pin \"btn_reset\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|btn_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_clear " "No output dependent on input pin \"btn_clear\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|btn_clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spw_di " "No output dependent on input pin \"spw_di\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|spw_di"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spw_si " "No output dependent on input pin \"spw_si\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538517705 "|streamtest_top|spw_si"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699538517705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699538517706 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699538517706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699538517706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699538517715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 15:01:57 2023 " "Processing ended: Thu Nov  9 15:01:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699538517715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699538517715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699538517715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699538517715 ""}
