{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714154048079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714154048079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 18:54:04 2024 " "Processing started: Fri Apr 26 18:54:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714154048079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154048079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154048079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714154048322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714154048322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj300_edmonds.v 1 1 " "Found 1 design units, including 1 entities, in source file proj300_edmonds.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROJ300_Edmonds " "Found entity 1: PROJ300_Edmonds" {  } { { "PROJ300_Edmonds.v" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL_TB " "Found entity 1: PWM_SERVO_CONTROL_TB" {  } { { "PWM_SERVO_CONTROL_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM_SERVO_CONTROL.sv(54) " "Verilog HDL information at PWM_SERVO_CONTROL.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL " "Found entity 1: PWM_SERVO_CONTROL" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT " "Found entity 1: ANGLE_OUTPUT_UNIT" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT_TB " "Found entity 1: ANGLE_OUTPUT_UNIT_TB" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_pwm_combined_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_pwm_combined_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_PWM_COMBINED_TB " "Found entity 1: ANGLE_PWM_COMBINED_TB" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_INPUT " "Found entity 1: KEY_INPUT" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_7seg " "Found entity 1: LED_7seg" {  } { { "LED_7seg.v" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/LED_7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "servo1 ANGLE_PWM_COMBINED_TB.sv(21) " "Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for \"servo1\"" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "servo2 ANGLE_PWM_COMBINED_TB.sv(21) " "Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for \"servo2\"" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "servo3 ANGLE_PWM_COMBINED_TB.sv(21) " "Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for \"servo3\"" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "servo4 ANGLE_PWM_COMBINED_TB.sv(21) " "Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for \"servo4\"" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_SERVO_CONTROL PWM_SERVO_CONTROL:inst2 " "Elaborating entity \"PWM_SERVO_CONTROL\" for hierarchy \"PWM_SERVO_CONTROL:inst2\"" {  } { { "Top.bdf" "inst2" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 144 344 520 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PWM_SERVO_CONTROL.sv(41) " "Verilog HDL Case Statement warning at PWM_SERVO_CONTROL.sv(41): can't check case statement for completeness because the case expression has too many possible states" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 41 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|PWM_SERVO_CONTROL:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_INPUT KEY_INPUT:inst1 " "Elaborating entity \"KEY_INPUT\" for hierarchy \"KEY_INPUT:inst1\"" {  } { { "Top.bdf" "inst1" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 456 64 248 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 KEY_INPUT.sv(29) " "Verilog HDL assignment warning at KEY_INPUT.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 KEY_INPUT.sv(30) " "Verilog HDL assignment warning at KEY_INPUT.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 KEY_INPUT.sv(31) " "Verilog HDL assignment warning at KEY_INPUT.sv(31): truncated value with size 32 to match size of target (8)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 KEY_INPUT.sv(32) " "Verilog HDL assignment warning at KEY_INPUT.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_INPUT.sv(28) " "Verilog HDL Case Statement information at KEY_INPUT.sv(28): all case item expressions in this case statement are onehot" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 KEY_INPUT.sv(38) " "Verilog HDL assignment warning at KEY_INPUT.sv(38): truncated value with size 32 to match size of target (8)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 KEY_INPUT.sv(39) " "Verilog HDL assignment warning at KEY_INPUT.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 KEY_INPUT.sv(40) " "Verilog HDL assignment warning at KEY_INPUT.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 KEY_INPUT.sv(41) " "Verilog HDL assignment warning at KEY_INPUT.sv(41): truncated value with size 32 to match size of target (8)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_INPUT.sv(37) " "Verilog HDL Case Statement information at KEY_INPUT.sv(37): all case item expressions in this case statement are onehot" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "angle1 KEY_INPUT.sv(26) " "Verilog HDL Always Construct warning at KEY_INPUT.sv(26): inferring latch(es) for variable \"angle1\", which holds its previous value in one or more paths through the always construct" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "angle2 KEY_INPUT.sv(26) " "Verilog HDL Always Construct warning at KEY_INPUT.sv(26): inferring latch(es) for variable \"angle2\", which holds its previous value in one or more paths through the always construct" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "angle3 KEY_INPUT.sv(26) " "Verilog HDL Always Construct warning at KEY_INPUT.sv(26): inferring latch(es) for variable \"angle3\", which holds its previous value in one or more paths through the always construct" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "angle4 KEY_INPUT.sv(26) " "Verilog HDL Always Construct warning at KEY_INPUT.sv(26): inferring latch(es) for variable \"angle4\", which holds its previous value in one or more paths through the always construct" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_INPUT.sv(56) " "Verilog HDL Case Statement information at KEY_INPUT.sv(56): all case item expressions in this case statement are onehot" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle4\[0\] KEY_INPUT.sv(26) " "Inferred latch for \"angle4\[0\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle4\[1\] KEY_INPUT.sv(26) " "Inferred latch for \"angle4\[1\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle4\[2\] KEY_INPUT.sv(26) " "Inferred latch for \"angle4\[2\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle4\[3\] KEY_INPUT.sv(26) " "Inferred latch for \"angle4\[3\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle4\[4\] KEY_INPUT.sv(26) " "Inferred latch for \"angle4\[4\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle4\[5\] KEY_INPUT.sv(26) " "Inferred latch for \"angle4\[5\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle4\[6\] KEY_INPUT.sv(26) " "Inferred latch for \"angle4\[6\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle4\[7\] KEY_INPUT.sv(26) " "Inferred latch for \"angle4\[7\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle3\[0\] KEY_INPUT.sv(26) " "Inferred latch for \"angle3\[0\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle3\[1\] KEY_INPUT.sv(26) " "Inferred latch for \"angle3\[1\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle3\[2\] KEY_INPUT.sv(26) " "Inferred latch for \"angle3\[2\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle3\[3\] KEY_INPUT.sv(26) " "Inferred latch for \"angle3\[3\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle3\[4\] KEY_INPUT.sv(26) " "Inferred latch for \"angle3\[4\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle3\[5\] KEY_INPUT.sv(26) " "Inferred latch for \"angle3\[5\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle3\[6\] KEY_INPUT.sv(26) " "Inferred latch for \"angle3\[6\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle3\[7\] KEY_INPUT.sv(26) " "Inferred latch for \"angle3\[7\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle2\[0\] KEY_INPUT.sv(26) " "Inferred latch for \"angle2\[0\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle2\[1\] KEY_INPUT.sv(26) " "Inferred latch for \"angle2\[1\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle2\[2\] KEY_INPUT.sv(26) " "Inferred latch for \"angle2\[2\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle2\[3\] KEY_INPUT.sv(26) " "Inferred latch for \"angle2\[3\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle2\[4\] KEY_INPUT.sv(26) " "Inferred latch for \"angle2\[4\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle2\[5\] KEY_INPUT.sv(26) " "Inferred latch for \"angle2\[5\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle2\[6\] KEY_INPUT.sv(26) " "Inferred latch for \"angle2\[6\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle2\[7\] KEY_INPUT.sv(26) " "Inferred latch for \"angle2\[7\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle1\[0\] KEY_INPUT.sv(26) " "Inferred latch for \"angle1\[0\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle1\[1\] KEY_INPUT.sv(26) " "Inferred latch for \"angle1\[1\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle1\[2\] KEY_INPUT.sv(26) " "Inferred latch for \"angle1\[2\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle1\[3\] KEY_INPUT.sv(26) " "Inferred latch for \"angle1\[3\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle1\[4\] KEY_INPUT.sv(26) " "Inferred latch for \"angle1\[4\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle1\[5\] KEY_INPUT.sv(26) " "Inferred latch for \"angle1\[5\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle1\[6\] KEY_INPUT.sv(26) " "Inferred latch for \"angle1\[6\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle1\[7\] KEY_INPUT.sv(26) " "Inferred latch for \"angle1\[7\]\" at KEY_INPUT.sv(26)" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052550 "|Top|KEY_INPUT:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_7seg LED_7seg:inst3 " "Elaborating entity \"LED_7seg\" for hierarchy \"LED_7seg:inst3\"" {  } { { "Top.bdf" "inst3" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 520 320 520 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANGLE_OUTPUT_UNIT ANGLE_OUTPUT_UNIT:inst " "Elaborating entity \"ANGLE_OUTPUT_UNIT\" for hierarchy \"ANGLE_OUTPUT_UNIT:inst\"" {  } { { "Top.bdf" "inst" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 96 264 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches ANGLE_OUTPUT_UNIT.sv(18) " "Verilog HDL or VHDL warning at ANGLE_OUTPUT_UNIT.sv(18): object \"switches\" assigned a value but never read" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714154052560 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angle1 ANGLE_OUTPUT_UNIT.sv(2) " "Output port \"angle1\" at ANGLE_OUTPUT_UNIT.sv(2) has no driver" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714154052560 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angle2 ANGLE_OUTPUT_UNIT.sv(3) " "Output port \"angle2\" at ANGLE_OUTPUT_UNIT.sv(3) has no driver" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714154052560 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angle3 ANGLE_OUTPUT_UNIT.sv(4) " "Output port \"angle3\" at ANGLE_OUTPUT_UNIT.sv(4) has no driver" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714154052560 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angle4 ANGLE_OUTPUT_UNIT.sv(5) " "Output port \"angle4\" at ANGLE_OUTPUT_UNIT.sv(5) has no driver" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714154052560 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod11\"" {  } { { "KEY_INPUT.sv" "Mod11" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod8\"" {  } { { "KEY_INPUT.sv" "Mod8" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod2\"" {  } { { "KEY_INPUT.sv" "Mod2" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod5\"" {  } { { "KEY_INPUT.sv" "Mod5" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Div7\"" {  } { { "KEY_INPUT.sv" "Div7" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod10\"" {  } { { "KEY_INPUT.sv" "Mod10" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Div5\"" {  } { { "KEY_INPUT.sv" "Div5" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod7\"" {  } { { "KEY_INPUT.sv" "Mod7" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Div1\"" {  } { { "KEY_INPUT.sv" "Div1" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod1\"" {  } { { "KEY_INPUT.sv" "Mod1" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Div3\"" {  } { { "KEY_INPUT.sv" "Div3" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod4\"" {  } { { "KEY_INPUT.sv" "Mod4" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Div6\"" {  } { { "KEY_INPUT.sv" "Div6" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod9\"" {  } { { "KEY_INPUT.sv" "Mod9" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Div4\"" {  } { { "KEY_INPUT.sv" "Div4" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod6\"" {  } { { "KEY_INPUT.sv" "Mod6" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Div0\"" {  } { { "KEY_INPUT.sv" "Div0" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod0\"" {  } { { "KEY_INPUT.sv" "Mod0" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Div2\"" {  } { { "KEY_INPUT.sv" "Div2" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "KEY_INPUT:inst1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"KEY_INPUT:inst1\|Mod3\"" {  } { { "KEY_INPUT.sv" "Mod3" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154052790 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714154052790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KEY_INPUT:inst1\|lpm_divide:Mod11 " "Elaborated megafunction instantiation \"KEY_INPUT:inst1\|lpm_divide:Mod11\"" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KEY_INPUT:inst1\|lpm_divide:Mod11 " "Instantiated megafunction \"KEY_INPUT:inst1\|lpm_divide:Mod11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052810 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714154052810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KEY_INPUT:inst1\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"KEY_INPUT:inst1\|lpm_divide:Div7\"" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KEY_INPUT:inst1\|lpm_divide:Div7 " "Instantiated megafunction \"KEY_INPUT:inst1\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052860 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714154052860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KEY_INPUT:inst1\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"KEY_INPUT:inst1\|lpm_divide:Div6\"" {  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154052900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KEY_INPUT:inst1\|lpm_divide:Div6 " "Instantiated megafunction \"KEY_INPUT:inst1\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714154052900 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714154052900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714154052930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154052930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle4\[0\] " "Latch KEY_INPUT:inst1\|angle4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle3\[0\] " "Latch KEY_INPUT:inst1\|angle3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle1\[0\] " "Latch KEY_INPUT:inst1\|angle1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle2\[0\] " "Latch KEY_INPUT:inst1\|angle2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle4\[1\] " "Latch KEY_INPUT:inst1\|angle4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle3\[1\] " "Latch KEY_INPUT:inst1\|angle3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle1\[1\] " "Latch KEY_INPUT:inst1\|angle1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle2\[1\] " "Latch KEY_INPUT:inst1\|angle2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle4\[2\] " "Latch KEY_INPUT:inst1\|angle4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle3\[2\] " "Latch KEY_INPUT:inst1\|angle3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle1\[2\] " "Latch KEY_INPUT:inst1\|angle1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle2\[2\] " "Latch KEY_INPUT:inst1\|angle2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle4\[3\] " "Latch KEY_INPUT:inst1\|angle4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle3\[3\] " "Latch KEY_INPUT:inst1\|angle3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle1\[3\] " "Latch KEY_INPUT:inst1\|angle1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle2\[3\] " "Latch KEY_INPUT:inst1\|angle2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle4\[4\] " "Latch KEY_INPUT:inst1\|angle4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle4\[5\] " "Latch KEY_INPUT:inst1\|angle4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle4\[6\] " "Latch KEY_INPUT:inst1\|angle4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle4\[7\] " "Latch KEY_INPUT:inst1\|angle4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle3\[4\] " "Latch KEY_INPUT:inst1\|angle3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle3\[5\] " "Latch KEY_INPUT:inst1\|angle3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle3\[6\] " "Latch KEY_INPUT:inst1\|angle3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle3\[7\] " "Latch KEY_INPUT:inst1\|angle3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle2\[4\] " "Latch KEY_INPUT:inst1\|angle2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle2\[5\] " "Latch KEY_INPUT:inst1\|angle2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle2\[6\] " "Latch KEY_INPUT:inst1\|angle2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle2\[7\] " "Latch KEY_INPUT:inst1\|angle2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle1\[4\] " "Latch KEY_INPUT:inst1\|angle1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle1\[5\] " "Latch KEY_INPUT:inst1\|angle1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle1\[6\] " "Latch KEY_INPUT:inst1\|angle1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KEY_INPUT:inst1\|angle1\[7\] " "Latch KEY_INPUT:inst1\|angle1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY\[0\]" "" } { 640 -232 -64 656 "KEY\[1\]" "" } { 672 -232 -64 688 "KEY\[2\]" "" } { 704 -232 -64 720 "KEY\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714154053080 ""}  } { { "KEY_INPUT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714154053080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 208 752 928 224 "GPIO_0\[3\]" "" } { 248 752 928 264 "GPIO_0\[5\]" "" } { 288 752 928 304 "GPIO_0\[7\]" "" } { 168 752 928 184 "GPIO_0\[1\]" "" } { 376 760 936 392 "GPIO_0\[2\]" "" } { 416 760 936 432 "GPIO_0\[4\]" "" } { 456 760 936 472 "GPIO_0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714154053217 "|Top|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 208 752 928 224 "GPIO_0\[3\]" "" } { 248 752 928 264 "GPIO_0\[5\]" "" } { 288 752 928 304 "GPIO_0\[7\]" "" } { 168 752 928 184 "GPIO_0\[1\]" "" } { 376 760 936 392 "GPIO_0\[2\]" "" } { 416 760 936 432 "GPIO_0\[4\]" "" } { 456 760 936 472 "GPIO_0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714154053217 "|Top|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 208 752 928 224 "GPIO_0\[3\]" "" } { 248 752 928 264 "GPIO_0\[5\]" "" } { 288 752 928 304 "GPIO_0\[7\]" "" } { 168 752 928 184 "GPIO_0\[1\]" "" } { 376 760 936 392 "GPIO_0\[2\]" "" } { 416 760 936 432 "GPIO_0\[4\]" "" } { 456 760 936 472 "GPIO_0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714154053217 "|Top|GPIO_0[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714154053217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714154053270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg " "Generated suppressed messages file C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154053513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714154053620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714154053620 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154053690 "|Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154053690 "|Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154053690 "|Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154053690 "|Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154053690 "|Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -64 624 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714154053690 "|Top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714154053690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1237 " "Implemented 1237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714154053690 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714154053690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1190 " "Implemented 1190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714154053690 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714154053690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714154053690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714154053710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 18:54:13 2024 " "Processing ended: Fri Apr 26 18:54:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714154053710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714154053710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714154053710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714154053710 ""}
