<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='9812' type='9797'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='17223'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='31673'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='1052'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='162' c='_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='248126' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='248126' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='3763'/>
