/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_tt0p9v110c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 110.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "tt0p9v110c" ) {
        process : 1 ;
        temperature : 110 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p9v110c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 95869.000000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001356 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.666366, 0.670470, 0.671551, 0.678138, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.666366, 0.670470, 0.671551, 0.678138, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.599730, 0.603424, 0.604395, 0.610325, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.599730, 0.603424, 0.604395, 0.610325, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.009881" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013184" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001356 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.666366, 0.670470, 0.671551, 0.678138, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.666366, 0.670470, 0.671551, 0.678138, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.599730, 0.603424, 0.604395, 0.610325, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.599730, 0.603424, 0.604395, 0.610325, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.009881" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013184" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.010868, 0.010868, 0.010868, 0.010868, 0.010868" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.010868, 0.010868, 0.010868, 0.010868, 0.010868" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.374706, 0.384935, 0.395836, 0.417436, 0.460736",\
              "0.380285, 0.390516, 0.401415, 0.423015, 0.466315",\
              "0.385315, 0.395545, 0.406446, 0.428046, 0.471345",\
              "0.392066, 0.402295, 0.413195, 0.434796, 0.478096",\
              "0.398456, 0.408685, 0.419586, 0.441186, 0.484486"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.374706, 0.384935, 0.395836, 0.417436, 0.460736",\
              "0.380285, 0.390516, 0.401415, 0.423015, 0.466315",\
              "0.385315, 0.395545, 0.406446, 0.428046, 0.471345",\
              "0.392066, 0.402295, 0.413195, 0.434796, 0.478096",\
              "0.398456, 0.408685, 0.419586, 0.441186, 0.484486"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137",\
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137",\
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137",\
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137",\
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137",\
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137",\
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137",\
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137",\
              "0.013746, 0.043070, 0.080840, 0.158748, 0.212137"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.501104, 0.515385, 0.530925, 0.561374, 0.622065",\
              "0.507509, 0.521790, 0.537330, 0.567779, 0.628470",\
              "0.513599, 0.527879, 0.543420, 0.573870, 0.634560",\
              "0.521265, 0.535544, 0.551084, 0.581534, 0.642224",\
              "0.528720, 0.542999, 0.558539, 0.588990, 0.649679"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792",\
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792",\
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792",\
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792",\
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.501104, 0.515385, 0.530925, 0.561374, 0.622065",\
              "0.507509, 0.521790, 0.537330, 0.567779, 0.628470",\
              "0.513599, 0.527879, 0.543420, 0.573870, 0.634560",\
              "0.521265, 0.535544, 0.551084, 0.581534, 0.642224",\
              "0.528720, 0.542999, 0.558539, 0.588990, 0.649679"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792",\
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792",\
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792",\
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792",\
              "0.011561, 0.029109, 0.054039, 0.165563, 0.327792"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.031587 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.093148, 0.100384, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.236003, 0.248531, 0.262679, 0.288815, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.666366, 0.670470, 0.671551, 0.678138, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.666366, 0.670470, 0.671551, 0.678138, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "11.140380" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.318208" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "10.814220" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.319153" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "7.975476" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.318864" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "9.394830" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.319008" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.050122" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001346 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.212846" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.277029" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174720, 0.184950, 0.192980, 0.199140, 0.213770",\
              "0.174720, 0.184950, 0.192980, 0.199140, 0.213770",\
              "0.174720, 0.184950, 0.192980, 0.199140, 0.213770",\
              "0.174720, 0.184950, 0.192980, 0.199140, 0.213770",\
              "0.174610, 0.184840, 0.192870, 0.199030, 0.213660"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174720, 0.184950, 0.192980, 0.199140, 0.213770",\
              "0.174720, 0.184950, 0.192980, 0.199140, 0.213770",\
              "0.174720, 0.184950, 0.192980, 0.199140, 0.213770",\
              "0.174720, 0.184950, 0.192980, 0.199140, 0.213770",\
              "0.174610, 0.184840, 0.192870, 0.199030, 0.213660"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.078367, 0.074077, 0.071217, 0.072977, 0.072097",\
              "0.091677, 0.087387, 0.084527, 0.086287, 0.085407",\
              "0.110047, 0.105757, 0.102897, 0.104657, 0.103777",\
              "0.137767, 0.133477, 0.130617, 0.132377, 0.131497",\
              "0.174617, 0.170327, 0.167467, 0.169227, 0.168347"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.078367, 0.074077, 0.071217, 0.072977, 0.072097",\
              "0.091677, 0.087387, 0.084527, 0.086287, 0.085407",\
              "0.110047, 0.105757, 0.102897, 0.104657, 0.103777",\
              "0.137767, 0.133477, 0.130617, 0.132377, 0.131497",\
              "0.174617, 0.170327, 0.167467, 0.169227, 0.168347"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001356 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.009881" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.013184" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094860, 0.105970, 0.117520, 0.134130, 0.159870",\
              "0.094750, 0.105860, 0.117410, 0.134020, 0.159760",\
              "0.094860, 0.105970, 0.117520, 0.134130, 0.159870",\
              "0.094860, 0.105970, 0.117520, 0.134130, 0.159870",\
              "0.094860, 0.105970, 0.117520, 0.134130, 0.159870"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094860, 0.105970, 0.117520, 0.134130, 0.159870",\
              "0.094750, 0.105860, 0.117410, 0.134020, 0.159760",\
              "0.094860, 0.105970, 0.117520, 0.134130, 0.159870",\
              "0.094860, 0.105970, 0.117520, 0.134130, 0.159870",\
              "0.094860, 0.105970, 0.117520, 0.134130, 0.159870"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067740, 0.064110, 0.061690, 0.064110, 0.064000",\
              "0.080940, 0.077310, 0.074890, 0.077310, 0.077200",\
              "0.098870, 0.095240, 0.092820, 0.095240, 0.095130",\
              "0.124830, 0.121200, 0.118780, 0.121200, 0.121090",\
              "0.158490, 0.154860, 0.152440, 0.154860, 0.154750"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067740, 0.064110, 0.061690, 0.064110, 0.064000",\
              "0.080940, 0.077310, 0.074890, 0.077310, 0.077200",\
              "0.098870, 0.095240, 0.092820, 0.095240, 0.095130",\
              "0.124830, 0.121200, 0.118780, 0.121200, 0.121090",\
              "0.158490, 0.154860, 0.152440, 0.154860, 0.154750"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001378 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.048002" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.040221" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563",\
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563",\
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563",\
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563",\
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563",\
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563",\
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563",\
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563",\
              "0.202793, 0.215443, 0.226773, 0.243713, 0.269563"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079577, 0.075727, 0.074297, 0.074407, 0.078037",\
              "0.092887, 0.089037, 0.087607, 0.087717, 0.091347",\
              "0.111147, 0.107297, 0.105867, 0.105977, 0.109607",\
              "0.138977, 0.135127, 0.133697, 0.133807, 0.137437",\
              "0.175827, 0.171977, 0.170547, 0.170657, 0.174287"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079577, 0.075727, 0.074297, 0.074407, 0.078037",\
              "0.092887, 0.089037, 0.087607, 0.087717, 0.091347",\
              "0.111147, 0.107297, 0.105867, 0.105977, 0.109607",\
              "0.138977, 0.135127, 0.133697, 0.133807, 0.137437",\
              "0.175827, 0.171977, 0.170547, 0.170657, 0.174287"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000773 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.009956" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012755" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.116624, 0.129392, 0.140222, 0.154244, 0.177842",\
              "0.109328, 0.122096, 0.132926, 0.146948, 0.170546",\
              "0.102716, 0.115484, 0.126314, 0.140336, 0.163934",\
              "0.100094, 0.112862, 0.123692, 0.137714, 0.161312",\
              "0.110582, 0.123350, 0.134180, 0.148202, 0.171800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.116624, 0.129392, 0.140222, 0.154244, 0.177842",\
              "0.109328, 0.122096, 0.132926, 0.146948, 0.170546",\
              "0.102716, 0.115484, 0.126314, 0.140336, 0.163934",\
              "0.100094, 0.112862, 0.123692, 0.137714, 0.161312",\
              "0.110582, 0.123350, 0.134180, 0.148202, 0.171800"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.054007, 0.043557, 0.034647, 0.031000, 0.031000",\
              "0.062147, 0.051697, 0.042787, 0.031017, 0.031000",\
              "0.069297, 0.058847, 0.049937, 0.038167, 0.031000",\
              "0.071827, 0.061377, 0.052467, 0.040697, 0.031000",\
              "0.059727, 0.049277, 0.040367, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.054007, 0.043557, 0.034647, 0.031000, 0.031000",\
              "0.062147, 0.051697, 0.042787, 0.031017, 0.031000",\
              "0.069297, 0.058847, 0.049937, 0.038167, 0.031000",\
              "0.071827, 0.061377, 0.052467, 0.040697, 0.031000",\
              "0.059727, 0.049277, 0.040367, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000764 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010713" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011400" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.111632, 0.124286, 0.134888, 0.151988, 0.177752",\
              "0.104336, 0.116990, 0.127592, 0.144692, 0.170456",\
              "0.097724, 0.110378, 0.120980, 0.138080, 0.163844",\
              "0.095102, 0.107756, 0.118358, 0.135458, 0.161222",\
              "0.105590, 0.118244, 0.128846, 0.145946, 0.171710"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.111632, 0.124286, 0.134888, 0.151988, 0.177752",\
              "0.104336, 0.116990, 0.127592, 0.144692, 0.170456",\
              "0.097724, 0.110378, 0.120980, 0.138080, 0.163844",\
              "0.095102, 0.107756, 0.118358, 0.135458, 0.161222",\
              "0.105590, 0.118244, 0.128846, 0.145946, 0.171710"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.050750, 0.040300, 0.031610, 0.031000, 0.031000",\
              "0.058780, 0.048330, 0.039640, 0.031000, 0.031000",\
              "0.065930, 0.055480, 0.046790, 0.034910, 0.031000",\
              "0.068460, 0.058010, 0.049320, 0.037440, 0.031000",\
              "0.056360, 0.045910, 0.037220, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050750, 0.040300, 0.031610, 0.031000, 0.031000",\
              "0.058780, 0.048330, 0.039640, 0.031000, 0.031000",\
              "0.065930, 0.055480, 0.046790, 0.034910, 0.031000",\
              "0.068460, 0.058010, 0.049320, 0.037440, 0.031000",\
              "0.056360, 0.045910, 0.037220, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 390.294000 ;
    }
}
}
