#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul 21 16:15:16 2021
# Process ID: 28788
# Current directory: /home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.runs/synth_1
# Command line: vivado -log bloqueultrasonido.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bloqueultrasonido.tcl
# Log file: /home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.runs/synth_1/bloqueultrasonido.vds
# Journal file: /home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source bloqueultrasonido.tcl -notrace
Command: synth_design -top bloqueultrasonido -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28847
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2406.242 ; gain = 0.000 ; free physical = 119 ; free virtual = 2933
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bloqueultrasonido' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/bloqueultrasonido.v:1]
INFO: [Synth 8-6157] synthesizing module 'Divisorfrec' [/home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.srcs/sources_1/new/Divisorfrec.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Divisorfrec' (1#1) [/home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.srcs/sources_1/new/Divisorfrec.v:22]
INFO: [Synth 8-6157] synthesizing module 'maquinadeestados' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/maquinadeestados.v:1]
INFO: [Synth 8-6157] synthesizing module 'meultrasonido' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/meultrasonido.v:1]
INFO: [Synth 8-226] default block is never used [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/meultrasonido.v:10]
INFO: [Synth 8-6155] done synthesizing module 'meultrasonido' (2#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/meultrasonido.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisorfrecme' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisorfrecme.v:1]
	Parameter top bound to: 12'b101110111000 
INFO: [Synth 8-6155] done synthesizing module 'divisorfrecme' (3#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisorfrecme.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maquinadeestados' (4#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/maquinadeestados.v:1]
INFO: [Synth 8-6157] synthesizing module 'ultrasonido' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/ultrasonido.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisorfrec' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisorfrec.v:1]
	Parameter top bound to: 12'b101101101100 
INFO: [Synth 8-6155] done synthesizing module 'divisorfrec' (5#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisorfrec.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisorfrecgen' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisorfrecgen.v:1]
	Parameter top bound to: 10'b1111101000 
INFO: [Synth 8-6155] done synthesizing module 'divisorfrecgen' (6#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisorfrecgen.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisorfrecd' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisorfrecd.v:1]
	Parameter top bound to: 11'b10110110110 
INFO: [Synth 8-6155] done synthesizing module 'divisorfrecd' (7#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisorfrecd.v:1]
INFO: [Synth 8-6157] synthesizing module 'genpulsos' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/genpulsos.v:1]
INFO: [Synth 8-6155] done synthesizing module 'genpulsos' (8#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/genpulsos.v:1]
INFO: [Synth 8-6157] synthesizing module 'contador' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/contador.v:1]
INFO: [Synth 8-6155] done synthesizing module 'contador' (9#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/contador.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisor' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divisor' (10#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ultrasonido' (11#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/ultrasonido.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bloqueultrasonido' (12#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Ultrasonido/bloqueultrasonido.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2406.242 ; gain = 0.000 ; free physical = 717 ; free virtual = 3310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.242 ; gain = 0.000 ; free physical = 905 ; free virtual = 3508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.242 ; gain = 0.000 ; free physical = 905 ; free virtual = 3508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2406.242 ; gain = 0.000 ; free physical = 896 ; free virtual = 3501
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.srcs/constrs_1/new/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.srcs/constrs_1/new/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.srcs/constrs_1/new/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bloqueultrasonido_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bloqueultrasonido_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.977 ; gain = 0.000 ; free physical = 841 ; free virtual = 3475
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2543.977 ; gain = 0.000 ; free physical = 841 ; free virtual = 3475
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 880 ; free virtual = 3537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 880 ; free virtual = 3537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 880 ; free virtual = 3537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 869 ; free virtual = 3531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 850 ; free virtual = 3520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 713 ; free virtual = 3398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 711 ; free virtual = 3396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 711 ; free virtual = 3396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 712 ; free virtual = 3398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 712 ; free virtual = 3398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 712 ; free virtual = 3398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 712 ; free virtual = 3398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 712 ; free virtual = 3398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 712 ; free virtual = 3398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     4|
|4     |LUT2   |     7|
|5     |LUT3   |    10|
|6     |LUT4   |    21|
|7     |LUT5   |    11|
|8     |LUT6   |    19|
|9     |FDRE   |   103|
|10    |IBUF   |     2|
|11    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 712 ; free virtual = 3398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2543.977 ; gain = 0.000 ; free physical = 765 ; free virtual = 3451
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2543.977 ; gain = 137.734 ; free physical = 765 ; free virtual = 3451
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.977 ; gain = 0.000 ; free physical = 756 ; free virtual = 3446
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.977 ; gain = 0.000 ; free physical = 786 ; free virtual = 3483
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2543.977 ; gain = 137.812 ; free physical = 931 ; free virtual = 3627
INFO: [Common 17-1381] The checkpoint '/home/esteban/Escritorio/pProyect_digt_2/UltraSonido/Ultrasonido/Ultrasonido.runs/synth_1/bloqueultrasonido.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bloqueultrasonido_utilization_synth.rpt -pb bloqueultrasonido_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 21 16:15:52 2021...
