<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">PSoC4100Smax 100-TQFP<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT2 (PMG/PSoCâ„¢ 4) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the PSoC4100Smax 100-TQFP package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f96cbe70db217177be374264eed3eb"><td class="memItemLeft" align="right" valign="top"><a id="gad6f96cbe70db217177be374264eed3eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gad6f96cbe70db217177be374264eed3eb">CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_CLK_I2S_IF</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gad6f96cbe70db217177be374264eed3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_clk_i2s_if. <br /></td></tr>
<tr class="separator:gad6f96cbe70db217177be374264eed3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7be2bf1de9967860d1ca4a74b77faa0"><td class="memItemLeft" align="right" valign="top"><a id="gac7be2bf1de9967860d1ca4a74b77faa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gac7be2bf1de9967860d1ca4a74b77faa0">CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_TX_SCK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gac7be2bf1de9967860d1ca4a74b77faa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_sck. <br /></td></tr>
<tr class="separator:gac7be2bf1de9967860d1ca4a74b77faa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6965fbd59e053c621210e55604e7ad27"><td class="memItemLeft" align="right" valign="top"><a id="ga6965fbd59e053c621210e55604e7ad27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga6965fbd59e053c621210e55604e7ad27">CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_TX_SDO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6965fbd59e053c621210e55604e7ad27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_sdo. <br /></td></tr>
<tr class="separator:ga6965fbd59e053c621210e55604e7ad27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7221768d19aece6d360458bb7cb5ccfe"><td class="memItemLeft" align="right" valign="top"><a id="ga7221768d19aece6d360458bb7cb5ccfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga7221768d19aece6d360458bb7cb5ccfe">CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_TX_WS</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga7221768d19aece6d360458bb7cb5ccfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_ws. <br /></td></tr>
<tr class="separator:ga7221768d19aece6d360458bb7cb5ccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd43fc956862ad59f73e28719951c5b"><td class="memItemLeft" align="right" valign="top"><a id="ga3cd43fc956862ad59f73e28719951c5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga3cd43fc956862ad59f73e28719951c5b">CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga3cd43fc956862ad59f73e28719951c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_rx. <br /></td></tr>
<tr class="separator:ga3cd43fc956862ad59f73e28719951c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memItemLeft" align="right" valign="top"><a id="gaa204ca86ffbc1b1425ff244251415b6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa204ca86ffbc1b1425ff244251415b6d">CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa204ca86ffbc1b1425ff244251415b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_tx. <br /></td></tr>
<tr class="separator:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9035a4d9113643a5b941012eda7dd480"><td class="memItemLeft" align="right" valign="top"><a id="ga9035a4d9113643a5b941012eda7dd480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga9035a4d9113643a5b941012eda7dd480">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_DSI_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9035a4d9113643a5b941012eda7dd480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_dsi_comp. <br /></td></tr>
<tr class="separator:ga9035a4d9113643a5b941012eda7dd480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c548a21e0aa045fef1970d1b597958c"><td class="memItemLeft" align="right" valign="top"><a id="ga6c548a21e0aa045fef1970d1b597958c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga6c548a21e0aa045fef1970d1b597958c">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INN_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga6c548a21e0aa045fef1970d1b597958c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inn_comp. <br /></td></tr>
<tr class="separator:ga6c548a21e0aa045fef1970d1b597958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ae519fb6ccf752abe226b3be3982b"><td class="memItemLeft" align="right" valign="top"><a id="ga128ae519fb6ccf752abe226b3be3982b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga128ae519fb6ccf752abe226b3be3982b">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INP_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga128ae519fb6ccf752abe226b3be3982b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inp_comp. <br /></td></tr>
<tr class="separator:ga128ae519fb6ccf752abe226b3be3982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memItemLeft" align="right" valign="top"><a id="ga4fc53fe2ab45b703a9deb5385e417190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga4fc53fe2ab45b703a9deb5385e417190">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_DSI_CTB_CMP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga4fc53fe2ab45b703a9deb5385e417190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_dsi_ctb_cmp. <br /></td></tr>
<tr class="separator:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memItemLeft" align="right" valign="top"><a id="ga0c88c2881ddec9708f7f8968afbd1bb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga0c88c2881ddec9708f7f8968afbd1bb6">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_OUT_10X</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_out_10x. <br /></td></tr>
<tr class="separator:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e45148eb46a4c35615383490cb73fe6"><td class="memItemLeft" align="right" valign="top"><a id="ga4e45148eb46a4c35615383490cb73fe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga4e45148eb46a4c35615383490cb73fe6">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_M</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga4e45148eb46a4c35615383490cb73fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_m. <br /></td></tr>
<tr class="separator:ga4e45148eb46a4c35615383490cb73fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82047ec5444db3e2bb11895c01418eba"><td class="memItemLeft" align="right" valign="top"><a id="ga82047ec5444db3e2bb11895c01418eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga82047ec5444db3e2bb11895c01418eba">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P0</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga82047ec5444db3e2bb11895c01418eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p0. <br /></td></tr>
<tr class="separator:ga82047ec5444db3e2bb11895c01418eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24b643fc5c3a201ec1a2292973eebad"><td class="memItemLeft" align="right" valign="top"><a id="gaf24b643fc5c3a201ec1a2292973eebad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaf24b643fc5c3a201ec1a2292973eebad">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P1</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaf24b643fc5c3a201ec1a2292973eebad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p1. <br /></td></tr>
<tr class="separator:gaf24b643fc5c3a201ec1a2292973eebad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1e57c337249f128bb40cb56aef119d"><td class="memItemLeft" align="right" valign="top"><a id="ga8f1e57c337249f128bb40cb56aef119d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga8f1e57c337249f128bb40cb56aef119d">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga8f1e57c337249f128bb40cb56aef119d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data. <br /></td></tr>
<tr class="separator:ga8f1e57c337249f128bb40cb56aef119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="memItemLeft" align="right" valign="top"><a id="gad5d956a5ef1727ffe6af0c4e9b987742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gad5d956a5ef1727ffe6af0c4e9b987742">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_DATA_VALID</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data_valid. <br /></td></tr>
<tr class="separator:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="memItemLeft" align="right" valign="top"><a id="gaf5f6cabd257d78e6ba2680b3c7d0a8a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaf5f6cabd257d78e6ba2680b3c7d0a8a1">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_SAMPLE_DONE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_sample_done. <br /></td></tr>
<tr class="separator:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19718a5299b2fd94367be319f480bee2"><td class="memItemLeft" align="right" valign="top"><a id="ga19718a5299b2fd94367be319f480bee2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga19718a5299b2fd94367be319f480bee2">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_VREF0</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga19718a5299b2fd94367be319f480bee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref0. <br /></td></tr>
<tr class="separator:ga19718a5299b2fd94367be319f480bee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483efc127fd4b98245c7e50b6fb887f"><td class="memItemLeft" align="right" valign="top"><a id="gad483efc127fd4b98245c7e50b6fb887f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gad483efc127fd4b98245c7e50b6fb887f">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_VREF1</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gad483efc127fd4b98245c7e50b6fb887f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref1. <br /></td></tr>
<tr class="separator:gad483efc127fd4b98245c7e50b6fb887f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a0b9678341c62534d22b954a825e8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4a0b9678341c62534d22b954a825e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa4a0b9678341c62534d22b954a825e8a">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SARMUX_PADS</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaa4a0b9678341c62534d22b954a825e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:gaa4a0b9678341c62534d22b954a825e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d9c1b248e811afa724ed240b1d894f"><td class="memItemLeft" align="right" valign="top"><a id="ga98d9c1b248e811afa724ed240b1d894f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga98d9c1b248e811afa724ed240b1d894f">CYHAL_PIN_MAP_DRIVE_MODE_PASS_TR_SAR_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga98d9c1b248e811afa724ed240b1d894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_tr_sar_out. <br /></td></tr>
<tr class="separator:ga98d9c1b248e811afa724ed240b1d894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa02073e8f6e8a250aeb851a5976eb92c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaf36de7401e064efcc2b803c835bbd94f">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa74b19db04790a5988f287e7b343f599">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gafd51be129e3d547477caa66ba0c6bf66">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga55ca1d04c27a976fa5941c416473b20b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga86eeebaf595ecbf4d449c74122dd8b42">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ce843790a53d67e48f4a313f816c1"><td class="memItemLeft" align="right" valign="top"><a id="ga318ce843790a53d67e48f4a313f816c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga318ce843790a53d67e48f4a313f816c1">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga318ce843790a53d67e48f4a313f816c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga318ce843790a53d67e48f4a313f816c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b92e83981ec41e43631ef1053d394"><td class="memItemLeft" align="right" valign="top"><a id="ga803b92e83981ec41e43631ef1053d394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga803b92e83981ec41e43631ef1053d394">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga803b92e83981ec41e43631ef1053d394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:ga803b92e83981ec41e43631ef1053d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memItemLeft" align="right" valign="top"><a id="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga9f1267e1d5dcd2bb8ef2cc7fbf4af828">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT3</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga4063871044d7a566b58b5b0955b56d55">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga2b6f3b9a4229f16e16191644d7a021ec">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gac8e3a1c1ca5ed736ce59dbf11547e6ce">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga9574bec687f52f612c85880c0285787c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b36390a895539ae18d8e5a661642ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b36390a895539ae18d8e5a661642ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaf2b36390a895539ae18d8e5a661642ef">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf2b36390a895539ae18d8e5a661642ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gaf2b36390a895539ae18d8e5a661642ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f130fdc79bade0b25b31d39bab151c"><td class="memItemLeft" align="right" valign="top"><a id="gae6f130fdc79bade0b25b31d39bab151c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gae6f130fdc79bade0b25b31d39bab151c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae6f130fdc79bade0b25b31d39bab151c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:gae6f130fdc79bade0b25b31d39bab151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memItemLeft" align="right" valign="top"><a id="gadf69720f4b9406d51715cf1b7b3a085b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gadf69720f4b9406d51715cf1b7b3a085b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT3</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gadf69720f4b9406d51715cf1b7b3a085b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga25dd33bcc5f3fba5b23fb4d5d056e476">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga9bfa51d83fd3fd131ff45de5d68c5c9e">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga54e48d58c2a0ca7b205fa0868a41844c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga90d6cd790e46fac220149ced8a6cf67d">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gae412e083c2cc451e231e97921df65207">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f39d579dedec1f490b827cda147add"><td class="memItemLeft" align="right" valign="top"><a id="ga26f39d579dedec1f490b827cda147add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga26f39d579dedec1f490b827cda147add">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE_COMPL</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga26f39d579dedec1f490b827cda147add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga26f39d579dedec1f490b827cda147add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa96d027cccf8a49dfed175368f47aa"><td class="memItemLeft" align="right" valign="top"><a id="ga5fa96d027cccf8a49dfed175368f47aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga5fa96d027cccf8a49dfed175368f47aa">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5fa96d027cccf8a49dfed175368f47aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_in. <br /></td></tr>
<tr class="separator:ga5fa96d027cccf8a49dfed175368f47aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaacb8ce02a305db97810dda9f81ccbc4e"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa80c32fee18d9181841efdba6b0d2813">cyhal_gpio_psoc4100smax_100_tqfp_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaacb8ce02a305db97810dda9f81ccbc4e">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:gaacb8ce02a305db97810dda9f81ccbc4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#gaacb8ce02a305db97810dda9f81ccbc4e">More...</a><br /></td></tr>
<tr class="separator:gaacb8ce02a305db97810dda9f81ccbc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaa80c32fee18d9181841efdba6b0d2813"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa80c32fee18d9181841efdba6b0d2813">cyhal_gpio_psoc4100smax_100_tqfp_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a5429399e7b50e30b878487fc4512a1c8">P0_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aaf1c1253218cc9dfaab2fa56dd51613a">P0_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aa25f499b57adc3dae9ca1a877f47f2af">P1_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ab0d32687fab06c4263f65b6741adf308">P1_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ac964ac363209c16f9e842d139f1821df">P1_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a2712fb6be5ef97fd9f5a9b42baaf5f05">P1_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813adb0a4a23b91349a0f85a26ee16c2299c">P1_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a1c09e634fa0f157f766022d25ea2860d">P1_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a4e756b641c82fc50cd1e02b5b2645d60">P1_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aa1814d6db2865c42fb3c7fc7688ab5c5">P2_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a40df3c1aee5d74c3877d7b8d8bccb69e">P2_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813af7da371a007188db645f365f367a10a8">P2_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a583cbcc11d71b44face70c1fadefc9c0">P2_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813acd157ea5f39d394d92881bdfc3289dab">P3_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a54a63837a8bb026bd112b886ca8dc47d">P3_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a2870e8226d9447a9d9cc1788ae88dbb7">P3_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a2269bac40e13cb61f09fdb588507da82">P3_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813afd215d1efb45e70398433193f49c307c">P3_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a526941c3135107781ce25d01b016b23e">P3_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ab85e0c3af8cd4b57398754081786a201">P4_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813abd2abcc9f0b2483ad5a64032a1edf2f4">P4_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a1e48c9ef12a350ebab7de78ec4dfcb87">P4_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a76f6cddc146fd4886c8d1eb1099bcc54">P4_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813af63d6c0524b1c205fd59dbb1d3b7ba8e">P4_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a1ff8a55df2b4ae48feb5b1b7bf918605">P4_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a08e19d7fbc468ee5b85f72bd5b8ea52f">P4_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aeda29bd945e3177aa5d34ffe23459682">P4_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a702f0443ac82eec7db778039597602de">P5_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a6e81efad69a0ea034651af008bd857b9">P5_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a48fead26a455d15e627a59f49e735ed6">P5_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ac4e840a9752ddcf910485a9ad3bda6c3">P5_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a3f2896cca74b9552337ba66e54412050">P5_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a8ab80e76a8624109b9b303f2d2c3645d">P5_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a5a6e676f2fbd259451a8035c6d286748">P5_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aa776c1e7d28b10ca6361ebe9f0b4bf49">P5_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a651caedfece9cfdc1054b06bdb19ef5c">P6_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a3e0cb355dfc40a09ddbcb3e2a646e186">P6_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a314f040c789cfa222f71ac693d4634b3">P6_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ab8284593b459e295b454e59c33e16325">P6_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a41f81316d62acdf3935225be485ea96a">P6_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a03d2dd144727710aa3078b5b2736a9b6">P6_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a2b42f6ebe228e231b10f05e2b9516000">P7_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a29c9b6fc101ca6d6ac8873965b27b0fa">P7_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a454e0bdb032f2516d74385200861d9de">P7_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813afb35b2a17d84e108de6082476744da35">P7_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a7d6ddc3a9879cd1388d2519e3ac7f248">P7_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a8a42e7d3e80600ad7134b78692597498">P7_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a21e56d1f2d4d8b0b5e9c64479b91181b">P8_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a0db0c6042c3ddaa4549286faf95bed5a">P8_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a2f03e90ec98878f7c0550e1271d88c72">P8_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ac541e7629d33ac2917e4b7f6a621fe9c">P8_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ac556dc6692d40142383b444a0545fe6d">P9_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a95e8336ec074bbd5096a3c9e2195a514">P9_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a39b31257ba13f758407bb87aa9d02526">P9_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a7219164e747c98cf7496d2cee556820e">P9_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a3d6f6bf971075551e669f9044ddb30e3">P10_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a607fcf269fc2a6e4ecffd80d4a345516">P10_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aec9f8c6c169e3ffce4866e4a1677d873">P10_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a687b4a01d80cb5284be1bc42362f79d6">P10_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813affd46e9aa03ea6966fb9c094b1cdd989">P10_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ac25c1fd7eabd9a38e7999e386226611a">P10_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ad8a1b111713dd51ed2e6984af7a100ad">P11_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ae523468e21f17d454671c2b300892915">P11_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a5fe34b6d232f4550a7eb7fe679df2ef6">P11_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a0f9a317a819e897205a978d5521457af">P11_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a35883541a1c95809121c4481e02b3d24">P11_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813a34c6ce6d703f417ba3a222a743037ceb">P11_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813aaf16470ca94fc271c6dfa85b686461e3">P12_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ggaa80c32fee18d9181841efdba6b0d2813ac6e8154eb8e09e91c630cd181399a0b9">P12_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 1)
<br />
 }</td></tr>
<tr class="memdesc:gaa80c32fee18d9181841efdba6b0d2813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 100-TQFP package for the PSoC4100Smax series.  <a href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa80c32fee18d9181841efdba6b0d2813">More...</a><br /></td></tr>
<tr class="separator:gaa80c32fee18d9181841efdba6b0d2813"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gacb06a9521444668af1236a68cc5915ba"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gacb06a9521444668af1236a68cc5915ba">cyhal_pin_map_audioss_clk_i2s_if</a> [4]</td></tr>
<tr class="memdesc:gacb06a9521444668af1236a68cc5915ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_clk_i2s_if signal.  <a href="#gacb06a9521444668af1236a68cc5915ba">More...</a><br /></td></tr>
<tr class="separator:gacb06a9521444668af1236a68cc5915ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb74a798b08877f4ee37c647db31bed"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gadcb74a798b08877f4ee37c647db31bed">cyhal_pin_map_audioss_tx_sck</a> [4]</td></tr>
<tr class="memdesc:gadcb74a798b08877f4ee37c647db31bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_sck signal.  <a href="#gadcb74a798b08877f4ee37c647db31bed">More...</a><br /></td></tr>
<tr class="separator:gadcb74a798b08877f4ee37c647db31bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa037e338af82307c42bdcbd393e4a191"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa037e338af82307c42bdcbd393e4a191">cyhal_pin_map_audioss_tx_sdo</a> [4]</td></tr>
<tr class="memdesc:gaa037e338af82307c42bdcbd393e4a191"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_sdo signal.  <a href="#gaa037e338af82307c42bdcbd393e4a191">More...</a><br /></td></tr>
<tr class="separator:gaa037e338af82307c42bdcbd393e4a191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5e4f95de31dac9114bebf91bbaca8e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga4c5e4f95de31dac9114bebf91bbaca8e">cyhal_pin_map_audioss_tx_ws</a> [4]</td></tr>
<tr class="memdesc:ga4c5e4f95de31dac9114bebf91bbaca8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_ws signal.  <a href="#ga4c5e4f95de31dac9114bebf91bbaca8e">More...</a><br /></td></tr>
<tr class="separator:ga4c5e4f95de31dac9114bebf91bbaca8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac718ba0fb019f4f1908ff5d141643b7c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gac718ba0fb019f4f1908ff5d141643b7c">cyhal_pin_map_canfd_ttcan_rx</a> [4]</td></tr>
<tr class="memdesc:gac718ba0fb019f4f1908ff5d141643b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_rx signal.  <a href="#gac718ba0fb019f4f1908ff5d141643b7c">More...</a><br /></td></tr>
<tr class="separator:gac718ba0fb019f4f1908ff5d141643b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa297dc10603279b081f4bf6334842173"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa297dc10603279b081f4bf6334842173">cyhal_pin_map_canfd_ttcan_tx</a> [4]</td></tr>
<tr class="memdesc:gaa297dc10603279b081f4bf6334842173"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_tx signal.  <a href="#gaa297dc10603279b081f4bf6334842173">More...</a><br /></td></tr>
<tr class="separator:gaa297dc10603279b081f4bf6334842173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0721e6e17e22f93bc0d61632bb70f410"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga0721e6e17e22f93bc0d61632bb70f410">cyhal_pin_map_lpcomp_dsi_comp</a> [8]</td></tr>
<tr class="memdesc:ga0721e6e17e22f93bc0d61632bb70f410"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_dsi_comp signal.  <a href="#ga0721e6e17e22f93bc0d61632bb70f410">More...</a><br /></td></tr>
<tr class="separator:ga0721e6e17e22f93bc0d61632bb70f410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9867472e2b3ff245eaed06a736836e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga7a9867472e2b3ff245eaed06a736836e">cyhal_pin_map_lpcomp_inn_comp</a> [2]</td></tr>
<tr class="memdesc:ga7a9867472e2b3ff245eaed06a736836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inn_comp signal.  <a href="#ga7a9867472e2b3ff245eaed06a736836e">More...</a><br /></td></tr>
<tr class="separator:ga7a9867472e2b3ff245eaed06a736836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cc77365deff1072796431c5a4dc299"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gad8cc77365deff1072796431c5a4dc299">cyhal_pin_map_lpcomp_inp_comp</a> [2]</td></tr>
<tr class="memdesc:gad8cc77365deff1072796431c5a4dc299"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inp_comp signal.  <a href="#gad8cc77365deff1072796431c5a4dc299">More...</a><br /></td></tr>
<tr class="separator:gad8cc77365deff1072796431c5a4dc299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga1b4e982a6ea50d02eb3f9b93e99124f8">cyhal_pin_map_opamp_dsi_ctb_cmp</a> [2]</td></tr>
<tr class="memdesc:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal.  <a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">More...</a><br /></td></tr>
<tr class="separator:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gad911ae2ea7a6a6b6947f21a3e6fad5c4">cyhal_pin_map_opamp_out_10x</a> [2]</td></tr>
<tr class="memdesc:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_out_10x signal.  <a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">More...</a><br /></td></tr>
<tr class="separator:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga58d16a7a62d2ca5c50a84e0af455d7bc">cyhal_pin_map_opamp_vin_m</a> [2]</td></tr>
<tr class="memdesc:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_m signal.  <a href="#ga58d16a7a62d2ca5c50a84e0af455d7bc">More...</a><br /></td></tr>
<tr class="separator:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">cyhal_pin_map_opamp_vin_p0</a> [2]</td></tr>
<tr class="memdesc:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p0 signal.  <a href="#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">More...</a><br /></td></tr>
<tr class="separator:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa8b54e4f7f506c0a28b84b6715f93c3a">cyhal_pin_map_opamp_vin_p1</a> [2]</td></tr>
<tr class="memdesc:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p1 signal.  <a href="#gaa8b54e4f7f506c0a28b84b6715f93c3a">More...</a><br /></td></tr>
<tr class="separator:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e153e5159585c8724fa12c9718b4769"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga0e153e5159585c8724fa12c9718b4769">cyhal_pin_map_pass_dsi_sar_data</a> [12]</td></tr>
<tr class="memdesc:ga0e153e5159585c8724fa12c9718b4769"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data signal.  <a href="#ga0e153e5159585c8724fa12c9718b4769">More...</a><br /></td></tr>
<tr class="separator:ga0e153e5159585c8724fa12c9718b4769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd903b95b4eed21d30898da4baea44d9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gabd903b95b4eed21d30898da4baea44d9">cyhal_pin_map_pass_dsi_sar_data_valid</a> [1]</td></tr>
<tr class="memdesc:gabd903b95b4eed21d30898da4baea44d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal.  <a href="#gabd903b95b4eed21d30898da4baea44d9">More...</a><br /></td></tr>
<tr class="separator:gabd903b95b4eed21d30898da4baea44d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga97b9cf27b1cbaaeca17ccd16ef21518d">cyhal_pin_map_pass_dsi_sar_sample_done</a> [1]</td></tr>
<tr class="memdesc:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal.  <a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">More...</a><br /></td></tr>
<tr class="separator:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245995cb76a520efb59b2b065fac9024"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga245995cb76a520efb59b2b065fac9024">cyhal_pin_map_pass_sar_ext_vref0</a> [1]</td></tr>
<tr class="memdesc:ga245995cb76a520efb59b2b065fac9024"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal.  <a href="#ga245995cb76a520efb59b2b065fac9024">More...</a><br /></td></tr>
<tr class="separator:ga245995cb76a520efb59b2b065fac9024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga9c30cf5574cabff4f5a8b5eb1be04808">cyhal_pin_map_pass_sar_ext_vref1</a> [1]</td></tr>
<tr class="memdesc:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal.  <a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">More...</a><br /></td></tr>
<tr class="separator:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f75cc704e19414402efdd2fe170495"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga49f75cc704e19414402efdd2fe170495">cyhal_pin_map_pass_sarmux_pads</a> [8]</td></tr>
<tr class="memdesc:ga49f75cc704e19414402efdd2fe170495"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal.  <a href="#ga49f75cc704e19414402efdd2fe170495">More...</a><br /></td></tr>
<tr class="separator:ga49f75cc704e19414402efdd2fe170495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0da8b15a5003e27a793300744799c3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga2e0da8b15a5003e27a793300744799c3">cyhal_pin_map_pass_tr_sar_out</a> [1]</td></tr>
<tr class="memdesc:ga2e0da8b15a5003e27a793300744799c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_tr_sar_out signal.  <a href="#ga2e0da8b15a5003e27a793300744799c3">More...</a><br /></td></tr>
<tr class="separator:ga2e0da8b15a5003e27a793300744799c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a479345e375f51287a68702b9007ab4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga4a479345e375f51287a68702b9007ab4">cyhal_pin_map_scb_i2c_scl</a> [16]</td></tr>
<tr class="memdesc:ga4a479345e375f51287a68702b9007ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#ga4a479345e375f51287a68702b9007ab4">More...</a><br /></td></tr>
<tr class="separator:ga4a479345e375f51287a68702b9007ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c897a057a9cc69dade603653d651a9c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga4c897a057a9cc69dade603653d651a9c">cyhal_pin_map_scb_i2c_sda</a> [16]</td></tr>
<tr class="memdesc:ga4c897a057a9cc69dade603653d651a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#ga4c897a057a9cc69dade603653d651a9c">More...</a><br /></td></tr>
<tr class="separator:ga4c897a057a9cc69dade603653d651a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0a989a04294e6ba6f8aa3ddbe99a25"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaca0a989a04294e6ba6f8aa3ddbe99a25">cyhal_pin_map_scb_spi_m_clk</a> [15]</td></tr>
<tr class="memdesc:gaca0a989a04294e6ba6f8aa3ddbe99a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#gaca0a989a04294e6ba6f8aa3ddbe99a25">More...</a><br /></td></tr>
<tr class="separator:gaca0a989a04294e6ba6f8aa3ddbe99a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6df9540929ee5de939edda804b38ac"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaee6df9540929ee5de939edda804b38ac">cyhal_pin_map_scb_spi_m_miso</a> [15]</td></tr>
<tr class="memdesc:gaee6df9540929ee5de939edda804b38ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#gaee6df9540929ee5de939edda804b38ac">More...</a><br /></td></tr>
<tr class="separator:gaee6df9540929ee5de939edda804b38ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e234e2950a8cb371c412f6b615dc08"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gac9e234e2950a8cb371c412f6b615dc08">cyhal_pin_map_scb_spi_m_mosi</a> [15]</td></tr>
<tr class="memdesc:gac9e234e2950a8cb371c412f6b615dc08"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#gac9e234e2950a8cb371c412f6b615dc08">More...</a><br /></td></tr>
<tr class="separator:gac9e234e2950a8cb371c412f6b615dc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514b598bbadbd61c910bf3bbdf763fd7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga514b598bbadbd61c910bf3bbdf763fd7">cyhal_pin_map_scb_spi_m_select0</a> [15]</td></tr>
<tr class="memdesc:ga514b598bbadbd61c910bf3bbdf763fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#ga514b598bbadbd61c910bf3bbdf763fd7">More...</a><br /></td></tr>
<tr class="separator:ga514b598bbadbd61c910bf3bbdf763fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc6dbb945d1c20a7f46095b5818118b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaccc6dbb945d1c20a7f46095b5818118b">cyhal_pin_map_scb_spi_m_select1</a> [13]</td></tr>
<tr class="memdesc:gaccc6dbb945d1c20a7f46095b5818118b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal.  <a href="#gaccc6dbb945d1c20a7f46095b5818118b">More...</a><br /></td></tr>
<tr class="separator:gaccc6dbb945d1c20a7f46095b5818118b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1090455161335e63c6f464aa4ed9132e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga1090455161335e63c6f464aa4ed9132e">cyhal_pin_map_scb_spi_m_select2</a> [13]</td></tr>
<tr class="memdesc:ga1090455161335e63c6f464aa4ed9132e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal.  <a href="#ga1090455161335e63c6f464aa4ed9132e">More...</a><br /></td></tr>
<tr class="separator:ga1090455161335e63c6f464aa4ed9132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03923e2c7cbe64af17ad3781cdf5199f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga03923e2c7cbe64af17ad3781cdf5199f">cyhal_pin_map_scb_spi_m_select3</a> [9]</td></tr>
<tr class="memdesc:ga03923e2c7cbe64af17ad3781cdf5199f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal.  <a href="#ga03923e2c7cbe64af17ad3781cdf5199f">More...</a><br /></td></tr>
<tr class="separator:ga03923e2c7cbe64af17ad3781cdf5199f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39908191ea1edf0d4760d1bb371f338"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa39908191ea1edf0d4760d1bb371f338">cyhal_pin_map_scb_spi_s_clk</a> [15]</td></tr>
<tr class="memdesc:gaa39908191ea1edf0d4760d1bb371f338"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#gaa39908191ea1edf0d4760d1bb371f338">More...</a><br /></td></tr>
<tr class="separator:gaa39908191ea1edf0d4760d1bb371f338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311a43e0f1d7d715758d19c27ede5a4a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga311a43e0f1d7d715758d19c27ede5a4a">cyhal_pin_map_scb_spi_s_miso</a> [15]</td></tr>
<tr class="memdesc:ga311a43e0f1d7d715758d19c27ede5a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#ga311a43e0f1d7d715758d19c27ede5a4a">More...</a><br /></td></tr>
<tr class="separator:ga311a43e0f1d7d715758d19c27ede5a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614267b24cb4ef06cfd0c6fb3adf04a8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga614267b24cb4ef06cfd0c6fb3adf04a8">cyhal_pin_map_scb_spi_s_mosi</a> [15]</td></tr>
<tr class="memdesc:ga614267b24cb4ef06cfd0c6fb3adf04a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#ga614267b24cb4ef06cfd0c6fb3adf04a8">More...</a><br /></td></tr>
<tr class="separator:ga614267b24cb4ef06cfd0c6fb3adf04a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759de1f34fa71543516add343b938ca7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga759de1f34fa71543516add343b938ca7">cyhal_pin_map_scb_spi_s_select0</a> [15]</td></tr>
<tr class="memdesc:ga759de1f34fa71543516add343b938ca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#ga759de1f34fa71543516add343b938ca7">More...</a><br /></td></tr>
<tr class="separator:ga759de1f34fa71543516add343b938ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d958313d87e6ad9060fa7a11a47c500"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga7d958313d87e6ad9060fa7a11a47c500">cyhal_pin_map_scb_spi_s_select1</a> [13]</td></tr>
<tr class="memdesc:ga7d958313d87e6ad9060fa7a11a47c500"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal.  <a href="#ga7d958313d87e6ad9060fa7a11a47c500">More...</a><br /></td></tr>
<tr class="separator:ga7d958313d87e6ad9060fa7a11a47c500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87716f2505ebf9827107e95e7a55c112"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga87716f2505ebf9827107e95e7a55c112">cyhal_pin_map_scb_spi_s_select2</a> [13]</td></tr>
<tr class="memdesc:ga87716f2505ebf9827107e95e7a55c112"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal.  <a href="#ga87716f2505ebf9827107e95e7a55c112">More...</a><br /></td></tr>
<tr class="separator:ga87716f2505ebf9827107e95e7a55c112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22a63f3fd90ab2bea676a2756113b5c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gac22a63f3fd90ab2bea676a2756113b5c">cyhal_pin_map_scb_spi_s_select3</a> [9]</td></tr>
<tr class="memdesc:gac22a63f3fd90ab2bea676a2756113b5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal.  <a href="#gac22a63f3fd90ab2bea676a2756113b5c">More...</a><br /></td></tr>
<tr class="separator:gac22a63f3fd90ab2bea676a2756113b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf18d13562f246bda727ba8dc43fe9d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga2bf18d13562f246bda727ba8dc43fe9d">cyhal_pin_map_scb_uart_cts</a> [14]</td></tr>
<tr class="memdesc:ga2bf18d13562f246bda727ba8dc43fe9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#ga2bf18d13562f246bda727ba8dc43fe9d">More...</a><br /></td></tr>
<tr class="separator:ga2bf18d13562f246bda727ba8dc43fe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2f0d10fd689c481aed7449ec671699"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga2f2f0d10fd689c481aed7449ec671699">cyhal_pin_map_scb_uart_rts</a> [14]</td></tr>
<tr class="memdesc:ga2f2f0d10fd689c481aed7449ec671699"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#ga2f2f0d10fd689c481aed7449ec671699">More...</a><br /></td></tr>
<tr class="separator:ga2f2f0d10fd689c481aed7449ec671699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e3fcb6ea0fc6301d0cb05533a6ecd2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga74e3fcb6ea0fc6301d0cb05533a6ecd2">cyhal_pin_map_scb_uart_rx</a> [14]</td></tr>
<tr class="memdesc:ga74e3fcb6ea0fc6301d0cb05533a6ecd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#ga74e3fcb6ea0fc6301d0cb05533a6ecd2">More...</a><br /></td></tr>
<tr class="separator:ga74e3fcb6ea0fc6301d0cb05533a6ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d9d65b5e58ce58d1e6af599adc0a21"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga85d9d65b5e58ce58d1e6af599adc0a21">cyhal_pin_map_scb_uart_tx</a> [15]</td></tr>
<tr class="memdesc:ga85d9d65b5e58ce58d1e6af599adc0a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#ga85d9d65b5e58ce58d1e6af599adc0a21">More...</a><br /></td></tr>
<tr class="separator:ga85d9d65b5e58ce58d1e6af599adc0a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0445db8068a9b1aeac350e90e79208"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga1d0445db8068a9b1aeac350e90e79208">cyhal_pin_map_tcpwm_line</a> [36]</td></tr>
<tr class="memdesc:ga1d0445db8068a9b1aeac350e90e79208"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#ga1d0445db8068a9b1aeac350e90e79208">More...</a><br /></td></tr>
<tr class="separator:ga1d0445db8068a9b1aeac350e90e79208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bddd2d5bb984705b43c827becb27479"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#ga8bddd2d5bb984705b43c827becb27479">cyhal_pin_map_tcpwm_line_compl</a> [35]</td></tr>
<tr class="memdesc:ga8bddd2d5bb984705b43c827becb27479"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal.  <a href="#ga8bddd2d5bb984705b43c827becb27479">More...</a><br /></td></tr>
<tr class="separator:ga8bddd2d5bb984705b43c827becb27479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab273395ba85e69152c8a182046dc864c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gab273395ba85e69152c8a182046dc864c">cyhal_pin_map_tcpwm_tr_in</a> [7]</td></tr>
<tr class="memdesc:gab273395ba85e69152c8a182046dc864c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_in signal.  <a href="#gab273395ba85e69152c8a182046dc864c">More...</a><br /></td></tr>
<tr class="separator:gab273395ba85e69152c8a182046dc864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gaacb8ce02a305db97810dda9f81ccbc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb8ce02a305db97810dda9f81ccbc4e">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa80c32fee18d9181841efdba6b0d2813">cyhal_gpio_psoc4100smax_100_tqfp_t</a> <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaa80c32fee18d9181841efdba6b0d2813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa80c32fee18d9181841efdba6b0d2813">&#9670;&nbsp;</a></span>cyhal_gpio_psoc4100smax_100_tqfp_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__100__tqfp.html#gaa80c32fee18d9181841efdba6b0d2813">cyhal_gpio_psoc4100smax_100_tqfp_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 100-TQFP package for the PSoC4100Smax series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p>Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p>Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p>Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p>Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a5429399e7b50e30b878487fc4512a1c8"></a>P0_6&#160;</td><td class="fielddoc"><p>Port 0 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aaf1c1253218cc9dfaab2fa56dd51613a"></a>P0_7&#160;</td><td class="fielddoc"><p>Port 0 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aa25f499b57adc3dae9ca1a877f47f2af"></a>P1_0&#160;</td><td class="fielddoc"><p>Port 1 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ab0d32687fab06c4263f65b6741adf308"></a>P1_1&#160;</td><td class="fielddoc"><p>Port 1 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p>Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ac964ac363209c16f9e842d139f1821df"></a>P1_3&#160;</td><td class="fielddoc"><p>Port 1 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a2712fb6be5ef97fd9f5a9b42baaf5f05"></a>P1_4&#160;</td><td class="fielddoc"><p>Port 1 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813adb0a4a23b91349a0f85a26ee16c2299c"></a>P1_5&#160;</td><td class="fielddoc"><p>Port 1 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a1c09e634fa0f157f766022d25ea2860d"></a>P1_6&#160;</td><td class="fielddoc"><p>Port 1 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a4e756b641c82fc50cd1e02b5b2645d60"></a>P1_7&#160;</td><td class="fielddoc"><p>Port 1 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p>Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p>Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p>Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p>Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aa1814d6db2865c42fb3c7fc7688ab5c5"></a>P2_4&#160;</td><td class="fielddoc"><p>Port 2 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a40df3c1aee5d74c3877d7b8d8bccb69e"></a>P2_5&#160;</td><td class="fielddoc"><p>Port 2 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813af7da371a007188db645f365f367a10a8"></a>P2_6&#160;</td><td class="fielddoc"><p>Port 2 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a583cbcc11d71b44face70c1fadefc9c0"></a>P2_7&#160;</td><td class="fielddoc"><p>Port 2 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p>Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p>Port 3 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813acd157ea5f39d394d92881bdfc3289dab"></a>P3_2&#160;</td><td class="fielddoc"><p>Port 3 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a54a63837a8bb026bd112b886ca8dc47d"></a>P3_3&#160;</td><td class="fielddoc"><p>Port 3 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a2870e8226d9447a9d9cc1788ae88dbb7"></a>P3_4&#160;</td><td class="fielddoc"><p>Port 3 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a2269bac40e13cb61f09fdb588507da82"></a>P3_5&#160;</td><td class="fielddoc"><p>Port 3 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813afd215d1efb45e70398433193f49c307c"></a>P3_6&#160;</td><td class="fielddoc"><p>Port 3 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a526941c3135107781ce25d01b016b23e"></a>P3_7&#160;</td><td class="fielddoc"><p>Port 3 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ab85e0c3af8cd4b57398754081786a201"></a>P4_0&#160;</td><td class="fielddoc"><p>Port 4 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813abd2abcc9f0b2483ad5a64032a1edf2f4"></a>P4_1&#160;</td><td class="fielddoc"><p>Port 4 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a1e48c9ef12a350ebab7de78ec4dfcb87"></a>P4_2&#160;</td><td class="fielddoc"><p>Port 4 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a76f6cddc146fd4886c8d1eb1099bcc54"></a>P4_3&#160;</td><td class="fielddoc"><p>Port 4 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813af63d6c0524b1c205fd59dbb1d3b7ba8e"></a>P4_4&#160;</td><td class="fielddoc"><p>Port 4 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a1ff8a55df2b4ae48feb5b1b7bf918605"></a>P4_5&#160;</td><td class="fielddoc"><p>Port 4 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a08e19d7fbc468ee5b85f72bd5b8ea52f"></a>P4_6&#160;</td><td class="fielddoc"><p>Port 4 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aeda29bd945e3177aa5d34ffe23459682"></a>P4_7&#160;</td><td class="fielddoc"><p>Port 4 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a702f0443ac82eec7db778039597602de"></a>P5_0&#160;</td><td class="fielddoc"><p>Port 5 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a6e81efad69a0ea034651af008bd857b9"></a>P5_1&#160;</td><td class="fielddoc"><p>Port 5 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a48fead26a455d15e627a59f49e735ed6"></a>P5_2&#160;</td><td class="fielddoc"><p>Port 5 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ac4e840a9752ddcf910485a9ad3bda6c3"></a>P5_3&#160;</td><td class="fielddoc"><p>Port 5 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a3f2896cca74b9552337ba66e54412050"></a>P5_4&#160;</td><td class="fielddoc"><p>Port 5 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a8ab80e76a8624109b9b303f2d2c3645d"></a>P5_5&#160;</td><td class="fielddoc"><p>Port 5 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a5a6e676f2fbd259451a8035c6d286748"></a>P5_6&#160;</td><td class="fielddoc"><p>Port 5 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aa776c1e7d28b10ca6361ebe9f0b4bf49"></a>P5_7&#160;</td><td class="fielddoc"><p>Port 5 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a651caedfece9cfdc1054b06bdb19ef5c"></a>P6_0&#160;</td><td class="fielddoc"><p>Port 6 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a3e0cb355dfc40a09ddbcb3e2a646e186"></a>P6_1&#160;</td><td class="fielddoc"><p>Port 6 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a314f040c789cfa222f71ac693d4634b3"></a>P6_2&#160;</td><td class="fielddoc"><p>Port 6 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ab8284593b459e295b454e59c33e16325"></a>P6_3&#160;</td><td class="fielddoc"><p>Port 6 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a41f81316d62acdf3935225be485ea96a"></a>P6_4&#160;</td><td class="fielddoc"><p>Port 6 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a03d2dd144727710aa3078b5b2736a9b6"></a>P6_5&#160;</td><td class="fielddoc"><p>Port 6 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p>Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p>Port 7 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a2b42f6ebe228e231b10f05e2b9516000"></a>P7_2&#160;</td><td class="fielddoc"><p>Port 7 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a29c9b6fc101ca6d6ac8873965b27b0fa"></a>P7_3&#160;</td><td class="fielddoc"><p>Port 7 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a454e0bdb032f2516d74385200861d9de"></a>P7_4&#160;</td><td class="fielddoc"><p>Port 7 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813afb35b2a17d84e108de6082476744da35"></a>P7_5&#160;</td><td class="fielddoc"><p>Port 7 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a7d6ddc3a9879cd1388d2519e3ac7f248"></a>P7_6&#160;</td><td class="fielddoc"><p>Port 7 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a8a42e7d3e80600ad7134b78692597498"></a>P7_7&#160;</td><td class="fielddoc"><p>Port 7 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a21e56d1f2d4d8b0b5e9c64479b91181b"></a>P8_0&#160;</td><td class="fielddoc"><p>Port 8 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a0db0c6042c3ddaa4549286faf95bed5a"></a>P8_1&#160;</td><td class="fielddoc"><p>Port 8 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a2f03e90ec98878f7c0550e1271d88c72"></a>P8_2&#160;</td><td class="fielddoc"><p>Port 8 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ac541e7629d33ac2917e4b7f6a621fe9c"></a>P8_3&#160;</td><td class="fielddoc"><p>Port 8 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ac556dc6692d40142383b444a0545fe6d"></a>P9_0&#160;</td><td class="fielddoc"><p>Port 9 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a95e8336ec074bbd5096a3c9e2195a514"></a>P9_1&#160;</td><td class="fielddoc"><p>Port 9 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a39b31257ba13f758407bb87aa9d02526"></a>P9_2&#160;</td><td class="fielddoc"><p>Port 9 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a7219164e747c98cf7496d2cee556820e"></a>P9_3&#160;</td><td class="fielddoc"><p>Port 9 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a3d6f6bf971075551e669f9044ddb30e3"></a>P10_0&#160;</td><td class="fielddoc"><p>Port 10 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a607fcf269fc2a6e4ecffd80d4a345516"></a>P10_1&#160;</td><td class="fielddoc"><p>Port 10 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aec9f8c6c169e3ffce4866e4a1677d873"></a>P10_2&#160;</td><td class="fielddoc"><p>Port 10 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a687b4a01d80cb5284be1bc42362f79d6"></a>P10_3&#160;</td><td class="fielddoc"><p>Port 10 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813affd46e9aa03ea6966fb9c094b1cdd989"></a>P10_4&#160;</td><td class="fielddoc"><p>Port 10 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ac25c1fd7eabd9a38e7999e386226611a"></a>P10_5&#160;</td><td class="fielddoc"><p>Port 10 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ad8a1b111713dd51ed2e6984af7a100ad"></a>P11_0&#160;</td><td class="fielddoc"><p>Port 11 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ae523468e21f17d454671c2b300892915"></a>P11_1&#160;</td><td class="fielddoc"><p>Port 11 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a5fe34b6d232f4550a7eb7fe679df2ef6"></a>P11_2&#160;</td><td class="fielddoc"><p>Port 11 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a0f9a317a819e897205a978d5521457af"></a>P11_3&#160;</td><td class="fielddoc"><p>Port 11 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a35883541a1c95809121c4481e02b3d24"></a>P11_4&#160;</td><td class="fielddoc"><p>Port 11 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813a34c6ce6d703f417ba3a222a743037ceb"></a>P11_5&#160;</td><td class="fielddoc"><p>Port 11 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813aaf16470ca94fc271c6dfa85b686461e3"></a>P12_0&#160;</td><td class="fielddoc"><p>Port 12 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa80c32fee18d9181841efdba6b0d2813ac6e8154eb8e09e91c630cd181399a0b9"></a>P12_1&#160;</td><td class="fielddoc"><p>Port 12 Pin 1. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gacb06a9521444668af1236a68cc5915ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb06a9521444668af1236a68cc5915ba">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_clk_i2s_if</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_clk_i2s_if[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_clk_i2s_if signal. </p>

</div>
</div>
<a id="gadcb74a798b08877f4ee37c647db31bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb74a798b08877f4ee37c647db31bed">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_sck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_sck[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_sck signal. </p>

</div>
</div>
<a id="gaa037e338af82307c42bdcbd393e4a191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa037e338af82307c42bdcbd393e4a191">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_sdo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_sdo[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_sdo signal. </p>

</div>
</div>
<a id="ga4c5e4f95de31dac9114bebf91bbaca8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c5e4f95de31dac9114bebf91bbaca8e">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_ws</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_ws[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_ws signal. </p>

</div>
</div>
<a id="gac718ba0fb019f4f1908ff5d141643b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac718ba0fb019f4f1908ff5d141643b7c">&#9670;&nbsp;</a></span>cyhal_pin_map_canfd_ttcan_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_canfd_ttcan_rx[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the canfd_ttcan_rx signal. </p>

</div>
</div>
<a id="gaa297dc10603279b081f4bf6334842173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa297dc10603279b081f4bf6334842173">&#9670;&nbsp;</a></span>cyhal_pin_map_canfd_ttcan_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_canfd_ttcan_tx[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the canfd_ttcan_tx signal. </p>

</div>
</div>
<a id="ga0721e6e17e22f93bc0d61632bb70f410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0721e6e17e22f93bc0d61632bb70f410">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_dsi_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_dsi_comp[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_dsi_comp signal. </p>

</div>
</div>
<a id="ga7a9867472e2b3ff245eaed06a736836e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9867472e2b3ff245eaed06a736836e">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inn_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inn_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inn_comp signal. </p>

</div>
</div>
<a id="gad8cc77365deff1072796431c5a4dc299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8cc77365deff1072796431c5a4dc299">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inp_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inp_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inp_comp signal. </p>

</div>
</div>
<a id="ga1b4e982a6ea50d02eb3f9b93e99124f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_dsi_ctb_cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_dsi_ctb_cmp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal. </p>

</div>
</div>
<a id="gad911ae2ea7a6a6b6947f21a3e6fad5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_out_10x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_out_10x[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_out_10x signal. </p>

</div>
</div>
<a id="ga58d16a7a62d2ca5c50a84e0af455d7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d16a7a62d2ca5c50a84e0af455d7bc">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_m[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_m signal. </p>

</div>
</div>
<a id="gabf7d92e7cfce17305ee7ceaa7e6eb3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p0 signal. </p>

</div>
</div>
<a id="gaa8b54e4f7f506c0a28b84b6715f93c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b54e4f7f506c0a28b84b6715f93c3a">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p1 signal. </p>

</div>
</div>
<a id="ga0e153e5159585c8724fa12c9718b4769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e153e5159585c8724fa12c9718b4769">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data signal. </p>

</div>
</div>
<a id="gabd903b95b4eed21d30898da4baea44d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd903b95b4eed21d30898da4baea44d9">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data_valid[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal. </p>

</div>
</div>
<a id="ga97b9cf27b1cbaaeca17ccd16ef21518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_sample_done</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_sample_done[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal. </p>

</div>
</div>
<a id="ga245995cb76a520efb59b2b065fac9024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245995cb76a520efb59b2b065fac9024">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal. </p>

</div>
</div>
<a id="ga9c30cf5574cabff4f5a8b5eb1be04808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal. </p>

</div>
</div>
<a id="ga49f75cc704e19414402efdd2fe170495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f75cc704e19414402efdd2fe170495">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sarmux_pads</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sarmux_pads[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sarmux_pads signal. </p>

</div>
</div>
<a id="ga2e0da8b15a5003e27a793300744799c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e0da8b15a5003e27a793300744799c3">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_tr_sar_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_tr_sar_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_tr_sar_out signal. </p>

</div>
</div>
<a id="ga4a479345e375f51287a68702b9007ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a479345e375f51287a68702b9007ab4">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="ga4c897a057a9cc69dade603653d651a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c897a057a9cc69dade603653d651a9c">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="gaca0a989a04294e6ba6f8aa3ddbe99a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca0a989a04294e6ba6f8aa3ddbe99a25">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="gaee6df9540929ee5de939edda804b38ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6df9540929ee5de939edda804b38ac">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="gac9e234e2950a8cb371c412f6b615dc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9e234e2950a8cb371c412f6b615dc08">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="ga514b598bbadbd61c910bf3bbdf763fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514b598bbadbd61c910bf3bbdf763fd7">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="gaccc6dbb945d1c20a7f46095b5818118b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc6dbb945d1c20a7f46095b5818118b">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select1[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select1 signal. </p>

</div>
</div>
<a id="ga1090455161335e63c6f464aa4ed9132e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1090455161335e63c6f464aa4ed9132e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select2[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select2 signal. </p>

</div>
</div>
<a id="ga03923e2c7cbe64af17ad3781cdf5199f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03923e2c7cbe64af17ad3781cdf5199f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select3[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select3 signal. </p>

</div>
</div>
<a id="gaa39908191ea1edf0d4760d1bb371f338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa39908191ea1edf0d4760d1bb371f338">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="ga311a43e0f1d7d715758d19c27ede5a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311a43e0f1d7d715758d19c27ede5a4a">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="ga614267b24cb4ef06cfd0c6fb3adf04a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614267b24cb4ef06cfd0c6fb3adf04a8">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="ga759de1f34fa71543516add343b938ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga759de1f34fa71543516add343b938ca7">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="ga7d958313d87e6ad9060fa7a11a47c500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d958313d87e6ad9060fa7a11a47c500">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select1[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select1 signal. </p>

</div>
</div>
<a id="ga87716f2505ebf9827107e95e7a55c112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87716f2505ebf9827107e95e7a55c112">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select2[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select2 signal. </p>

</div>
</div>
<a id="gac22a63f3fd90ab2bea676a2756113b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac22a63f3fd90ab2bea676a2756113b5c">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select3[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select3 signal. </p>

</div>
</div>
<a id="ga2bf18d13562f246bda727ba8dc43fe9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf18d13562f246bda727ba8dc43fe9d">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="ga2f2f0d10fd689c481aed7449ec671699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2f0d10fd689c481aed7449ec671699">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="ga74e3fcb6ea0fc6301d0cb05533a6ecd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e3fcb6ea0fc6301d0cb05533a6ecd2">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="ga85d9d65b5e58ce58d1e6af599adc0a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85d9d65b5e58ce58d1e6af599adc0a21">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="ga1d0445db8068a9b1aeac350e90e79208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d0445db8068a9b1aeac350e90e79208">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[36]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="ga8bddd2d5bb984705b43c827becb27479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bddd2d5bb984705b43c827becb27479">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line_compl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line_compl[35]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line_compl signal. </p>

</div>
</div>
<a id="gab273395ba85e69152c8a182046dc864c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab273395ba85e69152c8a182046dc864c">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_in[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_in signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
