{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737749229446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737749229450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 17:07:09 2025 " "Processing started: Fri Jan 24 17:07:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737749229450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749229450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trabalho -c Trabalho " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trabalho -c Trabalho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749229450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737749229669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737749229669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trabalho-behavioral " "Found design unit 1: Trabalho-behavioral" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trabalho " "Found entity 1: Trabalho" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behavioral " "Found design unit 1: Decoder-behavioral" {  } { { "Decoder.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-behavioral " "Found design unit 1: MEM-behavioral" {  } { { "MEM.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/MEM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236266 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236267 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_div-comportamento " "Found design unit 1: CLK_div-comportamento" {  } { { "CLK_div.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/CLK_div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236268 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_div " "Found entity 1: CLK_div" {  } { { "CLK_div.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/CLK_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-behavioral " "Found design unit 1: REG-behavioral" {  } { { "REG.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/REG.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236269 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/REG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-comportamento " "Found design unit 1: Controle-comportamento" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/ULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236271 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737749236271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trabalho " "Elaborating entity \"Trabalho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737749236292 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "controle_BCD Trabalho.vhd(7) " "VHDL Signal Declaration warning at Trabalho.vhd(7): used implicit default value for signal \"controle_BCD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737749236293 "|Trabalho"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_BCD Trabalho.vhd(7) " "VHDL Signal Declaration warning at Trabalho.vhd(7): used implicit default value for signal \"saida_BCD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737749236293 "|Trabalho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinal_ZERA_final Trabalho.vhd(21) " "Verilog HDL or VHDL warning at Trabalho.vhd(21): object \"sinal_ZERA_final\" assigned a value but never read" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737749236293 "|Trabalho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinal_CARREGA Trabalho.vhd(24) " "Verilog HDL or VHDL warning at Trabalho.vhd(24): object \"sinal_CARREGA\" assigned a value but never read" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737749236293 "|Trabalho"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_REG_out Trabalho.vhd(28) " "VHDL Signal Declaration warning at Trabalho.vhd(28): used implicit default value for signal \"signal_REG_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737749236293 "|Trabalho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinal_resultado_out Trabalho.vhd(29) " "Verilog HDL or VHDL warning at Trabalho.vhd(29): object \"sinal_resultado_out\" assigned a value but never read" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737749236293 "|Trabalho"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinal_ATT Trabalho.vhd(148) " "VHDL Process Statement warning at Trabalho.vhd(148): signal \"sinal_ATT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236294 "|Trabalho"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinal_ZERA Trabalho.vhd(149) " "VHDL Process Statement warning at Trabalho.vhd(149): signal \"sinal_ZERA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236294 "|Trabalho"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinal_LER Trabalho.vhd(150) " "VHDL Process Statement warning at Trabalho.vhd(150): signal \"sinal_LER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236294 "|Trabalho"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sinal_ATT_final Trabalho.vhd(140) " "VHDL Process Statement warning at Trabalho.vhd(140): inferring latch(es) for signal or variable \"sinal_ATT_final\", which holds its previous value in one or more paths through the process" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737749236294 "|Trabalho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal_ATT_final Trabalho.vhd(140) " "Inferred latch for \"sinal_ATT_final\" at Trabalho.vhd(140)" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236294 "|Trabalho"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div CLK_div:clock_div " "Elaborating entity \"CLK_div\" for hierarchy \"CLK_div:clock_div\"" {  } { { "Trabalho.vhd" "clock_div" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737749236298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_in " "Elaborating entity \"PC\" for hierarchy \"PC:PC_in\"" {  } { { "Trabalho.vhd" "PC_in" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737749236299 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinal_PC PC.vhd(31) " "VHDL Process Statement warning at PC.vhd(31): signal \"sinal_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/PC.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236299 "|Trabalho|PC:PC_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder_ini " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder_ini\"" {  } { { "Trabalho.vhd" "Decoder_ini" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737749236300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:MEM_ini " "Elaborating entity \"MEM\" for hierarchy \"MEM:MEM_ini\"" {  } { { "Trabalho.vhd" "MEM_ini" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737749236301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle_ini " "Elaborating entity \"Controle\" for hierarchy \"Controle:Controle_ini\"" {  } { { "Trabalho.vhd" "Controle_ini" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737749236301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(26) " "VHDL Process Statement warning at Controle.vhd(26): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(29) " "VHDL Process Statement warning at Controle.vhd(29): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(33) " "VHDL Process Statement warning at Controle.vhd(33): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(36) " "VHDL Process Statement warning at Controle.vhd(36): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(39) " "VHDL Process Statement warning at Controle.vhd(39): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(42) " "VHDL Process Statement warning at Controle.vhd(42): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(45) " "VHDL Process Statement warning at Controle.vhd(45): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(51) " "VHDL Process Statement warning at Controle.vhd(51): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Controle.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 "|Trabalho|Controle:Controle_ini"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_ini " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_ini\"" {  } { { "Trabalho.vhd" "ULA_ini" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737749236302 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "controle_BCD GND " "Pin \"controle_BCD\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737749236555 "|Trabalho|controle_BCD"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_BCD GND " "Pin \"saida_BCD\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737749236555 "|Trabalho|saida_BCD"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_Memoria\[11\] GND " "Pin \"valor_Memoria\[11\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737749236555 "|Trabalho|valor_Memoria[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_Memoria\[12\] GND " "Pin \"valor_Memoria\[12\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737749236555 "|Trabalho|valor_Memoria[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_Memoria\[13\] GND " "Pin \"valor_Memoria\[13\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737749236555 "|Trabalho|valor_Memoria[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_Memoria\[14\] GND " "Pin \"valor_Memoria\[14\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737749236555 "|Trabalho|valor_Memoria[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_Memoria\[15\] GND " "Pin \"valor_Memoria\[15\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Ryan-23_01_2025/Trabalho/Trabalho.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737749236555 "|Trabalho|valor_Memoria[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737749236555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737749236599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737749236868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737749236868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737749236889 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737749236889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737749236889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737749236889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737749236897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 17:07:16 2025 " "Processing ended: Fri Jan 24 17:07:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737749236897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737749236897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737749236897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737749236897 ""}
