/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [24:0] _02_;
  reg [5:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_24z ? celloutsig_0_14z : celloutsig_0_10z;
  assign celloutsig_1_0z = in_data[110] ? in_data[121] : in_data[128];
  assign celloutsig_1_7z = celloutsig_1_3z[2] ? celloutsig_1_5z[1] : celloutsig_1_3z[13];
  assign celloutsig_0_4z = _01_ ? _00_ : celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_6z[1];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= { in_data[103:100], celloutsig_1_8z, celloutsig_1_8z };
  reg [24:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 25'h0000000;
    else _10_ <= in_data[33:9];
  assign { _02_[24:21], _01_, _00_, _02_[18:0] } = _10_;
  assign celloutsig_1_6z = { in_data[123:118], celloutsig_1_4z, celloutsig_1_1z } && { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_8z = { _02_[8], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z } && { _00_, _02_[18:17], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z } && { celloutsig_0_13z[8:6], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_31z = in_data[42:37] && { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z } * { in_data[158:157], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z } * in_data[111:109];
  assign celloutsig_1_18z = _03_[3:0] * celloutsig_1_12z;
  assign celloutsig_1_19z = { celloutsig_1_12z[1:0], celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_10z } * { celloutsig_1_17z[9:5], celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = { _02_[9], celloutsig_0_1z, celloutsig_0_0z } * _02_[17:15];
  assign celloutsig_0_13z = { _02_[13:8], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z } * { in_data[46:41], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_4z = | in_data[124:119];
  assign celloutsig_0_5z = | { in_data[21:18], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = | in_data[69:47];
  assign celloutsig_0_12z = | { _02_[23:21], _01_, _00_, _02_[18:12], celloutsig_0_1z };
  assign celloutsig_0_16z = | in_data[84:80];
  assign celloutsig_0_23z = | { in_data[88], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_33z = | { celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[63] & in_data[43];
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[183];
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_0z;
  assign celloutsig_1_14z = _03_[5] & celloutsig_1_4z;
  assign celloutsig_1_15z = celloutsig_1_12z[3] & celloutsig_1_2z;
  assign celloutsig_1_16z = celloutsig_1_14z & celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_4z & celloutsig_0_1z;
  assign celloutsig_0_1z = in_data[17] & celloutsig_0_0z;
  assign celloutsig_0_18z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_0_19z = in_data[40] & celloutsig_0_17z[4];
  assign celloutsig_0_25z = celloutsig_0_1z & celloutsig_0_18z;
  assign celloutsig_1_1z = ~^ in_data[116:114];
  assign celloutsig_1_10z = ~^ celloutsig_1_5z;
  assign celloutsig_0_10z = ~^ { _01_, _00_, _02_[18:10], celloutsig_0_8z };
  assign celloutsig_0_15z = ~^ { in_data[9:7], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_37z = { celloutsig_0_13z[0], celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_9z } - { celloutsig_0_13z[4:0], celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[125:115], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } - { in_data[113:105], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } - in_data[120:117];
  assign celloutsig_1_17z = celloutsig_1_3z - { in_data[183:179], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_8z };
  assign celloutsig_0_17z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_0z } - { in_data[78:74], celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_8z } - { celloutsig_0_13z[7:5], celloutsig_0_8z, celloutsig_0_4z };
  assign _02_[20:19] = { _01_, _00_ };
  assign { out_data[131:128], out_data[103:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
