Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 12 13:08:19 2020
| Host         : SHINRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab7_timing_summary_routed.rpt -pb Lab7_timing_summary_routed.pb -rpx Lab7_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: selectClock/outsignal_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: timeClock/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.473        0.000                      0                  110        0.263        0.000                      0                  110        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.473        0.000                      0                  110        0.263        0.000                      0                  110        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 2.204ns (36.509%)  route 3.833ns (63.491%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.949    11.363    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    selectClock/clock_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[0]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    selectClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 2.204ns (36.509%)  route 3.833ns (63.491%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.949    11.363    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    selectClock/clock_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[1]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    selectClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 2.204ns (36.509%)  route 3.833ns (63.491%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.949    11.363    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    selectClock/clock_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[2]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    selectClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 2.204ns (36.509%)  route 3.833ns (63.491%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.949    11.363    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    selectClock/clock_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[3]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    selectClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 2.204ns (36.528%)  route 3.830ns (63.472%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.945    11.359    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    selectClock/clock_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[4]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.835    selectClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 2.204ns (36.528%)  route 3.830ns (63.472%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.945    11.359    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    selectClock/clock_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[5]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.835    selectClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 2.204ns (36.528%)  route 3.830ns (63.472%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.945    11.359    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    selectClock/clock_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[6]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.835    selectClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 2.204ns (36.528%)  route 3.830ns (63.472%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.945    11.359    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    selectClock/clock_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[7]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.835    selectClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 2.204ns (37.402%)  route 3.689ns (62.598%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.804    11.218    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.602    15.025    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[10]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.861    selectClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 selectClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 2.204ns (37.402%)  route 3.689ns (62.598%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  selectClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.789     6.571    selectClock/counter_reg[9]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.208 r  selectClock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    selectClock/counter_reg[0]_i_11__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  selectClock/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.325    selectClock/counter_reg[0]_i_16_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  selectClock/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.442    selectClock/counter_reg[0]_i_10_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 f  selectClock/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.712     8.477    selectClock/counter_reg[0]_i_15_n_6
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.306     8.783 f  selectClock/counter[0]_i_9/O
                         net (fo=1, routed)           0.573     9.356    selectClock/counter[0]_i_9_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.480 f  selectClock/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.810    10.290    selectClock/counter[0]_i_3__0_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124    10.414 r  selectClock/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.804    11.218    selectClock/counter[0]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.602    15.025    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[11]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.861    selectClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  3.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.601     1.520    selectClock/clock_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  selectClock/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.780    selectClock/counter_reg[3]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  selectClock/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.888    selectClock/counter_reg[0]_i_2__0_n_4
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.872     2.037    selectClock/clock_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  selectClock/counter_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    selectClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    timeClock/clock_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  timeClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  timeClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.781    timeClock/counter_reg[11]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  timeClock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    timeClock/counter_reg[8]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  timeClock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.875     2.040    timeClock/clock_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  timeClock/counter_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    timeClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    timeClock/clock_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  timeClock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  timeClock/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.781    timeClock/counter_reg[15]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  timeClock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    timeClock/counter_reg[12]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  timeClock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.875     2.040    timeClock/clock_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  timeClock/counter_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    timeClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.601     1.520    timeClock/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  timeClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  timeClock/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.780    timeClock/counter_reg[7]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  timeClock/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    timeClock/counter_reg[4]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  timeClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    timeClock/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  timeClock/counter_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    timeClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  selectClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.781    selectClock/counter_reg[11]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  selectClock/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    selectClock/counter_reg[8]_i_1__0_n_4
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    selectClock/clock_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  selectClock/counter_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    selectClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    selectClock/clock_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  selectClock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  selectClock/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.781    selectClock/counter_reg[15]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  selectClock/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    selectClock/counter_reg[12]_i_1__0_n_4
    SLICE_X7Y92          FDRE                                         r  selectClock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    selectClock/clock_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  selectClock/counter_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    selectClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    selectClock/clock_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  selectClock/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  selectClock/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.782    selectClock/counter_reg[19]
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  selectClock/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    selectClock/counter_reg[16]_i_1__0_n_4
    SLICE_X7Y93          FDRE                                         r  selectClock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.874     2.039    selectClock/clock_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  selectClock/counter_reg[19]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    selectClock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    selectClock/clock_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  selectClock/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  selectClock/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.782    selectClock/counter_reg[23]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  selectClock/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    selectClock/counter_reg[20]_i_1__0_n_4
    SLICE_X7Y94          FDRE                                         r  selectClock/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.874     2.039    selectClock/clock_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  selectClock/counter_reg[23]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    selectClock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    selectClock/clock_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  selectClock/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.781    selectClock/counter_reg[7]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  selectClock/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    selectClock/counter_reg[4]_i_1__0_n_4
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    selectClock/clock_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  selectClock/counter_reg[7]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    selectClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    timeClock/clock_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  timeClock/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  timeClock/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.782    timeClock/counter_reg[19]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  timeClock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    timeClock/counter_reg[16]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  timeClock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    timeClock/clock_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  timeClock/counter_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    timeClock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     selectClock/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y91     selectClock/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y91     selectClock/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     selectClock/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     selectClock/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     selectClock/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     selectClock/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y93     selectClock/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y93     selectClock/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     selectClock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     selectClock/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     selectClock/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     selectClock/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     selectClock/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     selectClock/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     selectClock/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     selectClock/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     selectClock/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     selectClock/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     selectClock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     selectClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     selectClock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     selectClock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     selectClock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     selectClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     selectClock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     selectClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     selectClock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     selectClock/counter_reg[13]/C



