[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SystemCall/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 73
LIB: work
FILE: ${SURELOG_DIR}/tests/SystemCall/dut.sv
n<> u<72> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<72> s<71> l<1:1>
  n<> u<71> t<Source_text> p<72> c<70> l<1:1> el<6:10>
    n<> u<70> t<Description> p<71> c<69> l<1:1> el<6:10>
      n<> u<69> t<Module_declaration> p<70> c<5> l<1:1> el<6:10>
        n<> u<5> t<Module_nonansi_header> p<69> c<2> s<36> l<1:1> el<1:13>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<m2> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:10>
          n<> u<4> t<List_of_ports> p<5> l<1:10> el<1:12>
        n<> u<36> t<Module_item> p<69> c<35> s<67> l<3:1> el<3:30>
          n<> u<35> t<Non_port_module_item> p<36> c<34> l<3:1> el<3:30>
            n<> u<34> t<Module_or_generate_item> p<35> c<33> l<3:1> el<3:30>
              n<> u<33> t<Module_common_item> p<34> c<32> l<3:1> el<3:30>
                n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<3:1> el<3:30>
                  n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<3:1> el<3:30>
                    n<> u<30> t<Assertion_item_declaration> p<31> c<29> l<3:1> el<3:30>
                      n<> u<29> t<Let_declaration> p<30> c<6> l<3:1> el<3:30>
                        n<p2> u<6> t<StringConst> p<29> s<11> l<3:5> el<3:7>
                        n<> u<11> t<Let_port_list> p<29> c<10> s<28> l<3:8> el<3:9>
                          n<> u<10> t<Let_port_item> p<11> c<8> l<3:8> el<3:9>
                            n<> u<8> t<Let_formal_type> p<10> c<7> s<9> l<3:8> el<3:8>
                              n<> u<7> t<Data_type_or_implicit> p<8> l<3:8> el<3:8>
                            n<x> u<9> t<StringConst> p<10> l<3:8> el<3:9>
                        n<> u<28> t<Expression> p<29> c<27> l<3:13> el<3:29>
                          n<> u<27> t<Primary> p<28> c<26> l<3:13> el<3:29>
                            n<> u<26> t<Complex_func_call> p<27> c<12> l<3:13> el<3:29>
                              n<> u<12> t<Dollar_keyword> p<26> s<13> l<3:13> el<3:14>
                              n<past> u<13> t<StringConst> p<26> s<25> l<3:14> el<3:18>
                              n<> u<25> t<List_of_arguments> p<26> c<17> l<3:19> el<3:28>
                                n<> u<17> t<Expression> p<25> c<16> s<18> l<3:19> el<3:20>
                                  n<> u<16> t<Primary> p<17> c<15> l<3:19> el<3:20>
                                    n<> u<15> t<Primary_literal> p<16> c<14> l<3:19> el<3:20>
                                      n<x> u<14> t<StringConst> p<15> l<3:19> el<3:20>
                                n<> u<18> t<Argument> p<25> s<19> l<3:21> el<3:21>
                                n<> u<19> t<Argument> p<25> s<24> l<3:22> el<3:22>
                                n<> u<24> t<Argument> p<25> c<23> l<3:23> el<3:28>
                                  n<> u<23> t<Expression> p<24> c<22> l<3:23> el<3:28>
                                    n<> u<22> t<Primary> p<23> c<21> l<3:23> el<3:28>
                                      n<> u<21> t<Primary_literal> p<22> c<20> l<3:23> el<3:28>
                                        n<clock> u<20> t<StringConst> p<21> l<3:23> el<3:28>
        n<> u<67> t<Module_item> p<69> c<66> s<68> l<4:1> el<4:40>
          n<> u<66> t<Non_port_module_item> p<67> c<65> l<4:1> el<4:40>
            n<> u<65> t<Module_or_generate_item> p<66> c<64> l<4:1> el<4:40>
              n<> u<64> t<Module_common_item> p<65> c<63> l<4:1> el<4:40>
                n<> u<63> t<Continuous_assign> p<64> c<62> l<4:1> el<4:40>
                  n<> u<62> t<List_of_net_assignments> p<63> c<61> l<4:8> el<4:39>
                    n<> u<61> t<Net_assignment> p<62> c<41> l<4:8> el<4:39>
                      n<> u<41> t<Net_lvalue> p<61> c<38> s<60> l<4:8> el<4:9>
                        n<> u<38> t<Ps_or_hierarchical_identifier> p<41> c<37> s<40> l<4:8> el<4:9>
                          n<a> u<37> t<StringConst> p<38> l<4:8> el<4:9>
                        n<> u<40> t<Constant_select> p<41> c<39> l<4:10> el<4:10>
                          n<> u<39> t<Constant_bit_select> p<40> l<4:10> el<4:10>
                      n<> u<60> t<Expression> p<61> c<59> l<4:12> el<4:39>
                        n<> u<59> t<Primary> p<60> c<58> l<4:12> el<4:39>
                          n<> u<58> t<System_task> p<59> c<43> l<4:12> el<4:39>
                            n<> u<43> t<System_task_names> p<58> c<42> s<50> l<4:12> el<4:17>
                              n<$past> u<42> t<StringConst> p<43> l<4:13> el<4:17>
                            n<> u<50> t<List_of_arguments> p<58> c<47> s<57> l<4:18> el<4:21>
                              n<> u<47> t<Expression> p<50> c<46> s<48> l<4:18> el<4:19>
                                n<> u<46> t<Primary> p<47> c<45> l<4:18> el<4:19>
                                  n<> u<45> t<Primary_literal> p<46> c<44> l<4:18> el<4:19>
                                    n<x> u<44> t<StringConst> p<45> l<4:18> el<4:19>
                              n<> u<48> t<Argument> p<50> s<49> l<4:20> el<4:20>
                              n<> u<49> t<Argument> p<50> l<4:21> el<4:21>
                            n<> u<57> t<Clocking_event> p<58> c<56> l<4:22> el<4:38>
                              n<> u<56> t<Event_expression> p<57> c<51> l<4:24> el<4:37>
                                n<> u<51> t<Edge_Posedge> p<56> s<55> l<4:24> el<4:31>
                                n<> u<55> t<Expression> p<56> c<54> l<4:32> el<4:37>
                                  n<> u<54> t<Primary> p<55> c<53> l<4:32> el<4:37>
                                    n<> u<53> t<Primary_literal> p<54> c<52> l<4:32> el<4:37>
                                      n<clock> u<52> t<StringConst> p<53> l<4:32> el<4:37>
        n<> u<68> t<ENDMODULE> p<69> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SystemCall/dut.sv:1:1: No timescale set for "m2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SystemCall/dut.sv:1:1: Compile module "work@m2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
ContAssign                                             1
Design                                                 1
IODecl                                                 1
LetDecl                                                1
Module                                                 1
Operation                                              1
RefObj                                                 5
SeqFormalDecl                                          1
SysFuncCall                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SystemCall/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@m2 (work@m2), file:${SURELOG_DIR}/tests/SystemCall/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@m2
  |vpiImportTypespec:
  \_LogicNet: (work@m2.x), line:3:19, endln:3:20
    |vpiParent:
    \_Module: work@m2 (work@m2), file:${SURELOG_DIR}/tests/SystemCall/dut.sv, line:1:1, endln:6:10
    |vpiName:x
    |vpiFullName:work@m2.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m2.clock), line:3:23, endln:3:28
    |vpiParent:
    \_Module: work@m2 (work@m2), file:${SURELOG_DIR}/tests/SystemCall/dut.sv, line:1:1, endln:6:10
    |vpiName:clock
    |vpiFullName:work@m2.clock
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m2.a), line:4:8, endln:4:9
    |vpiParent:
    \_Module: work@m2 (work@m2), file:${SURELOG_DIR}/tests/SystemCall/dut.sv, line:1:1, endln:6:10
    |vpiName:a
    |vpiFullName:work@m2.a
    |vpiNetType:1
  |vpiLetDecl:
  \_LetDecl: (p2), line:3:5, endln:3:7
    |vpiParent:
    \_Module: work@m2 (work@m2), file:${SURELOG_DIR}/tests/SystemCall/dut.sv, line:1:1, endln:6:10
    |vpiExpr:
    \_SysFuncCall: ($past), line:3:13, endln:3:29
      |vpiParent:
      \_LetDecl: (p2), line:3:5, endln:3:7
      |vpiArgument:
      \_RefObj: (work@m2.p2.x), line:3:19, endln:3:20
        |vpiParent:
        \_SysFuncCall: ($past), line:3:13, endln:3:29
        |vpiName:x
        |vpiFullName:work@m2.p2.x
        |vpiActual:
        \_LogicNet: (work@m2.x), line:3:19, endln:3:20
      |vpiArgument:
      \_Constant: , line:3:21, endln:3:21
        |vpiParent:
        \_SysFuncCall: ($past), line:3:13, endln:3:29
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiArgument:
      \_Constant: , line:3:22, endln:3:22
        |vpiParent:
        \_SysFuncCall: ($past), line:3:13, endln:3:29
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiArgument:
      \_RefObj: (work@m2.p2.clock), line:3:23, endln:3:28
        |vpiParent:
        \_SysFuncCall: ($past), line:3:13, endln:3:29
        |vpiName:clock
        |vpiFullName:work@m2.p2.clock
        |vpiActual:
        \_LogicNet: (work@m2.clock), line:3:23, endln:3:28
      |vpiName:$past
    |vpiSeqFormalDecl:
    \_SeqFormalDecl: (x), line:3:8, endln:3:9
      |vpiParent:
      \_LetDecl: (p2), line:3:5, endln:3:7
      |vpiName:x
    |vpiName:p2
  |vpiDefName:work@m2
  |vpiNet:
  \_LogicNet: (work@m2.x), line:3:19, endln:3:20
  |vpiNet:
  \_LogicNet: (work@m2.clock), line:3:23, endln:3:28
  |vpiNet:
  \_LogicNet: (work@m2.a), line:4:8, endln:4:9
  |vpiContAssign:
  \_ContAssign: , line:4:8, endln:4:39
    |vpiParent:
    \_Module: work@m2 (work@m2), file:${SURELOG_DIR}/tests/SystemCall/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_SysFuncCall: ($past), line:4:12, endln:4:39
      |vpiParent:
      \_ContAssign: , line:4:8, endln:4:39
      |vpiArgument:
      \_RefObj: (work@m2.x), line:4:18, endln:4:19
        |vpiParent:
        \_SysFuncCall: ($past), line:4:12, endln:4:39
        |vpiName:x
        |vpiFullName:work@m2.x
        |vpiActual:
        \_LogicNet: (work@m2.x), line:3:19, endln:3:20
      |vpiArgument:
      \_Constant: , line:4:20, endln:4:20
        |vpiParent:
        \_SysFuncCall: ($past), line:4:12, endln:4:39
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiArgument:
      \_Constant: , line:4:21, endln:4:21
        |vpiParent:
        \_SysFuncCall: ($past), line:4:12, endln:4:39
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiArgument:
      \_Operation: , line:4:24, endln:4:37
        |vpiParent:
        \_SysFuncCall: ($past), line:4:12, endln:4:39
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@m2.clock), line:4:32, endln:4:37
          |vpiParent:
          \_Operation: , line:4:24, endln:4:37
          |vpiName:clock
          |vpiFullName:work@m2.clock
          |vpiActual:
          \_LogicNet: (work@m2.clock), line:3:23, endln:3:28
      |vpiName:$past
    |vpiLhs:
    \_RefObj: (work@m2.a), line:4:8, endln:4:9
      |vpiParent:
      \_ContAssign: , line:4:8, endln:4:39
      |vpiName:a
      |vpiFullName:work@m2.a
      |vpiActual:
      \_LogicNet: (work@m2.a), line:4:8, endln:4:9
  |vpiIODecl:
  \_IODecl: (x), line:3:8, endln:3:9
    |vpiParent:
    \_Module: work@m2 (work@m2), file:${SURELOG_DIR}/tests/SystemCall/dut.sv, line:1:1, endln:6:10
    |vpiDirection:3
    |vpiName:x
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
