#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 14 16:28:36 2020
# Process ID: 2180
# Current directory: E:/vivado_1/RI_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14088 E:\vivado_1\RI_CPU\RI_CPU.xpr
# Log file: E:/vivado_1/RI_CPU/vivado.log
# Journal file: E:/vivado_1/RI_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_1/RI_CPU/RI_CPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir e:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/vivado_1/RI_CPU/mem-store.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files e:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files e:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 2 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files e:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory E:/vivado_1/RI_CPU/RI_CPU.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado_1/RI_CPU/RI_CPU.ip_user_files -ipstatic_source_dir E:/vivado_1/RI_CPU/RI_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado_1/RI_CPU/RI_CPU.cache/compile_simlib/modelsim} {questa=E:/vivado_1/RI_CPU/RI_CPU.cache/compile_simlib/questa} {riviera=E:/vivado_1/RI_CPU/RI_CPU.cache/compile_simlib/riviera} {activehdl=E:/vivado_1/RI_CPU/RI_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {E:/vivado_1/RI_CPU/register_mem.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  E:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/vivado_1/RI_CPU/RI_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/vivado_1/RI_CPU/RI_CPU.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado_1/RI_CPU/RI_CPU.ip_user_files -ipstatic_source_dir E:/vivado_1/RI_CPU/RI_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado_1/RI_CPU/RI_CPU.cache/compile_simlib/modelsim} {questa=E:/vivado_1/RI_CPU/RI_CPU.cache/compile_simlib/questa} {riviera=E:/vivado_1/RI_CPU/RI_CPU.cache/compile_simlib/riviera} {activehdl=E:/vivado_1/RI_CPU/RI_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_module_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/top_module_sim/test/Inst_code}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/top_module_sim/test/clka}} 
current_wave_config {Untitled 1}
add_wave {{/top_module_sim/test/M_W_Data}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/top_module_sim/test/M_R_Data}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/top_module_sim/test/ALU_OP}} 
current_wave_config {Untitled 1}
add_wave {{/top_module_sim/test/W_Data}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/top_module_sim/test/Mem_Addr}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/top_module_sim/test/mem_store/addra}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
create_project test111 E:/vivado_1/test111 -part xc7a100tfgg484-2
file mkdir E:/vivado_1/test111/test111.srcs/sources_1/new
close [ open E:/vivado_1/test111/test111.srcs/sources_1/new/top.v w ]
add_files E:/vivado_1/test111/test111.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
file mkdir E:/vivado_1/test111/test111.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/vivado_1/test111/test111.srcs/sim_1/new/sim.v w ]
add_files -fileset sim_1 E:/vivado_1/test111/test111.srcs/sim_1/new/sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim.tcl
current_wave_config {Untitled 3}
add_wave {{/sim/test/clka}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/sim/test/flag}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source sim.tcl
relaunch_sim
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
current_wave_config {Untitled 6}
add_wave {{/sim/test/clka}} 
relaunch_sim
close_sim
launch_simulation
source sim.tcl
current_wave_config {Untitled 7}
add_wave {{/sim/test/clka}} 
current_wave_config {Untitled 7}
add_wave {{/sim/test/flag}} 
current_wave_config {Untitled 7}
add_wave {{/sim/test/flag}} 
close_sim
launch_simulation
source sim.tcl
current_wave_config {Untitled 8}
add_wave {{/sim/test/clka}} 
current_wave_config {Untitled 8}
add_wave {{/sim/test/flag}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 8}
add_wave {{/sim/test/i}} 
relaunch_sim
relaunch_sim
current_project RI_CPU
current_sim simulation_1
close_sim
launch_simulation
source top_module_sim.tcl
close_sim
close_project
close_sim
