module testbench();

timeunit 10ns;
			
timeprecision 1ns;

logic Clk = 0;

logic Reset_Clear, Run_Accumulate;

logic [9:0] SW;