Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: ram_ctrl_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ram_ctrl_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ram_ctrl_test"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : ram_ctrl_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : ram_ctrl_test.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_01_sram.vhd" in Library work.
Architecture arch of Entity sram_ctrl is up to date.
Compiling vhdl file "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch06_01_02_debounce.vhd" in Library work.
Architecture exp_fsmd_arch of Entity debounce is up to date.
Architecture fsmd_arch of Entity debounce is up to date.
Compiling vhdl file "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_02_sram_test1.vhd" in Library work.
Architecture arch of Entity ram_ctrl_test is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ram_ctrl_test> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <sram_ctrl> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <fsmd_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ram_ctrl_test> in library <work> (Architecture <arch>).
WARNING:Xst:753 - "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_02_sram_test1.vhd" line 29: Unconnected output port 'ready' of component 'sram_ctrl'.
WARNING:Xst:753 - "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_02_sram_test1.vhd" line 29: Unconnected output port 'data_s2f_ur' of component 'sram_ctrl'.
WARNING:Xst:753 - "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_02_sram_test1.vhd" line 38: Unconnected output port 'db_level' of component 'debounce'.
WARNING:Xst:753 - "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_02_sram_test1.vhd" line 42: Unconnected output port 'db_level' of component 'debounce'.
WARNING:Xst:753 - "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_02_sram_test1.vhd" line 46: Unconnected output port 'db_level' of component 'debounce'.
Entity <ram_ctrl_test> analyzed. Unit <ram_ctrl_test> generated.

Analyzing Entity <sram_ctrl> in library <work> (Architecture <arch>).
Entity <sram_ctrl> analyzed. Unit <sram_ctrl> generated.

Analyzing Entity <debounce> in library <work> (Architecture <fsmd_arch>).
Entity <debounce> analyzed. Unit <debounce> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sram_ctrl>.
    Related source file is "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_01_sram.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <dio_a>.
    Found 18-bit register for signal <addr_reg>.
    Found 16-bit register for signal <data_f2s_reg>.
    Found 16-bit register for signal <data_s2f_reg>.
    Found 1-bit register for signal <oe_reg>.
    Found 1-bit register for signal <tri_reg>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  53 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <sram_ctrl> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch06_01_02_debounce.vhd".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero                                           |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <q_next$share0000> created at line 109.
    Found 21-bit register for signal <q_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <debounce> synthesized.


Synthesizing Unit <ram_ctrl_test>.
    Related source file is "C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/list_ch10_02_sram_test1.vhd".
WARNING:Xst:646 - Signal <data_s2f<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ram_ctrl_test> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 21-bit subtractor                                     : 3
# Registers                                            : 10
 1-bit register                                        : 3
 16-bit register                                       : 2
 18-bit register                                       : 1
 21-bit register                                       : 3
 8-bit register                                        : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <debounce_unit0/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <debounce_unit1/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <debounce_unit2/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 10
 one   | 11
 wait1 | 01
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ctrl_unit/state_reg/FSM> on signal <state_reg[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 000
 rd1   | 011
 rd2   | 110
 wr1   | 001
 wr2   | 010
-------------------
Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:1710 - FF/Latch <addr_reg_17> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_16> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_15> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_14> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_13> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_12> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_11> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_10> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_9> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_8> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_15> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_14> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_13> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_12> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_11> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_10> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_9> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_8> (without init value) has a constant value of 0 in block <ctrl_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_s2f_reg_8> of sequential type is unconnected in block <ctrl_unit>.
WARNING:Xst:2677 - Node <data_s2f_reg_9> of sequential type is unconnected in block <ctrl_unit>.
WARNING:Xst:2677 - Node <data_s2f_reg_10> of sequential type is unconnected in block <ctrl_unit>.
WARNING:Xst:2677 - Node <data_s2f_reg_11> of sequential type is unconnected in block <ctrl_unit>.
WARNING:Xst:2677 - Node <data_s2f_reg_12> of sequential type is unconnected in block <ctrl_unit>.
WARNING:Xst:2677 - Node <data_s2f_reg_13> of sequential type is unconnected in block <ctrl_unit>.
WARNING:Xst:2677 - Node <data_s2f_reg_14> of sequential type is unconnected in block <ctrl_unit>.
WARNING:Xst:2677 - Node <data_s2f_reg_15> of sequential type is unconnected in block <ctrl_unit>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 21-bit subtractor                                     : 3
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <addr_reg_8> in Unit <sram_ctrl> is equivalent to the following 9 FFs/Latches, which will be removed : <addr_reg_9> <addr_reg_10> <addr_reg_11> <addr_reg_12> <addr_reg_13> <addr_reg_14> <addr_reg_15> <addr_reg_16> <addr_reg_17> 
INFO:Xst:2261 - The FF/Latch <data_f2s_reg_8> in Unit <sram_ctrl> is equivalent to the following 7 FFs/Latches, which will be removed : <data_f2s_reg_9> <data_f2s_reg_10> <data_f2s_reg_11> <data_f2s_reg_12> <data_f2s_reg_13> <data_f2s_reg_14> <data_f2s_reg_15> 
WARNING:Xst:1710 - FF/Latch <data_f2s_reg_8> (without init value) has a constant value of 0 in block <sram_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_reg_8> (without init value) has a constant value of 0 in block <sram_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctrl_unit/data_s2f_reg_15> of sequential type is unconnected in block <ram_ctrl_test>.
WARNING:Xst:2677 - Node <ctrl_unit/data_s2f_reg_14> of sequential type is unconnected in block <ram_ctrl_test>.
WARNING:Xst:2677 - Node <ctrl_unit/data_s2f_reg_13> of sequential type is unconnected in block <ram_ctrl_test>.
WARNING:Xst:2677 - Node <ctrl_unit/data_s2f_reg_12> of sequential type is unconnected in block <ram_ctrl_test>.
WARNING:Xst:2677 - Node <ctrl_unit/data_s2f_reg_11> of sequential type is unconnected in block <ram_ctrl_test>.
WARNING:Xst:2677 - Node <ctrl_unit/data_s2f_reg_10> of sequential type is unconnected in block <ram_ctrl_test>.
WARNING:Xst:2677 - Node <ctrl_unit/data_s2f_reg_9> of sequential type is unconnected in block <ram_ctrl_test>.
WARNING:Xst:2677 - Node <ctrl_unit/data_s2f_reg_8> of sequential type is unconnected in block <ram_ctrl_test>.

Optimizing unit <ram_ctrl_test> ...

Optimizing unit <debounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ram_ctrl_test, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ram_ctrl_test.ngr
Top Level Output File Name         : ram_ctrl_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 60

Cell Usage :
# BELS                             : 333
#      GND                         : 1
#      INV                         : 60
#      LUT1                        : 3
#      LUT2                        : 11
#      LUT2_D                      : 3
#      LUT3                        : 2
#      LUT3_D                      : 4
#      LUT4                        : 104
#      LUT4_D                      : 2
#      MUXCY                       : 78
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 107
#      FDC                         : 72
#      FDCE                        : 24
#      FDE                         : 8
#      FDP                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 12
#      IOBUF                       : 8
#      OBUF                        : 31
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      115  out of   1920     5%  
 Number of Slice Flip Flops:             99  out of   3840     2%  
 Number of 4 input LUTs:                189  out of   3840     4%  
 Number of IOs:                          60
 Number of bonded IOBs:                  60  out of    173    34%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 107   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 99    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.430ns (Maximum Frequency: 74.460MHz)
   Minimum input arrival time before clock: 12.475ns
   Maximum output required time after clock: 7.844ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.430ns (frequency: 74.460MHz)
  Total number of paths / destination ports: 17116 / 112
-------------------------------------------------------------------------
Delay:               13.430ns (Levels of Logic = 23)
  Source:            debounce_unit2/q_reg_0 (FF)
  Destination:       ctrl_unit/addr_reg_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: debounce_unit2/q_reg_0 to ctrl_unit/addr_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   1.246  debounce_unit2/q_reg_0 (debounce_unit2/q_reg_0)
     LUT1:I0->O            1   0.551   0.000  debounce_unit2/Msub_q_next_share0000_cy<0>_rt (debounce_unit2/Msub_q_next_share0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  debounce_unit2/Msub_q_next_share0000_cy<0> (debounce_unit2/Msub_q_next_share0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<1> (debounce_unit2/Msub_q_next_share0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<2> (debounce_unit2/Msub_q_next_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<3> (debounce_unit2/Msub_q_next_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<4> (debounce_unit2/Msub_q_next_share0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<5> (debounce_unit2/Msub_q_next_share0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<6> (debounce_unit2/Msub_q_next_share0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<7> (debounce_unit2/Msub_q_next_share0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<8> (debounce_unit2/Msub_q_next_share0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<9> (debounce_unit2/Msub_q_next_share0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<10> (debounce_unit2/Msub_q_next_share0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/Msub_q_next_share0000_cy<11> (debounce_unit2/Msub_q_next_share0000_cy<11>)
     XORCY:CI->O           1   0.904   0.827  debounce_unit2/Msub_q_next_share0000_xor<12> (debounce_unit2/q_next_share0000<12>)
     LUT4:I3->O            2   0.551   1.216  debounce_unit2/q_next<12>1 (debounce_unit2/q_next<12>)
     LUT4:I0->O            1   0.551   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_lut<1> (debounce_unit2/state_reg_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.500   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_cy<1> (debounce_unit2/state_reg_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_cy<2> (debounce_unit2/state_reg_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_cy<3> (debounce_unit2/state_reg_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_cy<4> (debounce_unit2/state_reg_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.303   0.903  debounce_unit2/state_reg_cmp_eq0000_wg_cy<5> (debounce_unit2/state_reg_cmp_eq0000)
     LUT4_D:I3->O          3   0.551   0.975  debounce_unit2/db_tick1 (db_btn<2>)
     LUT4:I2->O            8   0.551   1.083  ctrl_unit/addr_reg_not0001 (ctrl_unit/addr_reg_not0001)
     FDCE:CE                   0.602          ctrl_unit/addr_reg_0
    ----------------------------------------
    Total                     13.430ns (7.180ns logic, 6.250ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2298 / 130
-------------------------------------------------------------------------
Offset:              12.475ns (Levels of Logic = 11)
  Source:            btn<2> (PAD)
  Destination:       ctrl_unit/addr_reg_7 (FF)
  Destination Clock: clk rising

  Data Path: btn<2> to ctrl_unit/addr_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  btn_2_IBUF (btn_2_IBUF)
     LUT2:I0->O           24   0.551   1.865  debounce_unit2/q_next<0>11 (debounce_unit2/N0)
     LUT4:I2->O            2   0.551   1.216  debounce_unit2/q_next<12>1 (debounce_unit2/q_next<12>)
     LUT4:I0->O            1   0.551   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_lut<1> (debounce_unit2/state_reg_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.500   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_cy<1> (debounce_unit2/state_reg_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_cy<2> (debounce_unit2/state_reg_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_cy<3> (debounce_unit2/state_reg_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  debounce_unit2/state_reg_cmp_eq0000_wg_cy<4> (debounce_unit2/state_reg_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.303   0.903  debounce_unit2/state_reg_cmp_eq0000_wg_cy<5> (debounce_unit2/state_reg_cmp_eq0000)
     LUT4_D:I3->O          3   0.551   0.975  debounce_unit2/db_tick1 (db_btn<2>)
     LUT4:I2->O            8   0.551   1.083  ctrl_unit/addr_reg_not0001 (ctrl_unit/addr_reg_not0001)
     FDCE:CE                   0.602          ctrl_unit/addr_reg_0
    ----------------------------------------
    Total                     12.475ns (5.173ns logic, 7.302ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 42 / 34
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 1)
  Source:            ctrl_unit/tri_reg (FF)
  Destination:       dio_a<15> (PAD)
  Source Clock:      clk rising

  Data Path: ctrl_unit/tri_reg to dio_a<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             16   0.720   1.237  ctrl_unit/tri_reg (ctrl_unit/tri_reg)
     OBUFT:T->O                5.887          dio_a_15_OBUFT (dio_a<15>)
    ----------------------------------------
    Total                      7.844ns (6.607ns logic, 1.237ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.02 secs
 
--> 

Total memory usage is 169024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    3 (   0 filtered)

