xrun(64): 24.03-s005: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s005: Started on Jan 09, 2026 at 16:22:14 EST
xrun
	-svseed random
	../uvm/spi_bus_if.sv
	../rtl/spi_master.sv
	../tb/spi_master_tb.sv
Recompiling... reason: file '../tb/spi_master_tb.sv' is newer than expected.
	expected: Fri Jan  9 16:21:40 2026
	actual:   Fri Jan  9 16:22:10 2026
file: ../tb/spi_master_tb.sv
	module worklib.spi_master_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x2b23fc96
		spi_master_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.spi_master_tb:sv <0x77bdc777>
			streams:  10, words: 10539
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                    2       2
		Interfaces:                 1       1
		Registers:                 35      37
		Scalar wires:               8       -
		Vectored wires:             3       -
		Always blocks:              5       5
		Initial blocks:             2       2
		Cont. assignments:          1       2
		Pseudo assignments:         4       -
		Assertions:                 1       1
		Covergroup Instances:       0       1
		Compilation units:          1       1
		SV Class declarations:      1       1
		SV Class specializations:   1       1
		Process Clocks:             3       1
	Writing initial simulation snapshot: worklib.spi_master_tb:sv
Loading snapshot worklib.spi_master_tb:sv .................... Done
SVSEED set randomly from command line: 1583378574
xcelium> source /opt/cadence/XCELIUM2403/tools/xcelium/files/xmsimrc
xcelium> run


Transaction 1
CPU- CPU to master: 6b
SLAVE- master to slave: 6b, slave to master: 82
MASTER- CPU to master: 6b, master to CPU: 82


Transaction 2
CPU- CPU to master: 85
SLAVE- master to slave: 85, slave to master: b2
MASTER- CPU to master: 85, master to CPU: b2


Transaction 3
CPU- CPU to master: 15
SLAVE- master to slave: 15, slave to master: c2
MASTER- CPU to master: 15, master to CPU: c2


Transaction 4
CPU- CPU to master: a2
SLAVE- master to slave: a2, slave to master: 42
MASTER- CPU to master: a2, master to CPU: 42


Transaction 5
CPU- CPU to master: 6
SLAVE- master to slave: 6, slave to master: 40
MASTER- CPU to master: 06, master to CPU: 40
Coverage = xmsim: *N,COVNSM: (File: ../tb/spi_master_tb.sv, Line: 92):(Time: 3605 NS + 0) Sampling of covergroup type "cg" (../tb/spi_master_tb.sv:43), referred in the statement is not enabled. As a result, coverage methods get_coverage(), get_inst_coverage(), get_hitcount(), and get_inst_hitcount() will return 0 coverage.
0.00 %
Simulation complete via $finish(1) at time 3605 NS + 0
../tb/spi_master_tb.sv:93     	$finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s005: Exiting on Jan 09, 2026 at 16:22:14 EST  (total: 00:00:00)
