$date
	Sun Oct 23 01:35:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#566865
b1001 !
1"
#566866
b1001 &
b1001 %
1$
#566867
0"
#566870
b11100 &
b11100 %
#566874
b1110 &
b1110 %
#566878
b111 &
b111 %
#566882
b10110 &
b10110 %
#566886
b1011 &
b1011 %
#566890
b100010 &
b100010 %
#566894
b10001 &
b10001 %
#566898
b110100 &
b110100 %
#566902
b11010 &
b11010 %
#566906
b1101 &
b1101 %
#566910
b101000 &
b101000 %
#566914
b10100 &
b10100 %
#566918
b1010 &
b1010 %
#566922
b101 &
b101 %
#566926
b10000 &
b10000 %
#566930
b1000 &
b1000 %
#566934
b100 &
b100 %
#566938
b10 &
b10 %
#566942
b1 &
1#
b1 %
#566946
b0 &
b0 %
0#
0$
#1552640
b10110 !
1"
#1552642
b10110 &
b10110 %
1$
#1552643
0"
#1552646
b1011 &
b1011 %
#1552650
b100010 &
b100010 %
#1552654
b10001 &
b10001 %
#1552658
b110100 &
b110100 %
#1552662
b11010 &
b11010 %
#1552666
b1101 &
b1101 %
#1552670
b101000 &
b101000 %
#1552674
b10100 &
b10100 %
#1552678
b1010 &
b1010 %
#1552682
b101 &
b101 %
#1552686
b10000 &
b10000 %
#1552690
b1000 &
b1000 %
#1552694
b100 &
b100 %
#1552698
b10 &
b10 %
#1552702
b1 &
1#
b1 %
#1552706
b0 &
b0 %
0#
0$
#2511647
b11001 !
1"
#2511650
b11001 &
b11001 %
1$
#2511651
0"
#2511654
b1001100 &
b1001100 %
#2511658
b100110 &
b100110 %
#2511662
b10011 &
b10011 %
#2511666
b111010 &
b111010 %
#2511670
b11101 &
b11101 %
#2511674
b1011000 &
b1011000 %
#2511678
b101100 &
b101100 %
#2511682
b10110 &
b10110 %
#2511686
b1011 &
b1011 %
#2511690
b100010 &
b100010 %
#2511694
b10001 &
b10001 %
#2511698
b110100 &
b110100 %
#2511702
b11010 &
b11010 %
#2511706
b1101 &
b1101 %
#2511710
b101000 &
b101000 %
#2511714
b10100 &
b10100 %
#2511718
b1010 &
b1010 %
#2511722
b101 &
b101 %
#2511726
b10000 &
b10000 %
#2511730
b1000 &
b1000 %
#2511734
b100 &
b100 %
#2511738
b10 &
b10 %
#2511742
b1 &
1#
b1 %
#2511746
b0 &
b0 %
0#
0$
#4500012
