
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043729                       # Number of seconds simulated
sim_ticks                                 43729439000                       # Number of ticks simulated
final_tick                                43729439000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88170                       # Simulator instruction rate (inst/s)
host_op_rate                                   395396                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              203962791                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653060                       # Number of bytes of host memory used
host_seconds                                   214.40                       # Real time elapsed on the host
sim_insts                                    18903580                       # Number of instructions simulated
sim_ops                                      84772523                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          100160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              151616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51456                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1565                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2369                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1176690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2290448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3467138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1176690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1176690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1176690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2290448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3467138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1565.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4820                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2370                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  151680                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   151680                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                287                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                255                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                71                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               170                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               142                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    43729401000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2370                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1709                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      582                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       76                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          528                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     282.787879                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    165.611719                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    317.261887                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           218     41.29%     41.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          123     23.30%     64.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           57     10.80%     75.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           30      5.68%     81.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           12      2.27%     83.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      3.41%     86.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      1.33%     88.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      0.76%     88.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           59     11.17%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           528                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        51520                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       100160                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1178153.691841324558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 2290447.860536239576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1565                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     26030250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     57797500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32335.71                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36931.31                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      39390250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 83827750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11850000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16620.36                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35370.36                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1834                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.38                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    18451224.05                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.38                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2456160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1294095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10631460                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              25050360                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2456160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        144169530                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         47951040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       10382781600                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             10655512725                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             243.669093                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           43668103000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4548500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16380000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   43227070250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    124862250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40407500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    316170500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1370880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    709665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6290340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              14900370                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2427360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         97086960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         10442880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       10428633240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             10583374095                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             242.019434                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           43690185000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5298000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        9100000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   43450337750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     27193000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24597250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    212913000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6321088                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6321088                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12617                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3363339                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     752                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                295                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3363339                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3157811                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           205528                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4009                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9448511                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1598554                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            92                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            22                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3170056                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            80                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         87458879                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             234398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       19025736                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6321088                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3158563                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      87173605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   25364                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   3170056                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1050                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           87420765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.974032                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.159041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2270181      2.60%      2.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 85150584     97.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             87420765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072275                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.217539                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1412692                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                897236                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  84499898                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                598257                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12682                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               85086714                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11441                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12682                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1821080                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  475979                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1824                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  84497321                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                611879                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               85063423                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 11455                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    53                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    688                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  29657                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4618                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           121201689                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             302021425                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        177755194                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              7953                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             120827444                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   374245                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 49                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             35                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    578630                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9465404                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1606172                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3620437                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3730                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   85040296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  73                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  84889448                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21578                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          267845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       630936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      87420765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.971044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.167682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2531317      2.90%      2.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            84889448     97.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        87420765                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1570554      1.85%      1.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61293152     72.20%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              10971133     12.92%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 179      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  358      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  837      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  817      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 532      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 80      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9451293     11.13%     98.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1598560      1.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1169      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            760      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               84889448                       # Type of FU issued
system.cpu.iq.rate                           0.970621                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          257211591                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          85301828                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     84863530                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9648                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6451                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4543                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               83314105                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4789                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3128004                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        37363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        12196                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           199                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12682                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   76615                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1824                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            85040369                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2222                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9465404                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1606172                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1158                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4752                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8275                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                13027                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              84876774                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9448501                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12674                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     11047055                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6296719                       # Number of branches executed
system.cpu.iew.exec_stores                    1598554                       # Number of stores executed
system.cpu.iew.exec_rate                     0.970476                       # Inst execution rate
system.cpu.iew.wb_sent                       84874380                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      84868073                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  75183236                       # num instructions producing a value
system.cpu.iew.wb_consumers                 194921828                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.970377                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.385710                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          256271                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12617                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     87381903                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.970138                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.170206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2609380      2.99%      2.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     84772523     97.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     87381903                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18903580                       # Number of instructions committed
system.cpu.commit.committedOps               84772523                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       11022017                       # Number of memory references committed
system.cpu.commit.loads                       9428041                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6292309                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4033                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  83200409                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  570                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1570091      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         61209506     72.20%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.00%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10968516     12.94%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            108      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             330      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             636      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             734      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            506      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            64      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         9427119     11.12%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1593290      1.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          922      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          686      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          84772523                       # Class of committed instruction
system.cpu.commit.bw_lim_events              84772523                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     87638174                       # The number of ROB reads
system.cpu.rob.rob_writes                   170096481                       # The number of ROB writes
system.cpu.timesIdled                             647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           38114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18903580                       # Number of Instructions Simulated
system.cpu.committedOps                      84772523                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.626578                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.626578                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.216142                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.216142                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                177364081                       # number of integer regfile reads
system.cpu.int_regfile_writes                98917039                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6744                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3395                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 103439487                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22032672                       # number of cc regfile writes
system.cpu.misc_regfile_reads                20510992                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999696                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7908364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7463                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1059.676270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999696                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15835987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15835987                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6308757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6308757                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1591974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1591974                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7900731                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7900731                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7900731                       # number of overall hits
system.cpu.dcache.overall_hits::total         7900731                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11529                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2002                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        13531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13531                       # number of overall misses
system.cpu.dcache.overall_misses::total         13531                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    418352500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    418352500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69873999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69873999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    488226499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    488226499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    488226499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    488226499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6320286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6320286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1593976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1593976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7914262                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7914262                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7914262                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7914262                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001824                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001256                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001710                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001710                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001710                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001710                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36286.971984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36286.971984                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34902.097403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34902.097403                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36082.070726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36082.070726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36082.070726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36082.070726                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.359813                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4497                       # number of writebacks
system.cpu.dcache.writebacks::total              4497                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5887                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5900                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5900                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1989                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7631                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    179309531                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    179309531                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67748999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67748999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    247058530                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    247058530                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    247058530                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    247058530                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000964                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31781.200106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31781.200106                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34061.839618                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34061.839618                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32375.642773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32375.642773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32375.642773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32375.642773                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7447                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999692                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3169834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5292                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            598.986017                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50726188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50726188                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3164542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3164542                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3164542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3164542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3164542                       # number of overall hits
system.cpu.icache.overall_hits::total         3164542                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5514                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         5514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5514                       # number of overall misses
system.cpu.icache.overall_misses::total          5514                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    171315000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    171315000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    171315000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    171315000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    171315000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    171315000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3170056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3170056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3170056                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3170056                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3170056                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3170056                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001739                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001739                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001739                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001739                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001739                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001739                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31069.096844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31069.096844                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31069.096844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31069.096844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31069.096844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31069.096844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          221                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          221                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          221                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5293                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         5293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5293                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159482500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159482500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001670                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001670                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001670                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001670                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001670                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001670                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30130.833176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30130.833176                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30130.833176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30130.833176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30130.833176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30130.833176                       # average overall mshr miss latency
system.cpu.icache.replacements                   5276                       # number of replacements
system.l2bus.snoop_filter.tot_requests          25650                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        12894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              907                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               10934                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6072                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             12582                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               171                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1821                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1821                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          10935                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        15861                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22544                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   38405                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       338688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       765440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1104128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              5931                       # Total snoops (count)
system.l2bus.snoopTraffic                      100800                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              18858                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.048308                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.214423                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    17947     95.17%     95.17% # Request fanout histogram
system.l2bus.snoop_fanout::1                      911      4.83%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                18858                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             21819000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            13309341                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            18747819                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.985699                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17252                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6056                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.848745                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     5.329655                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    61.611732                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    61.044312                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.041638                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.481342                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476909                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999888                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                40562                       # Number of tag accesses
system.l2cache.tags.data_accesses               40562                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4497                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4497                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1166                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1166                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2756                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3087                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5843                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2756                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4253                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7009                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2756                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4253                       # number of overall hits
system.l2cache.overall_hits::total               7009                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          655                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            655                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         2537                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2555                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5092                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          2537                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3210                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5747                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2537                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3210                       # number of overall misses
system.l2cache.overall_misses::total             5747                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     51627000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     51627000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122718500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    136757500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    259476000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    122718500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    188384500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    311103000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122718500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    188384500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    311103000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4497                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4497                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1821                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1821                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5293                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5642                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        10935                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         5293                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7463                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           12756                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5293                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7463                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          12756                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.359692                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.359692                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.479312                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.452854                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.465661                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.479312                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.430122                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.450533                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.479312                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.430122                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.450533                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 78819.847328                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 78819.847328                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 48371.501774                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 53525.440313                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 50957.580518                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 48371.501774                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 58686.760125                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54133.112928                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 48371.501774                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 58686.760125                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54133.112928                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1575                       # number of writebacks
system.l2cache.writebacks::total                 1575                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          655                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          655                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2537                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2555                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5092                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         2537                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3210                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5747                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2537                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3210                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5747                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     50317000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     50317000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117646500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    131647500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    249294000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117646500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    181964500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    299611000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117646500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    181964500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    299611000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.359692                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.359692                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.479312                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.452854                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.465661                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.479312                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.430122                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.450533                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.479312                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.430122                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.450533                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 76819.847328                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 76819.847328                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 46372.290106                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 51525.440313                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48957.973291                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 46372.290106                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56686.760125                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 52133.460936                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 46372.290106                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56686.760125                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 52133.460936                       # average overall mshr miss latency
system.l2cache.replacements                      5928                       # number of replacements
system.l3bus.snoop_filter.tot_requests          10810                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         5518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                5091                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1574                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              3520                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                655                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               655                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           5092                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        16556                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       468480                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                31                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               5778                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000519                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.022782                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     5775     99.95%     99.95% # Request fanout histogram
system.l3bus.snoop_fanout::1                        3      0.05%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 5778                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              8553000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            14365000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2269.702155                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   7320                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2369                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 3.089911                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   727.672451                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1542.029705                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.177654                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.376472                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.554127                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2338                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2267                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.570801                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                31653                       # Number of tag accesses
system.l3cache.tags.data_accesses               31653                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1574                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1574                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          170                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              170                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         1732                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         1475                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3207                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            1732                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            1645                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                3377                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           1732                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           1645                       # number of overall hits
system.l3cache.overall_hits::total               3377                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          485                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            485                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          805                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         1080                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1885                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           805                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          1565                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2370                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          805                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         1565                       # number of overall misses
system.l3cache.overall_misses::total             2370                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     40473000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     40473000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     55926500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     75541500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    131468000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     55926500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    116014500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    171941000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     55926500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    116014500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    171941000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1574                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1574                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          655                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          655                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         2537                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         2555                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         5092                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         2537                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         3210                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            5747                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         2537                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         3210                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           5747                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.740458                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.740458                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.317304                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.422701                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.370189                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.317304                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.487539                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.412389                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.317304                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.487539                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.412389                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 83449.484536                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 83449.484536                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69473.913043                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69945.833333                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69744.297082                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 69473.913043                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 74130.670927                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72548.945148                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 69473.913043                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 74130.670927                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72548.945148                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          485                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          485                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          805                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         1080                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1885                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          805                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         1565                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2370                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         1565                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2370                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     39503000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     39503000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     54318500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     73381500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    127700000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     54318500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    112884500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    167203000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     54318500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    112884500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    167203000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.740458                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.740458                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.317304                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.422701                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.370189                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.317304                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.487539                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.412389                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.317304                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.487539                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.412389                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 81449.484536                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81449.484536                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67476.397516                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67945.833333                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67745.358090                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 67476.397516                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 72130.670927                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70549.789030                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 67476.397516                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 72130.670927                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70549.789030                       # average overall mshr miss latency
system.l3cache.replacements                        31                       # number of replacements
system.membus.snoop_filter.tot_requests          2401                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  43729439000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1884                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq               485                       # Transaction distribution
system.membus.trans_dist::ReadExResp              485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1885                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       151616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       151616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  151616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2370                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1200500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6407500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
