<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_rstc.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__rstc_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Reset Controller Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g9219a95ac44e77f98addcc6c64c98540">RSTC_CR</a>&nbsp;&nbsp;&nbsp;(RSTC_BASE + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset controller control register address.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g9219a95ac44e77f98addcc6c64c98540"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g127c3225c6bea0a294c874c9060bdf26">RSTC_PROCRST</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Processor reset.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g127c3225c6bea0a294c874c9060bdf26"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g450ebf3d2bd499be52945f6dfe590ee6">RSTC_PERRST</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral reset.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g450ebf3d2bd499be52945f6dfe590ee6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g2c6eff38a6073db4e7612481854e7ac8">RSTC_EXTRST</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External reset.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g2c6eff38a6073db4e7612481854e7ac8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g686d615fa0a9f49fd876add5605bcbea">RSTC_KEY</a>&nbsp;&nbsp;&nbsp;0xA5000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Password.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g686d615fa0a9f49fd876add5605bcbea"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Reset Controller Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#ge561b4187cf15553db264c68368a080c">RSTC_SR</a>&nbsp;&nbsp;&nbsp;(RSTC_BASE + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset controller status register address.  <a href="group__xg_nut_arch_arm_at91_rstc.html#ge561b4187cf15553db264c68368a080c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g546147d7e58baf7e7c4789efd403ffe4">RSTC_URSTS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User reset status.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g546147d7e58baf7e7c4789efd403ffe4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g145c2b2813e09705d6d41d1347e9af66">RSTC_BODSTS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Brownout detection status.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g145c2b2813e09705d6d41d1347e9af66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#gfe0605635ab202671a2734d6d6a90884">RSTC_RSTTYP</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset type.  <a href="group__xg_nut_arch_arm_at91_rstc.html#gfe0605635ab202671a2734d6d6a90884"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#gaa68ae68f51b168c1170477bc6d8c28c">RSTC_RSTTYP_POWERUP</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power-up reset.  <a href="group__xg_nut_arch_arm_at91_rstc.html#gaa68ae68f51b168c1170477bc6d8c28c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#geb80f162d6d63ac3903737de6178090a">RSTC_RSTTYP_WAKEUP</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VDDCORE rising.  <a href="group__xg_nut_arch_arm_at91_rstc.html#geb80f162d6d63ac3903737de6178090a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g0f939eb8eff07560be555d08e56b2daf">RSTC_RSTTYP_WATCHDOG</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog reset.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g0f939eb8eff07560be555d08e56b2daf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g42af9716eabe3a1d27611f382b5da7c1">RSTC_RSTTYP_SOFTWARE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g42af9716eabe3a1d27611f382b5da7c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g368e4550c1512c86c2bc70c4ef39000b">RSTC_RSTTYP_USER</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User reset.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g368e4550c1512c86c2bc70c4ef39000b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g01b2bdeee9b15591ea1e8381f9cbecf1">RSTC_RSTTYP_BROWNOUT</a>&nbsp;&nbsp;&nbsp;0x00000500</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Brownout reset.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g01b2bdeee9b15591ea1e8381f9cbecf1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g16f797043ddfc1ad9c256caf3b6ed4cc">RSTC_NRSTL</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NRST pin level.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g16f797043ddfc1ad9c256caf3b6ed4cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#gbe95b77a0882f174f430670ffaae93d3">RSTC_SRCMP</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset command in progress.  <a href="group__xg_nut_arch_arm_at91_rstc.html#gbe95b77a0882f174f430670ffaae93d3"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Reset Controller Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g37c0d2db1846ee95afb0ae7d0505b071">RSTC_MR</a>&nbsp;&nbsp;&nbsp;(RSTC_BASE + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset controller mode register address.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g37c0d2db1846ee95afb0ae7d0505b071"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#gc72887b310f1923496a957ac709a6489">RSTC_URSTEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User reset enable.  <a href="group__xg_nut_arch_arm_at91_rstc.html#gc72887b310f1923496a957ac709a6489"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#gce91347f310c86879d2162044159002c">RSTC_URSTIEN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User reset interrupt enable.  <a href="group__xg_nut_arch_arm_at91_rstc.html#gce91347f310c86879d2162044159002c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g7ee625624ee392da29797709abf02d3d">RSTC_ERSTL</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External reset length.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g7ee625624ee392da29797709abf02d3d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#g7e73afa46df65c385b1d4027b78712e4">RSTC_ERSTL_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of external reset length.  <a href="group__xg_nut_arch_arm_at91_rstc.html#g7e73afa46df65c385b1d4027b78712e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html#ga8c178d60ae0f3ce20311b454d791167">RSTC_BODIEN</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Brown-out detection interrupt enable.  <a href="group__xg_nut_arch_arm_at91_rstc.html#ga8c178d60ae0f3ce20311b454d791167"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.2  2006/08/31 19:13:15  haraldkipp
 * Wakeup bit and LSB of external reset length added.
 *
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__rstc_8h-source.html">at91_rstc.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
