<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: stm32f1xx_ll_dac.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_ll_dac.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of DAC LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__ll__dac_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__DAC__InitTypeDef.html">LL_DAC_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure definition of some features of DAC instance.  <a href="structLL__DAC__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga060af962dabc6a4a7cda41965cc4179e">DAC_CR_CH1_BITOFFSET</a>&#160;&#160;&#160;0U    /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gad72b8f16312ee8650480969ada1a8a4d">DAC_CR_CH2_BITOFFSET</a>&#160;&#160;&#160;16U   /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3445c237cc87a4e002f5259e81396fed">DAC_CR_CHX_BITOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga060af962dabc6a4a7cda41965cc4179e">DAC_CR_CH1_BITOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gad72b8f16312ee8650480969ada1a8a4d">DAC_CR_CH2_BITOFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f0c7100defa6c8dfac6eee17a6b50d3">DAC_SWTR_CH1</a>&#160;&#160;&#160;(DAC_SWTRIGR_SWTRIG1) /* Channel bit into register SWTRIGR of channel 1. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaed863fab4bad03292ce84eb7081512a7">DAC_SWTR_CH2</a>&#160;&#160;&#160;(DAC_SWTRIGR_SWTRIG2) /* Channel bit into register SWTRIGR of channel 2. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga666f7d7467af9805b1ad5e13186d9153">DAC_SWTR_CHX_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f0c7100defa6c8dfac6eee17a6b50d3">DAC_SWTR_CH1</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaed863fab4bad03292ce84eb7081512a7">DAC_SWTR_CH2</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaf4ba2115649b59543b5194246f33177a">DAC_REG_DHR12R1_REGOFFSET</a>&#160;&#160;&#160;0x00000000U             /* Register DHR12Rx channel 1 taken as reference */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaded9947b692da5a18e772494abd18a44">DAC_REG_DHR12L1_REGOFFSET</a>&#160;&#160;&#160;0x00100000U             /* Register offset of DHR12Lx channel 1 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaad2104b021d695f736b9883d97d87402">DAC_REG_DHR8R1_REGOFFSET</a>&#160;&#160;&#160;0x02000000U             /* Register offset of DHR8Rx  channel 1 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gabd41dde3610a2af1f2c5fde8c588113b">DAC_REG_DHR12R2_REGOFFSET</a>&#160;&#160;&#160;0x00030000U             /* Register offset of DHR12Rx channel 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga36df4801a72a943de62af8054fae88a2">DAC_REG_DHR12L2_REGOFFSET</a>&#160;&#160;&#160;0x00400000U             /* Register offset of DHR12Lx channel 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gadb2e7acb81d99fa951af87f96c13b29b">DAC_REG_DHR8R2_REGOFFSET</a>&#160;&#160;&#160;0x05000000U             /* Register offset of DHR8Rx  channel 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga8fd03b0a1191b5a0544be8840804fb09">DAC_REG_DHR12RX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x000F0000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gacb17c03daea982fdf3bdcf6c1486fd81">DAC_REG_DHR12LX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x00F00000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga7adb6a07e501c2f8bf191cf923c1b8b1">DAC_REG_DHR8RX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x0F000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaca66e2486dd5461afc05973845cef5e8">DAC_REG_DHRX_REGOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga8fd03b0a1191b5a0544be8840804fb09">DAC_REG_DHR12RX_REGOFFSET_MASK</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gacb17c03daea982fdf3bdcf6c1486fd81">DAC_REG_DHR12LX_REGOFFSET_MASK</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga7adb6a07e501c2f8bf191cf923c1b8b1">DAC_REG_DHR8RX_REGOFFSET_MASK</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3d68613be13b394a4c159d4077a0d90d">DAC_REG_DOR1_REGOFFSET</a>&#160;&#160;&#160;0x00000000U             /* Register DORx channel 1 taken as reference */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga9c25debc1ce9c53195c53fa01ed8a7cd">DAC_REG_DOR2_REGOFFSET</a>&#160;&#160;&#160;0x10000000U             /* Register offset of DORx channel 1 versus DORx channel 2 (shifted left of 28 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga0a222465f9b9d1286a7646c5642888cf">DAC_REG_DORX_REGOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3d68613be13b394a4c159d4077a0d90d">DAC_REG_DOR1_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga9c25debc1ce9c53195c53fa01ed8a7cd">DAC_REG_DOR2_REGOFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gab96ab38ca50ae215614d6e4c6b25032d">DAC_REG_DHR_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x0000000FU  /* Mask of data hold registers offset (DHR12Rx, DHR12Lx, DHR8Rx, ...) when shifted to position 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga6c8127fb04aebb2b28b1bd70c5ecb357">DAC_REG_DORX_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x00000001U  /* Mask of DORx registers offset when shifted to position 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4db7e6f9c2f58676790e266aa41385cf">DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x00000001U  /* Mask of SHSRx registers offset when shifted to position 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gacbe8f44af3817320f0a6191b5eb35493">DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;16U   /* Position of bits register offset of DHR12Rx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaa711a502ec9181ae4f3c7eca66fc0ee8">DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;20U   /* Position of bits register offset of DHR12Lx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga469864d620bbd71489ef718d83d7c254">DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;24U   /* Position of bits register offset of DHR8Rx  channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gac974b4e2609bb6a6cdfc93642b0dc56f">DAC_REG_DORX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;28U   /* Position of bits register offset of DORx channel 1 or 2 versus DORx channel 1 (shifted left of 28 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga104aa16a251abf2fd98a87f9f2ac7d56">DAC_DHR12RD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR12RD_DACC2DHR_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga0b36973f0101b247c8d875e26dd41928">DAC_DHR12LD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR12LD_DACC2DHR_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gae2bc35eb3d6c6d23412f5583d1c1613e">DAC_DHR8RD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR8RD_DACC2DHR_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f417d5c014b2af6c34c936482e12357">DAC_DIGITAL_SCALE_12BITS</a>&#160;&#160;&#160;4095U  /* Full-scale digital value with a resolution of 12 bits (voltage range determined by analog voltage references Vref+ and Vref-, refer to reference manual) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Macros.html#ga1810dbf97e083f59aa7d55ba777a57f6">__DAC_PTR_REG_OFFSET</a>(__REG__, __REG_OFFFSET__)&#160;&#160;&#160;((uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2U))))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver macro reserved for internal use: set a pointer to a register from a register basis from which an offset is applied.  <a href="group/group__DAC__LL__Private__Macros.html#ga1810dbf97e083f59aa7d55ba777a57f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__GET__FLAG.html#gab019795aeddf0833d1d1f55a406c05da">LL_DAC_FLAG_DMAUDR1</a>&#160;&#160;&#160;(DAC_SR_DMAUDR1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__GET__FLAG.html#ga24d95614aca2fe33c0befa3921eb166c">LL_DAC_FLAG_DMAUDR2</a>&#160;&#160;&#160;(DAC_SR_DMAUDR2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__IT.html#gacd9f01524463bb4bc60652d5315acd08">LL_DAC_IT_DMAUDRIE1</a>&#160;&#160;&#160;(DAC_CR_DMAUDRIE1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__IT.html#ga0cb5b2877e943cec3e07048530f1ecbe">LL_DAC_IT_DMAUDRIE2</a>&#160;&#160;&#160;(DAC_CR_DMAUDRIE2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__CHANNEL.html#ga2003bc68ee3e3efbda1cd8f4ee686467">LL_DAC_CHANNEL_1</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3d68613be13b394a4c159d4077a0d90d">DAC_REG_DOR1_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaf4ba2115649b59543b5194246f33177a">DAC_REG_DHR12R1_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaded9947b692da5a18e772494abd18a44">DAC_REG_DHR12L1_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaad2104b021d695f736b9883d97d87402">DAC_REG_DHR8R1_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga060af962dabc6a4a7cda41965cc4179e">DAC_CR_CH1_BITOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f0c7100defa6c8dfac6eee17a6b50d3">DAC_SWTR_CH1</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__CHANNEL.html#gada6de74e6f4917525bee4ef1878bab44">LL_DAC_CHANNEL_2</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga9c25debc1ce9c53195c53fa01ed8a7cd">DAC_REG_DOR2_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gabd41dde3610a2af1f2c5fde8c588113b">DAC_REG_DHR12R2_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga36df4801a72a943de62af8054fae88a2">DAC_REG_DHR12L2_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gadb2e7acb81d99fa951af87f96c13b29b">DAC_REG_DHR8R2_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gad72b8f16312ee8650480969ada1a8a4d">DAC_CR_CH2_BITOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaed863fab4bad03292ce84eb7081512a7">DAC_SWTR_CH2</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#ga47f55d045f22fdccd677af14f8efdcd1">LL_DAC_TRIG_SOFTWARE</a>&#160;&#160;&#160;(DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#ga5aaaf3937f9ae662b7a0d2a3a5460c6c">LL_DAC_TRIG_EXT_TIM3_TRGO</a>&#160;&#160;&#160;(                                  DAC_CR_TSEL1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#gab54f0b597abe0361f206287e2538dd2a">LL_DAC_TRIG_EXT_TIM15_TRGO</a>&#160;&#160;&#160;(                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#gaac0f1cae46c176ef9ebc4022f1fdbfc0">LL_DAC_TRIG_EXT_TIM2_TRGO</a>&#160;&#160;&#160;(DAC_CR_TSEL1_2                                  )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#gaf6a4fb12eb0353cd9c53424310ef499f">LL_DAC_TRIG_EXT_TIM8_TRGO</a>&#160;&#160;&#160;(                                  DAC_CR_TSEL1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#gafa06b2d2ae678a7e27b790795a343751">LL_DAC_TRIG_EXT_TIM4_TRGO</a>&#160;&#160;&#160;(DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#gaefe37d2701b1ffd6a4f17074f3b7b57e">LL_DAC_TRIG_EXT_TIM6_TRGO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#ga0b04187f2dfced69a0370a5e859a969a">LL_DAC_TRIG_EXT_TIM7_TRGO</a>&#160;&#160;&#160;(                 DAC_CR_TSEL1_1                 )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#ga08b517b8d2dbc233d0e5f9d871acdc7f">LL_DAC_TRIG_EXT_TIM5_TRGO</a>&#160;&#160;&#160;(                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__TRIGGER__SOURCE.html#ga2f06ea86416df3b2d733498eaf2af67a">LL_DAC_TRIG_EXT_EXTI_LINE9</a>&#160;&#160;&#160;(DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__AUTO__GENERATION__MODE.html#gaa68c1d042063dc709d4e56a81a20acd8">LL_DAC_WAVE_AUTO_GENERATION_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__AUTO__GENERATION__MODE.html#gae93436dade8442a0d9586e58f18fd9c2">LL_DAC_WAVE_AUTO_GENERATION_NOISE</a>&#160;&#160;&#160;(               DAC_CR_WAVE1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__AUTO__GENERATION__MODE.html#gac521e90ad04bf723a2c7849ab914633a">LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE</a>&#160;&#160;&#160;(DAC_CR_WAVE1_1               )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#ga58f9d27f4f60e62dfb69d89d0891c88a">LL_DAC_NOISE_LFSR_UNMASK_BIT0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#ga390cb472e760170d306053027a7a2dab">LL_DAC_NOISE_LFSR_UNMASK_BITS1_0</a>&#160;&#160;&#160;(                                                   DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#gabd9a84533617cdab20336854ae49801f">LL_DAC_NOISE_LFSR_UNMASK_BITS2_0</a>&#160;&#160;&#160;(                                  DAC_CR_MAMP1_1                 )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#ga58f90bd3a29516babf990fc6991489fb">LL_DAC_NOISE_LFSR_UNMASK_BITS3_0</a>&#160;&#160;&#160;(                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#gae2b05d28c782b51a311f791506d43c01">LL_DAC_NOISE_LFSR_UNMASK_BITS4_0</a>&#160;&#160;&#160;(                 DAC_CR_MAMP1_2                                  )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#ga35db04f436188bb907d45206f49d8aca">LL_DAC_NOISE_LFSR_UNMASK_BITS5_0</a>&#160;&#160;&#160;(                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#ga576e0e49a77ebd1f369c73445ecce273">LL_DAC_NOISE_LFSR_UNMASK_BITS6_0</a>&#160;&#160;&#160;(                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#gad9e2d17e3d5682489cf3b7d04fe1adb2">LL_DAC_NOISE_LFSR_UNMASK_BITS7_0</a>&#160;&#160;&#160;(                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#gabd4c48f51472438b0b666bd505c5b4b9">LL_DAC_NOISE_LFSR_UNMASK_BITS8_0</a>&#160;&#160;&#160;(DAC_CR_MAMP1_3                                                   )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#gab43cb5026ba524689ae01b51efa1092c">LL_DAC_NOISE_LFSR_UNMASK_BITS9_0</a>&#160;&#160;&#160;(DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#gac8178688c9ba904db078dbbe86a6503e">LL_DAC_NOISE_LFSR_UNMASK_BITS10_0</a>&#160;&#160;&#160;(DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__NOISE__LFSR__UNMASK__BITS.html#gae002dc150eb9b96bf5a4bb0979b7fff3">LL_DAC_NOISE_LFSR_UNMASK_BITS11_0</a>&#160;&#160;&#160;(DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#ga7e6d1f594ce004844dedc879d62915df">LL_DAC_TRIANGLE_AMPLITUDE_1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#ga51824bc2d55a325f7e1a7d4b006f992e">LL_DAC_TRIANGLE_AMPLITUDE_3</a>&#160;&#160;&#160;(                                                   DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#ga3f45248330dbd6d1102565f70c46c04b">LL_DAC_TRIANGLE_AMPLITUDE_7</a>&#160;&#160;&#160;(                                  DAC_CR_MAMP1_1                 )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#gac219f614baa6cde62f4b00eec2873b81">LL_DAC_TRIANGLE_AMPLITUDE_15</a>&#160;&#160;&#160;(                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#gade9b64802873c0aed3f41fd5e437cb92">LL_DAC_TRIANGLE_AMPLITUDE_31</a>&#160;&#160;&#160;(                 DAC_CR_MAMP1_2                                  )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#ga31b0cae3da472fad181f883ba48cb1e8">LL_DAC_TRIANGLE_AMPLITUDE_63</a>&#160;&#160;&#160;(                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#ga082f3002bf044e52f63a971466ca2da3">LL_DAC_TRIANGLE_AMPLITUDE_127</a>&#160;&#160;&#160;(                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#gad8b147f504ecec9c70773acefb1e356a">LL_DAC_TRIANGLE_AMPLITUDE_255</a>&#160;&#160;&#160;(                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#gada666d7ab98986b41660cef3bc1106f1">LL_DAC_TRIANGLE_AMPLITUDE_511</a>&#160;&#160;&#160;(DAC_CR_MAMP1_3                                                   )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#gab8b32aa220f9fbf67ddc716e53fc6e2c">LL_DAC_TRIANGLE_AMPLITUDE_1023</a>&#160;&#160;&#160;(DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#gac1616b23e9a0da62022ae8727d87193f">LL_DAC_TRIANGLE_AMPLITUDE_2047</a>&#160;&#160;&#160;(DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__WAVE__TRIANGLE__AMPLITUDE.html#ga5e3acc9af1a2c2a92d4f4c574c3a2a9f">LL_DAC_TRIANGLE_AMPLITUDE_4095</a>&#160;&#160;&#160;(DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__OUTPUT__BUFFER.html#ga5a4c7d681424875b7a8439454d8e9ca7">LL_DAC_OUTPUT_BUFFER_ENABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__OUTPUT__BUFFER.html#ga531a6e64cb60a8f6feabf8073a43607b">LL_DAC_OUTPUT_BUFFER_DISABLE</a>&#160;&#160;&#160;(DAC_CR_BOFF1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__RESOLUTION.html#gae8e20afbfd6e6773b5979b9f79ce5948">LL_DAC_RESOLUTION_12B</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__RESOLUTION.html#ga4c5c2e0205a34878de1a17b141e36510">LL_DAC_RESOLUTION_8B</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__REGISTERS.html#gac651ed8d32b66be46a00a1bf94a3fd27">LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED</a>&#160;&#160;&#160;<a class="el" href="group/group__DAC__LL__Private__Constants.html#gacbe8f44af3817320f0a6191b5eb35493">DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__REGISTERS.html#gac1272494013e0d2ef031125db9d8abf8">LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED</a>&#160;&#160;&#160;<a class="el" href="group/group__DAC__LL__Private__Constants.html#gaa711a502ec9181ae4f3c7eca66fc0ee8">DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__REGISTERS.html#ga5a7c3214ad6dd6a7c84cd6c29977c927">LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED</a>&#160;&#160;&#160;<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga469864d620bbd71489ef718d83d7c254">DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__HW__DELAYS.html#ga2e906475ea52ae80c731cdd4e01ccb6f">LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US</a>&#160;&#160;&#160;15U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EC__HW__DELAYS.html#gaa32152c483784242dee2d17a4a23f653">LL_DAC_DELAY_VOLTAGE_SETTLING_US</a>&#160;&#160;&#160;12U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EM__WRITE__READ.html#gad5a3fb6a20383770d3735439d045bd53">LL_DAC_WriteReg</a>(__INSTANCE__, __REG__, __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in DAC register.  <a href="group/group__DAC__LL__EM__WRITE__READ.html#gad5a3fb6a20383770d3735439d045bd53"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EM__WRITE__READ.html#gaed92932982d075937b17c22ec2ffbba0">LL_DAC_ReadReg</a>(__INSTANCE__, __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in DAC register.  <a href="group/group__DAC__LL__EM__WRITE__READ.html#gaed92932982d075937b17c22ec2ffbba0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EM__HELPER__MACRO.html#ga40d4f6a31ccc6c48f8f4bb703716eb61">__LL_DAC_CHANNEL_TO_DECIMAL_NB</a>(__CHANNEL__)&#160;&#160;&#160;((__CHANNEL__) &amp; <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga666f7d7467af9805b1ad5e13186d9153">DAC_SWTR_CHX_MASK</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to get DAC channel number in decimal format from literals LL_DAC_CHANNEL_x.  <a href="group/group__DAC__LL__EM__HELPER__MACRO.html#ga40d4f6a31ccc6c48f8f4bb703716eb61"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EM__HELPER__MACRO.html#gaee610e5db3078875920bf0a8d2a1fe4a">__LL_DAC_DECIMAL_NB_TO_CHANNEL</a>(__DECIMAL_NB__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to get DAC channel in literal format LL_DAC_CHANNEL_x from number in decimal format.  <a href="group/group__DAC__LL__EM__HELPER__MACRO.html#gaee610e5db3078875920bf0a8d2a1fe4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EM__HELPER__MACRO.html#ga1ee18e32d0ac865527dc3e16a41b7d82">__LL_DAC_DIGITAL_SCALE</a>(__DAC_RESOLUTION__)&#160;&#160;&#160;((0x00000FFFU) &gt;&gt; ((__DAC_RESOLUTION__) &lt;&lt; 1U))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to define the DAC conversion data full-scale digital value corresponding to the selected DAC resolution.  <a href="group/group__DAC__LL__EM__HELPER__MACRO.html#ga1ee18e32d0ac865527dc3e16a41b7d82"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EM__HELPER__MACRO.html#ga09181005eb669648ed6c4c632d2edaa4">__LL_DAC_CALC_VOLTAGE_TO_DATA</a>(__VREFANALOG_VOLTAGE__, __DAC_VOLTAGE__, __DAC_RESOLUTION__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the DAC conversion data (unit: digital value) corresponding to a voltage (unit: mVolt).  <a href="group/group__DAC__LL__EM__HELPER__MACRO.html#ga09181005eb669648ed6c4c632d2edaa4"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#ga254566b750bee0ba3115f70f7a1c8d78">LL_DAC_SetTriggerSource</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the conversion trigger source for the selected DAC channel.  <a href="group/group__DAC__LL__Exported__Functions.html#ga254566b750bee0ba3115f70f7a1c8d78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#ga243b8a99d3b2bd61c937f388323ccb37">LL_DAC_GetTriggerSource</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the conversion trigger source for the selected DAC channel.  <a href="group/group__DAC__LL__Exported__Functions.html#ga243b8a99d3b2bd61c937f388323ccb37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#ga92a145c65a27be32d5c6c586903f3660">LL_DAC_SetWaveAutoGeneration</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the waveform automatic generation mode for the selected DAC channel.  <a href="group/group__DAC__LL__Exported__Functions.html#ga92a145c65a27be32d5c6c586903f3660"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#gac28387435df9c400162ed8975e979380">LL_DAC_GetWaveAutoGeneration</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the waveform automatic generation mode for the selected DAC channel.  <a href="group/group__DAC__LL__Exported__Functions.html#gac28387435df9c400162ed8975e979380"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#gac091cee9c067f0c73a5a8364f4b9e2c9">LL_DAC_SetWaveNoiseLFSR</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the noise waveform generation for the selected DAC channel: Noise mode and parameters LFSR (linear feedback shift register).  <a href="group/group__DAC__LL__Exported__Functions.html#gac091cee9c067f0c73a5a8364f4b9e2c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#gac7ac34a2b25f9d8f3f7d0496e676f595">LL_DAC_GetWaveNoiseLFSR</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the noise waveform generation for the selected DAC channel: Noise mode and parameters LFSR (linear feedback shift register).  <a href="group/group__DAC__LL__Exported__Functions.html#gac7ac34a2b25f9d8f3f7d0496e676f595"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#gafdd2adf12bc4bba65c70b810ddff9c06">LL_DAC_SetWaveTriangleAmplitude</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriangleAmplitude)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the triangle waveform generation for the selected DAC channel: triangle mode and amplitude.  <a href="group/group__DAC__LL__Exported__Functions.html#gafdd2adf12bc4bba65c70b810ddff9c06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#gaacb42e2e2979ca771aae855e049b258b">LL_DAC_GetWaveTriangleAmplitude</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the triangle waveform generation for the selected DAC channel: triangle mode and amplitude.  <a href="group/group__DAC__LL__Exported__Functions.html#gaacb42e2e2979ca771aae855e049b258b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#ga219b21d8c6899954897345c41e366c4a">LL_DAC_SetOutputBuffer</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the output buffer for the selected DAC channel.  <a href="group/group__DAC__LL__Exported__Functions.html#ga219b21d8c6899954897345c41e366c4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Exported__Functions.html#ga0157c7ad86b6a272f53cc124967f2136">LL_DAC_GetOutputBuffer</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the output buffer state for the selected DAC channel.  <a href="group/group__DAC__LL__Exported__Functions.html#ga0157c7ad86b6a272f53cc124967f2136"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__DMA__Management.html#ga2f51ae9a09e98e93c5846a47da19fc28">LL_DAC_EnableDMAReq</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DAC DMA transfer request of the selected channel.  <a href="group/group__DAC__LL__EF__DMA__Management.html#ga2f51ae9a09e98e93c5846a47da19fc28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__DMA__Management.html#ga14d549fda973a73884d18722fc28a796">LL_DAC_DisableDMAReq</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DAC DMA transfer request of the selected channel.  <a href="group/group__DAC__LL__EF__DMA__Management.html#ga14d549fda973a73884d18722fc28a796"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__DMA__Management.html#gaae80164b5a05d93d2faa40ff3b7d1c89">LL_DAC_IsDMAReqEnabled</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC DMA transfer request state of the selected channel.  <a href="group/group__DAC__LL__EF__DMA__Management.html#gaae80164b5a05d93d2faa40ff3b7d1c89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__DMA__Management.html#ga5e34d9b72dc548140520b292e5e80eb2">LL_DAC_DMA_GetRegAddr</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Register)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to help to configure DMA transfer to DAC: retrieve the DAC register address from DAC instance and a list of DAC registers intended to be used (most commonly) with DMA transfer.  <a href="group/group__DAC__LL__EF__DMA__Management.html#ga5e34d9b72dc548140520b292e5e80eb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga7b0593279bd462563d3d2f679bebe228">LL_DAC_Enable</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DAC selected channel.  <a href="group/group__DAC__LL__EF__Operation.html#ga7b0593279bd462563d3d2f679bebe228"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#gaf1d90afd3f9830917009c72af8d56610">LL_DAC_Disable</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DAC selected channel.  <a href="group/group__DAC__LL__EF__Operation.html#gaf1d90afd3f9830917009c72af8d56610"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga686deb35afb81f71aaab6d8f2db667e0">LL_DAC_IsEnabled</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC enable state of the selected channel.  <a href="group/group__DAC__LL__EF__Operation.html#ga686deb35afb81f71aaab6d8f2db667e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga2033f3019be6561b11d0a7f54ec9af48">LL_DAC_EnableTrigger</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DAC trigger of the selected channel.  <a href="group/group__DAC__LL__EF__Operation.html#ga2033f3019be6561b11d0a7f54ec9af48"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#gab8f642f3b122bf71ca6452b77a8a60c5">LL_DAC_DisableTrigger</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DAC trigger of the selected channel.  <a href="group/group__DAC__LL__EF__Operation.html#gab8f642f3b122bf71ca6452b77a8a60c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#gacc115e08844871d7f20d493e1e51f25c">LL_DAC_IsTriggerEnabled</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC trigger state of the selected channel.  <a href="group/group__DAC__LL__EF__Operation.html#gacc115e08844871d7f20d493e1e51f25c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga6ca419b7770230ea2affab58f7223ebc">LL_DAC_TrigSWConversion</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trig DAC conversion by software for the selected DAC channel.  <a href="group/group__DAC__LL__EF__Operation.html#ga6ca419b7770230ea2affab58f7223ebc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga6b8357cb7d63fe1bcebf95576d1d2ead">LL_DAC_ConvertData12RightAligned</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 12 bits left alignment (LSB aligned on bit 0), for the selected DAC channel.  <a href="group/group__DAC__LL__EF__Operation.html#ga6b8357cb7d63fe1bcebf95576d1d2ead"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga22cae79d6ca7fd85944fbac09f4aef96">LL_DAC_ConvertData12LeftAligned</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 12 bits left alignment (MSB aligned on bit 15), for the selected DAC channel.  <a href="group/group__DAC__LL__EF__Operation.html#ga22cae79d6ca7fd85944fbac09f4aef96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#gaf8d378dccfa13c51ea1a86d95fbb73ef">LL_DAC_ConvertData8RightAligned</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 8 bits left alignment (LSB aligned on bit 0), for the selected DAC channel.  <a href="group/group__DAC__LL__EF__Operation.html#gaf8d378dccfa13c51ea1a86d95fbb73ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga4720412e221cc8edb626e7f3a31e3719">LL_DAC_ConvertDualData12RightAligned</a> (DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 12 bits left alignment (LSB aligned on bit 0), for both DAC channels.  <a href="group/group__DAC__LL__EF__Operation.html#ga4720412e221cc8edb626e7f3a31e3719"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga17f3fc6d9b489842cd01a279e143021f">LL_DAC_ConvertDualData12LeftAligned</a> (DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 12 bits left alignment (MSB aligned on bit 15), for both DAC channels.  <a href="group/group__DAC__LL__EF__Operation.html#ga17f3fc6d9b489842cd01a279e143021f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#ga3252efad17134aea89e658af00234c3c">LL_DAC_ConvertDualData8RightAligned</a> (DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 8 bits left alignment (LSB aligned on bit 0), for both DAC channels.  <a href="group/group__DAC__LL__EF__Operation.html#ga3252efad17134aea89e658af00234c3c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Operation.html#gaf40717715c9c0b93d44a3a1a189d9462">LL_DAC_RetrieveOutputData</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve output data currently generated for the selected DAC channel.  <a href="group/group__DAC__LL__EF__Operation.html#gaf40717715c9c0b93d44a3a1a189d9462"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Init.html#gaa802862dd2751e68e856fd096ce45fb9">LL_DAC_DeInit</a> (DAC_TypeDef *DACx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize registers of the selected DAC instance to their default reset values.  <a href="group/group__DAC__LL__EF__Init.html#gaa802862dd2751e68e856fd096ce45fb9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Init.html#ga18eb1419833750c135772e908d9f82fb">LL_DAC_Init</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, <a class="el" href="structLL__DAC__InitTypeDef.html">LL_DAC_InitTypeDef</a> *DAC_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize some features of DAC channel.  <a href="group/group__DAC__LL__EF__Init.html#ga18eb1419833750c135772e908d9f82fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__EF__Init.html#ga0759d61db4bf11bc9418297edd8aea08">LL_DAC_StructInit</a> (<a class="el" href="structLL__DAC__InitTypeDef.html">LL_DAC_InitTypeDef</a> *DAC_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="structLL__DAC__InitTypeDef.html">LL_DAC_InitTypeDef</a> field to default value.  <a href="group/group__DAC__LL__EF__Init.html#ga0759d61db4bf11bc9418297edd8aea08"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of DAC LL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:56:55 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
