
APPS_WSN_DEMO_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ee88  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001d8  20000000  0000ee88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00003694  200001d8  0000f060  000201d8  2**3
                  ALLOC
  3 .stack        00002004  2000386c  000126f4  000201d8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
  5 .comment      000000e5  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
  6 .debug_info   00068ece  00000000  00000000  000202e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000a733  00000000  00000000  000891b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000186b1  00000000  00000000  000938e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001180  00000000  00000000  000abf97  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001ae8  00000000  00000000  000ad117  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00025fc4  00000000  00000000  000aebff  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0002457a  00000000  00000000  000d4bc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00092a71  00000000  00000000  000f913d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003854  00000000  00000000  0018bbb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	70 58 00 20 b5 51 00 00 b1 51 00 00 b1 51 00 00     pX. .Q...Q...Q..
	...
      2c:	b1 51 00 00 00 00 00 00 00 00 00 00 b1 51 00 00     .Q...........Q..
      3c:	b1 51 00 00 b1 51 00 00 b1 51 00 00 b1 51 00 00     .Q...Q...Q...Q..
      4c:	b1 51 00 00 05 35 00 00 b1 51 00 00 b1 51 00 00     .Q...5...Q...Q..
      5c:	b1 51 00 00 b1 51 00 00 71 3a 00 00 81 3a 00 00     .Q...Q..q:...:..
      6c:	91 3a 00 00 a1 3a 00 00 b1 3a 00 00 c1 3a 00 00     .:...:...:...:..
      7c:	b1 51 00 00 b1 51 00 00 b1 51 00 00 91 4e 00 00     .Q...Q...Q...N..
      8c:	a1 4e 00 00 b1 4e 00 00 00 00 00 00 00 00 00 00     .N...N..........
      9c:	b1 51 00 00 b1 51 00 00 00 00 00 00 b1 51 00 00     .Q...Q.......Q..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001d8 	.word	0x200001d8
      d4:	00000000 	.word	0x00000000
      d8:	0000ee88 	.word	0x0000ee88

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001dc 	.word	0x200001dc
     108:	0000ee88 	.word	0x0000ee88
     10c:	0000ee88 	.word	0x0000ee88
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00004b89 	.word	0x00004b89
     140:	0000c5ad 	.word	0x0000c5ad
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     1ac:	b510      	push	{r4, lr}
	if (gpfIsr) {
     1ae:	4b03      	ldr	r3, [pc, #12]	; (1bc <chip_isr+0x10>)
     1b0:	681b      	ldr	r3, [r3, #0]
     1b2:	2b00      	cmp	r3, #0
     1b4:	d000      	beq.n	1b8 <chip_isr+0xc>
		gpfIsr();
     1b6:	4798      	blx	r3
	}
}
     1b8:	bd10      	pop	{r4, pc}
     1ba:	46c0      	nop			; (mov r8, r8)
     1bc:	200001f4 	.word	0x200001f4

000001c0 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     1c0:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
     1c2:	1e44      	subs	r4, r0, #1
     1c4:	2800      	cmp	r0, #0
     1c6:	d004      	beq.n	1d2 <nm_bsp_sleep+0x12>
		delay_ms(1);
     1c8:	4d02      	ldr	r5, [pc, #8]	; (1d4 <nm_bsp_sleep+0x14>)
     1ca:	2001      	movs	r0, #1
     1cc:	47a8      	blx	r5
	while (u32TimeMsec--) {
     1ce:	3c01      	subs	r4, #1
     1d0:	d2fb      	bcs.n	1ca <nm_bsp_sleep+0xa>
	}
}
     1d2:	bd70      	pop	{r4, r5, r6, pc}
     1d4:	00000181 	.word	0x00000181

000001d8 <nm_bsp_reset>:
{
     1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1da:	4c07      	ldr	r4, [pc, #28]	; (1f8 <nm_bsp_reset+0x20>)
     1dc:	2780      	movs	r7, #128	; 0x80
     1de:	01ff      	lsls	r7, r7, #7
     1e0:	6167      	str	r7, [r4, #20]
     1e2:	2580      	movs	r5, #128	; 0x80
     1e4:	01ad      	lsls	r5, r5, #6
     1e6:	6165      	str	r5, [r4, #20]
	nm_bsp_sleep(1);
     1e8:	2001      	movs	r0, #1
     1ea:	4e04      	ldr	r6, [pc, #16]	; (1fc <nm_bsp_reset+0x24>)
     1ec:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     1ee:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(10);
     1f0:	200a      	movs	r0, #10
     1f2:	47b0      	blx	r6
     1f4:	61a5      	str	r5, [r4, #24]
}
     1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1f8:	41004400 	.word	0x41004400
     1fc:	000001c1 	.word	0x000001c1

00000200 <nm_bsp_init>:
{
     200:	b570      	push	{r4, r5, r6, lr}
     202:	b082      	sub	sp, #8
	gpfIsr = NULL;
     204:	2300      	movs	r3, #0
     206:	4a16      	ldr	r2, [pc, #88]	; (260 <nm_bsp_init+0x60>)
     208:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20a:	ac01      	add	r4, sp, #4
     20c:	2501      	movs	r5, #1
     20e:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     210:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     212:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200d      	movs	r0, #13
     218:	4e12      	ldr	r6, [pc, #72]	; (264 <nm_bsp_init+0x64>)
     21a:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     21c:	0021      	movs	r1, r4
     21e:	200e      	movs	r0, #14
     220:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     222:	0021      	movs	r1, r4
     224:	2016      	movs	r0, #22
     226:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     228:	4b0f      	ldr	r3, [pc, #60]	; (268 <nm_bsp_init+0x68>)
     22a:	2280      	movs	r2, #128	; 0x80
     22c:	01d2      	lsls	r2, r2, #7
     22e:	615a      	str	r2, [r3, #20]
     230:	2280      	movs	r2, #128	; 0x80
     232:	0192      	lsls	r2, r2, #6
     234:	615a      	str	r2, [r3, #20]
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <nm_bsp_init+0x6c>)
     238:	681b      	ldr	r3, [r3, #0]
     23a:	421d      	tst	r5, r3
     23c:	d003      	beq.n	246 <nm_bsp_init+0x46>
     23e:	4b0b      	ldr	r3, [pc, #44]	; (26c <nm_bsp_init+0x6c>)
     240:	681b      	ldr	r3, [r3, #0]
     242:	079b      	lsls	r3, r3, #30
     244:	d401      	bmi.n	24a <nm_bsp_init+0x4a>
	    delay_init();
     246:	4b0a      	ldr	r3, [pc, #40]	; (270 <nm_bsp_init+0x70>)
     248:	4798      	blx	r3
	nm_bsp_reset();
     24a:	4b0a      	ldr	r3, [pc, #40]	; (274 <nm_bsp_init+0x74>)
     24c:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     24e:	2201      	movs	r2, #1
     250:	4b09      	ldr	r3, [pc, #36]	; (278 <nm_bsp_init+0x78>)
     252:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     254:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     258:	b662      	cpsie	i
}
     25a:	2000      	movs	r0, #0
     25c:	b002      	add	sp, #8
     25e:	bd70      	pop	{r4, r5, r6, pc}
     260:	200001f4 	.word	0x200001f4
     264:	00003669 	.word	0x00003669
     268:	41004400 	.word	0x41004400
     26c:	e000e010 	.word	0xe000e010
     270:	00000115 	.word	0x00000115
     274:	000001d9 	.word	0x000001d9
     278:	2000000a 	.word	0x2000000a

0000027c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     27c:	b510      	push	{r4, lr}
     27e:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     280:	4b0e      	ldr	r3, [pc, #56]	; (2bc <nm_bsp_register_isr+0x40>)
     282:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     284:	ac01      	add	r4, sp, #4
     286:	0020      	movs	r0, r4
     288:	4b0d      	ldr	r3, [pc, #52]	; (2c0 <nm_bsp_register_isr+0x44>)
     28a:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     28c:	230f      	movs	r3, #15
     28e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     290:	2300      	movs	r3, #0
     292:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     294:	3301      	adds	r3, #1
     296:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     298:	3301      	adds	r3, #1
     29a:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     29c:	0021      	movs	r1, r4
     29e:	200f      	movs	r0, #15
     2a0:	4b08      	ldr	r3, [pc, #32]	; (2c4 <nm_bsp_register_isr+0x48>)
     2a2:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     2a4:	2200      	movs	r2, #0
     2a6:	210f      	movs	r1, #15
     2a8:	4807      	ldr	r0, [pc, #28]	; (2c8 <nm_bsp_register_isr+0x4c>)
     2aa:	4b08      	ldr	r3, [pc, #32]	; (2cc <nm_bsp_register_isr+0x50>)
     2ac:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2ae:	2100      	movs	r1, #0
     2b0:	200f      	movs	r0, #15
     2b2:	4b07      	ldr	r3, [pc, #28]	; (2d0 <nm_bsp_register_isr+0x54>)
     2b4:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     2b6:	b004      	add	sp, #16
     2b8:	bd10      	pop	{r4, pc}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	200001f4 	.word	0x200001f4
     2c0:	000035dd 	.word	0x000035dd
     2c4:	000035f1 	.word	0x000035f1
     2c8:	000001ad 	.word	0x000001ad
     2cc:	00003499 	.word	0x00003499
     2d0:	000034c5 	.word	0x000034c5

000002d4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     2d4:	b510      	push	{r4, lr}
	if (u8Enable) {
     2d6:	2800      	cmp	r0, #0
     2d8:	d104      	bne.n	2e4 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     2da:	2100      	movs	r1, #0
     2dc:	200f      	movs	r0, #15
     2de:	4b04      	ldr	r3, [pc, #16]	; (2f0 <nm_bsp_interrupt_ctrl+0x1c>)
     2e0:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     2e2:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2e4:	2100      	movs	r1, #0
     2e6:	200f      	movs	r0, #15
     2e8:	4b02      	ldr	r3, [pc, #8]	; (2f4 <nm_bsp_interrupt_ctrl+0x20>)
     2ea:	4798      	blx	r3
     2ec:	e7f9      	b.n	2e2 <nm_bsp_interrupt_ctrl+0xe>
     2ee:	46c0      	nop			; (mov r8, r8)
     2f0:	000034e5 	.word	0x000034e5
     2f4:	000034c5 	.word	0x000034c5

000002f8 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     2f8:	b510      	push	{r4, lr}
     2fa:	b090      	sub	sp, #64	; 0x40
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     2fc:	4c2b      	ldr	r4, [pc, #172]	; (3ac <nm_bus_init+0xb4>)
     2fe:	2311      	movs	r3, #17
     300:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     302:	2300      	movs	r3, #0
     304:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     306:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     308:	a901      	add	r1, sp, #4
     30a:	2201      	movs	r2, #1
     30c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     30e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     310:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     312:	2011      	movs	r0, #17
     314:	4b26      	ldr	r3, [pc, #152]	; (3b0 <nm_bus_init+0xb8>)
     316:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     318:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     31a:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     31c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     31e:	2900      	cmp	r1, #0
     320:	d104      	bne.n	32c <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
     322:	0953      	lsrs	r3, r2, #5
     324:	01db      	lsls	r3, r3, #7
     326:	4923      	ldr	r1, [pc, #140]	; (3b4 <nm_bus_init+0xbc>)
     328:	468c      	mov	ip, r1
     32a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     32c:	211f      	movs	r1, #31
     32e:	4011      	ands	r1, r2
     330:	2201      	movs	r2, #1
     332:	0010      	movs	r0, r2
     334:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
     336:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
     338:	ac02      	add	r4, sp, #8
     33a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     33c:	2300      	movs	r3, #0
     33e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     340:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     342:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     344:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     346:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
     348:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
     34a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     34c:	3223      	adds	r2, #35	; 0x23
     34e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     350:	3a18      	subs	r2, #24
     352:	2100      	movs	r1, #0
     354:	a808      	add	r0, sp, #32
     356:	4b18      	ldr	r3, [pc, #96]	; (3b8 <nm_bus_init+0xc0>)
     358:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     35a:	2380      	movs	r3, #128	; 0x80
     35c:	025b      	lsls	r3, r3, #9
     35e:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     360:	4b16      	ldr	r3, [pc, #88]	; (3bc <nm_bus_init+0xc4>)
     362:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     364:	2301      	movs	r3, #1
     366:	425b      	negs	r3, r3
     368:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     36a:	4b15      	ldr	r3, [pc, #84]	; (3c0 <nm_bus_init+0xc8>)
     36c:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     36e:	4b15      	ldr	r3, [pc, #84]	; (3c4 <nm_bus_init+0xcc>)
     370:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     372:	4b15      	ldr	r3, [pc, #84]	; (3c8 <nm_bus_init+0xd0>)
     374:	61a3      	str	r3, [r4, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
     376:	0022      	movs	r2, r4
     378:	4914      	ldr	r1, [pc, #80]	; (3cc <nm_bus_init+0xd4>)
     37a:	4815      	ldr	r0, [pc, #84]	; (3d0 <nm_bus_init+0xd8>)
     37c:	4b15      	ldr	r3, [pc, #84]	; (3d4 <nm_bus_init+0xdc>)
     37e:	4798      	blx	r3
     380:	2800      	cmp	r0, #0
     382:	d110      	bne.n	3a6 <nm_bus_init+0xae>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     384:	4b12      	ldr	r3, [pc, #72]	; (3d0 <nm_bus_init+0xd8>)
     386:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     388:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     38a:	2b00      	cmp	r3, #0
     38c:	d1fc      	bne.n	388 <nm_bus_init+0x90>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     38e:	6813      	ldr	r3, [r2, #0]
     390:	2102      	movs	r1, #2
     392:	430b      	orrs	r3, r1
     394:	6013      	str	r3, [r2, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
     396:	4b10      	ldr	r3, [pc, #64]	; (3d8 <nm_bus_init+0xe0>)
     398:	4798      	blx	r3
	nm_bsp_sleep(1);
     39a:	2001      	movs	r0, #1
     39c:	4b0f      	ldr	r3, [pc, #60]	; (3dc <nm_bus_init+0xe4>)
     39e:	4798      	blx	r3
#endif
	return result;
     3a0:	2000      	movs	r0, #0
}
     3a2:	b010      	add	sp, #64	; 0x40
     3a4:	bd10      	pop	{r4, pc}
		return M2M_ERR_BUS_FAIL;
     3a6:	2006      	movs	r0, #6
     3a8:	4240      	negs	r0, r0
     3aa:	e7fa      	b.n	3a2 <nm_bus_init+0xaa>
     3ac:	20000a9c 	.word	0x20000a9c
     3b0:	00003669 	.word	0x00003669
     3b4:	41004400 	.word	0x41004400
     3b8:	0000c965 	.word	0x0000c965
     3bc:	00100003 	.word	0x00100003
     3c0:	00120003 	.word	0x00120003
     3c4:	00130003 	.word	0x00130003
     3c8:	00b71b00 	.word	0x00b71b00
     3cc:	42001400 	.word	0x42001400
     3d0:	20000aa0 	.word	0x20000aa0
     3d4:	00003ad1 	.word	0x00003ad1
     3d8:	000001d9 	.word	0x000001d9
     3dc:	000001c1 	.word	0x000001c1

000003e0 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     3e2:	46de      	mov	lr, fp
     3e4:	4657      	mov	r7, sl
     3e6:	464e      	mov	r6, r9
     3e8:	4645      	mov	r5, r8
     3ea:	b5e0      	push	{r5, r6, r7, lr}
     3ec:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
     3ee:	2803      	cmp	r0, #3
     3f0:	d000      	beq.n	3f4 <nm_bus_ioctl+0x14>
     3f2:	e075      	b.n	4e0 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     3f4:	680e      	ldr	r6, [r1, #0]
     3f6:	684d      	ldr	r5, [r1, #4]
     3f8:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
     3fa:	2200      	movs	r2, #0
     3fc:	466b      	mov	r3, sp
     3fe:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     400:	2d00      	cmp	r5, #0
     402:	d027      	beq.n	454 <nm_bus_ioctl+0x74>
     404:	2c00      	cmp	r4, #0
     406:	d065      	beq.n	4d4 <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
     408:	2e00      	cmp	r6, #0
     40a:	d100      	bne.n	40e <nm_bus_ioctl+0x2e>
     40c:	e077      	b.n	4fe <nm_bus_ioctl+0x11e>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     40e:	2300      	movs	r3, #0
     410:	4698      	mov	r8, r3
     412:	2300      	movs	r3, #0
     414:	469b      	mov	fp, r3
	spi_select_slave(&master, &slave_inst, true);
     416:	2201      	movs	r2, #1
     418:	493b      	ldr	r1, [pc, #236]	; (508 <nm_bus_ioctl+0x128>)
     41a:	483c      	ldr	r0, [pc, #240]	; (50c <nm_bus_ioctl+0x12c>)
     41c:	4b3c      	ldr	r3, [pc, #240]	; (510 <nm_bus_ioctl+0x130>)
     41e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     420:	4b3a      	ldr	r3, [pc, #232]	; (50c <nm_bus_ioctl+0x12c>)
     422:	469a      	mov	sl, r3
		while (!spi_is_ready_to_write(&master))
     424:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master))
     426:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     428:	4699      	mov	r9, r3
			pu8Miso++;
     42a:	4659      	mov	r1, fp
     42c:	424b      	negs	r3, r1
     42e:	4159      	adcs	r1, r3
     430:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
     432:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     434:	4653      	mov	r3, sl
     436:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     438:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_write(&master))
     43a:	4239      	tst	r1, r7
     43c:	d0fc      	beq.n	438 <nm_bus_ioctl+0x58>
     43e:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     440:	4239      	tst	r1, r7
     442:	d0fc      	beq.n	43e <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     444:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     446:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master))
     448:	4211      	tst	r1, r2
     44a:	d0fc      	beq.n	446 <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     44c:	4649      	mov	r1, r9
     44e:	7989      	ldrb	r1, [r1, #6]
     450:	468c      	mov	ip, r1
     452:	e011      	b.n	478 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     454:	2e00      	cmp	r6, #0
     456:	d03a      	beq.n	4ce <nm_bus_ioctl+0xee>
     458:	2c00      	cmp	r4, #0
     45a:	d03e      	beq.n	4da <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     45c:	2300      	movs	r3, #0
     45e:	4698      	mov	r8, r3
		u8SkipMiso = 1;
     460:	3301      	adds	r3, #1
     462:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
     464:	466b      	mov	r3, sp
     466:	1ddd      	adds	r5, r3, #7
     468:	e7d5      	b.n	416 <nm_bus_ioctl+0x36>
     46a:	4660      	mov	r0, ip
     46c:	2801      	cmp	r0, #1
     46e:	d00d      	beq.n	48c <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     470:	6a98      	ldr	r0, [r3, #40]	; 0x28
     472:	b2c0      	uxtb	r0, r0
		while (spi_read(&master, &rxd_data) != STATUS_OK)
     474:	2900      	cmp	r1, #0
     476:	d00d      	beq.n	494 <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     478:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     47a:	4211      	tst	r1, r2
     47c:	d0fc      	beq.n	478 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     47e:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
     480:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     482:	4210      	tst	r0, r2
     484:	d0f1      	beq.n	46a <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     486:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     488:	311e      	adds	r1, #30
     48a:	e7ee      	b.n	46a <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     48c:	6a98      	ldr	r0, [r3, #40]	; 0x28
     48e:	05c0      	lsls	r0, r0, #23
     490:	0dc0      	lsrs	r0, r0, #23
     492:	e7ef      	b.n	474 <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
     494:	7028      	strb	r0, [r5, #0]
		u16Sz--;
     496:	3c01      	subs	r4, #1
     498:	b2a4      	uxth	r4, r4
			pu8Miso++;
     49a:	445d      	add	r5, fp
			pu8Mosi++;
     49c:	4643      	mov	r3, r8
     49e:	4259      	negs	r1, r3
     4a0:	414b      	adcs	r3, r1
     4a2:	18f6      	adds	r6, r6, r3
	while (u16Sz) {
     4a4:	2c00      	cmp	r4, #0
     4a6:	d1c4      	bne.n	432 <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     4a8:	4b18      	ldr	r3, [pc, #96]	; (50c <nm_bus_ioctl+0x12c>)
     4aa:	6819      	ldr	r1, [r3, #0]
	while (!spi_is_write_complete(&master))
     4ac:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     4ae:	7e0b      	ldrb	r3, [r1, #24]
     4b0:	4213      	tst	r3, r2
     4b2:	d0fc      	beq.n	4ae <nm_bus_ioctl+0xce>
	spi_select_slave(&master, &slave_inst, false);
     4b4:	2200      	movs	r2, #0
     4b6:	4914      	ldr	r1, [pc, #80]	; (508 <nm_bus_ioctl+0x128>)
     4b8:	4814      	ldr	r0, [pc, #80]	; (50c <nm_bus_ioctl+0x12c>)
     4ba:	4b15      	ldr	r3, [pc, #84]	; (510 <nm_bus_ioctl+0x130>)
     4bc:	4798      	blx	r3
	return M2M_SUCCESS;
     4be:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
     4c0:	b003      	add	sp, #12
     4c2:	bc3c      	pop	{r2, r3, r4, r5}
     4c4:	4690      	mov	r8, r2
     4c6:	4699      	mov	r9, r3
     4c8:	46a2      	mov	sl, r4
     4ca:	46ab      	mov	fp, r5
     4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
     4ce:	200f      	movs	r0, #15
     4d0:	4240      	negs	r0, r0
     4d2:	e7f5      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4d4:	200f      	movs	r0, #15
     4d6:	4240      	negs	r0, r0
     4d8:	e7f2      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4da:	200f      	movs	r0, #15
     4dc:	4240      	negs	r0, r0
		break;
     4de:	e7ef      	b.n	4c0 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
     4e0:	2283      	movs	r2, #131	; 0x83
     4e2:	0052      	lsls	r2, r2, #1
     4e4:	490b      	ldr	r1, [pc, #44]	; (514 <nm_bus_ioctl+0x134>)
     4e6:	480c      	ldr	r0, [pc, #48]	; (518 <nm_bus_ioctl+0x138>)
     4e8:	4b0c      	ldr	r3, [pc, #48]	; (51c <nm_bus_ioctl+0x13c>)
     4ea:	4798      	blx	r3
     4ec:	480c      	ldr	r0, [pc, #48]	; (520 <nm_bus_ioctl+0x140>)
     4ee:	4b0d      	ldr	r3, [pc, #52]	; (524 <nm_bus_ioctl+0x144>)
     4f0:	4798      	blx	r3
     4f2:	200d      	movs	r0, #13
     4f4:	4b0c      	ldr	r3, [pc, #48]	; (528 <nm_bus_ioctl+0x148>)
     4f6:	4798      	blx	r3
			s8Ret = -1;
     4f8:	2001      	movs	r0, #1
     4fa:	4240      	negs	r0, r0
	return s8Ret;
     4fc:	e7e0      	b.n	4c0 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
     4fe:	2301      	movs	r3, #1
     500:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
     502:	466b      	mov	r3, sp
     504:	1dde      	adds	r6, r3, #7
     506:	e784      	b.n	412 <nm_bus_ioctl+0x32>
     508:	20000a9c 	.word	0x20000a9c
     50c:	20000aa0 	.word	0x20000aa0
     510:	00003d95 	.word	0x00003d95
     514:	0000dec8 	.word	0x0000dec8
     518:	0000ded8 	.word	0x0000ded8
     51c:	0000c975 	.word	0x0000c975
     520:	0000deec 	.word	0x0000deec
     524:	0000ca91 	.word	0x0000ca91
     528:	0000c9a9 	.word	0x0000c9a9

0000052c <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     52c:	b510      	push	{r4, lr}
     52e:	b082      	sub	sp, #8
	config->direction  = PORT_PIN_DIR_INPUT;
     530:	ab01      	add	r3, sp, #4
     532:	2200      	movs	r2, #0
     534:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
     536:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     538:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
     53a:	4b0e      	ldr	r3, [pc, #56]	; (574 <nm_bus_deinit+0x48>)
     53c:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     53e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     540:	2b00      	cmp	r3, #0
     542:	d1fc      	bne.n	53e <nm_bus_deinit+0x12>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     544:	338f      	adds	r3, #143	; 0x8f
     546:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     548:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     54a:	6813      	ldr	r3, [r2, #0]
     54c:	2102      	movs	r1, #2
     54e:	438b      	bics	r3, r1
     550:	6013      	str	r3, [r2, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     552:	a901      	add	r1, sp, #4
     554:	2012      	movs	r0, #18
     556:	4c08      	ldr	r4, [pc, #32]	; (578 <nm_bus_deinit+0x4c>)
     558:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     55a:	a901      	add	r1, sp, #4
     55c:	2010      	movs	r0, #16
     55e:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     560:	a901      	add	r1, sp, #4
     562:	2013      	movs	r0, #19
     564:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     566:	a901      	add	r1, sp, #4
     568:	2011      	movs	r0, #17
     56a:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     56c:	2000      	movs	r0, #0
     56e:	b002      	add	sp, #8
     570:	bd10      	pop	{r4, pc}
     572:	46c0      	nop			; (mov r8, r8)
     574:	20000aa0 	.word	0x20000aa0
     578:	00003669 	.word	0x00003669

0000057c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     57c:	2a00      	cmp	r2, #0
     57e:	d006      	beq.n	58e <m2m_memcpy+0x12>
     580:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     582:	780b      	ldrb	r3, [r1, #0]
     584:	7003      	strb	r3, [r0, #0]
		pDst++;
     586:	3001      	adds	r0, #1
		pSrc++;
     588:	3101      	adds	r1, #1
	}while(--sz);
     58a:	4290      	cmp	r0, r2
     58c:	d1f9      	bne.n	582 <m2m_memcpy+0x6>
}
     58e:	4770      	bx	lr

00000590 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     590:	2a00      	cmp	r2, #0
     592:	d004      	beq.n	59e <m2m_memset+0xe>
     594:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     596:	7001      	strb	r1, [r0, #0]
		pBuf++;
     598:	3001      	adds	r0, #1
	}while(--sz);
     59a:	4290      	cmp	r0, r2
     59c:	d1fb      	bne.n	596 <m2m_memset+0x6>
}
     59e:	4770      	bx	lr

000005a0 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     5a0:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
     5a2:	7802      	ldrb	r2, [r0, #0]
     5a4:	2a00      	cmp	r2, #0
     5a6:	d007      	beq.n	5b8 <m2m_strlen+0x18>
     5a8:	2000      	movs	r0, #0
	{
		u16StrLen ++;
     5aa:	3001      	adds	r0, #1
     5ac:	b280      	uxth	r0, r0
		pcStr++;
     5ae:	3301      	adds	r3, #1
	while(*pcStr)
     5b0:	781a      	ldrb	r2, [r3, #0]
     5b2:	2a00      	cmp	r2, #0
     5b4:	d1f9      	bne.n	5aa <m2m_strlen+0xa>
	}
	return u16StrLen;
}
     5b6:	4770      	bx	lr
	uint16	u16StrLen = 0;
     5b8:	2000      	movs	r0, #0
     5ba:	e7fc      	b.n	5b6 <m2m_strlen+0x16>

000005bc <isr>:
extern void os_hook_isr(void);
#endif

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
     5bc:	4a02      	ldr	r2, [pc, #8]	; (5c8 <isr+0xc>)
     5be:	78d3      	ldrb	r3, [r2, #3]
     5c0:	3301      	adds	r3, #1
     5c2:	b2db      	uxtb	r3, r3
     5c4:	70d3      	strb	r3, [r2, #3]
	nm_bsp_interrupt_ctrl(0);
#endif
#ifdef ETH_MODE
	os_hook_isr();
#endif
}
     5c6:	4770      	bx	lr
     5c8:	20000aac 	.word	0x20000aac

000005cc <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     5cc:	4770      	bx	lr
	...

000005d0 <hif_set_rx_done>:
{
     5d0:	b500      	push	{lr}
     5d2:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
     5d4:	2200      	movs	r2, #0
     5d6:	4b0a      	ldr	r3, [pc, #40]	; (600 <hif_set_rx_done+0x30>)
     5d8:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
     5da:	2001      	movs	r0, #1
     5dc:	4b09      	ldr	r3, [pc, #36]	; (604 <hif_set_rx_done+0x34>)
     5de:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     5e0:	a901      	add	r1, sp, #4
     5e2:	4809      	ldr	r0, [pc, #36]	; (608 <hif_set_rx_done+0x38>)
     5e4:	4b09      	ldr	r3, [pc, #36]	; (60c <hif_set_rx_done+0x3c>)
     5e6:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     5e8:	2800      	cmp	r0, #0
     5ea:	d001      	beq.n	5f0 <hif_set_rx_done+0x20>
}
     5ec:	b003      	add	sp, #12
     5ee:	bd00      	pop	{pc}
	reg |= NBIT1;
     5f0:	2102      	movs	r1, #2
     5f2:	9b01      	ldr	r3, [sp, #4]
     5f4:	4319      	orrs	r1, r3
     5f6:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     5f8:	4803      	ldr	r0, [pc, #12]	; (608 <hif_set_rx_done+0x38>)
     5fa:	4b05      	ldr	r3, [pc, #20]	; (610 <hif_set_rx_done+0x40>)
     5fc:	4798      	blx	r3
     5fe:	e7f5      	b.n	5ec <hif_set_rx_done+0x1c>
     600:	20000aac 	.word	0x20000aac
     604:	000002d5 	.word	0x000002d5
     608:	00001070 	.word	0x00001070
     60c:	000019e1 	.word	0x000019e1
     610:	000019ed 	.word	0x000019ed

00000614 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     614:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
     616:	4b0c      	ldr	r3, [pc, #48]	; (648 <hif_chip_wake+0x34>)
     618:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     61a:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
     61c:	2b00      	cmp	r3, #0
     61e:	d10d      	bne.n	63c <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     620:	4b09      	ldr	r3, [pc, #36]	; (648 <hif_chip_wake+0x34>)
     622:	785b      	ldrb	r3, [r3, #1]
     624:	2b00      	cmp	r3, #0
     626:	d103      	bne.n	630 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     628:	4b07      	ldr	r3, [pc, #28]	; (648 <hif_chip_wake+0x34>)
     62a:	781b      	ldrb	r3, [r3, #0]
     62c:	2b00      	cmp	r3, #0
     62e:	d106      	bne.n	63e <hif_chip_wake+0x2a>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
     630:	4a05      	ldr	r2, [pc, #20]	; (648 <hif_chip_wake+0x34>)
     632:	7853      	ldrb	r3, [r2, #1]
     634:	3301      	adds	r3, #1
     636:	b2db      	uxtb	r3, r3
     638:	7053      	strb	r3, [r2, #1]
     63a:	2000      	movs	r0, #0
ERR1:
	return ret;
}
     63c:	bd10      	pop	{r4, pc}
			ret = chip_wake();
     63e:	4b03      	ldr	r3, [pc, #12]	; (64c <hif_chip_wake+0x38>)
     640:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     642:	2800      	cmp	r0, #0
     644:	d0f4      	beq.n	630 <hif_chip_wake+0x1c>
     646:	e7f9      	b.n	63c <hif_chip_wake+0x28>
     648:	20000aac 	.word	0x20000aac
     64c:	000016c9 	.word	0x000016c9

00000650 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
     650:	4b05      	ldr	r3, [pc, #20]	; (668 <hif_chip_sleep_sc+0x18>)
     652:	785b      	ldrb	r3, [r3, #1]
     654:	2b00      	cmp	r3, #0
     656:	d004      	beq.n	662 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
     658:	4a03      	ldr	r2, [pc, #12]	; (668 <hif_chip_sleep_sc+0x18>)
     65a:	7853      	ldrb	r3, [r2, #1]
     65c:	3b01      	subs	r3, #1
     65e:	b2db      	uxtb	r3, r3
     660:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
     662:	2000      	movs	r0, #0
     664:	4770      	bx	lr
     666:	46c0      	nop			; (mov r8, r8)
     668:	20000aac 	.word	0x20000aac

0000066c <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     66c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
     66e:	4b0b      	ldr	r3, [pc, #44]	; (69c <hif_chip_sleep+0x30>)
     670:	785b      	ldrb	r3, [r3, #1]
     672:	2b00      	cmp	r3, #0
     674:	d004      	beq.n	680 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
     676:	4a09      	ldr	r2, [pc, #36]	; (69c <hif_chip_sleep+0x30>)
     678:	7853      	ldrb	r3, [r2, #1]
     67a:	3b01      	subs	r3, #1
     67c:	b2db      	uxtb	r3, r3
     67e:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     680:	4b06      	ldr	r3, [pc, #24]	; (69c <hif_chip_sleep+0x30>)
     682:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
     684:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
     686:	2b00      	cmp	r3, #0
     688:	d103      	bne.n	692 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     68a:	4b04      	ldr	r3, [pc, #16]	; (69c <hif_chip_sleep+0x30>)
     68c:	781b      	ldrb	r3, [r3, #0]
     68e:	2b00      	cmp	r3, #0
     690:	d100      	bne.n	694 <hif_chip_sleep+0x28>
		{
		}
	}
ERR1:
	return ret;
}
     692:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
     694:	4b02      	ldr	r3, [pc, #8]	; (6a0 <hif_chip_sleep+0x34>)
     696:	4798      	blx	r3
     698:	e7fb      	b.n	692 <hif_chip_sleep+0x26>
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	20000aac 	.word	0x20000aac
     6a0:	00001661 	.word	0x00001661

000006a4 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a6:	46de      	mov	lr, fp
     6a8:	4657      	mov	r7, sl
     6aa:	b580      	push	{r7, lr}
     6ac:	b089      	sub	sp, #36	; 0x24
     6ae:	4683      	mov	fp, r0
     6b0:	468a      	mov	sl, r1
     6b2:	9201      	str	r2, [sp, #4]
     6b4:	9300      	str	r3, [sp, #0]
     6b6:	ab10      	add	r3, sp, #64	; 0x40
     6b8:	cb80      	ldmia	r3!, {r7}
     6ba:	881e      	ldrh	r6, [r3, #0]
     6bc:	ab12      	add	r3, sp, #72	; 0x48
     6be:	881d      	ldrh	r5, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     6c0:	227f      	movs	r2, #127	; 0x7f
     6c2:	400a      	ands	r2, r1
     6c4:	ab07      	add	r3, sp, #28
     6c6:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     6c8:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     6ca:	2208      	movs	r2, #8
     6cc:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
     6ce:	2f00      	cmp	r7, #0
     6d0:	d03d      	beq.n	74e <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     6d2:	885a      	ldrh	r2, [r3, #2]
     6d4:	1992      	adds	r2, r2, r6
     6d6:	18aa      	adds	r2, r5, r2
     6d8:	b292      	uxth	r2, r2
     6da:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
     6dc:	4b69      	ldr	r3, [pc, #420]	; (884 <hif_send+0x1e0>)
     6de:	4798      	blx	r3
     6e0:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
     6e2:	d000      	beq.n	6e6 <hif_send+0x42>
     6e4:	e0c1      	b.n	86a <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
     6e6:	2300      	movs	r3, #0
     6e8:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
     6ea:	aa02      	add	r2, sp, #8
     6ec:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     6ee:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
     6f0:	9b04      	ldr	r3, [sp, #16]
     6f2:	465a      	mov	r2, fp
     6f4:	431a      	orrs	r2, r3
     6f6:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
     6f8:	9a04      	ldr	r2, [sp, #16]
     6fa:	4653      	mov	r3, sl
     6fc:	021b      	lsls	r3, r3, #8
     6fe:	4313      	orrs	r3, r2
     700:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
     702:	ab07      	add	r3, sp, #28
     704:	885b      	ldrh	r3, [r3, #2]
     706:	9a04      	ldr	r2, [sp, #16]
     708:	041b      	lsls	r3, r3, #16
     70a:	4313      	orrs	r3, r2
     70c:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);
     70e:	9904      	ldr	r1, [sp, #16]
     710:	485d      	ldr	r0, [pc, #372]	; (888 <hif_send+0x1e4>)
     712:	4b5e      	ldr	r3, [pc, #376]	; (88c <hif_send+0x1e8>)
     714:	4798      	blx	r3
     716:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     718:	d157      	bne.n	7ca <hif_send+0x126>

		reg = 0UL;
     71a:	2300      	movs	r3, #0
     71c:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
     71e:	9b04      	ldr	r3, [sp, #16]
     720:	2202      	movs	r2, #2
     722:	4313      	orrs	r3, r2
     724:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     726:	9904      	ldr	r1, [sp, #16]
     728:	4859      	ldr	r0, [pc, #356]	; (890 <hif_send+0x1ec>)
     72a:	4b58      	ldr	r3, [pc, #352]	; (88c <hif_send+0x1e8>)
     72c:	4798      	blx	r3
     72e:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     730:	d14b      	bne.n	7ca <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     732:	2200      	movs	r2, #0
     734:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     736:	ab02      	add	r3, sp, #8
     738:	80da      	strh	r2, [r3, #6]
     73a:	3306      	adds	r3, #6
     73c:	881b      	ldrh	r3, [r3, #0]
     73e:	b29b      	uxth	r3, r3
     740:	4a54      	ldr	r2, [pc, #336]	; (894 <hif_send+0x1f0>)
     742:	4293      	cmp	r3, r2
     744:	d849      	bhi.n	7da <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     746:	4c54      	ldr	r4, [pc, #336]	; (898 <hif_send+0x1f4>)
			 */
			if(cnt >= 500) {
				if(cnt < 501) {
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
     748:	4b54      	ldr	r3, [pc, #336]	; (89c <hif_send+0x1f8>)
     74a:	469a      	mov	sl, r3
     74c:	e017      	b.n	77e <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
     74e:	ab07      	add	r3, sp, #28
     750:	885a      	ldrh	r2, [r3, #2]
     752:	9900      	ldr	r1, [sp, #0]
     754:	468c      	mov	ip, r1
     756:	4462      	add	r2, ip
     758:	b292      	uxth	r2, r2
     75a:	805a      	strh	r2, [r3, #2]
     75c:	e7be      	b.n	6dc <hif_send+0x38>
				nm_bsp_sleep(1);
     75e:	2001      	movs	r0, #1
     760:	47d0      	blx	sl
			}
			if (!(reg & NBIT1))
     762:	9b04      	ldr	r3, [sp, #16]
     764:	079b      	lsls	r3, r3, #30
     766:	d528      	bpl.n	7ba <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
     768:	ab02      	add	r3, sp, #8
     76a:	88da      	ldrh	r2, [r3, #6]
     76c:	3201      	adds	r2, #1
     76e:	b292      	uxth	r2, r2
     770:	80da      	strh	r2, [r3, #6]
     772:	3306      	adds	r3, #6
     774:	881b      	ldrh	r3, [r3, #0]
     776:	b29b      	uxth	r3, r3
     778:	4a46      	ldr	r2, [pc, #280]	; (894 <hif_send+0x1f0>)
     77a:	4293      	cmp	r3, r2
     77c:	d82d      	bhi.n	7da <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     77e:	a904      	add	r1, sp, #16
     780:	4843      	ldr	r0, [pc, #268]	; (890 <hif_send+0x1ec>)
     782:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
     784:	2800      	cmp	r0, #0
     786:	d128      	bne.n	7da <hif_send+0x136>
			if(cnt >= 500) {
     788:	ab02      	add	r3, sp, #8
     78a:	3306      	adds	r3, #6
     78c:	881b      	ldrh	r3, [r3, #0]
     78e:	b29b      	uxth	r3, r3
     790:	22f4      	movs	r2, #244	; 0xf4
     792:	32ff      	adds	r2, #255	; 0xff
     794:	4293      	cmp	r3, r2
     796:	d9e4      	bls.n	762 <hif_send+0xbe>
				if(cnt < 501) {
     798:	ab02      	add	r3, sp, #8
     79a:	3306      	adds	r3, #6
     79c:	881b      	ldrh	r3, [r3, #0]
     79e:	b29b      	uxth	r3, r3
     7a0:	3201      	adds	r2, #1
     7a2:	4293      	cmp	r3, r2
     7a4:	d8db      	bhi.n	75e <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
     7a6:	483e      	ldr	r0, [pc, #248]	; (8a0 <hif_send+0x1fc>)
     7a8:	4b3e      	ldr	r3, [pc, #248]	; (8a4 <hif_send+0x200>)
     7aa:	4798      	blx	r3
     7ac:	483e      	ldr	r0, [pc, #248]	; (8a8 <hif_send+0x204>)
     7ae:	4b3f      	ldr	r3, [pc, #252]	; (8ac <hif_send+0x208>)
     7b0:	4798      	blx	r3
     7b2:	200d      	movs	r0, #13
     7b4:	4b3e      	ldr	r3, [pc, #248]	; (8b0 <hif_send+0x20c>)
     7b6:	4798      	blx	r3
     7b8:	e7d1      	b.n	75e <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
     7ba:	a905      	add	r1, sp, #20
     7bc:	483d      	ldr	r0, [pc, #244]	; (8b4 <hif_send+0x210>)
     7be:	4b36      	ldr	r3, [pc, #216]	; (898 <hif_send+0x1f4>)
     7c0:	4798      	blx	r3
     7c2:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) {
     7c4:	d009      	beq.n	7da <hif_send+0x136>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
     7c6:	2300      	movs	r3, #0
     7c8:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
     7ca:	4b3b      	ldr	r3, [pc, #236]	; (8b8 <hif_send+0x214>)
     7cc:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
     7ce:	0020      	movs	r0, r4
     7d0:	b009      	add	sp, #36	; 0x24
     7d2:	bc0c      	pop	{r2, r3}
     7d4:	4692      	mov	sl, r2
     7d6:	469b      	mov	fp, r3
     7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dma_addr != 0)
     7da:	9b05      	ldr	r3, [sp, #20]
     7dc:	2b00      	cmp	r3, #0
     7de:	d03f      	beq.n	860 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
     7e0:	9b05      	ldr	r3, [sp, #20]
     7e2:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     7e4:	a907      	add	r1, sp, #28
     7e6:	884b      	ldrh	r3, [r1, #2]
     7e8:	b29b      	uxth	r3, r3
     7ea:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     7ec:	9806      	ldr	r0, [sp, #24]
     7ee:	2208      	movs	r2, #8
     7f0:	4b32      	ldr	r3, [pc, #200]	; (8bc <hif_send+0x218>)
     7f2:	4798      	blx	r3
     7f4:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     7f6:	d1e8      	bne.n	7ca <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     7f8:	9b06      	ldr	r3, [sp, #24]
     7fa:	3308      	adds	r3, #8
     7fc:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
     7fe:	9b01      	ldr	r3, [sp, #4]
     800:	2b00      	cmp	r3, #0
     802:	d00b      	beq.n	81c <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     804:	9806      	ldr	r0, [sp, #24]
     806:	9a00      	ldr	r2, [sp, #0]
     808:	0019      	movs	r1, r3
     80a:	4b2c      	ldr	r3, [pc, #176]	; (8bc <hif_send+0x218>)
     80c:	4798      	blx	r3
     80e:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     810:	d1db      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
     812:	9b06      	ldr	r3, [sp, #24]
     814:	9a00      	ldr	r2, [sp, #0]
     816:	4694      	mov	ip, r2
     818:	4463      	add	r3, ip
     81a:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
     81c:	2f00      	cmp	r7, #0
     81e:	d00e      	beq.n	83e <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     820:	9b06      	ldr	r3, [sp, #24]
     822:	9a00      	ldr	r2, [sp, #0]
     824:	1aad      	subs	r5, r5, r2
     826:	18ed      	adds	r5, r5, r3
     828:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     82a:	9806      	ldr	r0, [sp, #24]
     82c:	0032      	movs	r2, r6
     82e:	0039      	movs	r1, r7
     830:	4b22      	ldr	r3, [pc, #136]	; (8bc <hif_send+0x218>)
     832:	4798      	blx	r3
     834:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     836:	d1c8      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16DataSize;
     838:	9b06      	ldr	r3, [sp, #24]
     83a:	18f3      	adds	r3, r6, r3
     83c:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
     83e:	9b05      	ldr	r3, [sp, #20]
     840:	009b      	lsls	r3, r3, #2
     842:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
     844:	9b04      	ldr	r3, [sp, #16]
     846:	2202      	movs	r2, #2
     848:	4313      	orrs	r3, r2
     84a:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     84c:	9904      	ldr	r1, [sp, #16]
     84e:	481c      	ldr	r0, [pc, #112]	; (8c0 <hif_send+0x21c>)
     850:	4b0e      	ldr	r3, [pc, #56]	; (88c <hif_send+0x1e8>)
     852:	4798      	blx	r3
     854:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     856:	d1b8      	bne.n	7ca <hif_send+0x126>
 	ret = hif_chip_sleep();
     858:	4b1a      	ldr	r3, [pc, #104]	; (8c4 <hif_send+0x220>)
     85a:	4798      	blx	r3
     85c:	0004      	movs	r4, r0
	return ret;
     85e:	e7b6      	b.n	7ce <hif_send+0x12a>
			ret = hif_chip_sleep();
     860:	4b18      	ldr	r3, [pc, #96]	; (8c4 <hif_send+0x220>)
     862:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
     864:	2403      	movs	r4, #3
     866:	4264      	negs	r4, r4
			goto ERR2;
     868:	e7b1      	b.n	7ce <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     86a:	2298      	movs	r2, #152	; 0x98
     86c:	32ff      	adds	r2, #255	; 0xff
     86e:	4916      	ldr	r1, [pc, #88]	; (8c8 <hif_send+0x224>)
     870:	4816      	ldr	r0, [pc, #88]	; (8cc <hif_send+0x228>)
     872:	4b0c      	ldr	r3, [pc, #48]	; (8a4 <hif_send+0x200>)
     874:	4798      	blx	r3
     876:	4816      	ldr	r0, [pc, #88]	; (8d0 <hif_send+0x22c>)
     878:	4b0c      	ldr	r3, [pc, #48]	; (8ac <hif_send+0x208>)
     87a:	4798      	blx	r3
     87c:	200d      	movs	r0, #13
     87e:	4b0c      	ldr	r3, [pc, #48]	; (8b0 <hif_send+0x20c>)
     880:	4798      	blx	r3
		goto ERR2;
     882:	e7a4      	b.n	7ce <hif_send+0x12a>
     884:	00000615 	.word	0x00000615
     888:	0000108c 	.word	0x0000108c
     88c:	000019ed 	.word	0x000019ed
     890:	00001078 	.word	0x00001078
     894:	000003e7 	.word	0x000003e7
     898:	000019e1 	.word	0x000019e1
     89c:	000001c1 	.word	0x000001c1
     8a0:	0000e208 	.word	0x0000e208
     8a4:	0000c975 	.word	0x0000c975
     8a8:	0000e214 	.word	0x0000e214
     8ac:	0000ca91 	.word	0x0000ca91
     8b0:	0000c9a9 	.word	0x0000c9a9
     8b4:	00150400 	.word	0x00150400
     8b8:	00000651 	.word	0x00000651
     8bc:	00001a61 	.word	0x00001a61
     8c0:	0000106c 	.word	0x0000106c
     8c4:	0000066d 	.word	0x0000066d
     8c8:	0000df20 	.word	0x0000df20
     8cc:	0000ded8 	.word	0x0000ded8
     8d0:	0000e224 	.word	0x0000e224

000008d4 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
     8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8d6:	46ce      	mov	lr, r9
     8d8:	4647      	mov	r7, r8
     8da:	b580      	push	{r7, lr}
     8dc:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;	
	
	gstrHifCxt.u8Yield = 0;
     8de:	2200      	movs	r2, #0
     8e0:	4bd1      	ldr	r3, [pc, #836]	; (c28 <hif_handle_isr+0x354>)
     8e2:	711a      	strb	r2, [r3, #4]
	while (gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield) {
     8e4:	4699      	mov	r9, r3
     8e6:	4698      	mov	r8, r3
     8e8:	e081      	b.n	9ee <hif_handle_isr+0x11a>
				gstrHifCxt.u32RxAddr = address;
     8ea:	4bcf      	ldr	r3, [pc, #828]	; (c28 <hif_handle_isr+0x354>)
     8ec:	9a05      	ldr	r2, [sp, #20]
     8ee:	609a      	str	r2, [r3, #8]
				gstrHifCxt.u32RxSize = size;
     8f0:	60de      	str	r6, [r3, #12]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
     8f2:	af04      	add	r7, sp, #16
     8f4:	2204      	movs	r2, #4
     8f6:	0039      	movs	r1, r7
     8f8:	9805      	ldr	r0, [sp, #20]
     8fa:	4bcc      	ldr	r3, [pc, #816]	; (c2c <hif_handle_isr+0x358>)
     8fc:	4798      	blx	r3
     8fe:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
     900:	887b      	ldrh	r3, [r7, #2]
     902:	b29b      	uxth	r3, r3
     904:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
     906:	2800      	cmp	r0, #0
     908:	d134      	bne.n	974 <hif_handle_isr+0xa0>
				if(strHif.u16Length != size)
     90a:	ab04      	add	r3, sp, #16
     90c:	885b      	ldrh	r3, [r3, #2]
     90e:	b29b      	uxth	r3, r3
     910:	429e      	cmp	r6, r3
     912:	d004      	beq.n	91e <hif_handle_isr+0x4a>
					if((size - strHif.u16Length) > 4)
     914:	ab04      	add	r3, sp, #16
     916:	885b      	ldrh	r3, [r3, #2]
     918:	1af3      	subs	r3, r6, r3
     91a:	2b04      	cmp	r3, #4
     91c:	dc3a      	bgt.n	994 <hif_handle_isr+0xc0>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
     91e:	ab04      	add	r3, sp, #16
     920:	781b      	ldrb	r3, [r3, #0]
     922:	2b01      	cmp	r3, #1
     924:	d04f      	beq.n	9c6 <hif_handle_isr+0xf2>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
     926:	ab04      	add	r3, sp, #16
     928:	781b      	ldrb	r3, [r3, #0]
     92a:	2b02      	cmp	r3, #2
     92c:	d07d      	beq.n	a2a <hif_handle_isr+0x156>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
     92e:	ab04      	add	r3, sp, #16
     930:	781b      	ldrb	r3, [r3, #0]
     932:	2b04      	cmp	r3, #4
     934:	d100      	bne.n	938 <hif_handle_isr+0x64>
     936:	e095      	b.n	a64 <hif_handle_isr+0x190>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
     938:	ab04      	add	r3, sp, #16
     93a:	781b      	ldrb	r3, [r3, #0]
     93c:	2b06      	cmp	r3, #6
     93e:	d100      	bne.n	942 <hif_handle_isr+0x6e>
     940:	e0ad      	b.n	a9e <hif_handle_isr+0x1ca>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
     942:	ab04      	add	r3, sp, #16
     944:	781b      	ldrb	r3, [r3, #0]
     946:	2b07      	cmp	r3, #7
     948:	d100      	bne.n	94c <hif_handle_isr+0x78>
     94a:	e0c5      	b.n	ad8 <hif_handle_isr+0x204>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
     94c:	ab04      	add	r3, sp, #16
     94e:	781b      	ldrb	r3, [r3, #0]
     950:	2b05      	cmp	r3, #5
     952:	d100      	bne.n	956 <hif_handle_isr+0x82>
     954:	e0dc      	b.n	b10 <hif_handle_isr+0x23c>
					M2M_ERR("(hif) invalid group ID\n");
     956:	2284      	movs	r2, #132	; 0x84
     958:	0092      	lsls	r2, r2, #2
     95a:	49b5      	ldr	r1, [pc, #724]	; (c30 <hif_handle_isr+0x35c>)
     95c:	48b5      	ldr	r0, [pc, #724]	; (c34 <hif_handle_isr+0x360>)
     95e:	4bb6      	ldr	r3, [pc, #728]	; (c38 <hif_handle_isr+0x364>)
     960:	4798      	blx	r3
     962:	48b6      	ldr	r0, [pc, #728]	; (c3c <hif_handle_isr+0x368>)
     964:	4bb6      	ldr	r3, [pc, #728]	; (c40 <hif_handle_isr+0x36c>)
     966:	4798      	blx	r3
     968:	200d      	movs	r0, #13
     96a:	4bb6      	ldr	r3, [pc, #728]	; (c44 <hif_handle_isr+0x370>)
     96c:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
     96e:	2406      	movs	r4, #6
     970:	4264      	negs	r4, r4
     972:	e119      	b.n	ba8 <hif_handle_isr+0x2d4>
					M2M_ERR("(hif) address bus fail\n");
     974:	22e9      	movs	r2, #233	; 0xe9
     976:	0052      	lsls	r2, r2, #1
     978:	49ad      	ldr	r1, [pc, #692]	; (c30 <hif_handle_isr+0x35c>)
     97a:	48ae      	ldr	r0, [pc, #696]	; (c34 <hif_handle_isr+0x360>)
     97c:	4bae      	ldr	r3, [pc, #696]	; (c38 <hif_handle_isr+0x364>)
     97e:	4798      	blx	r3
     980:	48b1      	ldr	r0, [pc, #708]	; (c48 <hif_handle_isr+0x374>)
     982:	4baf      	ldr	r3, [pc, #700]	; (c40 <hif_handle_isr+0x36c>)
     984:	4798      	blx	r3
     986:	200d      	movs	r0, #13
     988:	4bae      	ldr	r3, [pc, #696]	; (c44 <hif_handle_isr+0x370>)
     98a:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     98c:	2001      	movs	r0, #1
     98e:	4baf      	ldr	r3, [pc, #700]	; (c4c <hif_handle_isr+0x378>)
     990:	4798      	blx	r3
     992:	e109      	b.n	ba8 <hif_handle_isr+0x2d4>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
     994:	22dc      	movs	r2, #220	; 0xdc
     996:	32ff      	adds	r2, #255	; 0xff
     998:	49a5      	ldr	r1, [pc, #660]	; (c30 <hif_handle_isr+0x35c>)
     99a:	48a6      	ldr	r0, [pc, #664]	; (c34 <hif_handle_isr+0x360>)
     99c:	4ca6      	ldr	r4, [pc, #664]	; (c38 <hif_handle_isr+0x364>)
     99e:	47a0      	blx	r4
     9a0:	a904      	add	r1, sp, #16
     9a2:	884a      	ldrh	r2, [r1, #2]
     9a4:	b292      	uxth	r2, r2
     9a6:	780b      	ldrb	r3, [r1, #0]
     9a8:	b2db      	uxtb	r3, r3
     9aa:	7849      	ldrb	r1, [r1, #1]
     9ac:	9100      	str	r1, [sp, #0]
     9ae:	0031      	movs	r1, r6
     9b0:	48a7      	ldr	r0, [pc, #668]	; (c50 <hif_handle_isr+0x37c>)
     9b2:	47a0      	blx	r4
     9b4:	200d      	movs	r0, #13
     9b6:	4ba3      	ldr	r3, [pc, #652]	; (c44 <hif_handle_isr+0x370>)
     9b8:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     9ba:	2001      	movs	r0, #1
     9bc:	4ba3      	ldr	r3, [pc, #652]	; (c4c <hif_handle_isr+0x378>)
     9be:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
     9c0:	2406      	movs	r4, #6
     9c2:	4264      	negs	r4, r4
     9c4:	e0f0      	b.n	ba8 <hif_handle_isr+0x2d4>
					if(gstrHifCxt.pfWifiCb)
     9c6:	4b98      	ldr	r3, [pc, #608]	; (c28 <hif_handle_isr+0x354>)
     9c8:	691b      	ldr	r3, [r3, #16]
     9ca:	2b00      	cmp	r3, #0
     9cc:	d020      	beq.n	a10 <hif_handle_isr+0x13c>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     9ce:	4b96      	ldr	r3, [pc, #600]	; (c28 <hif_handle_isr+0x354>)
     9d0:	691b      	ldr	r3, [r3, #16]
     9d2:	aa04      	add	r2, sp, #16
     9d4:	7850      	ldrb	r0, [r2, #1]
     9d6:	b2c0      	uxtb	r0, r0
     9d8:	8851      	ldrh	r1, [r2, #2]
     9da:	9a05      	ldr	r2, [sp, #20]
     9dc:	3208      	adds	r2, #8
     9de:	3908      	subs	r1, #8
     9e0:	b289      	uxth	r1, r1
     9e2:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
     9e4:	4b90      	ldr	r3, [pc, #576]	; (c28 <hif_handle_isr+0x354>)
     9e6:	789b      	ldrb	r3, [r3, #2]
     9e8:	2b00      	cmp	r3, #0
     9ea:	d000      	beq.n	9ee <hif_handle_isr+0x11a>
     9ec:	e0a1      	b.n	b32 <hif_handle_isr+0x25e>
	while (gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield) {
     9ee:	464b      	mov	r3, r9
     9f0:	78db      	ldrb	r3, [r3, #3]
     9f2:	2b00      	cmp	r3, #0
     9f4:	d100      	bne.n	9f8 <hif_handle_isr+0x124>
     9f6:	e15b      	b.n	cb0 <hif_handle_isr+0x3dc>
     9f8:	4643      	mov	r3, r8
     9fa:	791b      	ldrb	r3, [r3, #4]
     9fc:	2b00      	cmp	r3, #0
     9fe:	d000      	beq.n	a02 <hif_handle_isr+0x12e>
     a00:	e156      	b.n	cb0 <hif_handle_isr+0x3dc>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
     a02:	4a89      	ldr	r2, [pc, #548]	; (c28 <hif_handle_isr+0x354>)
     a04:	78d3      	ldrb	r3, [r2, #3]
     a06:	3b01      	subs	r3, #1
     a08:	b2db      	uxtb	r3, r3
     a0a:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     a0c:	4d91      	ldr	r5, [pc, #580]	; (c54 <hif_handle_isr+0x380>)
     a0e:	e0d6      	b.n	bbe <hif_handle_isr+0x2ea>
						M2M_ERR("WIFI callback is not registered\n");
     a10:	22e8      	movs	r2, #232	; 0xe8
     a12:	32ff      	adds	r2, #255	; 0xff
     a14:	4986      	ldr	r1, [pc, #536]	; (c30 <hif_handle_isr+0x35c>)
     a16:	4887      	ldr	r0, [pc, #540]	; (c34 <hif_handle_isr+0x360>)
     a18:	4b87      	ldr	r3, [pc, #540]	; (c38 <hif_handle_isr+0x364>)
     a1a:	4798      	blx	r3
     a1c:	488e      	ldr	r0, [pc, #568]	; (c58 <hif_handle_isr+0x384>)
     a1e:	4b88      	ldr	r3, [pc, #544]	; (c40 <hif_handle_isr+0x36c>)
     a20:	4798      	blx	r3
     a22:	200d      	movs	r0, #13
     a24:	4b87      	ldr	r3, [pc, #540]	; (c44 <hif_handle_isr+0x370>)
     a26:	4798      	blx	r3
     a28:	e7dc      	b.n	9e4 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfIpCb)
     a2a:	4b7f      	ldr	r3, [pc, #508]	; (c28 <hif_handle_isr+0x354>)
     a2c:	695b      	ldr	r3, [r3, #20]
     a2e:	2b00      	cmp	r3, #0
     a30:	d00b      	beq.n	a4a <hif_handle_isr+0x176>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a32:	4b7d      	ldr	r3, [pc, #500]	; (c28 <hif_handle_isr+0x354>)
     a34:	695b      	ldr	r3, [r3, #20]
     a36:	aa04      	add	r2, sp, #16
     a38:	7850      	ldrb	r0, [r2, #1]
     a3a:	b2c0      	uxtb	r0, r0
     a3c:	8851      	ldrh	r1, [r2, #2]
     a3e:	9a05      	ldr	r2, [sp, #20]
     a40:	3208      	adds	r2, #8
     a42:	3908      	subs	r1, #8
     a44:	b289      	uxth	r1, r1
     a46:	4798      	blx	r3
     a48:	e7cc      	b.n	9e4 <hif_handle_isr+0x110>
						M2M_ERR("Scoket callback is not registered\n");
     a4a:	22f0      	movs	r2, #240	; 0xf0
     a4c:	32ff      	adds	r2, #255	; 0xff
     a4e:	4978      	ldr	r1, [pc, #480]	; (c30 <hif_handle_isr+0x35c>)
     a50:	4878      	ldr	r0, [pc, #480]	; (c34 <hif_handle_isr+0x360>)
     a52:	4b79      	ldr	r3, [pc, #484]	; (c38 <hif_handle_isr+0x364>)
     a54:	4798      	blx	r3
     a56:	4881      	ldr	r0, [pc, #516]	; (c5c <hif_handle_isr+0x388>)
     a58:	4b79      	ldr	r3, [pc, #484]	; (c40 <hif_handle_isr+0x36c>)
     a5a:	4798      	blx	r3
     a5c:	200d      	movs	r0, #13
     a5e:	4b79      	ldr	r3, [pc, #484]	; (c44 <hif_handle_isr+0x370>)
     a60:	4798      	blx	r3
     a62:	e7bf      	b.n	9e4 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfOtaCb)
     a64:	4b70      	ldr	r3, [pc, #448]	; (c28 <hif_handle_isr+0x354>)
     a66:	699b      	ldr	r3, [r3, #24]
     a68:	2b00      	cmp	r3, #0
     a6a:	d00b      	beq.n	a84 <hif_handle_isr+0x1b0>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a6c:	4b6e      	ldr	r3, [pc, #440]	; (c28 <hif_handle_isr+0x354>)
     a6e:	699b      	ldr	r3, [r3, #24]
     a70:	aa04      	add	r2, sp, #16
     a72:	7850      	ldrb	r0, [r2, #1]
     a74:	b2c0      	uxtb	r0, r0
     a76:	8851      	ldrh	r1, [r2, #2]
     a78:	9a05      	ldr	r2, [sp, #20]
     a7a:	3208      	adds	r2, #8
     a7c:	3908      	subs	r1, #8
     a7e:	b289      	uxth	r1, r1
     a80:	4798      	blx	r3
     a82:	e7af      	b.n	9e4 <hif_handle_isr+0x110>
						M2M_ERR("Ota callback is not registered\n");
     a84:	22f8      	movs	r2, #248	; 0xf8
     a86:	32ff      	adds	r2, #255	; 0xff
     a88:	4969      	ldr	r1, [pc, #420]	; (c30 <hif_handle_isr+0x35c>)
     a8a:	486a      	ldr	r0, [pc, #424]	; (c34 <hif_handle_isr+0x360>)
     a8c:	4b6a      	ldr	r3, [pc, #424]	; (c38 <hif_handle_isr+0x364>)
     a8e:	4798      	blx	r3
     a90:	4873      	ldr	r0, [pc, #460]	; (c60 <hif_handle_isr+0x38c>)
     a92:	4b6b      	ldr	r3, [pc, #428]	; (c40 <hif_handle_isr+0x36c>)
     a94:	4798      	blx	r3
     a96:	200d      	movs	r0, #13
     a98:	4b6a      	ldr	r3, [pc, #424]	; (c44 <hif_handle_isr+0x370>)
     a9a:	4798      	blx	r3
     a9c:	e7a2      	b.n	9e4 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfCryptoCb)
     a9e:	4b62      	ldr	r3, [pc, #392]	; (c28 <hif_handle_isr+0x354>)
     aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     aa2:	2b00      	cmp	r3, #0
     aa4:	d00b      	beq.n	abe <hif_handle_isr+0x1ea>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     aa6:	4b60      	ldr	r3, [pc, #384]	; (c28 <hif_handle_isr+0x354>)
     aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     aaa:	aa04      	add	r2, sp, #16
     aac:	7850      	ldrb	r0, [r2, #1]
     aae:	b2c0      	uxtb	r0, r0
     ab0:	8851      	ldrh	r1, [r2, #2]
     ab2:	9a05      	ldr	r2, [sp, #20]
     ab4:	3208      	adds	r2, #8
     ab6:	3908      	subs	r1, #8
     ab8:	b289      	uxth	r1, r1
     aba:	4798      	blx	r3
     abc:	e792      	b.n	9e4 <hif_handle_isr+0x110>
						M2M_ERR("Crypto callback is not registered\n");
     abe:	2280      	movs	r2, #128	; 0x80
     ac0:	0092      	lsls	r2, r2, #2
     ac2:	495b      	ldr	r1, [pc, #364]	; (c30 <hif_handle_isr+0x35c>)
     ac4:	485b      	ldr	r0, [pc, #364]	; (c34 <hif_handle_isr+0x360>)
     ac6:	4b5c      	ldr	r3, [pc, #368]	; (c38 <hif_handle_isr+0x364>)
     ac8:	4798      	blx	r3
     aca:	4866      	ldr	r0, [pc, #408]	; (c64 <hif_handle_isr+0x390>)
     acc:	4b5c      	ldr	r3, [pc, #368]	; (c40 <hif_handle_isr+0x36c>)
     ace:	4798      	blx	r3
     ad0:	200d      	movs	r0, #13
     ad2:	4b5c      	ldr	r3, [pc, #368]	; (c44 <hif_handle_isr+0x370>)
     ad4:	4798      	blx	r3
     ad6:	e785      	b.n	9e4 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfSigmaCb)
     ad8:	4b53      	ldr	r3, [pc, #332]	; (c28 <hif_handle_isr+0x354>)
     ada:	69db      	ldr	r3, [r3, #28]
     adc:	2b00      	cmp	r3, #0
     ade:	d00b      	beq.n	af8 <hif_handle_isr+0x224>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     ae0:	4b51      	ldr	r3, [pc, #324]	; (c28 <hif_handle_isr+0x354>)
     ae2:	69db      	ldr	r3, [r3, #28]
     ae4:	aa04      	add	r2, sp, #16
     ae6:	7850      	ldrb	r0, [r2, #1]
     ae8:	b2c0      	uxtb	r0, r0
     aea:	8851      	ldrh	r1, [r2, #2]
     aec:	9a05      	ldr	r2, [sp, #20]
     aee:	3208      	adds	r2, #8
     af0:	3908      	subs	r1, #8
     af2:	b289      	uxth	r1, r1
     af4:	4798      	blx	r3
     af6:	e775      	b.n	9e4 <hif_handle_isr+0x110>
						M2M_ERR("Sigma callback is not registered\n");
     af8:	4a5b      	ldr	r2, [pc, #364]	; (c68 <hif_handle_isr+0x394>)
     afa:	494d      	ldr	r1, [pc, #308]	; (c30 <hif_handle_isr+0x35c>)
     afc:	484d      	ldr	r0, [pc, #308]	; (c34 <hif_handle_isr+0x360>)
     afe:	4b4e      	ldr	r3, [pc, #312]	; (c38 <hif_handle_isr+0x364>)
     b00:	4798      	blx	r3
     b02:	485a      	ldr	r0, [pc, #360]	; (c6c <hif_handle_isr+0x398>)
     b04:	4b4e      	ldr	r3, [pc, #312]	; (c40 <hif_handle_isr+0x36c>)
     b06:	4798      	blx	r3
     b08:	200d      	movs	r0, #13
     b0a:	4b4e      	ldr	r3, [pc, #312]	; (c44 <hif_handle_isr+0x370>)
     b0c:	4798      	blx	r3
     b0e:	e769      	b.n	9e4 <hif_handle_isr+0x110>
				    if(gstrHifCxt.pfSslCb)
     b10:	4b45      	ldr	r3, [pc, #276]	; (c28 <hif_handle_isr+0x354>)
     b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     b14:	2b00      	cmp	r3, #0
     b16:	d100      	bne.n	b1a <hif_handle_isr+0x246>
     b18:	e764      	b.n	9e4 <hif_handle_isr+0x110>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     b1a:	4b43      	ldr	r3, [pc, #268]	; (c28 <hif_handle_isr+0x354>)
     b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     b1e:	aa04      	add	r2, sp, #16
     b20:	7850      	ldrb	r0, [r2, #1]
     b22:	b2c0      	uxtb	r0, r0
     b24:	8851      	ldrh	r1, [r2, #2]
     b26:	9a05      	ldr	r2, [sp, #20]
     b28:	3208      	adds	r2, #8
     b2a:	3908      	subs	r1, #8
     b2c:	b289      	uxth	r1, r1
     b2e:	4798      	blx	r3
     b30:	e758      	b.n	9e4 <hif_handle_isr+0x110>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
     b32:	4a4f      	ldr	r2, [pc, #316]	; (c70 <hif_handle_isr+0x39c>)
     b34:	493e      	ldr	r1, [pc, #248]	; (c30 <hif_handle_isr+0x35c>)
     b36:	483f      	ldr	r0, [pc, #252]	; (c34 <hif_handle_isr+0x360>)
     b38:	4c3f      	ldr	r4, [pc, #252]	; (c38 <hif_handle_isr+0x364>)
     b3a:	47a0      	blx	r4
     b3c:	ab04      	add	r3, sp, #16
     b3e:	7819      	ldrb	r1, [r3, #0]
     b40:	b2c9      	uxtb	r1, r1
     b42:	785a      	ldrb	r2, [r3, #1]
     b44:	b2d2      	uxtb	r2, r2
     b46:	484b      	ldr	r0, [pc, #300]	; (c74 <hif_handle_isr+0x3a0>)
     b48:	47a0      	blx	r4
     b4a:	200d      	movs	r0, #13
     b4c:	4b3d      	ldr	r3, [pc, #244]	; (c44 <hif_handle_isr+0x370>)
     b4e:	4798      	blx	r3
					ret = hif_set_rx_done();
     b50:	4b49      	ldr	r3, [pc, #292]	; (c78 <hif_handle_isr+0x3a4>)
     b52:	4798      	blx	r3
     b54:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
     b56:	d127      	bne.n	ba8 <hif_handle_isr+0x2d4>
     b58:	e749      	b.n	9ee <hif_handle_isr+0x11a>
				M2M_ERR("(hif) Wrong Size\n");
     b5a:	4a48      	ldr	r2, [pc, #288]	; (c7c <hif_handle_isr+0x3a8>)
     b5c:	4934      	ldr	r1, [pc, #208]	; (c30 <hif_handle_isr+0x35c>)
     b5e:	4835      	ldr	r0, [pc, #212]	; (c34 <hif_handle_isr+0x360>)
     b60:	4b35      	ldr	r3, [pc, #212]	; (c38 <hif_handle_isr+0x364>)
     b62:	4798      	blx	r3
     b64:	4846      	ldr	r0, [pc, #280]	; (c80 <hif_handle_isr+0x3ac>)
     b66:	4b36      	ldr	r3, [pc, #216]	; (c40 <hif_handle_isr+0x36c>)
     b68:	4798      	blx	r3
     b6a:	200d      	movs	r0, #13
     b6c:	4b35      	ldr	r3, [pc, #212]	; (c44 <hif_handle_isr+0x370>)
     b6e:	4798      	blx	r3
				ret = M2M_ERR_RCV;
     b70:	2402      	movs	r4, #2
     b72:	4264      	negs	r4, r4
     b74:	e018      	b.n	ba8 <hif_handle_isr+0x2d4>
			M2M_ERR("(hif) False interrupt %lx",reg);
     b76:	4a43      	ldr	r2, [pc, #268]	; (c84 <hif_handle_isr+0x3b0>)
     b78:	492d      	ldr	r1, [pc, #180]	; (c30 <hif_handle_isr+0x35c>)
     b7a:	482e      	ldr	r0, [pc, #184]	; (c34 <hif_handle_isr+0x360>)
     b7c:	4c2e      	ldr	r4, [pc, #184]	; (c38 <hif_handle_isr+0x364>)
     b7e:	47a0      	blx	r4
     b80:	9903      	ldr	r1, [sp, #12]
     b82:	4841      	ldr	r0, [pc, #260]	; (c88 <hif_handle_isr+0x3b4>)
     b84:	47a0      	blx	r4
     b86:	200d      	movs	r0, #13
     b88:	4b2e      	ldr	r3, [pc, #184]	; (c44 <hif_handle_isr+0x370>)
     b8a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     b8c:	240c      	movs	r4, #12
     b8e:	4264      	negs	r4, r4
     b90:	e00a      	b.n	ba8 <hif_handle_isr+0x2d4>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
     b92:	4a3e      	ldr	r2, [pc, #248]	; (c8c <hif_handle_isr+0x3b8>)
     b94:	4926      	ldr	r1, [pc, #152]	; (c30 <hif_handle_isr+0x35c>)
     b96:	4827      	ldr	r0, [pc, #156]	; (c34 <hif_handle_isr+0x360>)
     b98:	4b27      	ldr	r3, [pc, #156]	; (c38 <hif_handle_isr+0x364>)
     b9a:	4798      	blx	r3
     b9c:	483c      	ldr	r0, [pc, #240]	; (c90 <hif_handle_isr+0x3bc>)
     b9e:	4b28      	ldr	r3, [pc, #160]	; (c40 <hif_handle_isr+0x36c>)
     ba0:	4798      	blx	r3
     ba2:	200d      	movs	r0, #13
     ba4:	4b27      	ldr	r3, [pc, #156]	; (c44 <hif_handle_isr+0x370>)
     ba6:	4798      	blx	r3
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
     ba8:	4a3a      	ldr	r2, [pc, #232]	; (c94 <hif_handle_isr+0x3c0>)
     baa:	493b      	ldr	r1, [pc, #236]	; (c98 <hif_handle_isr+0x3c4>)
     bac:	4821      	ldr	r0, [pc, #132]	; (c34 <hif_handle_isr+0x360>)
     bae:	4f22      	ldr	r7, [pc, #136]	; (c38 <hif_handle_isr+0x364>)
     bb0:	47b8      	blx	r7
     bb2:	0021      	movs	r1, r4
     bb4:	4839      	ldr	r0, [pc, #228]	; (c9c <hif_handle_isr+0x3c8>)
     bb6:	47b8      	blx	r7
     bb8:	200d      	movs	r0, #13
     bba:	4b22      	ldr	r3, [pc, #136]	; (c44 <hif_handle_isr+0x370>)
     bbc:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     bbe:	a903      	add	r1, sp, #12
     bc0:	4837      	ldr	r0, [pc, #220]	; (ca0 <hif_handle_isr+0x3cc>)
     bc2:	47a8      	blx	r5
     bc4:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
     bc6:	d1e4      	bne.n	b92 <hif_handle_isr+0x2be>
		if(reg & 0x1)	/* New interrupt has been received */
     bc8:	9b03      	ldr	r3, [sp, #12]
     bca:	07db      	lsls	r3, r3, #31
     bcc:	d5d3      	bpl.n	b76 <hif_handle_isr+0x2a2>
			nm_bsp_interrupt_ctrl(0);
     bce:	2000      	movs	r0, #0
     bd0:	4b1e      	ldr	r3, [pc, #120]	; (c4c <hif_handle_isr+0x378>)
     bd2:	4798      	blx	r3
			reg &= ~NBIT0;
     bd4:	2301      	movs	r3, #1
     bd6:	9903      	ldr	r1, [sp, #12]
     bd8:	4399      	bics	r1, r3
     bda:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     bdc:	4830      	ldr	r0, [pc, #192]	; (ca0 <hif_handle_isr+0x3cc>)
     bde:	4b31      	ldr	r3, [pc, #196]	; (ca4 <hif_handle_isr+0x3d0>)
     be0:	4798      	blx	r3
     be2:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
     be4:	d1e0      	bne.n	ba8 <hif_handle_isr+0x2d4>
			gstrHifCxt.u8HifRXDone = 1;
     be6:	2201      	movs	r2, #1
     be8:	4b0f      	ldr	r3, [pc, #60]	; (c28 <hif_handle_isr+0x354>)
     bea:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
     bec:	9b03      	ldr	r3, [sp, #12]
     bee:	049e      	lsls	r6, r3, #18
     bf0:	0d36      	lsrs	r6, r6, #20
			if (size > 0) {
     bf2:	d0b2      	beq.n	b5a <hif_handle_isr+0x286>
				uint32 address = 0;
     bf4:	2300      	movs	r3, #0
     bf6:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
     bf8:	a905      	add	r1, sp, #20
     bfa:	482b      	ldr	r0, [pc, #172]	; (ca8 <hif_handle_isr+0x3d4>)
     bfc:	4b15      	ldr	r3, [pc, #84]	; (c54 <hif_handle_isr+0x380>)
     bfe:	4798      	blx	r3
     c00:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
     c02:	d100      	bne.n	c06 <hif_handle_isr+0x332>
     c04:	e671      	b.n	8ea <hif_handle_isr+0x16>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
     c06:	22e4      	movs	r2, #228	; 0xe4
     c08:	0052      	lsls	r2, r2, #1
     c0a:	4909      	ldr	r1, [pc, #36]	; (c30 <hif_handle_isr+0x35c>)
     c0c:	4809      	ldr	r0, [pc, #36]	; (c34 <hif_handle_isr+0x360>)
     c0e:	4b0a      	ldr	r3, [pc, #40]	; (c38 <hif_handle_isr+0x364>)
     c10:	4798      	blx	r3
     c12:	4826      	ldr	r0, [pc, #152]	; (cac <hif_handle_isr+0x3d8>)
     c14:	4b0a      	ldr	r3, [pc, #40]	; (c40 <hif_handle_isr+0x36c>)
     c16:	4798      	blx	r3
     c18:	200d      	movs	r0, #13
     c1a:	4b0a      	ldr	r3, [pc, #40]	; (c44 <hif_handle_isr+0x370>)
     c1c:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     c1e:	2001      	movs	r0, #1
     c20:	4b0a      	ldr	r3, [pc, #40]	; (c4c <hif_handle_isr+0x378>)
     c22:	4798      	blx	r3
     c24:	e7c0      	b.n	ba8 <hif_handle_isr+0x2d4>
     c26:	46c0      	nop			; (mov r8, r8)
     c28:	20000aac 	.word	0x20000aac
     c2c:	000019f9 	.word	0x000019f9
     c30:	0000df2c 	.word	0x0000df2c
     c34:	0000ded8 	.word	0x0000ded8
     c38:	0000c975 	.word	0x0000c975
     c3c:	0000e088 	.word	0x0000e088
     c40:	0000ca91 	.word	0x0000ca91
     c44:	0000c9a9 	.word	0x0000c9a9
     c48:	0000df84 	.word	0x0000df84
     c4c:	000002d5 	.word	0x000002d5
     c50:	0000df9c 	.word	0x0000df9c
     c54:	000019e1 	.word	0x000019e1
     c58:	0000dfdc 	.word	0x0000dfdc
     c5c:	0000dffc 	.word	0x0000dffc
     c60:	0000e020 	.word	0x0000e020
     c64:	0000e040 	.word	0x0000e040
     c68:	00000207 	.word	0x00000207
     c6c:	0000e064 	.word	0x0000e064
     c70:	00000216 	.word	0x00000216
     c74:	0000e0a0 	.word	0x0000e0a0
     c78:	000005d1 	.word	0x000005d1
     c7c:	0000021d 	.word	0x0000021d
     c80:	0000e0cc 	.word	0x0000e0cc
     c84:	00000225 	.word	0x00000225
     c88:	0000e0e0 	.word	0x0000e0e0
     c8c:	0000022e 	.word	0x0000022e
     c90:	0000e0fc 	.word	0x0000e0fc
     c94:	00000257 	.word	0x00000257
     c98:	0000df34 	.word	0x0000df34
     c9c:	0000e120 	.word	0x0000e120
     ca0:	00001070 	.word	0x00001070
     ca4:	000019ed 	.word	0x000019ed
     ca8:	00001084 	.word	0x00001084
     cac:	0000df60 	.word	0x0000df60
			}
		}
	}

	return ret;
}
     cb0:	2000      	movs	r0, #0
     cb2:	b007      	add	sp, #28
     cb4:	bc0c      	pop	{r2, r3}
     cb6:	4690      	mov	r8, r2
     cb8:	4699      	mov	r9, r3
     cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000cbc <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     cbc:	b570      	push	{r4, r5, r6, lr}
     cbe:	0014      	movs	r4, r2
     cc0:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
     cc2:	2800      	cmp	r0, #0
     cc4:	d003      	beq.n	cce <hif_receive+0x12>
     cc6:	2900      	cmp	r1, #0
     cc8:	d001      	beq.n	cce <hif_receive+0x12>
     cca:	2a00      	cmp	r2, #0
     ccc:	d113      	bne.n	cf6 <hif_receive+0x3a>
	{
		if(isDone)
     cce:	2d00      	cmp	r5, #0
     cd0:	d002      	beq.n	cd8 <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
     cd2:	4b28      	ldr	r3, [pc, #160]	; (d74 <hif_receive+0xb8>)
     cd4:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
     cd6:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
     cd8:	229e      	movs	r2, #158	; 0x9e
     cda:	0092      	lsls	r2, r2, #2
     cdc:	4926      	ldr	r1, [pc, #152]	; (d78 <hif_receive+0xbc>)
     cde:	4827      	ldr	r0, [pc, #156]	; (d7c <hif_receive+0xc0>)
     ce0:	4b27      	ldr	r3, [pc, #156]	; (d80 <hif_receive+0xc4>)
     ce2:	4798      	blx	r3
     ce4:	4827      	ldr	r0, [pc, #156]	; (d84 <hif_receive+0xc8>)
     ce6:	4b28      	ldr	r3, [pc, #160]	; (d88 <hif_receive+0xcc>)
     ce8:	4798      	blx	r3
     cea:	200d      	movs	r0, #13
     cec:	4b27      	ldr	r3, [pc, #156]	; (d8c <hif_receive+0xd0>)
     cee:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     cf0:	200c      	movs	r0, #12
     cf2:	4240      	negs	r0, r0
     cf4:	e7ef      	b.n	cd6 <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
     cf6:	4b26      	ldr	r3, [pc, #152]	; (d90 <hif_receive+0xd4>)
     cf8:	68db      	ldr	r3, [r3, #12]
     cfa:	429a      	cmp	r2, r3
     cfc:	d81a      	bhi.n	d34 <hif_receive+0x78>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
     cfe:	4b24      	ldr	r3, [pc, #144]	; (d90 <hif_receive+0xd4>)
     d00:	689b      	ldr	r3, [r3, #8]
     d02:	4298      	cmp	r0, r3
     d04:	d327      	bcc.n	d56 <hif_receive+0x9a>
     d06:	1886      	adds	r6, r0, r2
     d08:	4a21      	ldr	r2, [pc, #132]	; (d90 <hif_receive+0xd4>)
     d0a:	6893      	ldr	r3, [r2, #8]
     d0c:	68d2      	ldr	r2, [r2, #12]
     d0e:	189b      	adds	r3, r3, r2
     d10:	429e      	cmp	r6, r3
     d12:	d820      	bhi.n	d56 <hif_receive+0x9a>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     d14:	0022      	movs	r2, r4
     d16:	4b1f      	ldr	r3, [pc, #124]	; (d94 <hif_receive+0xd8>)
     d18:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     d1a:	2800      	cmp	r0, #0
     d1c:	d1db      	bne.n	cd6 <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
     d1e:	4a1c      	ldr	r2, [pc, #112]	; (d90 <hif_receive+0xd4>)
     d20:	6893      	ldr	r3, [r2, #8]
     d22:	68d2      	ldr	r2, [r2, #12]
     d24:	189b      	adds	r3, r3, r2
     d26:	429e      	cmp	r6, r3
     d28:	d001      	beq.n	d2e <hif_receive+0x72>
     d2a:	2d00      	cmp	r5, #0
     d2c:	d0d3      	beq.n	cd6 <hif_receive+0x1a>
		ret = hif_set_rx_done();
     d2e:	4b11      	ldr	r3, [pc, #68]	; (d74 <hif_receive+0xb8>)
     d30:	4798      	blx	r3
     d32:	e7d0      	b.n	cd6 <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
     d34:	22a0      	movs	r2, #160	; 0xa0
     d36:	0092      	lsls	r2, r2, #2
     d38:	490f      	ldr	r1, [pc, #60]	; (d78 <hif_receive+0xbc>)
     d3a:	4810      	ldr	r0, [pc, #64]	; (d7c <hif_receive+0xc0>)
     d3c:	4d10      	ldr	r5, [pc, #64]	; (d80 <hif_receive+0xc4>)
     d3e:	47a8      	blx	r5
     d40:	4b13      	ldr	r3, [pc, #76]	; (d90 <hif_receive+0xd4>)
     d42:	68da      	ldr	r2, [r3, #12]
     d44:	0021      	movs	r1, r4
     d46:	4814      	ldr	r0, [pc, #80]	; (d98 <hif_receive+0xdc>)
     d48:	47a8      	blx	r5
     d4a:	200d      	movs	r0, #13
     d4c:	4b0f      	ldr	r3, [pc, #60]	; (d8c <hif_receive+0xd0>)
     d4e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d50:	200c      	movs	r0, #12
     d52:	4240      	negs	r0, r0
		goto ERR1;
     d54:	e7bf      	b.n	cd6 <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     d56:	4a11      	ldr	r2, [pc, #68]	; (d9c <hif_receive+0xe0>)
     d58:	4907      	ldr	r1, [pc, #28]	; (d78 <hif_receive+0xbc>)
     d5a:	4808      	ldr	r0, [pc, #32]	; (d7c <hif_receive+0xc0>)
     d5c:	4b08      	ldr	r3, [pc, #32]	; (d80 <hif_receive+0xc4>)
     d5e:	4798      	blx	r3
     d60:	480f      	ldr	r0, [pc, #60]	; (da0 <hif_receive+0xe4>)
     d62:	4b09      	ldr	r3, [pc, #36]	; (d88 <hif_receive+0xcc>)
     d64:	4798      	blx	r3
     d66:	200d      	movs	r0, #13
     d68:	4b08      	ldr	r3, [pc, #32]	; (d8c <hif_receive+0xd0>)
     d6a:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d6c:	200c      	movs	r0, #12
     d6e:	4240      	negs	r0, r0
		goto ERR1;
     d70:	e7b1      	b.n	cd6 <hif_receive+0x1a>
     d72:	46c0      	nop			; (mov r8, r8)
     d74:	000005d1 	.word	0x000005d1
     d78:	0000df44 	.word	0x0000df44
     d7c:	0000ded8 	.word	0x0000ded8
     d80:	0000c975 	.word	0x0000c975
     d84:	0000e150 	.word	0x0000e150
     d88:	0000ca91 	.word	0x0000ca91
     d8c:	0000c9a9 	.word	0x0000c9a9
     d90:	20000aac 	.word	0x20000aac
     d94:	000019f9 	.word	0x000019f9
     d98:	0000e170 	.word	0x0000e170
     d9c:	00000286 	.word	0x00000286
     da0:	0000e1b8 	.word	0x0000e1b8

00000da4 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     da4:	b570      	push	{r4, r5, r6, lr}
     da6:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     da8:	2807      	cmp	r0, #7
     daa:	d81f      	bhi.n	dec <hif_register_cb+0x48>
     dac:	0083      	lsls	r3, r0, #2
     dae:	4a16      	ldr	r2, [pc, #88]	; (e08 <hif_register_cb+0x64>)
     db0:	58d3      	ldr	r3, [r2, r3]
     db2:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
     db4:	4b15      	ldr	r3, [pc, #84]	; (e0c <hif_register_cb+0x68>)
     db6:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
     db8:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
     dba:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
     dbc:	4b13      	ldr	r3, [pc, #76]	; (e0c <hif_register_cb+0x68>)
     dbe:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
     dc0:	2000      	movs	r0, #0
			break;
     dc2:	e7fa      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
     dc4:	4b11      	ldr	r3, [pc, #68]	; (e0c <hif_register_cb+0x68>)
     dc6:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
     dc8:	2000      	movs	r0, #0
			break;
     dca:	e7f6      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
     dcc:	4b0f      	ldr	r3, [pc, #60]	; (e0c <hif_register_cb+0x68>)
     dce:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
     dd0:	2000      	movs	r0, #0
			break;
     dd2:	e7f2      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
     dd4:	4b0d      	ldr	r3, [pc, #52]	; (e0c <hif_register_cb+0x68>)
     dd6:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
     dd8:	2000      	movs	r0, #0
			break;
     dda:	e7ee      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
     ddc:	4b0b      	ldr	r3, [pc, #44]	; (e0c <hif_register_cb+0x68>)
     dde:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
     de0:	2000      	movs	r0, #0
			break;
     de2:	e7ea      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
     de4:	4b09      	ldr	r3, [pc, #36]	; (e0c <hif_register_cb+0x68>)
     de6:	6299      	str	r1, [r3, #40]	; 0x28
	sint8 ret = M2M_SUCCESS;
     de8:	2000      	movs	r0, #0
			break;
     dea:	e7e6      	b.n	dba <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
     dec:	4a08      	ldr	r2, [pc, #32]	; (e10 <hif_register_cb+0x6c>)
     dee:	4909      	ldr	r1, [pc, #36]	; (e14 <hif_register_cb+0x70>)
     df0:	4809      	ldr	r0, [pc, #36]	; (e18 <hif_register_cb+0x74>)
     df2:	4d0a      	ldr	r5, [pc, #40]	; (e1c <hif_register_cb+0x78>)
     df4:	47a8      	blx	r5
     df6:	0021      	movs	r1, r4
     df8:	4809      	ldr	r0, [pc, #36]	; (e20 <hif_register_cb+0x7c>)
     dfa:	47a8      	blx	r5
     dfc:	200d      	movs	r0, #13
     dfe:	4b09      	ldr	r3, [pc, #36]	; (e24 <hif_register_cb+0x80>)
     e00:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     e02:	200c      	movs	r0, #12
     e04:	4240      	negs	r0, r0
			break;
     e06:	e7d8      	b.n	dba <hif_register_cb+0x16>
     e08:	0000df00 	.word	0x0000df00
     e0c:	20000aac 	.word	0x20000aac
     e10:	000002be 	.word	0x000002be
     e14:	0000df50 	.word	0x0000df50
     e18:	0000ded8 	.word	0x0000ded8
     e1c:	0000c975 	.word	0x0000c975
     e20:	0000e1fc 	.word	0x0000e1fc
     e24:	0000c9a9 	.word	0x0000c9a9

00000e28 <hif_init>:
{
     e28:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     e2a:	222c      	movs	r2, #44	; 0x2c
     e2c:	2100      	movs	r1, #0
     e2e:	4806      	ldr	r0, [pc, #24]	; (e48 <hif_init+0x20>)
     e30:	4b06      	ldr	r3, [pc, #24]	; (e4c <hif_init+0x24>)
     e32:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     e34:	4806      	ldr	r0, [pc, #24]	; (e50 <hif_init+0x28>)
     e36:	4b07      	ldr	r3, [pc, #28]	; (e54 <hif_init+0x2c>)
     e38:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     e3a:	4907      	ldr	r1, [pc, #28]	; (e58 <hif_init+0x30>)
     e3c:	2003      	movs	r0, #3
     e3e:	4b07      	ldr	r3, [pc, #28]	; (e5c <hif_init+0x34>)
     e40:	4798      	blx	r3
}
     e42:	2000      	movs	r0, #0
     e44:	bd10      	pop	{r4, pc}
     e46:	46c0      	nop			; (mov r8, r8)
     e48:	20000aac 	.word	0x20000aac
     e4c:	00000591 	.word	0x00000591
     e50:	000005bd 	.word	0x000005bd
     e54:	0000027d 	.word	0x0000027d
     e58:	000005cd 	.word	0x000005cd
     e5c:	00000da5 	.word	0x00000da5

00000e60 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     e60:	b530      	push	{r4, r5, lr}
     e62:	b09f      	sub	sp, #124	; 0x7c
     e64:	0004      	movs	r4, r0
     e66:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     e68:	282c      	cmp	r0, #44	; 0x2c
     e6a:	d02f      	beq.n	ecc <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
     e6c:	281b      	cmp	r0, #27
     e6e:	d03d      	beq.n	eec <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     e70:	2806      	cmp	r0, #6
     e72:	d04b      	beq.n	f0c <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     e74:	280e      	cmp	r0, #14
     e76:	d027      	beq.n	ec8 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     e78:	2832      	cmp	r0, #50	; 0x32
     e7a:	d057      	beq.n	f2c <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     e7c:	282f      	cmp	r0, #47	; 0x2f
     e7e:	d065      	beq.n	f4c <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     e80:	2834      	cmp	r0, #52	; 0x34
     e82:	d100      	bne.n	e86 <m2m_wifi_cb+0x26>
     e84:	e077      	b.n	f76 <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     e86:	2811      	cmp	r0, #17
     e88:	d100      	bne.n	e8c <m2m_wifi_cb+0x2c>
     e8a:	e096      	b.n	fba <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     e8c:	2813      	cmp	r0, #19
     e8e:	d100      	bne.n	e92 <m2m_wifi_cb+0x32>
     e90:	e0ac      	b.n	fec <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     e92:	2804      	cmp	r0, #4
     e94:	d100      	bne.n	e98 <m2m_wifi_cb+0x38>
     e96:	e0bb      	b.n	1010 <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     e98:	2865      	cmp	r0, #101	; 0x65
     e9a:	d100      	bne.n	e9e <m2m_wifi_cb+0x3e>
     e9c:	e0ca      	b.n	1034 <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     e9e:	2809      	cmp	r0, #9
     ea0:	d100      	bne.n	ea4 <m2m_wifi_cb+0x44>
     ea2:	e0d9      	b.n	1058 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     ea4:	282a      	cmp	r0, #42	; 0x2a
     ea6:	d100      	bne.n	eaa <m2m_wifi_cb+0x4a>
     ea8:	e0e8      	b.n	107c <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
     eaa:	2820      	cmp	r0, #32
     eac:	d100      	bne.n	eb0 <m2m_wifi_cb+0x50>
     eae:	e0f7      	b.n	10a0 <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     eb0:	2224      	movs	r2, #36	; 0x24
     eb2:	32ff      	adds	r2, #255	; 0xff
     eb4:	4989      	ldr	r1, [pc, #548]	; (10dc <m2m_wifi_cb+0x27c>)
     eb6:	488a      	ldr	r0, [pc, #552]	; (10e0 <m2m_wifi_cb+0x280>)
     eb8:	4d8a      	ldr	r5, [pc, #552]	; (10e4 <m2m_wifi_cb+0x284>)
     eba:	47a8      	blx	r5
     ebc:	0021      	movs	r1, r4
     ebe:	488a      	ldr	r0, [pc, #552]	; (10e8 <m2m_wifi_cb+0x288>)
     ec0:	47a8      	blx	r5
     ec2:	200d      	movs	r0, #13
     ec4:	4b89      	ldr	r3, [pc, #548]	; (10ec <m2m_wifi_cb+0x28c>)
     ec6:	4798      	blx	r3
	}
}
     ec8:	b01f      	add	sp, #124	; 0x7c
     eca:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     ecc:	2300      	movs	r3, #0
     ece:	2204      	movs	r2, #4
     ed0:	a903      	add	r1, sp, #12
     ed2:	0028      	movs	r0, r5
     ed4:	4c86      	ldr	r4, [pc, #536]	; (10f0 <m2m_wifi_cb+0x290>)
     ed6:	47a0      	blx	r4
     ed8:	2800      	cmp	r0, #0
     eda:	d1f5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     edc:	4b85      	ldr	r3, [pc, #532]	; (10f4 <m2m_wifi_cb+0x294>)
     ede:	681b      	ldr	r3, [r3, #0]
     ee0:	2b00      	cmp	r3, #0
     ee2:	d0f1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     ee4:	a903      	add	r1, sp, #12
     ee6:	302c      	adds	r0, #44	; 0x2c
     ee8:	4798      	blx	r3
     eea:	e7ed      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
     eec:	2300      	movs	r3, #0
     eee:	2208      	movs	r2, #8
     ef0:	a903      	add	r1, sp, #12
     ef2:	0028      	movs	r0, r5
     ef4:	4c7e      	ldr	r4, [pc, #504]	; (10f0 <m2m_wifi_cb+0x290>)
     ef6:	47a0      	blx	r4
     ef8:	2800      	cmp	r0, #0
     efa:	d1e5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     efc:	4b7d      	ldr	r3, [pc, #500]	; (10f4 <m2m_wifi_cb+0x294>)
     efe:	681b      	ldr	r3, [r3, #0]
     f00:	2b00      	cmp	r3, #0
     f02:	d0e1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
     f04:	a903      	add	r1, sp, #12
     f06:	301b      	adds	r0, #27
     f08:	4798      	blx	r3
     f0a:	e7dd      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     f0c:	2301      	movs	r3, #1
     f0e:	2230      	movs	r2, #48	; 0x30
     f10:	a903      	add	r1, sp, #12
     f12:	0028      	movs	r0, r5
     f14:	4c76      	ldr	r4, [pc, #472]	; (10f0 <m2m_wifi_cb+0x290>)
     f16:	47a0      	blx	r4
     f18:	2800      	cmp	r0, #0
     f1a:	d1d5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     f1c:	4b75      	ldr	r3, [pc, #468]	; (10f4 <m2m_wifi_cb+0x294>)
     f1e:	681b      	ldr	r3, [r3, #0]
     f20:	2b00      	cmp	r3, #0
     f22:	d0d1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     f24:	a903      	add	r1, sp, #12
     f26:	3006      	adds	r0, #6
     f28:	4798      	blx	r3
     f2a:	e7cd      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     f2c:	2300      	movs	r3, #0
     f2e:	2218      	movs	r2, #24
     f30:	a903      	add	r1, sp, #12
     f32:	0028      	movs	r0, r5
     f34:	4c6e      	ldr	r4, [pc, #440]	; (10f0 <m2m_wifi_cb+0x290>)
     f36:	47a0      	blx	r4
     f38:	2800      	cmp	r0, #0
     f3a:	d1c5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f3c:	4b6d      	ldr	r3, [pc, #436]	; (10f4 <m2m_wifi_cb+0x294>)
     f3e:	681b      	ldr	r3, [r3, #0]
     f40:	2b00      	cmp	r3, #0
     f42:	d0c1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
     f44:	a903      	add	r1, sp, #12
     f46:	3032      	adds	r0, #50	; 0x32
     f48:	4798      	blx	r3
     f4a:	e7bd      	b.n	ec8 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     f4c:	2264      	movs	r2, #100	; 0x64
     f4e:	2100      	movs	r1, #0
     f50:	a803      	add	r0, sp, #12
     f52:	4b69      	ldr	r3, [pc, #420]	; (10f8 <m2m_wifi_cb+0x298>)
     f54:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     f56:	2300      	movs	r3, #0
     f58:	2264      	movs	r2, #100	; 0x64
     f5a:	a903      	add	r1, sp, #12
     f5c:	0028      	movs	r0, r5
     f5e:	4c64      	ldr	r4, [pc, #400]	; (10f0 <m2m_wifi_cb+0x290>)
     f60:	47a0      	blx	r4
     f62:	2800      	cmp	r0, #0
     f64:	d1b0      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f66:	4b63      	ldr	r3, [pc, #396]	; (10f4 <m2m_wifi_cb+0x294>)
     f68:	681b      	ldr	r3, [r3, #0]
     f6a:	2b00      	cmp	r3, #0
     f6c:	d0ac      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     f6e:	a903      	add	r1, sp, #12
     f70:	302f      	adds	r0, #47	; 0x2f
     f72:	4798      	blx	r3
     f74:	e7a8      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     f76:	2300      	movs	r3, #0
     f78:	2204      	movs	r2, #4
     f7a:	a903      	add	r1, sp, #12
     f7c:	0028      	movs	r0, r5
     f7e:	4c5c      	ldr	r4, [pc, #368]	; (10f0 <m2m_wifi_cb+0x290>)
     f80:	47a0      	blx	r4
     f82:	2800      	cmp	r0, #0
     f84:	d1a0      	bne.n	ec8 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
     f86:	485d      	ldr	r0, [pc, #372]	; (10fc <m2m_wifi_cb+0x29c>)
     f88:	4d56      	ldr	r5, [pc, #344]	; (10e4 <m2m_wifi_cb+0x284>)
     f8a:	47a8      	blx	r5
     f8c:	9c03      	ldr	r4, [sp, #12]
     f8e:	0a23      	lsrs	r3, r4, #8
     f90:	20ff      	movs	r0, #255	; 0xff
     f92:	4003      	ands	r3, r0
     f94:	0c22      	lsrs	r2, r4, #16
     f96:	4002      	ands	r2, r0
     f98:	0e21      	lsrs	r1, r4, #24
     f9a:	4020      	ands	r0, r4
     f9c:	9000      	str	r0, [sp, #0]
     f9e:	4858      	ldr	r0, [pc, #352]	; (1100 <m2m_wifi_cb+0x2a0>)
     fa0:	47a8      	blx	r5
     fa2:	200d      	movs	r0, #13
     fa4:	4b51      	ldr	r3, [pc, #324]	; (10ec <m2m_wifi_cb+0x28c>)
     fa6:	4798      	blx	r3
			if (gpfAppWifiCb)
     fa8:	4b52      	ldr	r3, [pc, #328]	; (10f4 <m2m_wifi_cb+0x294>)
     faa:	681b      	ldr	r3, [r3, #0]
     fac:	2b00      	cmp	r3, #0
     fae:	d100      	bne.n	fb2 <m2m_wifi_cb+0x152>
     fb0:	e78a      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     fb2:	2100      	movs	r1, #0
     fb4:	2034      	movs	r0, #52	; 0x34
     fb6:	4798      	blx	r3
     fb8:	e786      	b.n	ec8 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
     fba:	2200      	movs	r2, #0
     fbc:	4b51      	ldr	r3, [pc, #324]	; (1104 <m2m_wifi_cb+0x2a4>)
     fbe:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
     fc0:	2300      	movs	r3, #0
     fc2:	3204      	adds	r2, #4
     fc4:	a903      	add	r1, sp, #12
     fc6:	0028      	movs	r0, r5
     fc8:	4c49      	ldr	r4, [pc, #292]	; (10f0 <m2m_wifi_cb+0x290>)
     fca:	47a0      	blx	r4
     fcc:	2800      	cmp	r0, #0
     fce:	d000      	beq.n	fd2 <m2m_wifi_cb+0x172>
     fd0:	e77a      	b.n	ec8 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
     fd2:	ab03      	add	r3, sp, #12
     fd4:	781a      	ldrb	r2, [r3, #0]
     fd6:	4b4c      	ldr	r3, [pc, #304]	; (1108 <m2m_wifi_cb+0x2a8>)
     fd8:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
     fda:	4b46      	ldr	r3, [pc, #280]	; (10f4 <m2m_wifi_cb+0x294>)
     fdc:	681b      	ldr	r3, [r3, #0]
     fde:	2b00      	cmp	r3, #0
     fe0:	d100      	bne.n	fe4 <m2m_wifi_cb+0x184>
     fe2:	e771      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     fe4:	a903      	add	r1, sp, #12
     fe6:	3011      	adds	r0, #17
     fe8:	4798      	blx	r3
     fea:	e76d      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
     fec:	2300      	movs	r3, #0
     fee:	222c      	movs	r2, #44	; 0x2c
     ff0:	a903      	add	r1, sp, #12
     ff2:	0028      	movs	r0, r5
     ff4:	4c3e      	ldr	r4, [pc, #248]	; (10f0 <m2m_wifi_cb+0x290>)
     ff6:	47a0      	blx	r4
     ff8:	2800      	cmp	r0, #0
     ffa:	d000      	beq.n	ffe <m2m_wifi_cb+0x19e>
     ffc:	e764      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ffe:	4b3d      	ldr	r3, [pc, #244]	; (10f4 <m2m_wifi_cb+0x294>)
    1000:	681b      	ldr	r3, [r3, #0]
    1002:	2b00      	cmp	r3, #0
    1004:	d100      	bne.n	1008 <m2m_wifi_cb+0x1a8>
    1006:	e75f      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    1008:	a903      	add	r1, sp, #12
    100a:	3013      	adds	r0, #19
    100c:	4798      	blx	r3
    100e:	e75b      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1010:	2300      	movs	r3, #0
    1012:	2204      	movs	r2, #4
    1014:	a91c      	add	r1, sp, #112	; 0x70
    1016:	0028      	movs	r0, r5
    1018:	4c35      	ldr	r4, [pc, #212]	; (10f0 <m2m_wifi_cb+0x290>)
    101a:	47a0      	blx	r4
    101c:	2800      	cmp	r0, #0
    101e:	d000      	beq.n	1022 <m2m_wifi_cb+0x1c2>
    1020:	e752      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1022:	4b34      	ldr	r3, [pc, #208]	; (10f4 <m2m_wifi_cb+0x294>)
    1024:	681b      	ldr	r3, [r3, #0]
    1026:	2b00      	cmp	r3, #0
    1028:	d100      	bne.n	102c <m2m_wifi_cb+0x1cc>
    102a:	e74d      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    102c:	a91c      	add	r1, sp, #112	; 0x70
    102e:	3004      	adds	r0, #4
    1030:	4798      	blx	r3
    1032:	e749      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1034:	2300      	movs	r3, #0
    1036:	2204      	movs	r2, #4
    1038:	a91c      	add	r1, sp, #112	; 0x70
    103a:	0028      	movs	r0, r5
    103c:	4c2c      	ldr	r4, [pc, #176]	; (10f0 <m2m_wifi_cb+0x290>)
    103e:	47a0      	blx	r4
    1040:	2800      	cmp	r0, #0
    1042:	d000      	beq.n	1046 <m2m_wifi_cb+0x1e6>
    1044:	e740      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1046:	4b2b      	ldr	r3, [pc, #172]	; (10f4 <m2m_wifi_cb+0x294>)
    1048:	681b      	ldr	r3, [r3, #0]
    104a:	2b00      	cmp	r3, #0
    104c:	d100      	bne.n	1050 <m2m_wifi_cb+0x1f0>
    104e:	e73b      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    1050:	a91c      	add	r1, sp, #112	; 0x70
    1052:	3065      	adds	r0, #101	; 0x65
    1054:	4798      	blx	r3
    1056:	e737      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    1058:	2301      	movs	r3, #1
    105a:	2264      	movs	r2, #100	; 0x64
    105c:	a903      	add	r1, sp, #12
    105e:	0028      	movs	r0, r5
    1060:	4c23      	ldr	r4, [pc, #140]	; (10f0 <m2m_wifi_cb+0x290>)
    1062:	47a0      	blx	r4
    1064:	2800      	cmp	r0, #0
    1066:	d000      	beq.n	106a <m2m_wifi_cb+0x20a>
    1068:	e72e      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    106a:	4b22      	ldr	r3, [pc, #136]	; (10f4 <m2m_wifi_cb+0x294>)
    106c:	681b      	ldr	r3, [r3, #0]
    106e:	2b00      	cmp	r3, #0
    1070:	d100      	bne.n	1074 <m2m_wifi_cb+0x214>
    1072:	e729      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    1074:	a903      	add	r1, sp, #12
    1076:	3009      	adds	r0, #9
    1078:	4798      	blx	r3
    107a:	e725      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    107c:	2301      	movs	r3, #1
    107e:	2204      	movs	r2, #4
    1080:	a903      	add	r1, sp, #12
    1082:	0028      	movs	r0, r5
    1084:	4c1a      	ldr	r4, [pc, #104]	; (10f0 <m2m_wifi_cb+0x290>)
    1086:	47a0      	blx	r4
    1088:	2800      	cmp	r0, #0
    108a:	d000      	beq.n	108e <m2m_wifi_cb+0x22e>
    108c:	e71c      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    108e:	4b19      	ldr	r3, [pc, #100]	; (10f4 <m2m_wifi_cb+0x294>)
    1090:	681b      	ldr	r3, [r3, #0]
    1092:	2b00      	cmp	r3, #0
    1094:	d100      	bne.n	1098 <m2m_wifi_cb+0x238>
    1096:	e717      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    1098:	a903      	add	r1, sp, #12
    109a:	302a      	adds	r0, #42	; 0x2a
    109c:	4798      	blx	r3
    109e:	e713      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    10a0:	2300      	movs	r3, #0
    10a2:	2208      	movs	r2, #8
    10a4:	a903      	add	r1, sp, #12
    10a6:	0028      	movs	r0, r5
    10a8:	4c11      	ldr	r4, [pc, #68]	; (10f0 <m2m_wifi_cb+0x290>)
    10aa:	47a0      	blx	r4
    10ac:	2800      	cmp	r0, #0
    10ae:	d000      	beq.n	10b2 <m2m_wifi_cb+0x252>
    10b0:	e70a      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    10b2:	ab03      	add	r3, sp, #12
    10b4:	889a      	ldrh	r2, [r3, #4]
    10b6:	0028      	movs	r0, r5
    10b8:	3008      	adds	r0, #8
    10ba:	2301      	movs	r3, #1
    10bc:	9903      	ldr	r1, [sp, #12]
    10be:	4c0c      	ldr	r4, [pc, #48]	; (10f0 <m2m_wifi_cb+0x290>)
    10c0:	47a0      	blx	r4
    10c2:	2800      	cmp	r0, #0
    10c4:	d000      	beq.n	10c8 <m2m_wifi_cb+0x268>
    10c6:	e6ff      	b.n	ec8 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    10c8:	4b0a      	ldr	r3, [pc, #40]	; (10f4 <m2m_wifi_cb+0x294>)
    10ca:	681b      	ldr	r3, [r3, #0]
    10cc:	2b00      	cmp	r3, #0
    10ce:	d100      	bne.n	10d2 <m2m_wifi_cb+0x272>
    10d0:	e6fa      	b.n	ec8 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    10d2:	a903      	add	r1, sp, #12
    10d4:	3020      	adds	r0, #32
    10d6:	4798      	blx	r3
    10d8:	e6f6      	b.n	ec8 <m2m_wifi_cb+0x68>
    10da:	46c0      	nop			; (mov r8, r8)
    10dc:	0000e240 	.word	0x0000e240
    10e0:	0000ded8 	.word	0x0000ded8
    10e4:	0000c975 	.word	0x0000c975
    10e8:	0000e290 	.word	0x0000e290
    10ec:	0000c9a9 	.word	0x0000c9a9
    10f0:	00000cbd 	.word	0x00000cbd
    10f4:	200001f8 	.word	0x200001f8
    10f8:	00000591 	.word	0x00000591
    10fc:	0000e208 	.word	0x0000e208
    1100:	0000e270 	.word	0x0000e270
    1104:	200001fd 	.word	0x200001fd
    1108:	200001fc 	.word	0x200001fc

0000110c <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    110c:	b5f0      	push	{r4, r5, r6, r7, lr}
    110e:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    1110:	2201      	movs	r2, #1
    1112:	230f      	movs	r3, #15
    1114:	446b      	add	r3, sp
    1116:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    1118:	2800      	cmp	r0, #0
    111a:	d061      	beq.n	11e0 <m2m_wifi_init+0xd4>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    111c:	6802      	ldr	r2, [r0, #0]
    111e:	4b32      	ldr	r3, [pc, #200]	; (11e8 <m2m_wifi_init+0xdc>)
    1120:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    1122:	2200      	movs	r2, #0
    1124:	4b31      	ldr	r3, [pc, #196]	; (11ec <m2m_wifi_init+0xe0>)
    1126:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    1128:	200f      	movs	r0, #15
    112a:	4468      	add	r0, sp
    112c:	4b30      	ldr	r3, [pc, #192]	; (11f0 <m2m_wifi_init+0xe4>)
    112e:	4798      	blx	r3
    1130:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    1132:	d002      	beq.n	113a <m2m_wifi_init+0x2e>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    1134:	0020      	movs	r0, r4
    1136:	b00f      	add	sp, #60	; 0x3c
    1138:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
    113a:	2000      	movs	r0, #0
    113c:	4b2d      	ldr	r3, [pc, #180]	; (11f4 <m2m_wifi_init+0xe8>)
    113e:	4798      	blx	r3
    1140:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    1142:	d149      	bne.n	11d8 <m2m_wifi_init+0xcc>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    1144:	492c      	ldr	r1, [pc, #176]	; (11f8 <m2m_wifi_init+0xec>)
    1146:	2001      	movs	r0, #1
    1148:	4b2c      	ldr	r3, [pc, #176]	; (11fc <m2m_wifi_init+0xf0>)
    114a:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    114c:	ae04      	add	r6, sp, #16
    114e:	0030      	movs	r0, r6
    1150:	4b2b      	ldr	r3, [pc, #172]	; (1200 <m2m_wifi_init+0xf4>)
    1152:	4798      	blx	r3
    1154:	0004      	movs	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    1156:	482b      	ldr	r0, [pc, #172]	; (1204 <m2m_wifi_init+0xf8>)
    1158:	4d2b      	ldr	r5, [pc, #172]	; (1208 <m2m_wifi_init+0xfc>)
    115a:	47a8      	blx	r5
    115c:	79b3      	ldrb	r3, [r6, #6]
    115e:	7972      	ldrb	r2, [r6, #5]
    1160:	7931      	ldrb	r1, [r6, #4]
    1162:	8c30      	ldrh	r0, [r6, #32]
    1164:	9000      	str	r0, [sp, #0]
    1166:	4829      	ldr	r0, [pc, #164]	; (120c <m2m_wifi_init+0x100>)
    1168:	47a8      	blx	r5
    116a:	200d      	movs	r0, #13
    116c:	4f28      	ldr	r7, [pc, #160]	; (1210 <m2m_wifi_init+0x104>)
    116e:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    1170:	4824      	ldr	r0, [pc, #144]	; (1204 <m2m_wifi_init+0xf8>)
    1172:	47a8      	blx	r5
    1174:	2226      	movs	r2, #38	; 0x26
    1176:	446a      	add	r2, sp
    1178:	211a      	movs	r1, #26
    117a:	4469      	add	r1, sp
    117c:	4825      	ldr	r0, [pc, #148]	; (1214 <m2m_wifi_init+0x108>)
    117e:	47a8      	blx	r5
    1180:	200d      	movs	r0, #13
    1182:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    1184:	481f      	ldr	r0, [pc, #124]	; (1204 <m2m_wifi_init+0xf8>)
    1186:	47a8      	blx	r5
    1188:	7a73      	ldrb	r3, [r6, #9]
    118a:	7a32      	ldrb	r2, [r6, #8]
    118c:	79f1      	ldrb	r1, [r6, #7]
    118e:	4822      	ldr	r0, [pc, #136]	; (1218 <m2m_wifi_init+0x10c>)
    1190:	47a8      	blx	r5
    1192:	200d      	movs	r0, #13
    1194:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    1196:	481b      	ldr	r0, [pc, #108]	; (1204 <m2m_wifi_init+0xf8>)
    1198:	47a8      	blx	r5
    119a:	2304      	movs	r3, #4
    119c:	2205      	movs	r2, #5
    119e:	2113      	movs	r1, #19
    11a0:	481e      	ldr	r0, [pc, #120]	; (121c <m2m_wifi_init+0x110>)
    11a2:	47a8      	blx	r5
    11a4:	200d      	movs	r0, #13
    11a6:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    11a8:	4816      	ldr	r0, [pc, #88]	; (1204 <m2m_wifi_init+0xf8>)
    11aa:	47a8      	blx	r5
    11ac:	4a1c      	ldr	r2, [pc, #112]	; (1220 <m2m_wifi_init+0x114>)
    11ae:	491d      	ldr	r1, [pc, #116]	; (1224 <m2m_wifi_init+0x118>)
    11b0:	481d      	ldr	r0, [pc, #116]	; (1228 <m2m_wifi_init+0x11c>)
    11b2:	47a8      	blx	r5
    11b4:	200d      	movs	r0, #13
    11b6:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    11b8:	0023      	movs	r3, r4
    11ba:	330d      	adds	r3, #13
    11bc:	d1ba      	bne.n	1134 <m2m_wifi_init+0x28>
		M2M_ERR("Mismatch Firmawre Version\n");
    11be:	22e8      	movs	r2, #232	; 0xe8
    11c0:	32ff      	adds	r2, #255	; 0xff
    11c2:	491a      	ldr	r1, [pc, #104]	; (122c <m2m_wifi_init+0x120>)
    11c4:	481a      	ldr	r0, [pc, #104]	; (1230 <m2m_wifi_init+0x124>)
    11c6:	4b10      	ldr	r3, [pc, #64]	; (1208 <m2m_wifi_init+0xfc>)
    11c8:	4798      	blx	r3
    11ca:	481a      	ldr	r0, [pc, #104]	; (1234 <m2m_wifi_init+0x128>)
    11cc:	4b1a      	ldr	r3, [pc, #104]	; (1238 <m2m_wifi_init+0x12c>)
    11ce:	4798      	blx	r3
    11d0:	200d      	movs	r0, #13
    11d2:	4b0f      	ldr	r3, [pc, #60]	; (1210 <m2m_wifi_init+0x104>)
    11d4:	4798      	blx	r3
    11d6:	e7ad      	b.n	1134 <m2m_wifi_init+0x28>
	nm_drv_deinit(NULL);
    11d8:	2000      	movs	r0, #0
    11da:	4b18      	ldr	r3, [pc, #96]	; (123c <m2m_wifi_init+0x130>)
    11dc:	4798      	blx	r3
    11de:	e7a9      	b.n	1134 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    11e0:	240c      	movs	r4, #12
    11e2:	4264      	negs	r4, r4
    11e4:	e7a6      	b.n	1134 <m2m_wifi_init+0x28>
    11e6:	46c0      	nop			; (mov r8, r8)
    11e8:	200001f8 	.word	0x200001f8
    11ec:	200001fd 	.word	0x200001fd
    11f0:	00001bad 	.word	0x00001bad
    11f4:	00000e29 	.word	0x00000e29
    11f8:	00000e61 	.word	0x00000e61
    11fc:	00000da5 	.word	0x00000da5
    1200:	00001ac9 	.word	0x00001ac9
    1204:	0000e208 	.word	0x0000e208
    1208:	0000c975 	.word	0x0000c975
    120c:	0000e34c 	.word	0x0000e34c
    1210:	0000c9a9 	.word	0x0000c9a9
    1214:	0000e374 	.word	0x0000e374
    1218:	0000e390 	.word	0x0000e390
    121c:	0000e3b4 	.word	0x0000e3b4
    1220:	0000e3cc 	.word	0x0000e3cc
    1224:	0000e3d8 	.word	0x0000e3d8
    1228:	0000e3e4 	.word	0x0000e3e4
    122c:	0000e24c 	.word	0x0000e24c
    1230:	0000ded8 	.word	0x0000ded8
    1234:	0000e3fc 	.word	0x0000e3fc
    1238:	0000ca91 	.word	0x0000ca91
    123c:	00001c81 	.word	0x00001c81

00001240 <m2m_wifi_handle_events>:
{
	hif_yield();
}

sint8 m2m_wifi_handle_events(void * arg)
{
    1240:	b510      	push	{r4, lr}
	return hif_handle_isr();
    1242:	4b01      	ldr	r3, [pc, #4]	; (1248 <m2m_wifi_handle_events+0x8>)
    1244:	4798      	blx	r3
}
    1246:	bd10      	pop	{r4, pc}
    1248:	000008d5 	.word	0x000008d5

0000124c <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    124c:	b5f0      	push	{r4, r5, r6, r7, lr}
    124e:	46ce      	mov	lr, r9
    1250:	4647      	mov	r7, r8
    1252:	b580      	push	{r7, lr}
    1254:	b0a3      	sub	sp, #140	; 0x8c
    1256:	9005      	str	r0, [sp, #20]
    1258:	000c      	movs	r4, r1
    125a:	0015      	movs	r5, r2
    125c:	001f      	movs	r7, r3
    125e:	ab2a      	add	r3, sp, #168	; 0xa8
    1260:	881b      	ldrh	r3, [r3, #0]
    1262:	4699      	mov	r9, r3
    1264:	ab2b      	add	r3, sp, #172	; 0xac
    1266:	781b      	ldrb	r3, [r3, #0]
    1268:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    126a:	2a01      	cmp	r2, #1
    126c:	d003      	beq.n	1276 <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    126e:	2f00      	cmp	r7, #0
    1270:	d040      	beq.n	12f4 <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    1272:	2a02      	cmp	r2, #2
    1274:	d04c      	beq.n	1310 <m2m_wifi_connect_sc+0xc4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    1276:	1e63      	subs	r3, r4, #1
    1278:	2b1f      	cmp	r3, #31
    127a:	d900      	bls.n	127e <m2m_wifi_connect_sc+0x32>
    127c:	e078      	b.n	1370 <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    127e:	464b      	mov	r3, r9
    1280:	3b01      	subs	r3, #1
    1282:	b29b      	uxth	r3, r3
    1284:	2b0d      	cmp	r3, #13
    1286:	d903      	bls.n	1290 <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    1288:	464b      	mov	r3, r9
    128a:	2bff      	cmp	r3, #255	; 0xff
    128c:	d000      	beq.n	1290 <m2m_wifi_connect_sc+0x44>
    128e:	e07e      	b.n	138e <m2m_wifi_connect_sc+0x142>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    1290:	ae07      	add	r6, sp, #28
    1292:	0022      	movs	r2, r4
    1294:	9905      	ldr	r1, [sp, #20]
    1296:	205a      	movs	r0, #90	; 0x5a
    1298:	ab02      	add	r3, sp, #8
    129a:	469c      	mov	ip, r3
    129c:	4460      	add	r0, ip
    129e:	4b79      	ldr	r3, [pc, #484]	; (1484 <m2m_wifi_connect_sc+0x238>)
    12a0:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    12a2:	1934      	adds	r4, r6, r4
    12a4:	3446      	adds	r4, #70	; 0x46
    12a6:	2300      	movs	r3, #0
    12a8:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    12aa:	3344      	adds	r3, #68	; 0x44
    12ac:	464a      	mov	r2, r9
    12ae:	52f2      	strh	r2, [r6, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    12b0:	4643      	mov	r3, r8
    12b2:	1e5a      	subs	r2, r3, #1
    12b4:	4193      	sbcs	r3, r2
    12b6:	2267      	movs	r2, #103	; 0x67
    12b8:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
    12ba:	2341      	movs	r3, #65	; 0x41
    12bc:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    12be:	2d03      	cmp	r5, #3
    12c0:	d100      	bne.n	12c4 <m2m_wifi_connect_sc+0x78>
    12c2:	e072      	b.n	13aa <m2m_wifi_connect_sc+0x15e>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    12c4:	2d02      	cmp	r5, #2
    12c6:	d100      	bne.n	12ca <m2m_wifi_connect_sc+0x7e>
    12c8:	e0ac      	b.n	1424 <m2m_wifi_connect_sc+0x1d8>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    12ca:	2d04      	cmp	r5, #4
    12cc:	d100      	bne.n	12d0 <m2m_wifi_connect_sc+0x84>
    12ce:	e0c4      	b.n	145a <m2m_wifi_connect_sc+0x20e>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    12d0:	2d01      	cmp	r5, #1
    12d2:	d000      	beq.n	12d6 <m2m_wifi_connect_sc+0x8a>
    12d4:	e0c7      	b.n	1466 <m2m_wifi_connect_sc+0x21a>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    12d6:	2300      	movs	r3, #0
    12d8:	9302      	str	r3, [sp, #8]
    12da:	9301      	str	r3, [sp, #4]
    12dc:	9300      	str	r3, [sp, #0]
    12de:	336c      	adds	r3, #108	; 0x6c
    12e0:	aa07      	add	r2, sp, #28
    12e2:	2128      	movs	r1, #40	; 0x28
    12e4:	2001      	movs	r0, #1
    12e6:	4c68      	ldr	r4, [pc, #416]	; (1488 <m2m_wifi_connect_sc+0x23c>)
    12e8:	47a0      	blx	r4

ERR1:
	return ret;
}
    12ea:	b023      	add	sp, #140	; 0x8c
    12ec:	bc0c      	pop	{r2, r3}
    12ee:	4690      	mov	r8, r2
    12f0:	4699      	mov	r9, r3
    12f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    12f4:	4a65      	ldr	r2, [pc, #404]	; (148c <m2m_wifi_connect_sc+0x240>)
    12f6:	4966      	ldr	r1, [pc, #408]	; (1490 <m2m_wifi_connect_sc+0x244>)
    12f8:	4866      	ldr	r0, [pc, #408]	; (1494 <m2m_wifi_connect_sc+0x248>)
    12fa:	4b67      	ldr	r3, [pc, #412]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    12fc:	4798      	blx	r3
    12fe:	4867      	ldr	r0, [pc, #412]	; (149c <m2m_wifi_connect_sc+0x250>)
    1300:	4b67      	ldr	r3, [pc, #412]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1302:	4798      	blx	r3
    1304:	200d      	movs	r0, #13
    1306:	4b67      	ldr	r3, [pc, #412]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    1308:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    130a:	200c      	movs	r0, #12
    130c:	4240      	negs	r0, r0
			goto ERR1;
    130e:	e7ec      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    1310:	0038      	movs	r0, r7
    1312:	4b65      	ldr	r3, [pc, #404]	; (14a8 <m2m_wifi_connect_sc+0x25c>)
    1314:	4798      	blx	r3
    1316:	2840      	cmp	r0, #64	; 0x40
    1318:	d1ad      	bne.n	1276 <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    131a:	783b      	ldrb	r3, [r7, #0]
    131c:	001a      	movs	r2, r3
    131e:	3a30      	subs	r2, #48	; 0x30
    1320:	2a36      	cmp	r2, #54	; 0x36
    1322:	d817      	bhi.n	1354 <m2m_wifi_connect_sc+0x108>
    1324:	3a0a      	subs	r2, #10
    1326:	2a06      	cmp	r2, #6
    1328:	d914      	bls.n	1354 <m2m_wifi_connect_sc+0x108>
    132a:	3b47      	subs	r3, #71	; 0x47
    132c:	2b19      	cmp	r3, #25
    132e:	d911      	bls.n	1354 <m2m_wifi_connect_sc+0x108>
    1330:	1c7a      	adds	r2, r7, #1
    1332:	0038      	movs	r0, r7
    1334:	3040      	adds	r0, #64	; 0x40
    1336:	7813      	ldrb	r3, [r2, #0]
    1338:	0019      	movs	r1, r3
    133a:	3930      	subs	r1, #48	; 0x30
    133c:	2936      	cmp	r1, #54	; 0x36
    133e:	d809      	bhi.n	1354 <m2m_wifi_connect_sc+0x108>
    1340:	390a      	subs	r1, #10
    1342:	2906      	cmp	r1, #6
    1344:	d906      	bls.n	1354 <m2m_wifi_connect_sc+0x108>
    1346:	3b47      	subs	r3, #71	; 0x47
    1348:	2b19      	cmp	r3, #25
    134a:	d903      	bls.n	1354 <m2m_wifi_connect_sc+0x108>
    134c:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    134e:	4282      	cmp	r2, r0
    1350:	d1f1      	bne.n	1336 <m2m_wifi_connect_sc+0xea>
    1352:	e790      	b.n	1276 <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    1354:	4a55      	ldr	r2, [pc, #340]	; (14ac <m2m_wifi_connect_sc+0x260>)
    1356:	494e      	ldr	r1, [pc, #312]	; (1490 <m2m_wifi_connect_sc+0x244>)
    1358:	484e      	ldr	r0, [pc, #312]	; (1494 <m2m_wifi_connect_sc+0x248>)
    135a:	4b4f      	ldr	r3, [pc, #316]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    135c:	4798      	blx	r3
    135e:	4854      	ldr	r0, [pc, #336]	; (14b0 <m2m_wifi_connect_sc+0x264>)
    1360:	4b4f      	ldr	r3, [pc, #316]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1362:	4798      	blx	r3
    1364:	200d      	movs	r0, #13
    1366:	4b4f      	ldr	r3, [pc, #316]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    1368:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    136a:	200c      	movs	r0, #12
    136c:	4240      	negs	r0, r0
					goto ERR1;
    136e:	e7bc      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    1370:	228c      	movs	r2, #140	; 0x8c
    1372:	0092      	lsls	r2, r2, #2
    1374:	4946      	ldr	r1, [pc, #280]	; (1490 <m2m_wifi_connect_sc+0x244>)
    1376:	4847      	ldr	r0, [pc, #284]	; (1494 <m2m_wifi_connect_sc+0x248>)
    1378:	4b47      	ldr	r3, [pc, #284]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    137a:	4798      	blx	r3
    137c:	484d      	ldr	r0, [pc, #308]	; (14b4 <m2m_wifi_connect_sc+0x268>)
    137e:	4b48      	ldr	r3, [pc, #288]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1380:	4798      	blx	r3
    1382:	200d      	movs	r0, #13
    1384:	4b47      	ldr	r3, [pc, #284]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    1386:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    1388:	200c      	movs	r0, #12
    138a:	4240      	negs	r0, r0
		goto ERR1;
    138c:	e7ad      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    138e:	4a4a      	ldr	r2, [pc, #296]	; (14b8 <m2m_wifi_connect_sc+0x26c>)
    1390:	493f      	ldr	r1, [pc, #252]	; (1490 <m2m_wifi_connect_sc+0x244>)
    1392:	4840      	ldr	r0, [pc, #256]	; (1494 <m2m_wifi_connect_sc+0x248>)
    1394:	4b40      	ldr	r3, [pc, #256]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    1396:	4798      	blx	r3
    1398:	4848      	ldr	r0, [pc, #288]	; (14bc <m2m_wifi_connect_sc+0x270>)
    139a:	4b41      	ldr	r3, [pc, #260]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    139c:	4798      	blx	r3
    139e:	200d      	movs	r0, #13
    13a0:	4b40      	ldr	r3, [pc, #256]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    13a2:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13a4:	200c      	movs	r0, #12
    13a6:	4240      	negs	r0, r0
			goto ERR1;
    13a8:	e79f      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    13aa:	783b      	ldrb	r3, [r7, #0]
    13ac:	3b01      	subs	r3, #1
    13ae:	b2db      	uxtb	r3, r3
    13b0:	aa07      	add	r2, sp, #28
    13b2:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    13b4:	2b03      	cmp	r3, #3
    13b6:	d817      	bhi.n	13e8 <m2m_wifi_connect_sc+0x19c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    13b8:	787a      	ldrb	r2, [r7, #1]
    13ba:	1e51      	subs	r1, r2, #1
    13bc:	ab07      	add	r3, sp, #28
    13be:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    13c0:	2310      	movs	r3, #16
    13c2:	0011      	movs	r1, r2
    13c4:	4399      	bics	r1, r3
    13c6:	290b      	cmp	r1, #11
    13c8:	d01e      	beq.n	1408 <m2m_wifi_connect_sc+0x1bc>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    13ca:	4a3d      	ldr	r2, [pc, #244]	; (14c0 <m2m_wifi_connect_sc+0x274>)
    13cc:	4930      	ldr	r1, [pc, #192]	; (1490 <m2m_wifi_connect_sc+0x244>)
    13ce:	4831      	ldr	r0, [pc, #196]	; (1494 <m2m_wifi_connect_sc+0x248>)
    13d0:	4c31      	ldr	r4, [pc, #196]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    13d2:	47a0      	blx	r4
    13d4:	ab07      	add	r3, sp, #28
    13d6:	7859      	ldrb	r1, [r3, #1]
    13d8:	483a      	ldr	r0, [pc, #232]	; (14c4 <m2m_wifi_connect_sc+0x278>)
    13da:	47a0      	blx	r4
    13dc:	200d      	movs	r0, #13
    13de:	4b31      	ldr	r3, [pc, #196]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    13e0:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13e2:	200c      	movs	r0, #12
    13e4:	4240      	negs	r0, r0
			goto ERR1;
    13e6:	e780      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    13e8:	2294      	movs	r2, #148	; 0x94
    13ea:	0092      	lsls	r2, r2, #2
    13ec:	4928      	ldr	r1, [pc, #160]	; (1490 <m2m_wifi_connect_sc+0x244>)
    13ee:	4829      	ldr	r0, [pc, #164]	; (1494 <m2m_wifi_connect_sc+0x248>)
    13f0:	4c29      	ldr	r4, [pc, #164]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    13f2:	47a0      	blx	r4
    13f4:	ab07      	add	r3, sp, #28
    13f6:	7819      	ldrb	r1, [r3, #0]
    13f8:	4833      	ldr	r0, [pc, #204]	; (14c8 <m2m_wifi_connect_sc+0x27c>)
    13fa:	47a0      	blx	r4
    13fc:	200d      	movs	r0, #13
    13fe:	4b29      	ldr	r3, [pc, #164]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    1400:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1402:	200c      	movs	r0, #12
    1404:	4240      	negs	r0, r0
			goto ERR1;
    1406:	e770      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    1408:	1cb9      	adds	r1, r7, #2
    140a:	2016      	movs	r0, #22
    140c:	ab02      	add	r3, sp, #8
    140e:	469c      	mov	ip, r3
    1410:	4460      	add	r0, ip
    1412:	4b1c      	ldr	r3, [pc, #112]	; (1484 <m2m_wifi_connect_sc+0x238>)
    1414:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    1416:	787b      	ldrb	r3, [r7, #1]
    1418:	aa07      	add	r2, sp, #28
    141a:	4694      	mov	ip, r2
    141c:	4463      	add	r3, ip
    141e:	2200      	movs	r2, #0
    1420:	709a      	strb	r2, [r3, #2]
    1422:	e758      	b.n	12d6 <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    1424:	0038      	movs	r0, r7
    1426:	4b20      	ldr	r3, [pc, #128]	; (14a8 <m2m_wifi_connect_sc+0x25c>)
    1428:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    142a:	1e43      	subs	r3, r0, #1
    142c:	b29b      	uxth	r3, r3
    142e:	2b3f      	cmp	r3, #63	; 0x3f
    1430:	d805      	bhi.n	143e <m2m_wifi_connect_sc+0x1f2>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    1432:	1c42      	adds	r2, r0, #1
    1434:	0039      	movs	r1, r7
    1436:	a807      	add	r0, sp, #28
    1438:	4b12      	ldr	r3, [pc, #72]	; (1484 <m2m_wifi_connect_sc+0x238>)
    143a:	4798      	blx	r3
    143c:	e74b      	b.n	12d6 <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    143e:	4a23      	ldr	r2, [pc, #140]	; (14cc <m2m_wifi_connect_sc+0x280>)
    1440:	4913      	ldr	r1, [pc, #76]	; (1490 <m2m_wifi_connect_sc+0x244>)
    1442:	4814      	ldr	r0, [pc, #80]	; (1494 <m2m_wifi_connect_sc+0x248>)
    1444:	4b14      	ldr	r3, [pc, #80]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    1446:	4798      	blx	r3
    1448:	4821      	ldr	r0, [pc, #132]	; (14d0 <m2m_wifi_connect_sc+0x284>)
    144a:	4b15      	ldr	r3, [pc, #84]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    144c:	4798      	blx	r3
    144e:	200d      	movs	r0, #13
    1450:	4b14      	ldr	r3, [pc, #80]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    1452:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1454:	200c      	movs	r0, #12
    1456:	4240      	negs	r0, r0
			goto ERR1;
    1458:	e747      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    145a:	223e      	movs	r2, #62	; 0x3e
    145c:	0039      	movs	r1, r7
    145e:	a807      	add	r0, sp, #28
    1460:	4b08      	ldr	r3, [pc, #32]	; (1484 <m2m_wifi_connect_sc+0x238>)
    1462:	4798      	blx	r3
    1464:	e737      	b.n	12d6 <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    1466:	4a1b      	ldr	r2, [pc, #108]	; (14d4 <m2m_wifi_connect_sc+0x288>)
    1468:	4909      	ldr	r1, [pc, #36]	; (1490 <m2m_wifi_connect_sc+0x244>)
    146a:	480a      	ldr	r0, [pc, #40]	; (1494 <m2m_wifi_connect_sc+0x248>)
    146c:	4b0a      	ldr	r3, [pc, #40]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    146e:	4798      	blx	r3
    1470:	4819      	ldr	r0, [pc, #100]	; (14d8 <m2m_wifi_connect_sc+0x28c>)
    1472:	4b0b      	ldr	r3, [pc, #44]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1474:	4798      	blx	r3
    1476:	200d      	movs	r0, #13
    1478:	4b0a      	ldr	r3, [pc, #40]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    147a:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    147c:	200c      	movs	r0, #12
    147e:	4240      	negs	r0, r0
		goto ERR1;
    1480:	e733      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
    1482:	46c0      	nop			; (mov r8, r8)
    1484:	0000057d 	.word	0x0000057d
    1488:	000006a5 	.word	0x000006a5
    148c:	0000021a 	.word	0x0000021a
    1490:	0000e25c 	.word	0x0000e25c
    1494:	0000ded8 	.word	0x0000ded8
    1498:	0000c975 	.word	0x0000c975
    149c:	0000e2a4 	.word	0x0000e2a4
    14a0:	0000ca91 	.word	0x0000ca91
    14a4:	0000c9a9 	.word	0x0000c9a9
    14a8:	000005a1 	.word	0x000005a1
    14ac:	00000226 	.word	0x00000226
    14b0:	0000e2b8 	.word	0x0000e2b8
    14b4:	0000e2c4 	.word	0x0000e2c4
    14b8:	00000239 	.word	0x00000239
    14bc:	0000e2d8 	.word	0x0000e2d8
    14c0:	00000257 	.word	0x00000257
    14c4:	0000e300 	.word	0x0000e300
    14c8:	0000e2e4 	.word	0x0000e2e4
    14cc:	00000266 	.word	0x00000266
    14d0:	0000e31c 	.word	0x0000e31c
    14d4:	00000276 	.word	0x00000276
    14d8:	0000e338 	.word	0x0000e338

000014dc <m2m_wifi_connect>:
{
    14dc:	b530      	push	{r4, r5, lr}
    14de:	b083      	sub	sp, #12
    14e0:	ac06      	add	r4, sp, #24
    14e2:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    14e4:	2500      	movs	r5, #0
    14e6:	9501      	str	r5, [sp, #4]
    14e8:	9400      	str	r4, [sp, #0]
    14ea:	4c02      	ldr	r4, [pc, #8]	; (14f4 <m2m_wifi_connect+0x18>)
    14ec:	47a0      	blx	r4
}
    14ee:	b003      	add	sp, #12
    14f0:	bd30      	pop	{r4, r5, pc}
    14f2:	46c0      	nop			; (mov r8, r8)
    14f4:	0000124d 	.word	0x0000124d

000014f8 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    14f8:	2000      	movs	r0, #0
    14fa:	4770      	bx	lr

000014fc <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    14fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    14fe:	b083      	sub	sp, #12
#endif
#if defined CONF_WINC_XO_XTALGM2_DIS
	val32 |= rHAVE_XO_XTALGM2_DIS_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    1500:	2580      	movs	r5, #128	; 0x80
    1502:	006d      	lsls	r5, r5, #1
    1504:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    1506:	24a5      	movs	r4, #165	; 0xa5
    1508:	0164      	lsls	r4, r4, #5
    150a:	4f08      	ldr	r7, [pc, #32]	; (152c <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    150c:	4e08      	ldr	r6, [pc, #32]	; (1530 <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    150e:	0029      	movs	r1, r5
    1510:	0020      	movs	r0, r4
    1512:	47b8      	blx	r7
			uint32 reg = 0;
    1514:	2300      	movs	r3, #0
    1516:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1518:	a901      	add	r1, sp, #4
    151a:	0020      	movs	r0, r4
    151c:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    151e:	2800      	cmp	r0, #0
    1520:	d1f5      	bne.n	150e <chip_apply_conf+0x12>
				if(reg == val32)
    1522:	9b01      	ldr	r3, [sp, #4]
    1524:	429d      	cmp	r5, r3
    1526:	d1f2      	bne.n	150e <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    1528:	b003      	add	sp, #12
    152a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    152c:	000019ed 	.word	0x000019ed
    1530:	000019e1 	.word	0x000019e1

00001534 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    1534:	b500      	push	{lr}
    1536:	b083      	sub	sp, #12
	uint32 reg = 0;
    1538:	2300      	movs	r3, #0
    153a:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    153c:	a901      	add	r1, sp, #4
    153e:	4811      	ldr	r0, [pc, #68]	; (1584 <enable_interrupts+0x50>)
    1540:	4b11      	ldr	r3, [pc, #68]	; (1588 <enable_interrupts+0x54>)
    1542:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1544:	2800      	cmp	r0, #0
    1546:	d001      	beq.n	154c <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    1548:	b003      	add	sp, #12
    154a:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    154c:	2180      	movs	r1, #128	; 0x80
    154e:	0049      	lsls	r1, r1, #1
    1550:	9b01      	ldr	r3, [sp, #4]
    1552:	4319      	orrs	r1, r3
    1554:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    1556:	480b      	ldr	r0, [pc, #44]	; (1584 <enable_interrupts+0x50>)
    1558:	4b0c      	ldr	r3, [pc, #48]	; (158c <enable_interrupts+0x58>)
    155a:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    155c:	2800      	cmp	r0, #0
    155e:	d1f3      	bne.n	1548 <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    1560:	a901      	add	r1, sp, #4
    1562:	20d0      	movs	r0, #208	; 0xd0
    1564:	0140      	lsls	r0, r0, #5
    1566:	4b08      	ldr	r3, [pc, #32]	; (1588 <enable_interrupts+0x54>)
    1568:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    156a:	2800      	cmp	r0, #0
    156c:	d1ec      	bne.n	1548 <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    156e:	2180      	movs	r1, #128	; 0x80
    1570:	0249      	lsls	r1, r1, #9
    1572:	9b01      	ldr	r3, [sp, #4]
    1574:	4319      	orrs	r1, r3
    1576:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    1578:	20d0      	movs	r0, #208	; 0xd0
    157a:	0140      	lsls	r0, r0, #5
    157c:	4b03      	ldr	r3, [pc, #12]	; (158c <enable_interrupts+0x58>)
    157e:	4798      	blx	r3
    1580:	e7e2      	b.n	1548 <enable_interrupts+0x14>
    1582:	46c0      	nop			; (mov r8, r8)
    1584:	00001408 	.word	0x00001408
    1588:	000019e1 	.word	0x000019e1
    158c:	000019ed 	.word	0x000019ed

00001590 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    1590:	b510      	push	{r4, lr}
    1592:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    1594:	4b28      	ldr	r3, [pc, #160]	; (1638 <nmi_get_chipid+0xa8>)
    1596:	681c      	ldr	r4, [r3, #0]
    1598:	2c00      	cmp	r4, #0
    159a:	d004      	beq.n	15a6 <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    159c:	4b26      	ldr	r3, [pc, #152]	; (1638 <nmi_get_chipid+0xa8>)
    159e:	681c      	ldr	r4, [r3, #0]
}
    15a0:	0020      	movs	r0, r4
    15a2:	b002      	add	sp, #8
    15a4:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    15a6:	0019      	movs	r1, r3
    15a8:	2080      	movs	r0, #128	; 0x80
    15aa:	0140      	lsls	r0, r0, #5
    15ac:	4b23      	ldr	r3, [pc, #140]	; (163c <nmi_get_chipid+0xac>)
    15ae:	4798      	blx	r3
    15b0:	2800      	cmp	r0, #0
    15b2:	d003      	beq.n	15bc <nmi_get_chipid+0x2c>
			chipid = 0;
    15b4:	2200      	movs	r2, #0
    15b6:	4b20      	ldr	r3, [pc, #128]	; (1638 <nmi_get_chipid+0xa8>)
    15b8:	601a      	str	r2, [r3, #0]
			return 0;
    15ba:	e7f1      	b.n	15a0 <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    15bc:	a901      	add	r1, sp, #4
    15be:	4820      	ldr	r0, [pc, #128]	; (1640 <nmi_get_chipid+0xb0>)
    15c0:	4b1e      	ldr	r3, [pc, #120]	; (163c <nmi_get_chipid+0xac>)
    15c2:	4798      	blx	r3
    15c4:	2800      	cmp	r0, #0
    15c6:	d003      	beq.n	15d0 <nmi_get_chipid+0x40>
			chipid = 0;
    15c8:	2200      	movs	r2, #0
    15ca:	4b1b      	ldr	r3, [pc, #108]	; (1638 <nmi_get_chipid+0xa8>)
    15cc:	601a      	str	r2, [r3, #0]
			return 0;
    15ce:	e7e7      	b.n	15a0 <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    15d0:	4b19      	ldr	r3, [pc, #100]	; (1638 <nmi_get_chipid+0xa8>)
    15d2:	681b      	ldr	r3, [r3, #0]
    15d4:	4a1b      	ldr	r2, [pc, #108]	; (1644 <nmi_get_chipid+0xb4>)
    15d6:	4293      	cmp	r3, r2
    15d8:	d00e      	beq.n	15f8 <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    15da:	4a1b      	ldr	r2, [pc, #108]	; (1648 <nmi_get_chipid+0xb8>)
    15dc:	4293      	cmp	r3, r2
    15de:	d012      	beq.n	1606 <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    15e0:	4a1a      	ldr	r2, [pc, #104]	; (164c <nmi_get_chipid+0xbc>)
    15e2:	4293      	cmp	r3, r2
    15e4:	d01c      	beq.n	1620 <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    15e6:	4914      	ldr	r1, [pc, #80]	; (1638 <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    15e8:	4a19      	ldr	r2, [pc, #100]	; (1650 <nmi_get_chipid+0xc0>)
    15ea:	680b      	ldr	r3, [r1, #0]
    15ec:	401a      	ands	r2, r3
		chipid |= 0x050000;
    15ee:	23a0      	movs	r3, #160	; 0xa0
    15f0:	02db      	lsls	r3, r3, #11
    15f2:	4313      	orrs	r3, r2
    15f4:	600b      	str	r3, [r1, #0]
    15f6:	e7d1      	b.n	159c <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    15f8:	9b01      	ldr	r3, [sp, #4]
    15fa:	2b01      	cmp	r3, #1
    15fc:	d0f3      	beq.n	15e6 <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    15fe:	4a15      	ldr	r2, [pc, #84]	; (1654 <nmi_get_chipid+0xc4>)
    1600:	4b0d      	ldr	r3, [pc, #52]	; (1638 <nmi_get_chipid+0xa8>)
    1602:	601a      	str	r2, [r3, #0]
    1604:	e7ef      	b.n	15e6 <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    1606:	9b01      	ldr	r3, [sp, #4]
    1608:	2b03      	cmp	r3, #3
    160a:	d0ec      	beq.n	15e6 <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    160c:	2b04      	cmp	r3, #4
    160e:	d003      	beq.n	1618 <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    1610:	4a11      	ldr	r2, [pc, #68]	; (1658 <nmi_get_chipid+0xc8>)
    1612:	4b09      	ldr	r3, [pc, #36]	; (1638 <nmi_get_chipid+0xa8>)
    1614:	601a      	str	r2, [r3, #0]
    1616:	e7e6      	b.n	15e6 <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    1618:	4a10      	ldr	r2, [pc, #64]	; (165c <nmi_get_chipid+0xcc>)
    161a:	4b07      	ldr	r3, [pc, #28]	; (1638 <nmi_get_chipid+0xa8>)
    161c:	601a      	str	r2, [r3, #0]
    161e:	e7e2      	b.n	15e6 <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    1620:	4905      	ldr	r1, [pc, #20]	; (1638 <nmi_get_chipid+0xa8>)
    1622:	20ec      	movs	r0, #236	; 0xec
    1624:	0380      	lsls	r0, r0, #14
    1626:	4b05      	ldr	r3, [pc, #20]	; (163c <nmi_get_chipid+0xac>)
    1628:	4798      	blx	r3
    162a:	2800      	cmp	r0, #0
    162c:	d0db      	beq.n	15e6 <nmi_get_chipid+0x56>
			chipid = 0;
    162e:	2200      	movs	r2, #0
    1630:	4b01      	ldr	r3, [pc, #4]	; (1638 <nmi_get_chipid+0xa8>)
    1632:	601a      	str	r2, [r3, #0]
			return 0;
    1634:	e7b4      	b.n	15a0 <nmi_get_chipid+0x10>
    1636:	46c0      	nop			; (mov r8, r8)
    1638:	20000200 	.word	0x20000200
    163c:	000019e1 	.word	0x000019e1
    1640:	000013f4 	.word	0x000013f4
    1644:	001002a0 	.word	0x001002a0
    1648:	001002b0 	.word	0x001002b0
    164c:	001000f0 	.word	0x001000f0
    1650:	fff0ffff 	.word	0xfff0ffff
    1654:	001002a1 	.word	0x001002a1
    1658:	001002b2 	.word	0x001002b2
    165c:	001002b1 	.word	0x001002b1

00001660 <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    1660:	b530      	push	{r4, r5, lr}
    1662:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1664:	4c16      	ldr	r4, [pc, #88]	; (16c0 <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    1666:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1668:	a901      	add	r1, sp, #4
    166a:	2010      	movs	r0, #16
    166c:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    166e:	2800      	cmp	r0, #0
    1670:	d11c      	bne.n	16ac <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    1672:	9b01      	ldr	r3, [sp, #4]
    1674:	422b      	tst	r3, r5
    1676:	d1f7      	bne.n	1668 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    1678:	a901      	add	r1, sp, #4
    167a:	3001      	adds	r0, #1
    167c:	4b10      	ldr	r3, [pc, #64]	; (16c0 <chip_sleep+0x60>)
    167e:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    1680:	2800      	cmp	r0, #0
    1682:	d113      	bne.n	16ac <chip_sleep+0x4c>
	if(reg & NBIT1)
    1684:	9901      	ldr	r1, [sp, #4]
    1686:	078b      	lsls	r3, r1, #30
    1688:	d507      	bpl.n	169a <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    168a:	2302      	movs	r3, #2
    168c:	4399      	bics	r1, r3
    168e:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    1690:	3001      	adds	r0, #1
    1692:	4b0c      	ldr	r3, [pc, #48]	; (16c4 <chip_sleep+0x64>)
    1694:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    1696:	2800      	cmp	r0, #0
    1698:	d108      	bne.n	16ac <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    169a:	a901      	add	r1, sp, #4
    169c:	200b      	movs	r0, #11
    169e:	4b08      	ldr	r3, [pc, #32]	; (16c0 <chip_sleep+0x60>)
    16a0:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    16a2:	2800      	cmp	r0, #0
    16a4:	d102      	bne.n	16ac <chip_sleep+0x4c>
	if(reg & NBIT0)
    16a6:	9901      	ldr	r1, [sp, #4]
    16a8:	07cb      	lsls	r3, r1, #31
    16aa:	d401      	bmi.n	16b0 <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    16ac:	b003      	add	sp, #12
    16ae:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    16b0:	2301      	movs	r3, #1
    16b2:	4399      	bics	r1, r3
    16b4:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    16b6:	300b      	adds	r0, #11
    16b8:	4b02      	ldr	r3, [pc, #8]	; (16c4 <chip_sleep+0x64>)
    16ba:	4798      	blx	r3
    16bc:	e7f6      	b.n	16ac <chip_sleep+0x4c>
    16be:	46c0      	nop			; (mov r8, r8)
    16c0:	000019e1 	.word	0x000019e1
    16c4:	000019ed 	.word	0x000019ed

000016c8 <chip_wake>:
sint8 chip_wake(void)
{
    16c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    16ca:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    16cc:	2300      	movs	r3, #0
    16ce:	9301      	str	r3, [sp, #4]
    16d0:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    16d2:	a901      	add	r1, sp, #4
    16d4:	200b      	movs	r0, #11
    16d6:	4b28      	ldr	r3, [pc, #160]	; (1778 <chip_wake+0xb0>)
    16d8:	4798      	blx	r3
    16da:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16dc:	d130      	bne.n	1740 <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    16de:	9901      	ldr	r1, [sp, #4]
    16e0:	07cb      	lsls	r3, r1, #31
    16e2:	d406      	bmi.n	16f2 <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    16e4:	2301      	movs	r3, #1
    16e6:	4319      	orrs	r1, r3
    16e8:	200b      	movs	r0, #11
    16ea:	4b24      	ldr	r3, [pc, #144]	; (177c <chip_wake+0xb4>)
    16ec:	4798      	blx	r3
    16ee:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16f0:	d126      	bne.n	1740 <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    16f2:	a901      	add	r1, sp, #4
    16f4:	2001      	movs	r0, #1
    16f6:	4b20      	ldr	r3, [pc, #128]	; (1778 <chip_wake+0xb0>)
    16f8:	4798      	blx	r3
    16fa:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16fc:	d120      	bne.n	1740 <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    16fe:	9901      	ldr	r1, [sp, #4]
    1700:	078b      	lsls	r3, r1, #30
    1702:	d520      	bpl.n	1746 <chip_wake+0x7e>
{
    1704:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1706:	4f1c      	ldr	r7, [pc, #112]	; (1778 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    1708:	4e1d      	ldr	r6, [pc, #116]	; (1780 <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    170a:	4669      	mov	r1, sp
    170c:	200f      	movs	r0, #15
    170e:	47b8      	blx	r7
    1710:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    1712:	d120      	bne.n	1756 <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    1714:	9b00      	ldr	r3, [sp, #0]
    1716:	075b      	lsls	r3, r3, #29
    1718:	d42b      	bmi.n	1772 <chip_wake+0xaa>
		nm_bsp_sleep(2);
    171a:	2002      	movs	r0, #2
    171c:	47b0      	blx	r6
    171e:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    1720:	2d00      	cmp	r5, #0
    1722:	d1f2      	bne.n	170a <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    1724:	22ad      	movs	r2, #173	; 0xad
    1726:	0052      	lsls	r2, r2, #1
    1728:	4916      	ldr	r1, [pc, #88]	; (1784 <chip_wake+0xbc>)
    172a:	4817      	ldr	r0, [pc, #92]	; (1788 <chip_wake+0xc0>)
    172c:	4b17      	ldr	r3, [pc, #92]	; (178c <chip_wake+0xc4>)
    172e:	4798      	blx	r3
    1730:	4817      	ldr	r0, [pc, #92]	; (1790 <chip_wake+0xc8>)
    1732:	4b18      	ldr	r3, [pc, #96]	; (1794 <chip_wake+0xcc>)
    1734:	4798      	blx	r3
    1736:	200d      	movs	r0, #13
    1738:	4b17      	ldr	r3, [pc, #92]	; (1798 <chip_wake+0xd0>)
    173a:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    173c:	2404      	movs	r4, #4
    173e:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    1740:	0020      	movs	r0, r4
    1742:	b003      	add	sp, #12
    1744:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    1746:	2302      	movs	r3, #2
    1748:	4319      	orrs	r1, r3
    174a:	2001      	movs	r0, #1
    174c:	4b0b      	ldr	r3, [pc, #44]	; (177c <chip_wake+0xb4>)
    174e:	4798      	blx	r3
    1750:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    1752:	d0d7      	beq.n	1704 <chip_wake+0x3c>
    1754:	e7f4      	b.n	1740 <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    1756:	22a8      	movs	r2, #168	; 0xa8
    1758:	0052      	lsls	r2, r2, #1
    175a:	490a      	ldr	r1, [pc, #40]	; (1784 <chip_wake+0xbc>)
    175c:	480a      	ldr	r0, [pc, #40]	; (1788 <chip_wake+0xc0>)
    175e:	4d0b      	ldr	r5, [pc, #44]	; (178c <chip_wake+0xc4>)
    1760:	47a8      	blx	r5
    1762:	9a00      	ldr	r2, [sp, #0]
    1764:	0021      	movs	r1, r4
    1766:	480d      	ldr	r0, [pc, #52]	; (179c <chip_wake+0xd4>)
    1768:	47a8      	blx	r5
    176a:	200d      	movs	r0, #13
    176c:	4b0a      	ldr	r3, [pc, #40]	; (1798 <chip_wake+0xd0>)
    176e:	4798      	blx	r3
			goto _WAKE_EXIT;
    1770:	e7e6      	b.n	1740 <chip_wake+0x78>
	nm_bus_reset();
    1772:	4b0b      	ldr	r3, [pc, #44]	; (17a0 <chip_wake+0xd8>)
    1774:	4798      	blx	r3
    1776:	e7e3      	b.n	1740 <chip_wake+0x78>
    1778:	000019e1 	.word	0x000019e1
    177c:	000019ed 	.word	0x000019ed
    1780:	000001c1 	.word	0x000001c1
    1784:	0000e418 	.word	0x0000e418
    1788:	0000ded8 	.word	0x0000ded8
    178c:	0000c975 	.word	0x0000c975
    1790:	0000e460 	.word	0x0000e460
    1794:	0000ca91 	.word	0x0000ca91
    1798:	0000c9a9 	.word	0x0000c9a9
    179c:	0000e448 	.word	0x0000e448
    17a0:	000019c9 	.word	0x000019c9

000017a4 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    17a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    17a6:	0007      	movs	r7, r0
				M2M_MIN_REQ_DRV_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17a8:	4d2d      	ldr	r5, [pc, #180]	; (1860 <wait_for_bootrom+0xbc>)
    17aa:	4c2e      	ldr	r4, [pc, #184]	; (1864 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17ac:	4e2e      	ldr	r6, [pc, #184]	; (1868 <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17ae:	0028      	movs	r0, r5
    17b0:	47a0      	blx	r4
		if (reg & 0x80000000) {
    17b2:	2800      	cmp	r0, #0
    17b4:	db02      	blt.n	17bc <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17b6:	2001      	movs	r0, #1
    17b8:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17ba:	e7f8      	b.n	17ae <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    17bc:	482b      	ldr	r0, [pc, #172]	; (186c <wait_for_bootrom+0xc8>)
    17be:	4b29      	ldr	r3, [pc, #164]	; (1864 <wait_for_bootrom+0xc0>)
    17c0:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    17c2:	07c3      	lsls	r3, r0, #31
    17c4:	d409      	bmi.n	17da <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    17c6:	4e28      	ldr	r6, [pc, #160]	; (1868 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    17c8:	4c29      	ldr	r4, [pc, #164]	; (1870 <wait_for_bootrom+0xcc>)
    17ca:	4d26      	ldr	r5, [pc, #152]	; (1864 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    17cc:	2001      	movs	r0, #1
    17ce:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    17d0:	0020      	movs	r0, r4
    17d2:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    17d4:	4b27      	ldr	r3, [pc, #156]	; (1874 <wait_for_bootrom+0xd0>)
    17d6:	4298      	cmp	r0, r3
    17d8:	d1f8      	bne.n	17cc <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    17da:	2f02      	cmp	r7, #2
    17dc:	d021      	beq.n	1822 <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    17de:	2f03      	cmp	r7, #3
    17e0:	d029      	beq.n	1836 <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    17e2:	2f04      	cmp	r7, #4
    17e4:	d030      	beq.n	1848 <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    17e6:	4924      	ldr	r1, [pc, #144]	; (1878 <wait_for_bootrom+0xd4>)
    17e8:	4824      	ldr	r0, [pc, #144]	; (187c <wait_for_bootrom+0xd8>)
    17ea:	4b25      	ldr	r3, [pc, #148]	; (1880 <wait_for_bootrom+0xdc>)
    17ec:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    17ee:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    17f0:	4b24      	ldr	r3, [pc, #144]	; (1884 <wait_for_bootrom+0xe0>)
    17f2:	4798      	blx	r3
    17f4:	0500      	lsls	r0, r0, #20
    17f6:	0d00      	lsrs	r0, r0, #20
    17f8:	4b23      	ldr	r3, [pc, #140]	; (1888 <wait_for_bootrom+0xe4>)
    17fa:	4298      	cmp	r0, r3
    17fc:	d82a      	bhi.n	1854 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    17fe:	0020      	movs	r0, r4
    1800:	4b22      	ldr	r3, [pc, #136]	; (188c <wait_for_bootrom+0xe8>)
    1802:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    1804:	4822      	ldr	r0, [pc, #136]	; (1890 <wait_for_bootrom+0xec>)
    1806:	4c23      	ldr	r4, [pc, #140]	; (1894 <wait_for_bootrom+0xf0>)
    1808:	47a0      	blx	r4
    180a:	491b      	ldr	r1, [pc, #108]	; (1878 <wait_for_bootrom+0xd4>)
    180c:	4822      	ldr	r0, [pc, #136]	; (1898 <wait_for_bootrom+0xf4>)
    180e:	47a0      	blx	r4
    1810:	200d      	movs	r0, #13
    1812:	4b22      	ldr	r3, [pc, #136]	; (189c <wait_for_bootrom+0xf8>)
    1814:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    1816:	4922      	ldr	r1, [pc, #136]	; (18a0 <wait_for_bootrom+0xfc>)
    1818:	4815      	ldr	r0, [pc, #84]	; (1870 <wait_for_bootrom+0xcc>)
    181a:	4b19      	ldr	r3, [pc, #100]	; (1880 <wait_for_bootrom+0xdc>)
    181c:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    181e:	2000      	movs	r0, #0
    1820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1822:	4920      	ldr	r1, [pc, #128]	; (18a4 <wait_for_bootrom+0x100>)
    1824:	4820      	ldr	r0, [pc, #128]	; (18a8 <wait_for_bootrom+0x104>)
    1826:	4c16      	ldr	r4, [pc, #88]	; (1880 <wait_for_bootrom+0xdc>)
    1828:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    182a:	2180      	movs	r1, #128	; 0x80
    182c:	0349      	lsls	r1, r1, #13
    182e:	4813      	ldr	r0, [pc, #76]	; (187c <wait_for_bootrom+0xd8>)
    1830:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1832:	2400      	movs	r4, #0
    1834:	e7dc      	b.n	17f0 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1836:	491b      	ldr	r1, [pc, #108]	; (18a4 <wait_for_bootrom+0x100>)
    1838:	481b      	ldr	r0, [pc, #108]	; (18a8 <wait_for_bootrom+0x104>)
    183a:	4c11      	ldr	r4, [pc, #68]	; (1880 <wait_for_bootrom+0xdc>)
    183c:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    183e:	2100      	movs	r1, #0
    1840:	480e      	ldr	r0, [pc, #56]	; (187c <wait_for_bootrom+0xd8>)
    1842:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1844:	2400      	movs	r4, #0
    1846:	e7d3      	b.n	17f0 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1848:	490b      	ldr	r1, [pc, #44]	; (1878 <wait_for_bootrom+0xd4>)
    184a:	480c      	ldr	r0, [pc, #48]	; (187c <wait_for_bootrom+0xd8>)
    184c:	4b0c      	ldr	r3, [pc, #48]	; (1880 <wait_for_bootrom+0xdc>)
    184e:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    1850:	2480      	movs	r4, #128	; 0x80
    1852:	e7cd      	b.n	17f0 <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    1854:	2002      	movs	r0, #2
    1856:	4320      	orrs	r0, r4
    1858:	4b0c      	ldr	r3, [pc, #48]	; (188c <wait_for_bootrom+0xe8>)
    185a:	4798      	blx	r3
    185c:	e7d2      	b.n	1804 <wait_for_bootrom+0x60>
    185e:	46c0      	nop			; (mov r8, r8)
    1860:	00001014 	.word	0x00001014
    1864:	000019d5 	.word	0x000019d5
    1868:	000001c1 	.word	0x000001c1
    186c:	000207bc 	.word	0x000207bc
    1870:	000c000c 	.word	0x000c000c
    1874:	10add09e 	.word	0x10add09e
    1878:	13301354 	.word	0x13301354
    187c:	0000108c 	.word	0x0000108c
    1880:	000019ed 	.word	0x000019ed
    1884:	00001591 	.word	0x00001591
    1888:	0000039f 	.word	0x0000039f
    188c:	000014fd 	.word	0x000014fd
    1890:	0000e208 	.word	0x0000e208
    1894:	0000c975 	.word	0x0000c975
    1898:	0000e47c 	.word	0x0000e47c
    189c:	0000c9a9 	.word	0x0000c9a9
    18a0:	ef522f61 	.word	0xef522f61
    18a4:	3c1cd57d 	.word	0x3c1cd57d
    18a8:	000207ac 	.word	0x000207ac

000018ac <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    18ac:	b570      	push	{r4, r5, r6, lr}
    18ae:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    18b0:	4b15      	ldr	r3, [pc, #84]	; (1908 <wait_for_firmware_start+0x5c>)
    18b2:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    18b4:	4b15      	ldr	r3, [pc, #84]	; (190c <wait_for_firmware_start+0x60>)
    18b6:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    18b8:	3802      	subs	r0, #2
    18ba:	2801      	cmp	r0, #1
    18bc:	d911      	bls.n	18e2 <wait_for_firmware_start+0x36>
{
    18be:	2401      	movs	r4, #1
    18c0:	4264      	negs	r4, r4
    18c2:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    18c4:	4e12      	ldr	r6, [pc, #72]	; (1910 <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    18c6:	4d13      	ldr	r5, [pc, #76]	; (1914 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    18c8:	9b00      	ldr	r3, [sp, #0]
    18ca:	4298      	cmp	r0, r3
    18cc:	d00e      	beq.n	18ec <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    18ce:	2002      	movs	r0, #2
    18d0:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    18d2:	9801      	ldr	r0, [sp, #4]
    18d4:	47a8      	blx	r5
    18d6:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    18d8:	2c00      	cmp	r4, #0
    18da:	d1f5      	bne.n	18c8 <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    18dc:	2005      	movs	r0, #5
    18de:	4240      	negs	r0, r0
    18e0:	e009      	b.n	18f6 <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    18e2:	4b0d      	ldr	r3, [pc, #52]	; (1918 <wait_for_firmware_start+0x6c>)
    18e4:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    18e6:	4b0d      	ldr	r3, [pc, #52]	; (191c <wait_for_firmware_start+0x70>)
    18e8:	9300      	str	r3, [sp, #0]
    18ea:	e7e8      	b.n	18be <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    18ec:	9a00      	ldr	r2, [sp, #0]
    18ee:	4b07      	ldr	r3, [pc, #28]	; (190c <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    18f0:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    18f2:	429a      	cmp	r2, r3
    18f4:	d001      	beq.n	18fa <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    18f6:	b002      	add	sp, #8
    18f8:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    18fa:	2100      	movs	r1, #0
    18fc:	4802      	ldr	r0, [pc, #8]	; (1908 <wait_for_firmware_start+0x5c>)
    18fe:	4b08      	ldr	r3, [pc, #32]	; (1920 <wait_for_firmware_start+0x74>)
    1900:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    1902:	2000      	movs	r0, #0
    1904:	e7f7      	b.n	18f6 <wait_for_firmware_start+0x4a>
    1906:	46c0      	nop			; (mov r8, r8)
    1908:	0000108c 	.word	0x0000108c
    190c:	02532636 	.word	0x02532636
    1910:	000001c1 	.word	0x000001c1
    1914:	000019d5 	.word	0x000019d5
    1918:	000207ac 	.word	0x000207ac
    191c:	d75dc1c3 	.word	0xd75dc1c3
    1920:	000019ed 	.word	0x000019ed

00001924 <chip_deinit>:

sint8 chip_deinit(void)
{
    1924:	b510      	push	{r4, lr}
    1926:	b082      	sub	sp, #8
	uint32 reg = 0;
    1928:	2300      	movs	r3, #0
    192a:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    192c:	a901      	add	r1, sp, #4
    192e:	20a0      	movs	r0, #160	; 0xa0
    1930:	0140      	lsls	r0, r0, #5
    1932:	4b14      	ldr	r3, [pc, #80]	; (1984 <chip_deinit+0x60>)
    1934:	4798      	blx	r3
    1936:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1938:	d115      	bne.n	1966 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    193a:	4913      	ldr	r1, [pc, #76]	; (1988 <chip_deinit+0x64>)
    193c:	9b01      	ldr	r3, [sp, #4]
    193e:	4019      	ands	r1, r3
    1940:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    1942:	20a0      	movs	r0, #160	; 0xa0
    1944:	0140      	lsls	r0, r0, #5
    1946:	4b11      	ldr	r3, [pc, #68]	; (198c <chip_deinit+0x68>)
    1948:	4798      	blx	r3
    194a:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    194c:	d016      	beq.n	197c <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    194e:	4a10      	ldr	r2, [pc, #64]	; (1990 <chip_deinit+0x6c>)
    1950:	4910      	ldr	r1, [pc, #64]	; (1994 <chip_deinit+0x70>)
    1952:	4811      	ldr	r0, [pc, #68]	; (1998 <chip_deinit+0x74>)
    1954:	4b11      	ldr	r3, [pc, #68]	; (199c <chip_deinit+0x78>)
    1956:	4798      	blx	r3
    1958:	4811      	ldr	r0, [pc, #68]	; (19a0 <chip_deinit+0x7c>)
    195a:	4b12      	ldr	r3, [pc, #72]	; (19a4 <chip_deinit+0x80>)
    195c:	4798      	blx	r3
    195e:	200d      	movs	r0, #13
    1960:	4b11      	ldr	r3, [pc, #68]	; (19a8 <chip_deinit+0x84>)
    1962:	4798      	blx	r3
		goto ERR1;
    1964:	e00a      	b.n	197c <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    1966:	4a11      	ldr	r2, [pc, #68]	; (19ac <chip_deinit+0x88>)
    1968:	490a      	ldr	r1, [pc, #40]	; (1994 <chip_deinit+0x70>)
    196a:	480b      	ldr	r0, [pc, #44]	; (1998 <chip_deinit+0x74>)
    196c:	4b0b      	ldr	r3, [pc, #44]	; (199c <chip_deinit+0x78>)
    196e:	4798      	blx	r3
    1970:	480b      	ldr	r0, [pc, #44]	; (19a0 <chip_deinit+0x7c>)
    1972:	4b0c      	ldr	r3, [pc, #48]	; (19a4 <chip_deinit+0x80>)
    1974:	4798      	blx	r3
    1976:	200d      	movs	r0, #13
    1978:	4b0b      	ldr	r3, [pc, #44]	; (19a8 <chip_deinit+0x84>)
    197a:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    197c:	0020      	movs	r0, r4
    197e:	b002      	add	sp, #8
    1980:	bd10      	pop	{r4, pc}
    1982:	46c0      	nop			; (mov r8, r8)
    1984:	000019e1 	.word	0x000019e1
    1988:	fffffbff 	.word	0xfffffbff
    198c:	000019ed 	.word	0x000019ed
    1990:	00000207 	.word	0x00000207
    1994:	0000e424 	.word	0x0000e424
    1998:	0000ded8 	.word	0x0000ded8
    199c:	0000c975 	.word	0x0000c975
    19a0:	0000e430 	.word	0x0000e430
    19a4:	0000ca91 	.word	0x0000ca91
    19a8:	0000c9a9 	.word	0x0000c9a9
    19ac:	00000201 	.word	0x00000201

000019b0 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    19b0:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    19b2:	4b01      	ldr	r3, [pc, #4]	; (19b8 <nm_bus_iface_init+0x8>)
    19b4:	4798      	blx	r3
	return ret;
}
    19b6:	bd10      	pop	{r4, pc}
    19b8:	000002f9 	.word	0x000002f9

000019bc <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    19bc:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    19be:	4b01      	ldr	r3, [pc, #4]	; (19c4 <nm_bus_iface_deinit+0x8>)
    19c0:	4798      	blx	r3

	return ret;
}
    19c2:	bd10      	pop	{r4, pc}
    19c4:	0000052d 	.word	0x0000052d

000019c8 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    19c8:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    19ca:	4b01      	ldr	r3, [pc, #4]	; (19d0 <nm_bus_reset+0x8>)
    19cc:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    19ce:	bd10      	pop	{r4, pc}
    19d0:	00002371 	.word	0x00002371

000019d4 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    19d4:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    19d6:	4b01      	ldr	r3, [pc, #4]	; (19dc <nm_read_reg+0x8>)
    19d8:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    19da:	bd10      	pop	{r4, pc}
    19dc:	000023a9 	.word	0x000023a9

000019e0 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    19e0:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    19e2:	4b01      	ldr	r3, [pc, #4]	; (19e8 <nm_read_reg_with_ret+0x8>)
    19e4:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    19e6:	bd10      	pop	{r4, pc}
    19e8:	000023bd 	.word	0x000023bd

000019ec <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    19ec:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    19ee:	4b01      	ldr	r3, [pc, #4]	; (19f4 <nm_write_reg+0x8>)
    19f0:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    19f2:	bd10      	pop	{r4, pc}
    19f4:	000023d5 	.word	0x000023d5

000019f8 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    19f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    19fa:	46d6      	mov	lr, sl
    19fc:	464f      	mov	r7, r9
    19fe:	4646      	mov	r6, r8
    1a00:	b5c0      	push	{r6, r7, lr}
    1a02:	b082      	sub	sp, #8
    1a04:	4680      	mov	r8, r0
    1a06:	4689      	mov	r9, r1
    1a08:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a0a:	4b13      	ldr	r3, [pc, #76]	; (1a58 <nm_read_block+0x60>)
    1a0c:	881f      	ldrh	r7, [r3, #0]
    1a0e:	3f08      	subs	r7, #8
    1a10:	b2bb      	uxth	r3, r7
    1a12:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a14:	001e      	movs	r6, r3
    1a16:	0004      	movs	r4, r0
    1a18:	429a      	cmp	r2, r3
    1a1a:	d91a      	bls.n	1a52 <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a1c:	4b0f      	ldr	r3, [pc, #60]	; (1a5c <nm_read_block+0x64>)
    1a1e:	469a      	mov	sl, r3
    1a20:	1a37      	subs	r7, r6, r0
    1a22:	4643      	mov	r3, r8
    1a24:	1ae1      	subs	r1, r4, r3
    1a26:	4449      	add	r1, r9
    1a28:	9a01      	ldr	r2, [sp, #4]
    1a2a:	0020      	movs	r0, r4
    1a2c:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a2e:	2800      	cmp	r0, #0
    1a30:	d109      	bne.n	1a46 <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a32:	1bad      	subs	r5, r5, r6
    1a34:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a36:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1a38:	42b5      	cmp	r5, r6
    1a3a:	d8f2      	bhi.n	1a22 <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a3c:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1a3e:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a40:	0020      	movs	r0, r4
    1a42:	4b06      	ldr	r3, [pc, #24]	; (1a5c <nm_read_block+0x64>)
    1a44:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1a46:	b002      	add	sp, #8
    1a48:	bc1c      	pop	{r2, r3, r4}
    1a4a:	4690      	mov	r8, r2
    1a4c:	4699      	mov	r9, r3
    1a4e:	46a2      	mov	sl, r4
    1a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1a52:	2100      	movs	r1, #0
    1a54:	e7f2      	b.n	1a3c <nm_read_block+0x44>
    1a56:	46c0      	nop			; (mov r8, r8)
    1a58:	20000008 	.word	0x20000008
    1a5c:	00002515 	.word	0x00002515

00001a60 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1a60:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a62:	46d6      	mov	lr, sl
    1a64:	464f      	mov	r7, r9
    1a66:	4646      	mov	r6, r8
    1a68:	b5c0      	push	{r6, r7, lr}
    1a6a:	b082      	sub	sp, #8
    1a6c:	4680      	mov	r8, r0
    1a6e:	4689      	mov	r9, r1
    1a70:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a72:	4b13      	ldr	r3, [pc, #76]	; (1ac0 <nm_write_block+0x60>)
    1a74:	881f      	ldrh	r7, [r3, #0]
    1a76:	3f08      	subs	r7, #8
    1a78:	b2bb      	uxth	r3, r7
    1a7a:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a7c:	001e      	movs	r6, r3
    1a7e:	0004      	movs	r4, r0
    1a80:	429a      	cmp	r2, r3
    1a82:	d91a      	bls.n	1aba <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a84:	4b0f      	ldr	r3, [pc, #60]	; (1ac4 <nm_write_block+0x64>)
    1a86:	469a      	mov	sl, r3
    1a88:	1a37      	subs	r7, r6, r0
    1a8a:	4643      	mov	r3, r8
    1a8c:	1ae1      	subs	r1, r4, r3
    1a8e:	4449      	add	r1, r9
    1a90:	9a01      	ldr	r2, [sp, #4]
    1a92:	0020      	movs	r0, r4
    1a94:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a96:	2800      	cmp	r0, #0
    1a98:	d109      	bne.n	1aae <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a9a:	1bad      	subs	r5, r5, r6
    1a9c:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a9e:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1aa0:	42b5      	cmp	r5, r6
    1aa2:	d8f2      	bhi.n	1a8a <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1aa4:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1aa6:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1aa8:	0020      	movs	r0, r4
    1aaa:	4b06      	ldr	r3, [pc, #24]	; (1ac4 <nm_write_block+0x64>)
    1aac:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1aae:	b002      	add	sp, #8
    1ab0:	bc1c      	pop	{r2, r3, r4}
    1ab2:	4690      	mov	r8, r2
    1ab4:	4699      	mov	r9, r3
    1ab6:	46a2      	mov	sl, r4
    1ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1aba:	2100      	movs	r1, #0
    1abc:	e7f2      	b.n	1aa4 <nm_write_block+0x44>
    1abe:	46c0      	nop			; (mov r8, r8)
    1ac0:	20000008 	.word	0x20000008
    1ac4:	00002671 	.word	0x00002671

00001ac8 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    1ac8:	b570      	push	{r4, r5, r6, lr}
    1aca:	b084      	sub	sp, #16
    1acc:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    1ace:	2300      	movs	r3, #0
    1ad0:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    1ad2:	2208      	movs	r2, #8
    1ad4:	2100      	movs	r1, #0
    1ad6:	a801      	add	r0, sp, #4
    1ad8:	4b2d      	ldr	r3, [pc, #180]	; (1b90 <nm_get_firmware_full_info+0xc8>)
    1ada:	4798      	blx	r3
	if (pstrRev != NULL)
    1adc:	2c00      	cmp	r4, #0
    1ade:	d044      	beq.n	1b6a <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    1ae0:	2228      	movs	r2, #40	; 0x28
    1ae2:	2100      	movs	r1, #0
    1ae4:	0020      	movs	r0, r4
    1ae6:	4b2b      	ldr	r3, [pc, #172]	; (1b94 <nm_get_firmware_full_info+0xcc>)
    1ae8:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    1aea:	a903      	add	r1, sp, #12
    1aec:	482a      	ldr	r0, [pc, #168]	; (1b98 <nm_get_firmware_full_info+0xd0>)
    1aee:	4b2b      	ldr	r3, [pc, #172]	; (1b9c <nm_get_firmware_full_info+0xd4>)
    1af0:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    1af2:	2800      	cmp	r0, #0
    1af4:	d13a      	bne.n	1b6c <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    1af6:	9b03      	ldr	r3, [sp, #12]
    1af8:	2b00      	cmp	r3, #0
    1afa:	d039      	beq.n	1b70 <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    1afc:	20c0      	movs	r0, #192	; 0xc0
    1afe:	0280      	lsls	r0, r0, #10
    1b00:	4318      	orrs	r0, r3
    1b02:	2208      	movs	r2, #8
    1b04:	a901      	add	r1, sp, #4
    1b06:	4b26      	ldr	r3, [pc, #152]	; (1ba0 <nm_get_firmware_full_info+0xd8>)
    1b08:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    1b0a:	2800      	cmp	r0, #0
    1b0c:	d12e      	bne.n	1b6c <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    1b0e:	9b02      	ldr	r3, [sp, #8]
    1b10:	0418      	lsls	r0, r3, #16
    1b12:	0c00      	lsrs	r0, r0, #16
    1b14:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    1b16:	d02e      	beq.n	1b76 <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    1b18:	23c0      	movs	r3, #192	; 0xc0
    1b1a:	029b      	lsls	r3, r3, #10
    1b1c:	4318      	orrs	r0, r3
    1b1e:	2228      	movs	r2, #40	; 0x28
    1b20:	0021      	movs	r1, r4
    1b22:	4b1f      	ldr	r3, [pc, #124]	; (1ba0 <nm_get_firmware_full_info+0xd8>)
    1b24:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    1b26:	2800      	cmp	r0, #0
    1b28:	d120      	bne.n	1b6c <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    1b2a:	7921      	ldrb	r1, [r4, #4]
    1b2c:	0209      	lsls	r1, r1, #8
    1b2e:	79a2      	ldrb	r2, [r4, #6]
    1b30:	230f      	movs	r3, #15
    1b32:	401a      	ands	r2, r3
    1b34:	430a      	orrs	r2, r1
    1b36:	7961      	ldrb	r1, [r4, #5]
    1b38:	0109      	lsls	r1, r1, #4
    1b3a:	25ff      	movs	r5, #255	; 0xff
    1b3c:	4029      	ands	r1, r5
    1b3e:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    1b40:	79e1      	ldrb	r1, [r4, #7]
    1b42:	0209      	lsls	r1, r1, #8
    1b44:	7a66      	ldrb	r6, [r4, #9]
    1b46:	4033      	ands	r3, r6
    1b48:	430b      	orrs	r3, r1
    1b4a:	7a21      	ldrb	r1, [r4, #8]
    1b4c:	0109      	lsls	r1, r1, #4
    1b4e:	400d      	ands	r5, r1
    1b50:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    1b52:	2a00      	cmp	r2, #0
    1b54:	d012      	beq.n	1b7c <nm_get_firmware_full_info+0xb4>
    1b56:	2b00      	cmp	r3, #0
    1b58:	d013      	beq.n	1b82 <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    1b5a:	4912      	ldr	r1, [pc, #72]	; (1ba4 <nm_get_firmware_full_info+0xdc>)
    1b5c:	428b      	cmp	r3, r1
    1b5e:	d813      	bhi.n	1b88 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    1b60:	4b11      	ldr	r3, [pc, #68]	; (1ba8 <nm_get_firmware_full_info+0xe0>)
    1b62:	429a      	cmp	r2, r3
    1b64:	d802      	bhi.n	1b6c <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b66:	380d      	subs	r0, #13
    1b68:	e000      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    1b6a:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    1b6c:	b004      	add	sp, #16
    1b6e:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    1b70:	200c      	movs	r0, #12
    1b72:	4240      	negs	r0, r0
    1b74:	e7fa      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    1b76:	200c      	movs	r0, #12
    1b78:	4240      	negs	r0, r0
    1b7a:	e7f7      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    1b7c:	200c      	movs	r0, #12
    1b7e:	4240      	negs	r0, r0
    1b80:	e7f4      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
    1b82:	200c      	movs	r0, #12
    1b84:	4240      	negs	r0, r0
    1b86:	e7f1      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b88:	200d      	movs	r0, #13
    1b8a:	4240      	negs	r0, r0
    1b8c:	e7ee      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
    1b8e:	46c0      	nop			; (mov r8, r8)
    1b90:	0000c965 	.word	0x0000c965
    1b94:	00000591 	.word	0x00000591
    1b98:	000c0008 	.word	0x000c0008
    1b9c:	000019e1 	.word	0x000019e1
    1ba0:	000019f9 	.word	0x000019f9
    1ba4:	00001354 	.word	0x00001354
    1ba8:	00001353 	.word	0x00001353

00001bac <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    1bac:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
    1bae:	2800      	cmp	r0, #0
    1bb0:	d037      	beq.n	1c22 <nm_drv_init+0x76>
		u8Mode = *((uint8 *)arg);
    1bb2:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    1bb4:	1e6b      	subs	r3, r5, #1
    1bb6:	2b03      	cmp	r3, #3
    1bb8:	d900      	bls.n	1bbc <nm_drv_init+0x10>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    1bba:	2501      	movs	r5, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    1bbc:	2000      	movs	r0, #0
    1bbe:	4b20      	ldr	r3, [pc, #128]	; (1c40 <nm_drv_init+0x94>)
    1bc0:	4798      	blx	r3
    1bc2:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1bc4:	d12f      	bne.n	1c26 <nm_drv_init+0x7a>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    1bc6:	481f      	ldr	r0, [pc, #124]	; (1c44 <nm_drv_init+0x98>)
    1bc8:	4c1f      	ldr	r4, [pc, #124]	; (1c48 <nm_drv_init+0x9c>)
    1bca:	47a0      	blx	r4
    1bcc:	4b1f      	ldr	r3, [pc, #124]	; (1c4c <nm_drv_init+0xa0>)
    1bce:	4798      	blx	r3
    1bd0:	0001      	movs	r1, r0
    1bd2:	481f      	ldr	r0, [pc, #124]	; (1c50 <nm_drv_init+0xa4>)
    1bd4:	47a0      	blx	r4
    1bd6:	200d      	movs	r0, #13
    1bd8:	4b1e      	ldr	r3, [pc, #120]	; (1c54 <nm_drv_init+0xa8>)
    1bda:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    1bdc:	4b1e      	ldr	r3, [pc, #120]	; (1c58 <nm_drv_init+0xac>)
    1bde:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    1be0:	0028      	movs	r0, r5
    1be2:	4b1e      	ldr	r3, [pc, #120]	; (1c5c <nm_drv_init+0xb0>)
    1be4:	4798      	blx	r3
    1be6:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1be8:	d117      	bne.n	1c1a <nm_drv_init+0x6e>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    1bea:	0028      	movs	r0, r5
    1bec:	4b1c      	ldr	r3, [pc, #112]	; (1c60 <nm_drv_init+0xb4>)
    1bee:	4798      	blx	r3
    1bf0:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1bf2:	d112      	bne.n	1c1a <nm_drv_init+0x6e>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    1bf4:	3d02      	subs	r5, #2
    1bf6:	2d01      	cmp	r5, #1
    1bf8:	d911      	bls.n	1c1e <nm_drv_init+0x72>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    1bfa:	4b1a      	ldr	r3, [pc, #104]	; (1c64 <nm_drv_init+0xb8>)
    1bfc:	4798      	blx	r3
    1bfe:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c00:	d00d      	beq.n	1c1e <nm_drv_init+0x72>
		M2M_ERR("failed to enable interrupts..\n");
    1c02:	22a7      	movs	r2, #167	; 0xa7
    1c04:	0052      	lsls	r2, r2, #1
    1c06:	4918      	ldr	r1, [pc, #96]	; (1c68 <nm_drv_init+0xbc>)
    1c08:	4818      	ldr	r0, [pc, #96]	; (1c6c <nm_drv_init+0xc0>)
    1c0a:	4b0f      	ldr	r3, [pc, #60]	; (1c48 <nm_drv_init+0x9c>)
    1c0c:	4798      	blx	r3
    1c0e:	4818      	ldr	r0, [pc, #96]	; (1c70 <nm_drv_init+0xc4>)
    1c10:	4b18      	ldr	r3, [pc, #96]	; (1c74 <nm_drv_init+0xc8>)
    1c12:	4798      	blx	r3
    1c14:	200d      	movs	r0, #13
    1c16:	4b0f      	ldr	r3, [pc, #60]	; (1c54 <nm_drv_init+0xa8>)
    1c18:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    1c1a:	4b17      	ldr	r3, [pc, #92]	; (1c78 <nm_drv_init+0xcc>)
    1c1c:	4798      	blx	r3
ERR1:
	return ret;
}
    1c1e:	0020      	movs	r0, r4
    1c20:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    1c22:	2501      	movs	r5, #1
    1c24:	e7ca      	b.n	1bbc <nm_drv_init+0x10>
		M2M_ERR("[nmi start]: fail init bus\n");
    1c26:	2290      	movs	r2, #144	; 0x90
    1c28:	0052      	lsls	r2, r2, #1
    1c2a:	490f      	ldr	r1, [pc, #60]	; (1c68 <nm_drv_init+0xbc>)
    1c2c:	480f      	ldr	r0, [pc, #60]	; (1c6c <nm_drv_init+0xc0>)
    1c2e:	4b06      	ldr	r3, [pc, #24]	; (1c48 <nm_drv_init+0x9c>)
    1c30:	4798      	blx	r3
    1c32:	4812      	ldr	r0, [pc, #72]	; (1c7c <nm_drv_init+0xd0>)
    1c34:	4b0f      	ldr	r3, [pc, #60]	; (1c74 <nm_drv_init+0xc8>)
    1c36:	4798      	blx	r3
    1c38:	200d      	movs	r0, #13
    1c3a:	4b06      	ldr	r3, [pc, #24]	; (1c54 <nm_drv_init+0xa8>)
    1c3c:	4798      	blx	r3
		goto ERR1;
    1c3e:	e7ee      	b.n	1c1e <nm_drv_init+0x72>
    1c40:	000019b1 	.word	0x000019b1
    1c44:	0000e208 	.word	0x0000e208
    1c48:	0000c975 	.word	0x0000c975
    1c4c:	00001591 	.word	0x00001591
    1c50:	0000e54c 	.word	0x0000e54c
    1c54:	0000c9a9 	.word	0x0000c9a9
    1c58:	000023ed 	.word	0x000023ed
    1c5c:	000017a5 	.word	0x000017a5
    1c60:	000018ad 	.word	0x000018ad
    1c64:	00001535 	.word	0x00001535
    1c68:	0000e494 	.word	0x0000e494
    1c6c:	0000ded8 	.word	0x0000ded8
    1c70:	0000e510 	.word	0x0000e510
    1c74:	0000ca91 	.word	0x0000ca91
    1c78:	000019bd 	.word	0x000019bd
    1c7c:	0000e530 	.word	0x0000e530

00001c80 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1c80:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1c82:	4b1c      	ldr	r3, [pc, #112]	; (1cf4 <nm_drv_deinit+0x74>)
    1c84:	4798      	blx	r3
    1c86:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c88:	d10b      	bne.n	1ca2 <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    1c8a:	2000      	movs	r0, #0
    1c8c:	4b1a      	ldr	r3, [pc, #104]	; (1cf8 <nm_drv_deinit+0x78>)
    1c8e:	4798      	blx	r3
    1c90:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c92:	d114      	bne.n	1cbe <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    1c94:	4b19      	ldr	r3, [pc, #100]	; (1cfc <nm_drv_deinit+0x7c>)
    1c96:	4798      	blx	r3
    1c98:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c9a:	d11d      	bne.n	1cd8 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    1c9c:	4b18      	ldr	r3, [pc, #96]	; (1d00 <nm_drv_deinit+0x80>)
    1c9e:	4798      	blx	r3
    1ca0:	e00b      	b.n	1cba <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    1ca2:	2266      	movs	r2, #102	; 0x66
    1ca4:	32ff      	adds	r2, #255	; 0xff
    1ca6:	4917      	ldr	r1, [pc, #92]	; (1d04 <nm_drv_deinit+0x84>)
    1ca8:	4817      	ldr	r0, [pc, #92]	; (1d08 <nm_drv_deinit+0x88>)
    1caa:	4b18      	ldr	r3, [pc, #96]	; (1d0c <nm_drv_deinit+0x8c>)
    1cac:	4798      	blx	r3
    1cae:	4818      	ldr	r0, [pc, #96]	; (1d10 <nm_drv_deinit+0x90>)
    1cb0:	4b18      	ldr	r3, [pc, #96]	; (1d14 <nm_drv_deinit+0x94>)
    1cb2:	4798      	blx	r3
    1cb4:	200d      	movs	r0, #13
    1cb6:	4b18      	ldr	r3, [pc, #96]	; (1d18 <nm_drv_deinit+0x98>)
    1cb8:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    1cba:	0020      	movs	r0, r4
    1cbc:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    1cbe:	22b6      	movs	r2, #182	; 0xb6
    1cc0:	0052      	lsls	r2, r2, #1
    1cc2:	4910      	ldr	r1, [pc, #64]	; (1d04 <nm_drv_deinit+0x84>)
    1cc4:	4810      	ldr	r0, [pc, #64]	; (1d08 <nm_drv_deinit+0x88>)
    1cc6:	4b11      	ldr	r3, [pc, #68]	; (1d0c <nm_drv_deinit+0x8c>)
    1cc8:	4798      	blx	r3
    1cca:	4814      	ldr	r0, [pc, #80]	; (1d1c <nm_drv_deinit+0x9c>)
    1ccc:	4b11      	ldr	r3, [pc, #68]	; (1d14 <nm_drv_deinit+0x94>)
    1cce:	4798      	blx	r3
    1cd0:	200d      	movs	r0, #13
    1cd2:	4b11      	ldr	r3, [pc, #68]	; (1d18 <nm_drv_deinit+0x98>)
    1cd4:	4798      	blx	r3
		goto ERR1;
    1cd6:	e7f0      	b.n	1cba <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    1cd8:	22b9      	movs	r2, #185	; 0xb9
    1cda:	0052      	lsls	r2, r2, #1
    1cdc:	4909      	ldr	r1, [pc, #36]	; (1d04 <nm_drv_deinit+0x84>)
    1cde:	480a      	ldr	r0, [pc, #40]	; (1d08 <nm_drv_deinit+0x88>)
    1ce0:	4b0a      	ldr	r3, [pc, #40]	; (1d0c <nm_drv_deinit+0x8c>)
    1ce2:	4798      	blx	r3
    1ce4:	480e      	ldr	r0, [pc, #56]	; (1d20 <nm_drv_deinit+0xa0>)
    1ce6:	4b0b      	ldr	r3, [pc, #44]	; (1d14 <nm_drv_deinit+0x94>)
    1ce8:	4798      	blx	r3
    1cea:	200d      	movs	r0, #13
    1cec:	4b0a      	ldr	r3, [pc, #40]	; (1d18 <nm_drv_deinit+0x98>)
    1cee:	4798      	blx	r3
		goto ERR1;
    1cf0:	e7e3      	b.n	1cba <nm_drv_deinit+0x3a>
    1cf2:	46c0      	nop			; (mov r8, r8)
    1cf4:	00001925 	.word	0x00001925
    1cf8:	0000326d 	.word	0x0000326d
    1cfc:	000019bd 	.word	0x000019bd
    1d00:	00002399 	.word	0x00002399
    1d04:	0000e4a0 	.word	0x0000e4a0
    1d08:	0000ded8 	.word	0x0000ded8
    1d0c:	0000c975 	.word	0x0000c975
    1d10:	0000e4b0 	.word	0x0000e4b0
    1d14:	0000ca91 	.word	0x0000ca91
    1d18:	0000c9a9 	.word	0x0000c9a9
    1d1c:	0000e4d0 	.word	0x0000e4d0
    1d20:	0000e4f4 	.word	0x0000e4f4

00001d24 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1d24:	b500      	push	{lr}
    1d26:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    1d28:	ab01      	add	r3, sp, #4
    1d2a:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1d2c:	2200      	movs	r2, #0
    1d2e:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1d30:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1d32:	0019      	movs	r1, r3
    1d34:	2003      	movs	r0, #3
    1d36:	4b02      	ldr	r3, [pc, #8]	; (1d40 <nmi_spi_write+0x1c>)
    1d38:	4798      	blx	r3
}
    1d3a:	b005      	add	sp, #20
    1d3c:	bd00      	pop	{pc}
    1d3e:	46c0      	nop			; (mov r8, r8)
    1d40:	000003e1 	.word	0x000003e1

00001d44 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1d44:	b570      	push	{r4, r5, r6, lr}
    1d46:	b084      	sub	sp, #16
    1d48:	ac08      	add	r4, sp, #32
    1d4a:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1d4c:	ac01      	add	r4, sp, #4
    1d4e:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    1d50:	303f      	adds	r0, #63	; 0x3f
    1d52:	b2c4      	uxtb	r4, r0
    1d54:	2c0e      	cmp	r4, #14
    1d56:	d900      	bls.n	1d5a <spi_cmd+0x16>
    1d58:	e084      	b.n	1e64 <spi_cmd+0x120>
    1d5a:	00a0      	lsls	r0, r4, #2
    1d5c:	4c4f      	ldr	r4, [pc, #316]	; (1e9c <spi_cmd+0x158>)
    1d5e:	5820      	ldr	r0, [r4, r0]
    1d60:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    1d62:	ab01      	add	r3, sp, #4
    1d64:	0c0a      	lsrs	r2, r1, #16
    1d66:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1d68:	0a0a      	lsrs	r2, r1, #8
    1d6a:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    1d6c:	70d9      	strb	r1, [r3, #3]
		len = 5;
    1d6e:	2105      	movs	r1, #5
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    1d70:	4b4b      	ldr	r3, [pc, #300]	; (1ea0 <spi_cmd+0x15c>)
    1d72:	781b      	ldrb	r3, [r3, #0]
    1d74:	2b00      	cmp	r3, #0
    1d76:	d077      	beq.n	1e68 <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    1d78:	3901      	subs	r1, #1
    1d7a:	b2c9      	uxtb	r1, r1
    1d7c:	e083      	b.n	1e86 <spi_cmd+0x142>
		bc[1] = (uint8)(adr >> 8);
    1d7e:	0a0b      	lsrs	r3, r1, #8
    1d80:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1d82:	2d00      	cmp	r5, #0
    1d84:	d107      	bne.n	1d96 <spi_cmd+0x52>
		bc[1] = (uint8)(adr >> 8);
    1d86:	aa01      	add	r2, sp, #4
    1d88:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    1d8a:	ab01      	add	r3, sp, #4
    1d8c:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    1d8e:	2200      	movs	r2, #0
    1d90:	70da      	strb	r2, [r3, #3]
		len = 5;
    1d92:	2105      	movs	r1, #5
		break;
    1d94:	e7ec      	b.n	1d70 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1d96:	2280      	movs	r2, #128	; 0x80
    1d98:	4252      	negs	r2, r2
    1d9a:	4313      	orrs	r3, r2
    1d9c:	aa01      	add	r2, sp, #4
    1d9e:	7053      	strb	r3, [r2, #1]
    1da0:	e7f3      	b.n	1d8a <spi_cmd+0x46>
		bc[1] = 0x00;
    1da2:	ab01      	add	r3, sp, #4
    1da4:	2200      	movs	r2, #0
    1da6:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1da8:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1daa:	70da      	strb	r2, [r3, #3]
		len = 5;
    1dac:	2105      	movs	r1, #5
		break;
    1dae:	e7df      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = 0x00;
    1db0:	ab01      	add	r3, sp, #4
    1db2:	2200      	movs	r2, #0
    1db4:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1db6:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1db8:	70da      	strb	r2, [r3, #3]
		len = 5;
    1dba:	2105      	movs	r1, #5
		break;
    1dbc:	e7d8      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = 0xff;
    1dbe:	ab01      	add	r3, sp, #4
    1dc0:	22ff      	movs	r2, #255	; 0xff
    1dc2:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    1dc4:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    1dc6:	70da      	strb	r2, [r3, #3]
		len = 5;
    1dc8:	2105      	movs	r1, #5
		break;
    1dca:	e7d1      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    1dcc:	aa01      	add	r2, sp, #4
    1dce:	0c08      	lsrs	r0, r1, #16
    1dd0:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1dd2:	0a08      	lsrs	r0, r1, #8
    1dd4:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1dd6:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    1dd8:	0a19      	lsrs	r1, r3, #8
    1dda:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    1ddc:	7153      	strb	r3, [r2, #5]
		len = 7;
    1dde:	2107      	movs	r1, #7
		break;
    1de0:	e7c6      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    1de2:	aa01      	add	r2, sp, #4
    1de4:	0c08      	lsrs	r0, r1, #16
    1de6:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1de8:	0a08      	lsrs	r0, r1, #8
    1dea:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1dec:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    1dee:	0c19      	lsrs	r1, r3, #16
    1df0:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    1df2:	0a19      	lsrs	r1, r3, #8
    1df4:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    1df6:	7193      	strb	r3, [r2, #6]
		len = 8;
    1df8:	2108      	movs	r1, #8
		break;
    1dfa:	e7b9      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 8);
    1dfc:	0a0b      	lsrs	r3, r1, #8
    1dfe:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1e00:	2d00      	cmp	r5, #0
    1e02:	d10c      	bne.n	1e1e <spi_cmd+0xda>
		bc[1] = (uint8)(adr >> 8);
    1e04:	a801      	add	r0, sp, #4
    1e06:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    1e08:	ab01      	add	r3, sp, #4
    1e0a:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    1e0c:	0e11      	lsrs	r1, r2, #24
    1e0e:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    1e10:	0c11      	lsrs	r1, r2, #16
    1e12:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    1e14:	0a11      	lsrs	r1, r2, #8
    1e16:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    1e18:	719a      	strb	r2, [r3, #6]
		len = 8;
    1e1a:	2108      	movs	r1, #8
		break;
    1e1c:	e7a8      	b.n	1d70 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1e1e:	2080      	movs	r0, #128	; 0x80
    1e20:	4240      	negs	r0, r0
    1e22:	4303      	orrs	r3, r0
    1e24:	a801      	add	r0, sp, #4
    1e26:	7043      	strb	r3, [r0, #1]
    1e28:	e7ee      	b.n	1e08 <spi_cmd+0xc4>
		bc[1] = (uint8)(adr >> 16);
    1e2a:	ab01      	add	r3, sp, #4
    1e2c:	0c08      	lsrs	r0, r1, #16
    1e2e:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1e30:	0a08      	lsrs	r0, r1, #8
    1e32:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    1e34:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    1e36:	0e11      	lsrs	r1, r2, #24
    1e38:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    1e3a:	0c11      	lsrs	r1, r2, #16
    1e3c:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    1e3e:	0a11      	lsrs	r1, r2, #8
    1e40:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    1e42:	71da      	strb	r2, [r3, #7]
		len = 9;
    1e44:	2109      	movs	r1, #9
		break;
    1e46:	e793      	b.n	1d70 <spi_cmd+0x2c>

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    1e48:	2290      	movs	r2, #144	; 0x90
    1e4a:	0052      	lsls	r2, r2, #1
    1e4c:	4915      	ldr	r1, [pc, #84]	; (1ea4 <spi_cmd+0x160>)
    1e4e:	4816      	ldr	r0, [pc, #88]	; (1ea8 <spi_cmd+0x164>)
    1e50:	4b16      	ldr	r3, [pc, #88]	; (1eac <spi_cmd+0x168>)
    1e52:	4798      	blx	r3
    1e54:	4816      	ldr	r0, [pc, #88]	; (1eb0 <spi_cmd+0x16c>)
    1e56:	4b17      	ldr	r3, [pc, #92]	; (1eb4 <spi_cmd+0x170>)
    1e58:	4798      	blx	r3
    1e5a:	200d      	movs	r0, #13
    1e5c:	4b16      	ldr	r3, [pc, #88]	; (1eb8 <spi_cmd+0x174>)
    1e5e:	4798      	blx	r3
			result = N_FAIL;
    1e60:	2300      	movs	r3, #0
    1e62:	e017      	b.n	1e94 <spi_cmd+0x150>
	switch (cmd) {
    1e64:	2300      	movs	r3, #0
    1e66:	e015      	b.n	1e94 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e68:	1e4e      	subs	r6, r1, #1
    1e6a:	aa01      	add	r2, sp, #4
    1e6c:	1995      	adds	r5, r2, r6
    1e6e:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    1e70:	4c12      	ldr	r4, [pc, #72]	; (1ebc <spi_cmd+0x178>)
    1e72:	005b      	lsls	r3, r3, #1
    1e74:	7810      	ldrb	r0, [r2, #0]
    1e76:	4043      	eors	r3, r0
    1e78:	5ce3      	ldrb	r3, [r4, r3]
    1e7a:	3201      	adds	r2, #1
	while (len--)
    1e7c:	42aa      	cmp	r2, r5
    1e7e:	d1f8      	bne.n	1e72 <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e80:	005b      	lsls	r3, r3, #1
    1e82:	aa01      	add	r2, sp, #4
    1e84:	5593      	strb	r3, [r2, r6]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    1e86:	b289      	uxth	r1, r1
    1e88:	a801      	add	r0, sp, #4
    1e8a:	4b0d      	ldr	r3, [pc, #52]	; (1ec0 <spi_cmd+0x17c>)
    1e8c:	4798      	blx	r3
    1e8e:	2301      	movs	r3, #1
    1e90:	2800      	cmp	r0, #0
    1e92:	d1d9      	bne.n	1e48 <spi_cmd+0x104>
		}
	}

	return result;
}
    1e94:	0018      	movs	r0, r3
    1e96:	b004      	add	sp, #16
    1e98:	bd70      	pop	{r4, r5, r6, pc}
    1e9a:	46c0      	nop			; (mov r8, r8)
    1e9c:	0000e55c 	.word	0x0000e55c
    1ea0:	20000204 	.word	0x20000204
    1ea4:	0000e59c 	.word	0x0000e59c
    1ea8:	0000ded8 	.word	0x0000ded8
    1eac:	0000c975 	.word	0x0000c975
    1eb0:	0000ea2c 	.word	0x0000ea2c
    1eb4:	0000ca91 	.word	0x0000ca91
    1eb8:	0000c9a9 	.word	0x0000c9a9
    1ebc:	0000e628 	.word	0x0000e628
    1ec0:	00001d25 	.word	0x00001d25

00001ec4 <nmi_spi_read>:
{
    1ec4:	b500      	push	{lr}
    1ec6:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    1ec8:	ab01      	add	r3, sp, #4
    1eca:	2200      	movs	r2, #0
    1ecc:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    1ece:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    1ed0:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1ed2:	0019      	movs	r1, r3
    1ed4:	2003      	movs	r0, #3
    1ed6:	4b02      	ldr	r3, [pc, #8]	; (1ee0 <nmi_spi_read+0x1c>)
    1ed8:	4798      	blx	r3
}
    1eda:	b005      	add	sp, #20
    1edc:	bd00      	pop	{pc}
    1ede:	46c0      	nop			; (mov r8, r8)
    1ee0:	000003e1 	.word	0x000003e1

00001ee4 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ee6:	46c6      	mov	lr, r8
    1ee8:	b500      	push	{lr}
    1eea:	b082      	sub	sp, #8
    1eec:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1eee:	28cf      	cmp	r0, #207	; 0xcf
    1ef0:	d02b      	beq.n	1f4a <spi_cmd_rsp+0x66>
    1ef2:	0003      	movs	r3, r0
    1ef4:	333b      	adds	r3, #59	; 0x3b
    1ef6:	b2db      	uxtb	r3, r3
    1ef8:	2b01      	cmp	r3, #1
    1efa:	d926      	bls.n	1f4a <spi_cmd_rsp+0x66>
{
    1efc:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1efe:	466b      	mov	r3, sp
    1f00:	1dde      	adds	r6, r3, #7
    1f02:	4b26      	ldr	r3, [pc, #152]	; (1f9c <spi_cmd_rsp+0xb8>)
    1f04:	4698      	mov	r8, r3
    1f06:	2101      	movs	r1, #1
    1f08:	0030      	movs	r0, r6
    1f0a:	47c0      	blx	r8
    1f0c:	1e05      	subs	r5, r0, #0
    1f0e:	d125      	bne.n	1f5c <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1f10:	7833      	ldrb	r3, [r6, #0]
    1f12:	42bb      	cmp	r3, r7
    1f14:	d030      	beq.n	1f78 <spi_cmd_rsp+0x94>
    1f16:	3c01      	subs	r4, #1
    1f18:	b2e4      	uxtb	r4, r4
    1f1a:	2c00      	cmp	r4, #0
    1f1c:	d1f3      	bne.n	1f06 <spi_cmd_rsp+0x22>
    1f1e:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f20:	466b      	mov	r3, sp
    1f22:	1dde      	adds	r6, r3, #7
    1f24:	4f1d      	ldr	r7, [pc, #116]	; (1f9c <spi_cmd_rsp+0xb8>)
    1f26:	2101      	movs	r1, #1
    1f28:	0030      	movs	r0, r6
    1f2a:	47b8      	blx	r7
    1f2c:	2800      	cmp	r0, #0
    1f2e:	d125      	bne.n	1f7c <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1f30:	7833      	ldrb	r3, [r6, #0]
    1f32:	2b00      	cmp	r3, #0
    1f34:	d02f      	beq.n	1f96 <spi_cmd_rsp+0xb2>
    1f36:	3c01      	subs	r4, #1
    1f38:	b2e4      	uxtb	r4, r4
    1f3a:	2c00      	cmp	r4, #0
    1f3c:	d1f3      	bne.n	1f26 <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    1f3e:	2501      	movs	r5, #1

_fail_:

	return result;
}
    1f40:	0028      	movs	r0, r5
    1f42:	b002      	add	sp, #8
    1f44:	bc04      	pop	{r2}
    1f46:	4690      	mov	r8, r2
    1f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f4a:	2101      	movs	r1, #1
    1f4c:	466b      	mov	r3, sp
    1f4e:	1dd8      	adds	r0, r3, #7
    1f50:	4b12      	ldr	r3, [pc, #72]	; (1f9c <spi_cmd_rsp+0xb8>)
    1f52:	4798      	blx	r3
			result = N_FAIL;
    1f54:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f56:	2800      	cmp	r0, #0
    1f58:	d0d0      	beq.n	1efc <spi_cmd_rsp+0x18>
    1f5a:	e7f1      	b.n	1f40 <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f5c:	225c      	movs	r2, #92	; 0x5c
    1f5e:	32ff      	adds	r2, #255	; 0xff
    1f60:	490f      	ldr	r1, [pc, #60]	; (1fa0 <spi_cmd_rsp+0xbc>)
    1f62:	4810      	ldr	r0, [pc, #64]	; (1fa4 <spi_cmd_rsp+0xc0>)
    1f64:	4b10      	ldr	r3, [pc, #64]	; (1fa8 <spi_cmd_rsp+0xc4>)
    1f66:	4798      	blx	r3
    1f68:	4810      	ldr	r0, [pc, #64]	; (1fac <spi_cmd_rsp+0xc8>)
    1f6a:	4b11      	ldr	r3, [pc, #68]	; (1fb0 <spi_cmd_rsp+0xcc>)
    1f6c:	4798      	blx	r3
    1f6e:	200d      	movs	r0, #13
    1f70:	4b10      	ldr	r3, [pc, #64]	; (1fb4 <spi_cmd_rsp+0xd0>)
    1f72:	4798      	blx	r3
			result = N_FAIL;
    1f74:	2500      	movs	r5, #0
			goto _fail_;
    1f76:	e7e3      	b.n	1f40 <spi_cmd_rsp+0x5c>
    1f78:	240b      	movs	r4, #11
    1f7a:	e7d1      	b.n	1f20 <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f7c:	226a      	movs	r2, #106	; 0x6a
    1f7e:	32ff      	adds	r2, #255	; 0xff
    1f80:	4907      	ldr	r1, [pc, #28]	; (1fa0 <spi_cmd_rsp+0xbc>)
    1f82:	4808      	ldr	r0, [pc, #32]	; (1fa4 <spi_cmd_rsp+0xc0>)
    1f84:	4b08      	ldr	r3, [pc, #32]	; (1fa8 <spi_cmd_rsp+0xc4>)
    1f86:	4798      	blx	r3
    1f88:	4808      	ldr	r0, [pc, #32]	; (1fac <spi_cmd_rsp+0xc8>)
    1f8a:	4b09      	ldr	r3, [pc, #36]	; (1fb0 <spi_cmd_rsp+0xcc>)
    1f8c:	4798      	blx	r3
    1f8e:	200d      	movs	r0, #13
    1f90:	4b08      	ldr	r3, [pc, #32]	; (1fb4 <spi_cmd_rsp+0xd0>)
    1f92:	4798      	blx	r3
			goto _fail_;
    1f94:	e7d4      	b.n	1f40 <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    1f96:	2501      	movs	r5, #1
    1f98:	e7d2      	b.n	1f40 <spi_cmd_rsp+0x5c>
    1f9a:	46c0      	nop			; (mov r8, r8)
    1f9c:	00001ec5 	.word	0x00001ec5
    1fa0:	0000e5b4 	.word	0x0000e5b4
    1fa4:	0000ded8 	.word	0x0000ded8
    1fa8:	0000c975 	.word	0x0000c975
    1fac:	0000ea58 	.word	0x0000ea58
    1fb0:	0000ca91 	.word	0x0000ca91
    1fb4:	0000c9a9 	.word	0x0000c9a9

00001fb8 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    1fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fba:	46de      	mov	lr, fp
    1fbc:	4657      	mov	r7, sl
    1fbe:	464e      	mov	r6, r9
    1fc0:	4645      	mov	r5, r8
    1fc2:	b5e0      	push	{r5, r6, r7, lr}
    1fc4:	b087      	sub	sp, #28
    1fc6:	9001      	str	r0, [sp, #4]
    1fc8:	4689      	mov	r9, r1
    1fca:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    1fcc:	2300      	movs	r3, #0
    1fce:	469a      	mov	sl, r3
    1fd0:	2380      	movs	r3, #128	; 0x80
    1fd2:	019b      	lsls	r3, r3, #6
    1fd4:	469b      	mov	fp, r3
    1fd6:	466a      	mov	r2, sp
    1fd8:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1fda:	4b3c      	ldr	r3, [pc, #240]	; (20cc <STACK_SIZE+0xcc>)
    1fdc:	4698      	mov	r8, r3
    1fde:	e02f      	b.n	2040 <STACK_SIZE+0x40>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    1fe0:	22be      	movs	r2, #190	; 0xbe
    1fe2:	0092      	lsls	r2, r2, #2
    1fe4:	493a      	ldr	r1, [pc, #232]	; (20d0 <STACK_SIZE+0xd0>)
    1fe6:	483b      	ldr	r0, [pc, #236]	; (20d4 <STACK_SIZE+0xd4>)
    1fe8:	4b3b      	ldr	r3, [pc, #236]	; (20d8 <STACK_SIZE+0xd8>)
    1fea:	4798      	blx	r3
    1fec:	483b      	ldr	r0, [pc, #236]	; (20dc <STACK_SIZE+0xdc>)
    1fee:	4b3c      	ldr	r3, [pc, #240]	; (20e0 <STACK_SIZE+0xe0>)
    1ff0:	4798      	blx	r3
    1ff2:	200d      	movs	r0, #13
    1ff4:	4b3b      	ldr	r3, [pc, #236]	; (20e4 <STACK_SIZE+0xe4>)
    1ff6:	4798      	blx	r3
    1ff8:	2500      	movs	r5, #0
		sz -= nbytes;

	} while (sz);

	return result;
}
    1ffa:	0028      	movs	r0, r5
    1ffc:	b007      	add	sp, #28
    1ffe:	bc3c      	pop	{r2, r3, r4, r5}
    2000:	4690      	mov	r8, r2
    2002:	4699      	mov	r9, r3
    2004:	46a2      	mov	sl, r4
    2006:	46ab      	mov	fp, r5
    2008:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (retry <= 0) {
    200a:	2c00      	cmp	r4, #0
    200c:	dd2e      	ble.n	206c <STACK_SIZE+0x6c>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    200e:	9b01      	ldr	r3, [sp, #4]
    2010:	4453      	add	r3, sl
    2012:	0018      	movs	r0, r3
    2014:	0039      	movs	r1, r7
    2016:	4b2d      	ldr	r3, [pc, #180]	; (20cc <STACK_SIZE+0xcc>)
    2018:	4798      	blx	r3
    201a:	1e04      	subs	r4, r0, #0
    201c:	d134      	bne.n	2088 <STACK_SIZE+0x88>
		if(!clockless)
    201e:	9b02      	ldr	r3, [sp, #8]
    2020:	2b00      	cmp	r3, #0
    2022:	d103      	bne.n	202c <STACK_SIZE+0x2c>
			if (!gu8Crc_off) {
    2024:	4b30      	ldr	r3, [pc, #192]	; (20e8 <STACK_SIZE+0xe8>)
    2026:	781b      	ldrb	r3, [r3, #0]
    2028:	2b00      	cmp	r3, #0
    202a:	d039      	beq.n	20a0 <STACK_SIZE+0xa0>
		ix += nbytes;
    202c:	4653      	mov	r3, sl
    202e:	18fb      	adds	r3, r7, r3
    2030:	b21b      	sxth	r3, r3
    2032:	469a      	mov	sl, r3
		sz -= nbytes;
    2034:	464b      	mov	r3, r9
    2036:	1bdf      	subs	r7, r3, r7
    2038:	b2bb      	uxth	r3, r7
    203a:	4699      	mov	r9, r3
	} while (sz);
    203c:	2b00      	cmp	r3, #0
    203e:	d043      	beq.n	20c8 <STACK_SIZE+0xc8>
    2040:	464f      	mov	r7, r9
    2042:	45d9      	cmp	r9, fp
    2044:	d901      	bls.n	204a <STACK_SIZE+0x4a>
    2046:	466b      	mov	r3, sp
    2048:	89df      	ldrh	r7, [r3, #14]
    204a:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    204c:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    204e:	ab04      	add	r3, sp, #16
    2050:	1cde      	adds	r6, r3, #3
    2052:	2101      	movs	r1, #1
    2054:	0030      	movs	r0, r6
    2056:	47c0      	blx	r8
    2058:	1e05      	subs	r5, r0, #0
    205a:	d1c1      	bne.n	1fe0 <spi_data_read+0x28>
			if (((rsp >> 4) & 0xf) == 0xf)
    205c:	7833      	ldrb	r3, [r6, #0]
    205e:	091b      	lsrs	r3, r3, #4
    2060:	2b0f      	cmp	r3, #15
    2062:	d0d2      	beq.n	200a <STACK_SIZE+0xa>
    2064:	3c01      	subs	r4, #1
    2066:	b224      	sxth	r4, r4
		} while (retry--);
    2068:	1c63      	adds	r3, r4, #1
    206a:	d1f2      	bne.n	2052 <STACK_SIZE+0x52>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    206c:	22c1      	movs	r2, #193	; 0xc1
    206e:	0092      	lsls	r2, r2, #2
    2070:	4917      	ldr	r1, [pc, #92]	; (20d0 <STACK_SIZE+0xd0>)
    2072:	4818      	ldr	r0, [pc, #96]	; (20d4 <STACK_SIZE+0xd4>)
    2074:	4c18      	ldr	r4, [pc, #96]	; (20d8 <STACK_SIZE+0xd8>)
    2076:	47a0      	blx	r4
    2078:	ab04      	add	r3, sp, #16
    207a:	78d9      	ldrb	r1, [r3, #3]
    207c:	481b      	ldr	r0, [pc, #108]	; (20ec <STACK_SIZE+0xec>)
    207e:	47a0      	blx	r4
    2080:	200d      	movs	r0, #13
    2082:	4b18      	ldr	r3, [pc, #96]	; (20e4 <STACK_SIZE+0xe4>)
    2084:	4798      	blx	r3
			break;
    2086:	e7b8      	b.n	1ffa <spi_data_read+0x42>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    2088:	4a19      	ldr	r2, [pc, #100]	; (20f0 <STACK_SIZE+0xf0>)
    208a:	4911      	ldr	r1, [pc, #68]	; (20d0 <STACK_SIZE+0xd0>)
    208c:	4811      	ldr	r0, [pc, #68]	; (20d4 <STACK_SIZE+0xd4>)
    208e:	4b12      	ldr	r3, [pc, #72]	; (20d8 <STACK_SIZE+0xd8>)
    2090:	4798      	blx	r3
    2092:	4818      	ldr	r0, [pc, #96]	; (20f4 <STACK_SIZE+0xf4>)
    2094:	4b12      	ldr	r3, [pc, #72]	; (20e0 <STACK_SIZE+0xe0>)
    2096:	4798      	blx	r3
    2098:	200d      	movs	r0, #13
    209a:	4b12      	ldr	r3, [pc, #72]	; (20e4 <STACK_SIZE+0xe4>)
    209c:	4798      	blx	r3
			break;
    209e:	e7ac      	b.n	1ffa <spi_data_read+0x42>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    20a0:	2102      	movs	r1, #2
    20a2:	a805      	add	r0, sp, #20
    20a4:	4b09      	ldr	r3, [pc, #36]	; (20cc <STACK_SIZE+0xcc>)
    20a6:	4798      	blx	r3
    20a8:	2800      	cmp	r0, #0
    20aa:	d0bf      	beq.n	202c <STACK_SIZE+0x2c>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    20ac:	22c6      	movs	r2, #198	; 0xc6
    20ae:	0092      	lsls	r2, r2, #2
    20b0:	4907      	ldr	r1, [pc, #28]	; (20d0 <STACK_SIZE+0xd0>)
    20b2:	4808      	ldr	r0, [pc, #32]	; (20d4 <STACK_SIZE+0xd4>)
    20b4:	4b08      	ldr	r3, [pc, #32]	; (20d8 <STACK_SIZE+0xd8>)
    20b6:	4798      	blx	r3
    20b8:	480f      	ldr	r0, [pc, #60]	; (20f8 <STACK_SIZE+0xf8>)
    20ba:	4b09      	ldr	r3, [pc, #36]	; (20e0 <STACK_SIZE+0xe0>)
    20bc:	4798      	blx	r3
    20be:	200d      	movs	r0, #13
    20c0:	4b08      	ldr	r3, [pc, #32]	; (20e4 <STACK_SIZE+0xe4>)
    20c2:	4798      	blx	r3
					result = N_FAIL;
    20c4:	0025      	movs	r5, r4
					break;
    20c6:	e798      	b.n	1ffa <spi_data_read+0x42>
    20c8:	2501      	movs	r5, #1
    20ca:	e796      	b.n	1ffa <spi_data_read+0x42>
    20cc:	00001ec5 	.word	0x00001ec5
    20d0:	0000e5c0 	.word	0x0000e5c0
    20d4:	0000ded8 	.word	0x0000ded8
    20d8:	0000c975 	.word	0x0000c975
    20dc:	0000ea8c 	.word	0x0000ea8c
    20e0:	0000ca91 	.word	0x0000ca91
    20e4:	0000c9a9 	.word	0x0000c9a9
    20e8:	20000204 	.word	0x20000204
    20ec:	0000eac0 	.word	0x0000eac0
    20f0:	0000030d 	.word	0x0000030d
    20f4:	0000eaf0 	.word	0x0000eaf0
    20f8:	0000eb20 	.word	0x0000eb20

000020fc <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    20fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    20fe:	46d6      	mov	lr, sl
    2100:	464f      	mov	r7, r9
    2102:	4646      	mov	r6, r8
    2104:	b5c0      	push	{r6, r7, lr}
    2106:	b086      	sub	sp, #24
    2108:	9003      	str	r0, [sp, #12]
    210a:	9104      	str	r1, [sp, #16]
    210c:	2830      	cmp	r0, #48	; 0x30
    210e:	d80f      	bhi.n	2130 <spi_write_reg+0x34>
    2110:	4b30      	ldr	r3, [pc, #192]	; (21d4 <spi_write_reg+0xd8>)
    2112:	781f      	ldrb	r7, [r3, #0]
    2114:	b2fb      	uxtb	r3, r7
    2116:	9305      	str	r3, [sp, #20]
    2118:	2300      	movs	r3, #0
    211a:	2230      	movs	r2, #48	; 0x30
    211c:	9903      	ldr	r1, [sp, #12]
    211e:	428a      	cmp	r2, r1
    2120:	415b      	adcs	r3, r3
    2122:	b2db      	uxtb	r3, r3
    2124:	469a      	mov	sl, r3
    2126:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2128:	4b2b      	ldr	r3, [pc, #172]	; (21d8 <spi_write_reg+0xdc>)
    212a:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    212c:	46d1      	mov	r9, sl
    212e:	e033      	b.n	2198 <spi_write_reg+0x9c>
    2130:	4b2a      	ldr	r3, [pc, #168]	; (21dc <spi_write_reg+0xe0>)
    2132:	781f      	ldrb	r7, [r3, #0]
    2134:	e7ee      	b.n	2114 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    2136:	9805      	ldr	r0, [sp, #20]
    2138:	4b29      	ldr	r3, [pc, #164]	; (21e0 <spi_write_reg+0xe4>)
    213a:	4798      	blx	r3
    213c:	0004      	movs	r4, r0
	if (result != N_OK) {
    213e:	2801      	cmp	r0, #1
    2140:	d041      	beq.n	21c6 <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    2142:	4a28      	ldr	r2, [pc, #160]	; (21e4 <spi_write_reg+0xe8>)
    2144:	4928      	ldr	r1, [pc, #160]	; (21e8 <spi_write_reg+0xec>)
    2146:	4829      	ldr	r0, [pc, #164]	; (21ec <spi_write_reg+0xf0>)
    2148:	4e29      	ldr	r6, [pc, #164]	; (21f0 <spi_write_reg+0xf4>)
    214a:	47b0      	blx	r6
    214c:	9903      	ldr	r1, [sp, #12]
    214e:	4829      	ldr	r0, [pc, #164]	; (21f4 <spi_write_reg+0xf8>)
    2150:	47b0      	blx	r6
    2152:	200d      	movs	r0, #13
    2154:	4b28      	ldr	r3, [pc, #160]	; (21f8 <spi_write_reg+0xfc>)
    2156:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    2158:	2001      	movs	r0, #1
    215a:	4e28      	ldr	r6, [pc, #160]	; (21fc <spi_write_reg+0x100>)
    215c:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    215e:	2300      	movs	r3, #0
    2160:	9300      	str	r3, [sp, #0]
    2162:	2200      	movs	r2, #0
    2164:	2100      	movs	r1, #0
    2166:	20cf      	movs	r0, #207	; 0xcf
    2168:	4f1b      	ldr	r7, [pc, #108]	; (21d8 <spi_write_reg+0xdc>)
    216a:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    216c:	20cf      	movs	r0, #207	; 0xcf
    216e:	4b1c      	ldr	r3, [pc, #112]	; (21e0 <spi_write_reg+0xe4>)
    2170:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    2172:	22ea      	movs	r2, #234	; 0xea
    2174:	0092      	lsls	r2, r2, #2
    2176:	491c      	ldr	r1, [pc, #112]	; (21e8 <spi_write_reg+0xec>)
    2178:	481c      	ldr	r0, [pc, #112]	; (21ec <spi_write_reg+0xf0>)
    217a:	4f1d      	ldr	r7, [pc, #116]	; (21f0 <spi_write_reg+0xf4>)
    217c:	47b8      	blx	r7
    217e:	9b04      	ldr	r3, [sp, #16]
    2180:	9a03      	ldr	r2, [sp, #12]
    2182:	0029      	movs	r1, r5
    2184:	481e      	ldr	r0, [pc, #120]	; (2200 <spi_write_reg+0x104>)
    2186:	47b8      	blx	r7
    2188:	200d      	movs	r0, #13
    218a:	4b1b      	ldr	r3, [pc, #108]	; (21f8 <spi_write_reg+0xfc>)
    218c:	4798      	blx	r3
		nm_bsp_sleep(1);
    218e:	2001      	movs	r0, #1
    2190:	47b0      	blx	r6
    2192:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    2194:	2d00      	cmp	r5, #0
    2196:	d016      	beq.n	21c6 <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2198:	464b      	mov	r3, r9
    219a:	9300      	str	r3, [sp, #0]
    219c:	2304      	movs	r3, #4
    219e:	9a04      	ldr	r2, [sp, #16]
    21a0:	9f03      	ldr	r7, [sp, #12]
    21a2:	0039      	movs	r1, r7
    21a4:	9805      	ldr	r0, [sp, #20]
    21a6:	47c0      	blx	r8
    21a8:	0004      	movs	r4, r0
	if (result != N_OK) {
    21aa:	2801      	cmp	r0, #1
    21ac:	d0c3      	beq.n	2136 <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    21ae:	4a15      	ldr	r2, [pc, #84]	; (2204 <spi_write_reg+0x108>)
    21b0:	490d      	ldr	r1, [pc, #52]	; (21e8 <spi_write_reg+0xec>)
    21b2:	480e      	ldr	r0, [pc, #56]	; (21ec <spi_write_reg+0xf0>)
    21b4:	4e0e      	ldr	r6, [pc, #56]	; (21f0 <spi_write_reg+0xf4>)
    21b6:	47b0      	blx	r6
    21b8:	0039      	movs	r1, r7
    21ba:	4813      	ldr	r0, [pc, #76]	; (2208 <spi_write_reg+0x10c>)
    21bc:	47b0      	blx	r6
    21be:	200d      	movs	r0, #13
    21c0:	4b0d      	ldr	r3, [pc, #52]	; (21f8 <spi_write_reg+0xfc>)
    21c2:	4798      	blx	r3
		goto _FAIL_;
    21c4:	e7c8      	b.n	2158 <spi_write_reg+0x5c>
	}

	return result;
}
    21c6:	0020      	movs	r0, r4
    21c8:	b006      	add	sp, #24
    21ca:	bc1c      	pop	{r2, r3, r4}
    21cc:	4690      	mov	r8, r2
    21ce:	4699      	mov	r9, r3
    21d0:	46a2      	mov	sl, r4
    21d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21d4:	0000e598 	.word	0x0000e598
    21d8:	00001d45 	.word	0x00001d45
    21dc:	0000e599 	.word	0x0000e599
    21e0:	00001ee5 	.word	0x00001ee5
    21e4:	00000395 	.word	0x00000395
    21e8:	0000e5e0 	.word	0x0000e5e0
    21ec:	0000ded8 	.word	0x0000ded8
    21f0:	0000c975 	.word	0x0000c975
    21f4:	0000ec18 	.word	0x0000ec18
    21f8:	0000c9a9 	.word	0x0000c9a9
    21fc:	000001c1 	.word	0x000001c1
    2200:	0000ec50 	.word	0x0000ec50
    2204:	0000038f 	.word	0x0000038f
    2208:	0000ebec 	.word	0x0000ebec

0000220c <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    220c:	b5f0      	push	{r4, r5, r6, r7, lr}
    220e:	46de      	mov	lr, fp
    2210:	4657      	mov	r7, sl
    2212:	464e      	mov	r6, r9
    2214:	4645      	mov	r5, r8
    2216:	b5e0      	push	{r5, r6, r7, lr}
    2218:	b087      	sub	sp, #28
    221a:	9002      	str	r0, [sp, #8]
    221c:	468b      	mov	fp, r1
    221e:	28ff      	cmp	r0, #255	; 0xff
    2220:	d80f      	bhi.n	2242 <spi_read_reg+0x36>
    2222:	4b41      	ldr	r3, [pc, #260]	; (2328 <spi_read_reg+0x11c>)
    2224:	781f      	ldrb	r7, [r3, #0]
    2226:	b2fb      	uxtb	r3, r7
    2228:	9303      	str	r3, [sp, #12]
    222a:	2300      	movs	r3, #0
    222c:	22ff      	movs	r2, #255	; 0xff
    222e:	9902      	ldr	r1, [sp, #8]
    2230:	428a      	cmp	r2, r1
    2232:	415b      	adcs	r3, r3
    2234:	b2db      	uxtb	r3, r3
    2236:	469a      	mov	sl, r3
    2238:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    223a:	4b3c      	ldr	r3, [pc, #240]	; (232c <spi_read_reg+0x120>)
    223c:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    223e:	46d1      	mov	r9, sl
    2240:	e031      	b.n	22a6 <spi_read_reg+0x9a>
    2242:	4b3b      	ldr	r3, [pc, #236]	; (2330 <spi_read_reg+0x124>)
    2244:	781f      	ldrb	r7, [r3, #0]
    2246:	e7ee      	b.n	2226 <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    2248:	9803      	ldr	r0, [sp, #12]
    224a:	4b3a      	ldr	r3, [pc, #232]	; (2334 <spi_read_reg+0x128>)
    224c:	4798      	blx	r3
    224e:	0004      	movs	r4, r0
	if (result != N_OK) {
    2250:	2801      	cmp	r0, #1
    2252:	d040      	beq.n	22d6 <spi_read_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    2254:	4a38      	ldr	r2, [pc, #224]	; (2338 <spi_read_reg+0x12c>)
    2256:	4939      	ldr	r1, [pc, #228]	; (233c <spi_read_reg+0x130>)
    2258:	4839      	ldr	r0, [pc, #228]	; (2340 <spi_read_reg+0x134>)
    225a:	4e3a      	ldr	r6, [pc, #232]	; (2344 <spi_read_reg+0x138>)
    225c:	47b0      	blx	r6
    225e:	9902      	ldr	r1, [sp, #8]
    2260:	4839      	ldr	r0, [pc, #228]	; (2348 <spi_read_reg+0x13c>)
    2262:	47b0      	blx	r6
    2264:	200d      	movs	r0, #13
    2266:	4b39      	ldr	r3, [pc, #228]	; (234c <spi_read_reg+0x140>)
    2268:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    226a:	2001      	movs	r0, #1
    226c:	4e38      	ldr	r6, [pc, #224]	; (2350 <spi_read_reg+0x144>)
    226e:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2270:	2300      	movs	r3, #0
    2272:	9300      	str	r3, [sp, #0]
    2274:	2200      	movs	r2, #0
    2276:	2100      	movs	r1, #0
    2278:	20cf      	movs	r0, #207	; 0xcf
    227a:	4f2c      	ldr	r7, [pc, #176]	; (232c <spi_read_reg+0x120>)
    227c:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    227e:	20cf      	movs	r0, #207	; 0xcf
    2280:	4b2c      	ldr	r3, [pc, #176]	; (2334 <spi_read_reg+0x128>)
    2282:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    2284:	4a33      	ldr	r2, [pc, #204]	; (2354 <spi_read_reg+0x148>)
    2286:	492d      	ldr	r1, [pc, #180]	; (233c <spi_read_reg+0x130>)
    2288:	482d      	ldr	r0, [pc, #180]	; (2340 <spi_read_reg+0x134>)
    228a:	4f2e      	ldr	r7, [pc, #184]	; (2344 <spi_read_reg+0x138>)
    228c:	47b8      	blx	r7
    228e:	9a02      	ldr	r2, [sp, #8]
    2290:	0029      	movs	r1, r5
    2292:	4831      	ldr	r0, [pc, #196]	; (2358 <spi_read_reg+0x14c>)
    2294:	47b8      	blx	r7
    2296:	200d      	movs	r0, #13
    2298:	4b2c      	ldr	r3, [pc, #176]	; (234c <spi_read_reg+0x140>)
    229a:	4798      	blx	r3
		nm_bsp_sleep(1);
    229c:	2001      	movs	r0, #1
    229e:	47b0      	blx	r6
    22a0:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    22a2:	2d00      	cmp	r5, #0
    22a4:	d038      	beq.n	2318 <spi_read_reg+0x10c>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    22a6:	464b      	mov	r3, r9
    22a8:	9300      	str	r3, [sp, #0]
    22aa:	2304      	movs	r3, #4
    22ac:	2200      	movs	r2, #0
    22ae:	9f02      	ldr	r7, [sp, #8]
    22b0:	0039      	movs	r1, r7
    22b2:	9803      	ldr	r0, [sp, #12]
    22b4:	47c0      	blx	r8
    22b6:	0004      	movs	r4, r0
	if (result != N_OK) {
    22b8:	2801      	cmp	r0, #1
    22ba:	d0c5      	beq.n	2248 <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    22bc:	2282      	movs	r2, #130	; 0x82
    22be:	00d2      	lsls	r2, r2, #3
    22c0:	491e      	ldr	r1, [pc, #120]	; (233c <spi_read_reg+0x130>)
    22c2:	481f      	ldr	r0, [pc, #124]	; (2340 <spi_read_reg+0x134>)
    22c4:	4e1f      	ldr	r6, [pc, #124]	; (2344 <spi_read_reg+0x138>)
    22c6:	47b0      	blx	r6
    22c8:	0039      	movs	r1, r7
    22ca:	4824      	ldr	r0, [pc, #144]	; (235c <spi_read_reg+0x150>)
    22cc:	47b0      	blx	r6
    22ce:	200d      	movs	r0, #13
    22d0:	4b1e      	ldr	r3, [pc, #120]	; (234c <spi_read_reg+0x140>)
    22d2:	4798      	blx	r3
		goto _FAIL_;
    22d4:	e7c9      	b.n	226a <spi_read_reg+0x5e>
	result = spi_data_read(&tmp[0], 4, clockless);
    22d6:	464a      	mov	r2, r9
    22d8:	2104      	movs	r1, #4
    22da:	a805      	add	r0, sp, #20
    22dc:	4b20      	ldr	r3, [pc, #128]	; (2360 <spi_read_reg+0x154>)
    22de:	4798      	blx	r3
    22e0:	0004      	movs	r4, r0
	if (result != N_OK) {
    22e2:	2801      	cmp	r0, #1
    22e4:	d00b      	beq.n	22fe <spi_read_reg+0xf2>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    22e6:	4a1f      	ldr	r2, [pc, #124]	; (2364 <spi_read_reg+0x158>)
    22e8:	4914      	ldr	r1, [pc, #80]	; (233c <spi_read_reg+0x130>)
    22ea:	4815      	ldr	r0, [pc, #84]	; (2340 <spi_read_reg+0x134>)
    22ec:	4b15      	ldr	r3, [pc, #84]	; (2344 <spi_read_reg+0x138>)
    22ee:	4798      	blx	r3
    22f0:	481d      	ldr	r0, [pc, #116]	; (2368 <spi_read_reg+0x15c>)
    22f2:	4b1e      	ldr	r3, [pc, #120]	; (236c <spi_read_reg+0x160>)
    22f4:	4798      	blx	r3
    22f6:	200d      	movs	r0, #13
    22f8:	4b14      	ldr	r3, [pc, #80]	; (234c <spi_read_reg+0x140>)
    22fa:	4798      	blx	r3
		goto _FAIL_;
    22fc:	e7b5      	b.n	226a <spi_read_reg+0x5e>
		((uint32)tmp[1] << 8) |
    22fe:	aa05      	add	r2, sp, #20
    2300:	7853      	ldrb	r3, [r2, #1]
    2302:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    2304:	7891      	ldrb	r1, [r2, #2]
    2306:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    2308:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    230a:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    230c:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    230e:	78d2      	ldrb	r2, [r2, #3]
    2310:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    2312:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    2314:	465a      	mov	r2, fp
    2316:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    2318:	0020      	movs	r0, r4
    231a:	b007      	add	sp, #28
    231c:	bc3c      	pop	{r2, r3, r4, r5}
    231e:	4690      	mov	r8, r2
    2320:	4699      	mov	r9, r3
    2322:	46a2      	mov	sl, r4
    2324:	46ab      	mov	fp, r5
    2326:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2328:	0000e59a 	.word	0x0000e59a
    232c:	00001d45 	.word	0x00001d45
    2330:	0000e59b 	.word	0x0000e59b
    2334:	00001ee5 	.word	0x00001ee5
    2338:	00000416 	.word	0x00000416
    233c:	0000e600 	.word	0x0000e600
    2340:	0000ded8 	.word	0x0000ded8
    2344:	0000c975 	.word	0x0000c975
    2348:	0000eb80 	.word	0x0000eb80
    234c:	0000c9a9 	.word	0x0000c9a9
    2350:	000001c1 	.word	0x000001c1
    2354:	00000435 	.word	0x00000435
    2358:	0000ebd4 	.word	0x0000ebd4
    235c:	0000eb54 	.word	0x0000eb54
    2360:	00001fb9 	.word	0x00001fb9
    2364:	0000041d 	.word	0x0000041d
    2368:	0000ebb4 	.word	0x0000ebb4
    236c:	0000ca91 	.word	0x0000ca91

00002370 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    2370:	b510      	push	{r4, lr}
    2372:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2374:	2300      	movs	r3, #0
    2376:	9300      	str	r3, [sp, #0]
    2378:	2200      	movs	r2, #0
    237a:	2100      	movs	r1, #0
    237c:	20cf      	movs	r0, #207	; 0xcf
    237e:	4c04      	ldr	r4, [pc, #16]	; (2390 <nm_spi_reset+0x20>)
    2380:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    2382:	20cf      	movs	r0, #207	; 0xcf
    2384:	4b03      	ldr	r3, [pc, #12]	; (2394 <nm_spi_reset+0x24>)
    2386:	4798      	blx	r3
	return M2M_SUCCESS;
}
    2388:	2000      	movs	r0, #0
    238a:	b002      	add	sp, #8
    238c:	bd10      	pop	{r4, pc}
    238e:	46c0      	nop			; (mov r8, r8)
    2390:	00001d45 	.word	0x00001d45
    2394:	00001ee5 	.word	0x00001ee5

00002398 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    2398:	2200      	movs	r2, #0
    239a:	4b02      	ldr	r3, [pc, #8]	; (23a4 <nm_spi_deinit+0xc>)
    239c:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    239e:	2000      	movs	r0, #0
    23a0:	4770      	bx	lr
    23a2:	46c0      	nop			; (mov r8, r8)
    23a4:	20000204 	.word	0x20000204

000023a8 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    23a8:	b500      	push	{lr}
    23aa:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    23ac:	a901      	add	r1, sp, #4
    23ae:	4b02      	ldr	r3, [pc, #8]	; (23b8 <nm_spi_read_reg+0x10>)
    23b0:	4798      	blx	r3

	return u32Val;
}
    23b2:	9801      	ldr	r0, [sp, #4]
    23b4:	b003      	add	sp, #12
    23b6:	bd00      	pop	{pc}
    23b8:	0000220d 	.word	0x0000220d

000023bc <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    23bc:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    23be:	4b04      	ldr	r3, [pc, #16]	; (23d0 <nm_spi_read_reg_with_ret+0x14>)
    23c0:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    23c2:	2300      	movs	r3, #0
    23c4:	2801      	cmp	r0, #1
    23c6:	d101      	bne.n	23cc <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    23c8:	0018      	movs	r0, r3
    23ca:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    23cc:	3b06      	subs	r3, #6
    23ce:	e7fb      	b.n	23c8 <nm_spi_read_reg_with_ret+0xc>
    23d0:	0000220d 	.word	0x0000220d

000023d4 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    23d4:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    23d6:	4b04      	ldr	r3, [pc, #16]	; (23e8 <nm_spi_write_reg+0x14>)
    23d8:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    23da:	2300      	movs	r3, #0
    23dc:	2801      	cmp	r0, #1
    23de:	d101      	bne.n	23e4 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    23e0:	0018      	movs	r0, r3
    23e2:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    23e4:	3b06      	subs	r3, #6
    23e6:	e7fb      	b.n	23e0 <nm_spi_write_reg+0xc>
    23e8:	000020fd 	.word	0x000020fd

000023ec <nm_spi_init>:
{
    23ec:	b510      	push	{r4, lr}
    23ee:	b082      	sub	sp, #8
	uint32 reg = 0;
    23f0:	2300      	movs	r3, #0
    23f2:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    23f4:	4a35      	ldr	r2, [pc, #212]	; (24cc <nm_spi_init+0xe0>)
    23f6:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    23f8:	4669      	mov	r1, sp
    23fa:	4835      	ldr	r0, [pc, #212]	; (24d0 <nm_spi_init+0xe4>)
    23fc:	4b35      	ldr	r3, [pc, #212]	; (24d4 <nm_spi_init+0xe8>)
    23fe:	4798      	blx	r3
    2400:	2800      	cmp	r0, #0
    2402:	d028      	beq.n	2456 <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    2404:	4b31      	ldr	r3, [pc, #196]	; (24cc <nm_spi_init+0xe0>)
    2406:	781b      	ldrb	r3, [r3, #0]
    2408:	2b00      	cmp	r3, #0
    240a:	d10d      	bne.n	2428 <nm_spi_init+0x3c>
		reg &= ~0x70;
    240c:	337c      	adds	r3, #124	; 0x7c
    240e:	9900      	ldr	r1, [sp, #0]
    2410:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    2412:	3b2c      	subs	r3, #44	; 0x2c
    2414:	4319      	orrs	r1, r3
    2416:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    2418:	482d      	ldr	r0, [pc, #180]	; (24d0 <nm_spi_init+0xe4>)
    241a:	4b2f      	ldr	r3, [pc, #188]	; (24d8 <nm_spi_init+0xec>)
    241c:	4798      	blx	r3
    241e:	1e04      	subs	r4, r0, #0
    2420:	d03a      	beq.n	2498 <nm_spi_init+0xac>
		gu8Crc_off = 1;
    2422:	2201      	movs	r2, #1
    2424:	4b29      	ldr	r3, [pc, #164]	; (24cc <nm_spi_init+0xe0>)
    2426:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    2428:	a901      	add	r1, sp, #4
    242a:	2080      	movs	r0, #128	; 0x80
    242c:	0140      	lsls	r0, r0, #5
    242e:	4b29      	ldr	r3, [pc, #164]	; (24d4 <nm_spi_init+0xe8>)
    2430:	4798      	blx	r3
    2432:	2800      	cmp	r0, #0
    2434:	d03c      	beq.n	24b0 <nm_spi_init+0xc4>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    2436:	4c26      	ldr	r4, [pc, #152]	; (24d0 <nm_spi_init+0xe4>)
    2438:	0020      	movs	r0, r4
    243a:	4b28      	ldr	r3, [pc, #160]	; (24dc <nm_spi_init+0xf0>)
    243c:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    243e:	2370      	movs	r3, #112	; 0x70
    2440:	0001      	movs	r1, r0
    2442:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    2444:	2050      	movs	r0, #80	; 0x50
    2446:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    2448:	0020      	movs	r0, r4
    244a:	4b25      	ldr	r3, [pc, #148]	; (24e0 <nm_spi_init+0xf4>)
    244c:	4798      	blx	r3
	return M2M_SUCCESS;
    244e:	2400      	movs	r4, #0
}
    2450:	0020      	movs	r0, r4
    2452:	b002      	add	sp, #8
    2454:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    2456:	2201      	movs	r2, #1
    2458:	4b1c      	ldr	r3, [pc, #112]	; (24cc <nm_spi_init+0xe0>)
    245a:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    245c:	2298      	movs	r2, #152	; 0x98
    245e:	00d2      	lsls	r2, r2, #3
    2460:	4920      	ldr	r1, [pc, #128]	; (24e4 <nm_spi_init+0xf8>)
    2462:	4821      	ldr	r0, [pc, #132]	; (24e8 <nm_spi_init+0xfc>)
    2464:	4b21      	ldr	r3, [pc, #132]	; (24ec <nm_spi_init+0x100>)
    2466:	4798      	blx	r3
    2468:	4821      	ldr	r0, [pc, #132]	; (24f0 <nm_spi_init+0x104>)
    246a:	4b22      	ldr	r3, [pc, #136]	; (24f4 <nm_spi_init+0x108>)
    246c:	4798      	blx	r3
    246e:	200d      	movs	r0, #13
    2470:	4b21      	ldr	r3, [pc, #132]	; (24f8 <nm_spi_init+0x10c>)
    2472:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    2474:	4669      	mov	r1, sp
    2476:	4816      	ldr	r0, [pc, #88]	; (24d0 <nm_spi_init+0xe4>)
    2478:	4b16      	ldr	r3, [pc, #88]	; (24d4 <nm_spi_init+0xe8>)
    247a:	4798      	blx	r3
    247c:	1e04      	subs	r4, r0, #0
    247e:	d1c1      	bne.n	2404 <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    2480:	4a1e      	ldr	r2, [pc, #120]	; (24fc <nm_spi_init+0x110>)
    2482:	4918      	ldr	r1, [pc, #96]	; (24e4 <nm_spi_init+0xf8>)
    2484:	4818      	ldr	r0, [pc, #96]	; (24e8 <nm_spi_init+0xfc>)
    2486:	4b19      	ldr	r3, [pc, #100]	; (24ec <nm_spi_init+0x100>)
    2488:	4798      	blx	r3
    248a:	481d      	ldr	r0, [pc, #116]	; (2500 <nm_spi_init+0x114>)
    248c:	4b19      	ldr	r3, [pc, #100]	; (24f4 <nm_spi_init+0x108>)
    248e:	4798      	blx	r3
    2490:	200d      	movs	r0, #13
    2492:	4b19      	ldr	r3, [pc, #100]	; (24f8 <nm_spi_init+0x10c>)
    2494:	4798      	blx	r3
			return 0;
    2496:	e7db      	b.n	2450 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    2498:	4a1a      	ldr	r2, [pc, #104]	; (2504 <nm_spi_init+0x118>)
    249a:	4912      	ldr	r1, [pc, #72]	; (24e4 <nm_spi_init+0xf8>)
    249c:	4812      	ldr	r0, [pc, #72]	; (24e8 <nm_spi_init+0xfc>)
    249e:	4b13      	ldr	r3, [pc, #76]	; (24ec <nm_spi_init+0x100>)
    24a0:	4798      	blx	r3
    24a2:	4819      	ldr	r0, [pc, #100]	; (2508 <nm_spi_init+0x11c>)
    24a4:	4b13      	ldr	r3, [pc, #76]	; (24f4 <nm_spi_init+0x108>)
    24a6:	4798      	blx	r3
    24a8:	200d      	movs	r0, #13
    24aa:	4b13      	ldr	r3, [pc, #76]	; (24f8 <nm_spi_init+0x10c>)
    24ac:	4798      	blx	r3
			return 0;
    24ae:	e7cf      	b.n	2450 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    24b0:	4a16      	ldr	r2, [pc, #88]	; (250c <nm_spi_init+0x120>)
    24b2:	490c      	ldr	r1, [pc, #48]	; (24e4 <nm_spi_init+0xf8>)
    24b4:	480c      	ldr	r0, [pc, #48]	; (24e8 <nm_spi_init+0xfc>)
    24b6:	4b0d      	ldr	r3, [pc, #52]	; (24ec <nm_spi_init+0x100>)
    24b8:	4798      	blx	r3
    24ba:	4815      	ldr	r0, [pc, #84]	; (2510 <nm_spi_init+0x124>)
    24bc:	4b0d      	ldr	r3, [pc, #52]	; (24f4 <nm_spi_init+0x108>)
    24be:	4798      	blx	r3
    24c0:	200d      	movs	r0, #13
    24c2:	4b0d      	ldr	r3, [pc, #52]	; (24f8 <nm_spi_init+0x10c>)
    24c4:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    24c6:	2406      	movs	r4, #6
    24c8:	4264      	negs	r4, r4
    24ca:	e7c1      	b.n	2450 <nm_spi_init+0x64>
    24cc:	20000204 	.word	0x20000204
    24d0:	0000e824 	.word	0x0000e824
    24d4:	0000220d 	.word	0x0000220d
    24d8:	000020fd 	.word	0x000020fd
    24dc:	000023a9 	.word	0x000023a9
    24e0:	000023d5 	.word	0x000023d5
    24e4:	0000e61c 	.word	0x0000e61c
    24e8:	0000ded8 	.word	0x0000ded8
    24ec:	0000c975 	.word	0x0000c975
    24f0:	0000e728 	.word	0x0000e728
    24f4:	0000ca91 	.word	0x0000ca91
    24f8:	0000c9a9 	.word	0x0000c9a9
    24fc:	000004c3 	.word	0x000004c3
    2500:	0000e778 	.word	0x0000e778
    2504:	000004cd 	.word	0x000004cd
    2508:	0000e7a4 	.word	0x0000e7a4
    250c:	000004d7 	.word	0x000004d7
    2510:	0000e7d8 	.word	0x0000e7d8

00002514 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2514:	b5f0      	push	{r4, r5, r6, r7, lr}
    2516:	46de      	mov	lr, fp
    2518:	4657      	mov	r7, sl
    251a:	464e      	mov	r6, r9
    251c:	4645      	mov	r5, r8
    251e:	b5e0      	push	{r5, r6, r7, lr}
    2520:	b087      	sub	sp, #28
    2522:	9002      	str	r0, [sp, #8]
    2524:	9103      	str	r1, [sp, #12]
    2526:	0016      	movs	r6, r2
    2528:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    252a:	2300      	movs	r3, #0
    252c:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    252e:	2400      	movs	r4, #0
    2530:	4b3e      	ldr	r3, [pc, #248]	; (262c <nm_spi_read_block+0x118>)
    2532:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    2534:	46a9      	mov	r9, r5
    2536:	e037      	b.n	25a8 <nm_spi_read_block+0x94>
		single_byte_workaround = 1;
    2538:	2301      	movs	r3, #1
    253a:	469b      	mov	fp, r3
		size = 2;
    253c:	3601      	adds	r6, #1
    253e:	e035      	b.n	25ac <nm_spi_read_block+0x98>
	result = spi_cmd_rsp(cmd);
    2540:	20c8      	movs	r0, #200	; 0xc8
    2542:	4b3b      	ldr	r3, [pc, #236]	; (2630 <nm_spi_read_block+0x11c>)
    2544:	4798      	blx	r3
	if (result != N_OK) {
    2546:	2801      	cmp	r0, #1
    2548:	d045      	beq.n	25d6 <nm_spi_read_block+0xc2>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    254a:	4a3a      	ldr	r2, [pc, #232]	; (2634 <nm_spi_read_block+0x120>)
    254c:	493a      	ldr	r1, [pc, #232]	; (2638 <nm_spi_read_block+0x124>)
    254e:	483b      	ldr	r0, [pc, #236]	; (263c <nm_spi_read_block+0x128>)
    2550:	4f3b      	ldr	r7, [pc, #236]	; (2640 <nm_spi_read_block+0x12c>)
    2552:	47b8      	blx	r7
    2554:	9902      	ldr	r1, [sp, #8]
    2556:	483b      	ldr	r0, [pc, #236]	; (2644 <nm_spi_read_block+0x130>)
    2558:	47b8      	blx	r7
    255a:	200d      	movs	r0, #13
    255c:	4b3a      	ldr	r3, [pc, #232]	; (2648 <nm_spi_read_block+0x134>)
    255e:	4798      	blx	r3
		nm_bsp_sleep(1);
    2560:	2001      	movs	r0, #1
    2562:	4f3a      	ldr	r7, [pc, #232]	; (264c <nm_spi_read_block+0x138>)
    2564:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2566:	9400      	str	r4, [sp, #0]
    2568:	0023      	movs	r3, r4
    256a:	0022      	movs	r2, r4
    256c:	0021      	movs	r1, r4
    256e:	20cf      	movs	r0, #207	; 0xcf
    2570:	4d2e      	ldr	r5, [pc, #184]	; (262c <nm_spi_read_block+0x118>)
    2572:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    2574:	20cf      	movs	r0, #207	; 0xcf
    2576:	4b2e      	ldr	r3, [pc, #184]	; (2630 <nm_spi_read_block+0x11c>)
    2578:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    257a:	4a35      	ldr	r2, [pc, #212]	; (2650 <nm_spi_read_block+0x13c>)
    257c:	492e      	ldr	r1, [pc, #184]	; (2638 <nm_spi_read_block+0x124>)
    257e:	482f      	ldr	r0, [pc, #188]	; (263c <nm_spi_read_block+0x128>)
    2580:	4b2f      	ldr	r3, [pc, #188]	; (2640 <nm_spi_read_block+0x12c>)
    2582:	469a      	mov	sl, r3
    2584:	4798      	blx	r3
    2586:	0033      	movs	r3, r6
    2588:	9a02      	ldr	r2, [sp, #8]
    258a:	4649      	mov	r1, r9
    258c:	4831      	ldr	r0, [pc, #196]	; (2654 <nm_spi_read_block+0x140>)
    258e:	47d0      	blx	sl
    2590:	200d      	movs	r0, #13
    2592:	4b2d      	ldr	r3, [pc, #180]	; (2648 <nm_spi_read_block+0x134>)
    2594:	4798      	blx	r3
		nm_bsp_sleep(1);
    2596:	2001      	movs	r0, #1
    2598:	47b8      	blx	r7
    259a:	2301      	movs	r3, #1
    259c:	425b      	negs	r3, r3
    259e:	469c      	mov	ip, r3
    25a0:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    25a2:	464b      	mov	r3, r9
    25a4:	2b00      	cmp	r3, #0
    25a6:	d038      	beq.n	261a <nm_spi_read_block+0x106>
	if (size == 1)
    25a8:	2e01      	cmp	r6, #1
    25aa:	d0c5      	beq.n	2538 <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    25ac:	9400      	str	r4, [sp, #0]
    25ae:	0033      	movs	r3, r6
    25b0:	0022      	movs	r2, r4
    25b2:	9d02      	ldr	r5, [sp, #8]
    25b4:	0029      	movs	r1, r5
    25b6:	20c8      	movs	r0, #200	; 0xc8
    25b8:	47c0      	blx	r8
	if (result != N_OK) {
    25ba:	2801      	cmp	r0, #1
    25bc:	d0c0      	beq.n	2540 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    25be:	4a26      	ldr	r2, [pc, #152]	; (2658 <nm_spi_read_block+0x144>)
    25c0:	491d      	ldr	r1, [pc, #116]	; (2638 <nm_spi_read_block+0x124>)
    25c2:	481e      	ldr	r0, [pc, #120]	; (263c <nm_spi_read_block+0x128>)
    25c4:	4f1e      	ldr	r7, [pc, #120]	; (2640 <nm_spi_read_block+0x12c>)
    25c6:	47b8      	blx	r7
    25c8:	0029      	movs	r1, r5
    25ca:	4824      	ldr	r0, [pc, #144]	; (265c <nm_spi_read_block+0x148>)
    25cc:	47b8      	blx	r7
    25ce:	200d      	movs	r0, #13
    25d0:	4b1d      	ldr	r3, [pc, #116]	; (2648 <nm_spi_read_block+0x134>)
    25d2:	4798      	blx	r3
    25d4:	e7c4      	b.n	2560 <nm_spi_read_block+0x4c>
	if (single_byte_workaround)
    25d6:	465b      	mov	r3, fp
    25d8:	2b00      	cmp	r3, #0
    25da:	d016      	beq.n	260a <nm_spi_read_block+0xf6>
		result = spi_data_read(tmp, size,0);
    25dc:	af05      	add	r7, sp, #20
    25de:	0022      	movs	r2, r4
    25e0:	0031      	movs	r1, r6
    25e2:	0038      	movs	r0, r7
    25e4:	4b1e      	ldr	r3, [pc, #120]	; (2660 <nm_spi_read_block+0x14c>)
    25e6:	4798      	blx	r3
		buf[0] = tmp[0];
    25e8:	783b      	ldrb	r3, [r7, #0]
    25ea:	9a03      	ldr	r2, [sp, #12]
    25ec:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    25ee:	2801      	cmp	r0, #1
    25f0:	d011      	beq.n	2616 <nm_spi_read_block+0x102>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    25f2:	4a1c      	ldr	r2, [pc, #112]	; (2664 <nm_spi_read_block+0x150>)
    25f4:	4910      	ldr	r1, [pc, #64]	; (2638 <nm_spi_read_block+0x124>)
    25f6:	4811      	ldr	r0, [pc, #68]	; (263c <nm_spi_read_block+0x128>)
    25f8:	4b11      	ldr	r3, [pc, #68]	; (2640 <nm_spi_read_block+0x12c>)
    25fa:	4798      	blx	r3
    25fc:	481a      	ldr	r0, [pc, #104]	; (2668 <nm_spi_read_block+0x154>)
    25fe:	4b1b      	ldr	r3, [pc, #108]	; (266c <nm_spi_read_block+0x158>)
    2600:	4798      	blx	r3
    2602:	200d      	movs	r0, #13
    2604:	4b10      	ldr	r3, [pc, #64]	; (2648 <nm_spi_read_block+0x134>)
    2606:	4798      	blx	r3
    2608:	e7aa      	b.n	2560 <nm_spi_read_block+0x4c>
		result = spi_data_read(buf, size,0);
    260a:	0022      	movs	r2, r4
    260c:	0031      	movs	r1, r6
    260e:	9803      	ldr	r0, [sp, #12]
    2610:	4b13      	ldr	r3, [pc, #76]	; (2660 <nm_spi_read_block+0x14c>)
    2612:	4798      	blx	r3
    2614:	e7eb      	b.n	25ee <nm_spi_read_block+0xda>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    2616:	2000      	movs	r0, #0
    2618:	e001      	b.n	261e <nm_spi_read_block+0x10a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    261a:	2006      	movs	r0, #6
    261c:	4240      	negs	r0, r0

	return s8Ret;
}
    261e:	b007      	add	sp, #28
    2620:	bc3c      	pop	{r2, r3, r4, r5}
    2622:	4690      	mov	r8, r2
    2624:	4699      	mov	r9, r3
    2626:	46a2      	mov	sl, r4
    2628:	46ab      	mov	fp, r5
    262a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    262c:	00001d45 	.word	0x00001d45
    2630:	00001ee5 	.word	0x00001ee5
    2634:	0000045c 	.word	0x0000045c
    2638:	0000e610 	.word	0x0000e610
    263c:	0000ded8 	.word	0x0000ded8
    2640:	0000c975 	.word	0x0000c975
    2644:	0000e82c 	.word	0x0000e82c
    2648:	0000c9a9 	.word	0x0000c9a9
    264c:	000001c1 	.word	0x000001c1
    2650:	0000047d 	.word	0x0000047d
    2654:	0000e88c 	.word	0x0000e88c
    2658:	00000456 	.word	0x00000456
    265c:	0000e7fc 	.word	0x0000e7fc
    2660:	00001fb9 	.word	0x00001fb9
    2664:	0000046c 	.word	0x0000046c
    2668:	0000e864 	.word	0x0000e864
    266c:	0000ca91 	.word	0x0000ca91

00002670 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2670:	b5f0      	push	{r4, r5, r6, r7, lr}
    2672:	46de      	mov	lr, fp
    2674:	4647      	mov	r7, r8
    2676:	b580      	push	{r7, lr}
    2678:	b089      	sub	sp, #36	; 0x24
    267a:	9004      	str	r0, [sp, #16]
    267c:	468b      	mov	fp, r1
    267e:	9203      	str	r2, [sp, #12]
    2680:	260a      	movs	r6, #10
    2682:	2780      	movs	r7, #128	; 0x80
    2684:	01bf      	lsls	r7, r7, #6
    2686:	466b      	mov	r3, sp
    2688:	82df      	strh	r7, [r3, #22]
    268a:	0035      	movs	r5, r6
    268c:	e02d      	b.n	26ea <nm_spi_write_block+0x7a>
		size = 2;
    268e:	3301      	adds	r3, #1
    2690:	9303      	str	r3, [sp, #12]
    2692:	e02d      	b.n	26f0 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    2694:	4a82      	ldr	r2, [pc, #520]	; (28a0 <nm_spi_write_block+0x230>)
    2696:	4983      	ldr	r1, [pc, #524]	; (28a4 <nm_spi_write_block+0x234>)
    2698:	4883      	ldr	r0, [pc, #524]	; (28a8 <nm_spi_write_block+0x238>)
    269a:	4c84      	ldr	r4, [pc, #528]	; (28ac <nm_spi_write_block+0x23c>)
    269c:	47a0      	blx	r4
    269e:	0031      	movs	r1, r6
    26a0:	4883      	ldr	r0, [pc, #524]	; (28b0 <nm_spi_write_block+0x240>)
    26a2:	47a0      	blx	r4
    26a4:	200d      	movs	r0, #13
    26a6:	4b83      	ldr	r3, [pc, #524]	; (28b4 <nm_spi_write_block+0x244>)
    26a8:	4798      	blx	r3
		nm_bsp_sleep(1);
    26aa:	2001      	movs	r0, #1
    26ac:	4c82      	ldr	r4, [pc, #520]	; (28b8 <nm_spi_write_block+0x248>)
    26ae:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    26b0:	2300      	movs	r3, #0
    26b2:	9300      	str	r3, [sp, #0]
    26b4:	2200      	movs	r2, #0
    26b6:	2100      	movs	r1, #0
    26b8:	20cf      	movs	r0, #207	; 0xcf
    26ba:	4e80      	ldr	r6, [pc, #512]	; (28bc <nm_spi_write_block+0x24c>)
    26bc:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    26be:	20cf      	movs	r0, #207	; 0xcf
    26c0:	4b7f      	ldr	r3, [pc, #508]	; (28c0 <nm_spi_write_block+0x250>)
    26c2:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    26c4:	4a7f      	ldr	r2, [pc, #508]	; (28c4 <nm_spi_write_block+0x254>)
    26c6:	4977      	ldr	r1, [pc, #476]	; (28a4 <nm_spi_write_block+0x234>)
    26c8:	4877      	ldr	r0, [pc, #476]	; (28a8 <nm_spi_write_block+0x238>)
    26ca:	4e78      	ldr	r6, [pc, #480]	; (28ac <nm_spi_write_block+0x23c>)
    26cc:	47b0      	blx	r6
    26ce:	9b03      	ldr	r3, [sp, #12]
    26d0:	9a04      	ldr	r2, [sp, #16]
    26d2:	0029      	movs	r1, r5
    26d4:	487c      	ldr	r0, [pc, #496]	; (28c8 <nm_spi_write_block+0x258>)
    26d6:	47b0      	blx	r6
    26d8:	200d      	movs	r0, #13
    26da:	4b76      	ldr	r3, [pc, #472]	; (28b4 <nm_spi_write_block+0x244>)
    26dc:	4798      	blx	r3
		nm_bsp_sleep(1);
    26de:	2001      	movs	r0, #1
    26e0:	47a0      	blx	r4
    26e2:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    26e4:	2d00      	cmp	r5, #0
    26e6:	d100      	bne.n	26ea <nm_spi_write_block+0x7a>
    26e8:	e0d2      	b.n	2890 <nm_spi_write_block+0x220>
	if (size == 1)
    26ea:	9b03      	ldr	r3, [sp, #12]
    26ec:	2b01      	cmp	r3, #1
    26ee:	d0ce      	beq.n	268e <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    26f0:	2300      	movs	r3, #0
    26f2:	9300      	str	r3, [sp, #0]
    26f4:	9b03      	ldr	r3, [sp, #12]
    26f6:	2200      	movs	r2, #0
    26f8:	9e04      	ldr	r6, [sp, #16]
    26fa:	0031      	movs	r1, r6
    26fc:	20c7      	movs	r0, #199	; 0xc7
    26fe:	4c6f      	ldr	r4, [pc, #444]	; (28bc <nm_spi_write_block+0x24c>)
    2700:	47a0      	blx	r4
	if (result != N_OK) {
    2702:	2801      	cmp	r0, #1
    2704:	d1c6      	bne.n	2694 <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    2706:	20c7      	movs	r0, #199	; 0xc7
    2708:	4b6d      	ldr	r3, [pc, #436]	; (28c0 <nm_spi_write_block+0x250>)
    270a:	4798      	blx	r3
	if (result != N_OK) {
    270c:	2801      	cmp	r0, #1
    270e:	d00b      	beq.n	2728 <nm_spi_write_block+0xb8>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    2710:	4a6e      	ldr	r2, [pc, #440]	; (28cc <nm_spi_write_block+0x25c>)
    2712:	4964      	ldr	r1, [pc, #400]	; (28a4 <nm_spi_write_block+0x234>)
    2714:	4864      	ldr	r0, [pc, #400]	; (28a8 <nm_spi_write_block+0x238>)
    2716:	4c65      	ldr	r4, [pc, #404]	; (28ac <nm_spi_write_block+0x23c>)
    2718:	47a0      	blx	r4
    271a:	9904      	ldr	r1, [sp, #16]
    271c:	486c      	ldr	r0, [pc, #432]	; (28d0 <nm_spi_write_block+0x260>)
    271e:	47a0      	blx	r4
    2720:	200d      	movs	r0, #13
    2722:	4b64      	ldr	r3, [pc, #400]	; (28b4 <nm_spi_write_block+0x244>)
    2724:	4798      	blx	r3
    2726:	e7c0      	b.n	26aa <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    2728:	2200      	movs	r2, #0
    272a:	ab07      	add	r3, sp, #28
    272c:	801a      	strh	r2, [r3, #0]
    272e:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    2730:	2600      	movs	r6, #0
				order = 0x1;
    2732:	46a8      	mov	r8, r5
    2734:	0035      	movs	r5, r6
    2736:	0026      	movs	r6, r4
    2738:	e021      	b.n	277e <nm_spi_write_block+0x10e>
				order = 0x2;
    273a:	2300      	movs	r3, #0
    273c:	42b7      	cmp	r7, r6
    273e:	415b      	adcs	r3, r3
    2740:	3302      	adds	r3, #2
		cmd |= order;
    2742:	200b      	movs	r0, #11
    2744:	aa04      	add	r2, sp, #16
    2746:	4694      	mov	ip, r2
    2748:	4460      	add	r0, ip
    274a:	2210      	movs	r2, #16
    274c:	4252      	negs	r2, r2
    274e:	4313      	orrs	r3, r2
    2750:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    2752:	2101      	movs	r1, #1
    2754:	4b5f      	ldr	r3, [pc, #380]	; (28d4 <nm_spi_write_block+0x264>)
    2756:	4798      	blx	r3
    2758:	2800      	cmp	r0, #0
    275a:	d11d      	bne.n	2798 <nm_spi_write_block+0x128>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    275c:	465b      	mov	r3, fp
    275e:	1958      	adds	r0, r3, r5
    2760:	0021      	movs	r1, r4
    2762:	4b5c      	ldr	r3, [pc, #368]	; (28d4 <nm_spi_write_block+0x264>)
    2764:	4798      	blx	r3
    2766:	2800      	cmp	r0, #0
    2768:	d12e      	bne.n	27c8 <nm_spi_write_block+0x158>
		if (!gu8Crc_off) {
    276a:	4b5b      	ldr	r3, [pc, #364]	; (28d8 <nm_spi_write_block+0x268>)
    276c:	781b      	ldrb	r3, [r3, #0]
    276e:	2b00      	cmp	r3, #0
    2770:	d037      	beq.n	27e2 <nm_spi_write_block+0x172>
		ix += nbytes;
    2772:	1965      	adds	r5, r4, r5
    2774:	b22d      	sxth	r5, r5
		sz -= nbytes;
    2776:	1b36      	subs	r6, r6, r4
    2778:	b2b6      	uxth	r6, r6
	} while (sz);
    277a:	2e00      	cmp	r6, #0
    277c:	d052      	beq.n	2824 <nm_spi_write_block+0x1b4>
    277e:	1c34      	adds	r4, r6, #0
    2780:	42be      	cmp	r6, r7
    2782:	d901      	bls.n	2788 <nm_spi_write_block+0x118>
    2784:	466b      	mov	r3, sp
    2786:	8adc      	ldrh	r4, [r3, #22]
    2788:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    278a:	2d00      	cmp	r5, #0
    278c:	d1d5      	bne.n	273a <nm_spi_write_block+0xca>
				order = 0x3;
    278e:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    2790:	42be      	cmp	r6, r7
    2792:	d9d6      	bls.n	2742 <nm_spi_write_block+0xd2>
				order = 0x1;
    2794:	3b02      	subs	r3, #2
    2796:	e7d4      	b.n	2742 <nm_spi_write_block+0xd2>
    2798:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    279a:	4a50      	ldr	r2, [pc, #320]	; (28dc <nm_spi_write_block+0x26c>)
    279c:	4950      	ldr	r1, [pc, #320]	; (28e0 <nm_spi_write_block+0x270>)
    279e:	4842      	ldr	r0, [pc, #264]	; (28a8 <nm_spi_write_block+0x238>)
    27a0:	4b42      	ldr	r3, [pc, #264]	; (28ac <nm_spi_write_block+0x23c>)
    27a2:	4798      	blx	r3
    27a4:	484f      	ldr	r0, [pc, #316]	; (28e4 <nm_spi_write_block+0x274>)
    27a6:	4b50      	ldr	r3, [pc, #320]	; (28e8 <nm_spi_write_block+0x278>)
    27a8:	4798      	blx	r3
    27aa:	200d      	movs	r0, #13
    27ac:	4b41      	ldr	r3, [pc, #260]	; (28b4 <nm_spi_write_block+0x244>)
    27ae:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    27b0:	4a4e      	ldr	r2, [pc, #312]	; (28ec <nm_spi_write_block+0x27c>)
    27b2:	493c      	ldr	r1, [pc, #240]	; (28a4 <nm_spi_write_block+0x234>)
    27b4:	483c      	ldr	r0, [pc, #240]	; (28a8 <nm_spi_write_block+0x238>)
    27b6:	4b3d      	ldr	r3, [pc, #244]	; (28ac <nm_spi_write_block+0x23c>)
    27b8:	4798      	blx	r3
    27ba:	484d      	ldr	r0, [pc, #308]	; (28f0 <nm_spi_write_block+0x280>)
    27bc:	4b4a      	ldr	r3, [pc, #296]	; (28e8 <nm_spi_write_block+0x278>)
    27be:	4798      	blx	r3
    27c0:	200d      	movs	r0, #13
    27c2:	4b3c      	ldr	r3, [pc, #240]	; (28b4 <nm_spi_write_block+0x244>)
    27c4:	4798      	blx	r3
    27c6:	e770      	b.n	26aa <nm_spi_write_block+0x3a>
    27c8:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    27ca:	4a4a      	ldr	r2, [pc, #296]	; (28f4 <nm_spi_write_block+0x284>)
    27cc:	4944      	ldr	r1, [pc, #272]	; (28e0 <nm_spi_write_block+0x270>)
    27ce:	4836      	ldr	r0, [pc, #216]	; (28a8 <nm_spi_write_block+0x238>)
    27d0:	4b36      	ldr	r3, [pc, #216]	; (28ac <nm_spi_write_block+0x23c>)
    27d2:	4798      	blx	r3
    27d4:	4848      	ldr	r0, [pc, #288]	; (28f8 <nm_spi_write_block+0x288>)
    27d6:	4b44      	ldr	r3, [pc, #272]	; (28e8 <nm_spi_write_block+0x278>)
    27d8:	4798      	blx	r3
    27da:	200d      	movs	r0, #13
    27dc:	4b35      	ldr	r3, [pc, #212]	; (28b4 <nm_spi_write_block+0x244>)
    27de:	4798      	blx	r3
    27e0:	e7e6      	b.n	27b0 <nm_spi_write_block+0x140>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    27e2:	2102      	movs	r1, #2
    27e4:	a807      	add	r0, sp, #28
    27e6:	4b3b      	ldr	r3, [pc, #236]	; (28d4 <nm_spi_write_block+0x264>)
    27e8:	4798      	blx	r3
    27ea:	2800      	cmp	r0, #0
    27ec:	d0c1      	beq.n	2772 <nm_spi_write_block+0x102>
    27ee:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    27f0:	22d7      	movs	r2, #215	; 0xd7
    27f2:	0092      	lsls	r2, r2, #2
    27f4:	493a      	ldr	r1, [pc, #232]	; (28e0 <nm_spi_write_block+0x270>)
    27f6:	482c      	ldr	r0, [pc, #176]	; (28a8 <nm_spi_write_block+0x238>)
    27f8:	4b2c      	ldr	r3, [pc, #176]	; (28ac <nm_spi_write_block+0x23c>)
    27fa:	4798      	blx	r3
    27fc:	483f      	ldr	r0, [pc, #252]	; (28fc <nm_spi_write_block+0x28c>)
    27fe:	4b3a      	ldr	r3, [pc, #232]	; (28e8 <nm_spi_write_block+0x278>)
    2800:	4798      	blx	r3
    2802:	200d      	movs	r0, #13
    2804:	4b2b      	ldr	r3, [pc, #172]	; (28b4 <nm_spi_write_block+0x244>)
    2806:	4798      	blx	r3
    2808:	e7d2      	b.n	27b0 <nm_spi_write_block+0x140>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    280a:	229a      	movs	r2, #154	; 0x9a
    280c:	0052      	lsls	r2, r2, #1
    280e:	493c      	ldr	r1, [pc, #240]	; (2900 <nm_spi_write_block+0x290>)
    2810:	4825      	ldr	r0, [pc, #148]	; (28a8 <nm_spi_write_block+0x238>)
    2812:	4b26      	ldr	r3, [pc, #152]	; (28ac <nm_spi_write_block+0x23c>)
    2814:	4798      	blx	r3
    2816:	483b      	ldr	r0, [pc, #236]	; (2904 <nm_spi_write_block+0x294>)
    2818:	4b33      	ldr	r3, [pc, #204]	; (28e8 <nm_spi_write_block+0x278>)
    281a:	4798      	blx	r3
    281c:	200d      	movs	r0, #13
    281e:	4b25      	ldr	r3, [pc, #148]	; (28b4 <nm_spi_write_block+0x244>)
    2820:	4798      	blx	r3
    2822:	e027      	b.n	2874 <nm_spi_write_block+0x204>
    2824:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    2826:	4b2c      	ldr	r3, [pc, #176]	; (28d8 <nm_spi_write_block+0x268>)
    2828:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    282a:	1e63      	subs	r3, r4, #1
    282c:	419c      	sbcs	r4, r3
    282e:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    2830:	b2a1      	uxth	r1, r4
    2832:	a807      	add	r0, sp, #28
    2834:	4b34      	ldr	r3, [pc, #208]	; (2908 <nm_spi_write_block+0x298>)
    2836:	4798      	blx	r3
    2838:	2800      	cmp	r0, #0
    283a:	d1e6      	bne.n	280a <nm_spi_write_block+0x19a>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    283c:	ab08      	add	r3, sp, #32
    283e:	191b      	adds	r3, r3, r4
    2840:	3b05      	subs	r3, #5
    2842:	781b      	ldrb	r3, [r3, #0]
    2844:	2b00      	cmp	r3, #0
    2846:	d106      	bne.n	2856 <nm_spi_write_block+0x1e6>
    2848:	ab08      	add	r3, sp, #32
    284a:	469c      	mov	ip, r3
    284c:	4464      	add	r4, ip
    284e:	3c06      	subs	r4, #6
    2850:	7823      	ldrb	r3, [r4, #0]
    2852:	2bc3      	cmp	r3, #195	; 0xc3
    2854:	d01a      	beq.n	288c <nm_spi_write_block+0x21c>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    2856:	223c      	movs	r2, #60	; 0x3c
    2858:	32ff      	adds	r2, #255	; 0xff
    285a:	4929      	ldr	r1, [pc, #164]	; (2900 <nm_spi_write_block+0x290>)
    285c:	4812      	ldr	r0, [pc, #72]	; (28a8 <nm_spi_write_block+0x238>)
    285e:	4c13      	ldr	r4, [pc, #76]	; (28ac <nm_spi_write_block+0x23c>)
    2860:	47a0      	blx	r4
    2862:	a907      	add	r1, sp, #28
    2864:	788b      	ldrb	r3, [r1, #2]
    2866:	784a      	ldrb	r2, [r1, #1]
    2868:	7809      	ldrb	r1, [r1, #0]
    286a:	4828      	ldr	r0, [pc, #160]	; (290c <nm_spi_write_block+0x29c>)
    286c:	47a0      	blx	r4
    286e:	200d      	movs	r0, #13
    2870:	4b10      	ldr	r3, [pc, #64]	; (28b4 <nm_spi_write_block+0x244>)
    2872:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    2874:	4a26      	ldr	r2, [pc, #152]	; (2910 <nm_spi_write_block+0x2a0>)
    2876:	490b      	ldr	r1, [pc, #44]	; (28a4 <nm_spi_write_block+0x234>)
    2878:	480b      	ldr	r0, [pc, #44]	; (28a8 <nm_spi_write_block+0x238>)
    287a:	4b0c      	ldr	r3, [pc, #48]	; (28ac <nm_spi_write_block+0x23c>)
    287c:	4798      	blx	r3
    287e:	481c      	ldr	r0, [pc, #112]	; (28f0 <nm_spi_write_block+0x280>)
    2880:	4b19      	ldr	r3, [pc, #100]	; (28e8 <nm_spi_write_block+0x278>)
    2882:	4798      	blx	r3
    2884:	200d      	movs	r0, #13
    2886:	4b0b      	ldr	r3, [pc, #44]	; (28b4 <nm_spi_write_block+0x244>)
    2888:	4798      	blx	r3
    288a:	e70e      	b.n	26aa <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    288c:	2000      	movs	r0, #0
    288e:	e001      	b.n	2894 <nm_spi_write_block+0x224>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2890:	2006      	movs	r0, #6
    2892:	4240      	negs	r0, r0

	return s8Ret;
}
    2894:	b009      	add	sp, #36	; 0x24
    2896:	bc0c      	pop	{r2, r3}
    2898:	4690      	mov	r8, r2
    289a:	469b      	mov	fp, r3
    289c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    289e:	46c0      	nop			; (mov r8, r8)
    28a0:	000003c3 	.word	0x000003c3
    28a4:	0000e5f0 	.word	0x0000e5f0
    28a8:	0000ded8 	.word	0x0000ded8
    28ac:	0000c975 	.word	0x0000c975
    28b0:	0000e8a8 	.word	0x0000e8a8
    28b4:	0000c9a9 	.word	0x0000c9a9
    28b8:	000001c1 	.word	0x000001c1
    28bc:	00001d45 	.word	0x00001d45
    28c0:	00001ee5 	.word	0x00001ee5
    28c4:	000003eb 	.word	0x000003eb
    28c8:	0000e88c 	.word	0x0000e88c
    28cc:	000003c9 	.word	0x000003c9
    28d0:	0000e8d8 	.word	0x0000e8d8
    28d4:	00001d25 	.word	0x00001d25
    28d8:	20000204 	.word	0x20000204
    28dc:	00000349 	.word	0x00000349
    28e0:	0000e5d0 	.word	0x0000e5d0
    28e4:	0000e910 	.word	0x0000e910
    28e8:	0000ca91 	.word	0x0000ca91
    28ec:	000003d9 	.word	0x000003d9
    28f0:	0000ea04 	.word	0x0000ea04
    28f4:	00000352 	.word	0x00000352
    28f8:	0000e948 	.word	0x0000e948
    28fc:	0000e97c 	.word	0x0000e97c
    2900:	0000e5a4 	.word	0x0000e5a4
    2904:	0000e9b4 	.word	0x0000e9b4
    2908:	00001ec5 	.word	0x00001ec5
    290c:	0000e9d4 	.word	0x0000e9d4
    2910:	000003e1 	.word	0x000003e1

00002914 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    2914:	b5f0      	push	{r4, r5, r6, r7, lr}
    2916:	46de      	mov	lr, fp
    2918:	4657      	mov	r7, sl
    291a:	464e      	mov	r6, r9
    291c:	4645      	mov	r5, r8
    291e:	b5e0      	push	{r5, r6, r7, lr}
    2920:	b085      	sub	sp, #20
    2922:	9001      	str	r0, [sp, #4]
    2924:	000e      	movs	r6, r1
    2926:	9202      	str	r2, [sp, #8]
    2928:	001d      	movs	r5, r3
    292a:	ab0e      	add	r3, sp, #56	; 0x38
    292c:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    292e:	2c00      	cmp	r4, #0
    2930:	d064      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    2932:	0103      	lsls	r3, r0, #4
    2934:	4935      	ldr	r1, [pc, #212]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2936:	585b      	ldr	r3, [r3, r1]
    2938:	2b00      	cmp	r3, #0
    293a:	d05f      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    293c:	0101      	lsls	r1, r0, #4
    293e:	4b33      	ldr	r3, [pc, #204]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2940:	185b      	adds	r3, r3, r1
    2942:	889b      	ldrh	r3, [r3, #4]
    2944:	b29b      	uxth	r3, r3
    2946:	2b00      	cmp	r3, #0
    2948:	d058      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    294a:	4b30      	ldr	r3, [pc, #192]	; (2a0c <Socket_ReadSocketData+0xf8>)
    294c:	185b      	adds	r3, r3, r1
    294e:	7a9b      	ldrb	r3, [r3, #10]
    2950:	2b01      	cmp	r3, #1
    2952:	d153      	bne.n	29fc <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    2954:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    2956:	4b2d      	ldr	r3, [pc, #180]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2958:	469b      	mov	fp, r3
    295a:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    295c:	465b      	mov	r3, fp
    295e:	220a      	movs	r2, #10
    2960:	4690      	mov	r8, r2
    2962:	44d8      	add	r8, fp
    2964:	468a      	mov	sl, r1
    2966:	9500      	str	r5, [sp, #0]
    2968:	9303      	str	r3, [sp, #12]
    296a:	e015      	b.n	2998 <Socket_ReadSocketData+0x84>
    296c:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    296e:	2301      	movs	r3, #1
    2970:	e01c      	b.n	29ac <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2972:	3301      	adds	r3, #1
    2974:	2200      	movs	r2, #0
    2976:	2100      	movs	r1, #0
    2978:	2000      	movs	r0, #0
    297a:	4c25      	ldr	r4, [pc, #148]	; (2a10 <Socket_ReadSocketData+0xfc>)
    297c:	47a0      	blx	r4
    297e:	e03d      	b.n	29fc <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    2980:	4824      	ldr	r0, [pc, #144]	; (2a14 <Socket_ReadSocketData+0x100>)
    2982:	4d25      	ldr	r5, [pc, #148]	; (2a18 <Socket_ReadSocketData+0x104>)
    2984:	47a8      	blx	r5
    2986:	0021      	movs	r1, r4
    2988:	4824      	ldr	r0, [pc, #144]	; (2a1c <Socket_ReadSocketData+0x108>)
    298a:	47a8      	blx	r5
    298c:	200d      	movs	r0, #13
    298e:	4b24      	ldr	r3, [pc, #144]	; (2a20 <Socket_ReadSocketData+0x10c>)
    2990:	4798      	blx	r3
				break;
    2992:	e033      	b.n	29fc <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    2994:	2c00      	cmp	r4, #0
    2996:	d031      	beq.n	29fc <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    2998:	465b      	mov	r3, fp
    299a:	889b      	ldrh	r3, [r3, #4]
    299c:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    299e:	b21b      	sxth	r3, r3
    29a0:	2b00      	cmp	r3, #0
    29a2:	dde3      	ble.n	296c <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    29a4:	9b03      	ldr	r3, [sp, #12]
    29a6:	889d      	ldrh	r5, [r3, #4]
    29a8:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    29aa:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    29ac:	4a17      	ldr	r2, [pc, #92]	; (2a0c <Socket_ReadSocketData+0xf8>)
    29ae:	4651      	mov	r1, sl
    29b0:	5889      	ldr	r1, [r1, r2]
    29b2:	002a      	movs	r2, r5
    29b4:	9800      	ldr	r0, [sp, #0]
    29b6:	4f16      	ldr	r7, [pc, #88]	; (2a10 <Socket_ReadSocketData+0xfc>)
    29b8:	47b8      	blx	r7
    29ba:	2800      	cmp	r0, #0
    29bc:	d1e0      	bne.n	2980 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    29be:	4b13      	ldr	r3, [pc, #76]	; (2a0c <Socket_ReadSocketData+0xf8>)
    29c0:	4652      	mov	r2, sl
    29c2:	58d3      	ldr	r3, [r2, r3]
    29c4:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    29c6:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    29c8:	88f3      	ldrh	r3, [r6, #6]
    29ca:	1b5b      	subs	r3, r3, r5
    29cc:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    29ce:	4b15      	ldr	r3, [pc, #84]	; (2a24 <Socket_ReadSocketData+0x110>)
    29d0:	681b      	ldr	r3, [r3, #0]
    29d2:	2b00      	cmp	r3, #0
    29d4:	d005      	beq.n	29e2 <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    29d6:	4b13      	ldr	r3, [pc, #76]	; (2a24 <Socket_ReadSocketData+0x110>)
    29d8:	681b      	ldr	r3, [r3, #0]
    29da:	0032      	movs	r2, r6
    29dc:	9902      	ldr	r1, [sp, #8]
    29de:	9801      	ldr	r0, [sp, #4]
    29e0:	4798      	blx	r3
				u16ReadCount -= u16Read;
    29e2:	1b64      	subs	r4, r4, r5
    29e4:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    29e6:	9b00      	ldr	r3, [sp, #0]
    29e8:	469c      	mov	ip, r3
    29ea:	44ac      	add	ip, r5
    29ec:	4663      	mov	r3, ip
    29ee:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    29f0:	4643      	mov	r3, r8
    29f2:	781b      	ldrb	r3, [r3, #0]
    29f4:	2b00      	cmp	r3, #0
    29f6:	d1cd      	bne.n	2994 <Socket_ReadSocketData+0x80>
    29f8:	2c00      	cmp	r4, #0
    29fa:	d1ba      	bne.n	2972 <Socket_ReadSocketData+0x5e>
	}
}
    29fc:	b005      	add	sp, #20
    29fe:	bc3c      	pop	{r2, r3, r4, r5}
    2a00:	4690      	mov	r8, r2
    2a02:	4699      	mov	r9, r3
    2a04:	46a2      	mov	sl, r4
    2a06:	46ab      	mov	fp, r5
    2a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a0a:	46c0      	nop			; (mov r8, r8)
    2a0c:	20000adc 	.word	0x20000adc
    2a10:	00000cbd 	.word	0x00000cbd
    2a14:	0000e208 	.word	0x0000e208
    2a18:	0000c975 	.word	0x0000c975
    2a1c:	0000ec6c 	.word	0x0000ec6c
    2a20:	0000c9a9 	.word	0x0000c9a9
    2a24:	20000b8c 	.word	0x20000b8c

00002a28 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    2a28:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a2a:	46d6      	mov	lr, sl
    2a2c:	464f      	mov	r7, r9
    2a2e:	4646      	mov	r6, r8
    2a30:	b5c0      	push	{r6, r7, lr}
    2a32:	b09a      	sub	sp, #104	; 0x68
    2a34:	000d      	movs	r5, r1
    2a36:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    2a38:	2841      	cmp	r0, #65	; 0x41
    2a3a:	d039      	beq.n	2ab0 <m2m_ip_cb+0x88>
    2a3c:	2854      	cmp	r0, #84	; 0x54
    2a3e:	d037      	beq.n	2ab0 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    2a40:	2842      	cmp	r0, #66	; 0x42
    2a42:	d053      	beq.n	2aec <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    2a44:	2843      	cmp	r0, #67	; 0x43
    2a46:	d06a      	beq.n	2b1e <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    2a48:	2844      	cmp	r0, #68	; 0x44
    2a4a:	d100      	bne.n	2a4e <m2m_ip_cb+0x26>
    2a4c:	e0af      	b.n	2bae <m2m_ip_cb+0x186>
    2a4e:	284b      	cmp	r0, #75	; 0x4b
    2a50:	d100      	bne.n	2a54 <m2m_ip_cb+0x2c>
    2a52:	e0ac      	b.n	2bae <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    2a54:	284a      	cmp	r0, #74	; 0x4a
    2a56:	d100      	bne.n	2a5a <m2m_ip_cb+0x32>
    2a58:	e0cf      	b.n	2bfa <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    2a5a:	2846      	cmp	r0, #70	; 0x46
    2a5c:	d100      	bne.n	2a60 <m2m_ip_cb+0x38>
    2a5e:	e0e5      	b.n	2c2c <m2m_ip_cb+0x204>
    2a60:	2848      	cmp	r0, #72	; 0x48
    2a62:	d100      	bne.n	2a66 <m2m_ip_cb+0x3e>
    2a64:	e10e      	b.n	2c84 <m2m_ip_cb+0x25c>
    2a66:	284d      	cmp	r0, #77	; 0x4d
    2a68:	d100      	bne.n	2a6c <m2m_ip_cb+0x44>
    2a6a:	e0dc      	b.n	2c26 <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a6c:	2845      	cmp	r0, #69	; 0x45
    2a6e:	d100      	bne.n	2a72 <m2m_ip_cb+0x4a>
    2a70:	e12c      	b.n	2ccc <m2m_ip_cb+0x2a4>
    2a72:	2847      	cmp	r0, #71	; 0x47
    2a74:	d100      	bne.n	2a78 <m2m_ip_cb+0x50>
    2a76:	e14d      	b.n	2d14 <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2a78:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a7a:	284c      	cmp	r0, #76	; 0x4c
    2a7c:	d100      	bne.n	2a80 <m2m_ip_cb+0x58>
    2a7e:	e126      	b.n	2cce <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    2a80:	2852      	cmp	r0, #82	; 0x52
    2a82:	d12d      	bne.n	2ae0 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    2a84:	2301      	movs	r3, #1
    2a86:	2214      	movs	r2, #20
    2a88:	a909      	add	r1, sp, #36	; 0x24
    2a8a:	0020      	movs	r0, r4
    2a8c:	4ca2      	ldr	r4, [pc, #648]	; (2d18 <m2m_ip_cb+0x2f0>)
    2a8e:	47a0      	blx	r4
    2a90:	2800      	cmp	r0, #0
    2a92:	d125      	bne.n	2ae0 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    2a94:	4ba1      	ldr	r3, [pc, #644]	; (2d1c <m2m_ip_cb+0x2f4>)
    2a96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2a98:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    2a9a:	681b      	ldr	r3, [r3, #0]
    2a9c:	2b00      	cmp	r3, #0
    2a9e:	d01f      	beq.n	2ae0 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    2aa0:	4b9e      	ldr	r3, [pc, #632]	; (2d1c <m2m_ip_cb+0x2f4>)
    2aa2:	681c      	ldr	r4, [r3, #0]
    2aa4:	ab09      	add	r3, sp, #36	; 0x24
    2aa6:	7c1a      	ldrb	r2, [r3, #16]
    2aa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2aaa:	9809      	ldr	r0, [sp, #36]	; 0x24
    2aac:	47a0      	blx	r4
			}
		}
	}
}
    2aae:	e017      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    2ab0:	2300      	movs	r3, #0
    2ab2:	2204      	movs	r2, #4
    2ab4:	a909      	add	r1, sp, #36	; 0x24
    2ab6:	0020      	movs	r0, r4
    2ab8:	4c97      	ldr	r4, [pc, #604]	; (2d18 <m2m_ip_cb+0x2f0>)
    2aba:	47a0      	blx	r4
    2abc:	2800      	cmp	r0, #0
    2abe:	d10f      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    2ac0:	ab09      	add	r3, sp, #36	; 0x24
    2ac2:	785a      	ldrb	r2, [r3, #1]
    2ac4:	ab05      	add	r3, sp, #20
    2ac6:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2ac8:	4b95      	ldr	r3, [pc, #596]	; (2d20 <m2m_ip_cb+0x2f8>)
    2aca:	681b      	ldr	r3, [r3, #0]
    2acc:	2b00      	cmp	r3, #0
    2ace:	d007      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    2ad0:	4b93      	ldr	r3, [pc, #588]	; (2d20 <m2m_ip_cb+0x2f8>)
    2ad2:	681b      	ldr	r3, [r3, #0]
    2ad4:	aa09      	add	r2, sp, #36	; 0x24
    2ad6:	2000      	movs	r0, #0
    2ad8:	5610      	ldrsb	r0, [r2, r0]
    2ada:	aa05      	add	r2, sp, #20
    2adc:	2101      	movs	r1, #1
    2ade:	4798      	blx	r3
}
    2ae0:	b01a      	add	sp, #104	; 0x68
    2ae2:	bc1c      	pop	{r2, r3, r4}
    2ae4:	4690      	mov	r8, r2
    2ae6:	4699      	mov	r9, r3
    2ae8:	46a2      	mov	sl, r4
    2aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    2aec:	2300      	movs	r3, #0
    2aee:	2204      	movs	r2, #4
    2af0:	a909      	add	r1, sp, #36	; 0x24
    2af2:	0020      	movs	r0, r4
    2af4:	4c88      	ldr	r4, [pc, #544]	; (2d18 <m2m_ip_cb+0x2f0>)
    2af6:	47a0      	blx	r4
    2af8:	2800      	cmp	r0, #0
    2afa:	d1f1      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    2afc:	ab09      	add	r3, sp, #36	; 0x24
    2afe:	785a      	ldrb	r2, [r3, #1]
    2b00:	ab05      	add	r3, sp, #20
    2b02:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2b04:	4b86      	ldr	r3, [pc, #536]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b06:	681b      	ldr	r3, [r3, #0]
    2b08:	2b00      	cmp	r3, #0
    2b0a:	d0e9      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    2b0c:	4b84      	ldr	r3, [pc, #528]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b0e:	681b      	ldr	r3, [r3, #0]
    2b10:	aa09      	add	r2, sp, #36	; 0x24
    2b12:	2000      	movs	r0, #0
    2b14:	5610      	ldrsb	r0, [r2, r0]
    2b16:	aa05      	add	r2, sp, #20
    2b18:	2102      	movs	r1, #2
    2b1a:	4798      	blx	r3
    2b1c:	e7e0      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    2b1e:	2300      	movs	r3, #0
    2b20:	220c      	movs	r2, #12
    2b22:	a905      	add	r1, sp, #20
    2b24:	0020      	movs	r0, r4
    2b26:	4c7c      	ldr	r4, [pc, #496]	; (2d18 <m2m_ip_cb+0x2f0>)
    2b28:	47a0      	blx	r4
    2b2a:	2800      	cmp	r0, #0
    2b2c:	d1d8      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    2b2e:	ab05      	add	r3, sp, #20
    2b30:	2209      	movs	r2, #9
    2b32:	569a      	ldrsb	r2, [r3, r2]
    2b34:	2a00      	cmp	r2, #0
    2b36:	db24      	blt.n	2b82 <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    2b38:	0018      	movs	r0, r3
    2b3a:	2108      	movs	r1, #8
    2b3c:	5659      	ldrsb	r1, [r3, r1]
    2b3e:	4b79      	ldr	r3, [pc, #484]	; (2d24 <m2m_ip_cb+0x2fc>)
    2b40:	0109      	lsls	r1, r1, #4
    2b42:	1859      	adds	r1, r3, r1
    2b44:	7ac9      	ldrb	r1, [r1, #11]
    2b46:	b2c9      	uxtb	r1, r1
    2b48:	0114      	lsls	r4, r2, #4
    2b4a:	191b      	adds	r3, r3, r4
    2b4c:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    2b4e:	2101      	movs	r1, #1
    2b50:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2b52:	8941      	ldrh	r1, [r0, #10]
    2b54:	3908      	subs	r1, #8
    2b56:	b289      	uxth	r1, r1
    2b58:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    2b5a:	4973      	ldr	r1, [pc, #460]	; (2d28 <m2m_ip_cb+0x300>)
    2b5c:	880b      	ldrh	r3, [r1, #0]
    2b5e:	3301      	adds	r3, #1
    2b60:	b29b      	uxth	r3, r3
    2b62:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    2b64:	880b      	ldrh	r3, [r1, #0]
    2b66:	b29b      	uxth	r3, r3
    2b68:	2b00      	cmp	r3, #0
    2b6a:	d103      	bne.n	2b74 <m2m_ip_cb+0x14c>
					++gu16SessionID;
    2b6c:	880b      	ldrh	r3, [r1, #0]
    2b6e:	3301      	adds	r3, #1
    2b70:	b29b      	uxth	r3, r3
    2b72:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    2b74:	4b6c      	ldr	r3, [pc, #432]	; (2d28 <m2m_ip_cb+0x300>)
    2b76:	8819      	ldrh	r1, [r3, #0]
    2b78:	b289      	uxth	r1, r1
    2b7a:	0110      	lsls	r0, r2, #4
    2b7c:	4b69      	ldr	r3, [pc, #420]	; (2d24 <m2m_ip_cb+0x2fc>)
    2b7e:	181b      	adds	r3, r3, r0
    2b80:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    2b82:	ab09      	add	r3, sp, #36	; 0x24
    2b84:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    2b86:	2202      	movs	r2, #2
    2b88:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2b8a:	aa05      	add	r2, sp, #20
    2b8c:	8851      	ldrh	r1, [r2, #2]
    2b8e:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    2b90:	9a06      	ldr	r2, [sp, #24]
    2b92:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    2b94:	4b62      	ldr	r3, [pc, #392]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b96:	681b      	ldr	r3, [r3, #0]
    2b98:	2b00      	cmp	r3, #0
    2b9a:	d0a1      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    2b9c:	4b60      	ldr	r3, [pc, #384]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b9e:	681b      	ldr	r3, [r3, #0]
    2ba0:	aa05      	add	r2, sp, #20
    2ba2:	2008      	movs	r0, #8
    2ba4:	5610      	ldrsb	r0, [r2, r0]
    2ba6:	aa09      	add	r2, sp, #36	; 0x24
    2ba8:	2104      	movs	r1, #4
    2baa:	4798      	blx	r3
    2bac:	e798      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2bae:	2300      	movs	r3, #0
    2bb0:	2204      	movs	r2, #4
    2bb2:	a909      	add	r1, sp, #36	; 0x24
    2bb4:	0020      	movs	r0, r4
    2bb6:	4c58      	ldr	r4, [pc, #352]	; (2d18 <m2m_ip_cb+0x2f0>)
    2bb8:	47a0      	blx	r4
    2bba:	2800      	cmp	r0, #0
    2bbc:	d000      	beq.n	2bc0 <m2m_ip_cb+0x198>
    2bbe:	e78f      	b.n	2ae0 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    2bc0:	ab09      	add	r3, sp, #36	; 0x24
    2bc2:	2000      	movs	r0, #0
    2bc4:	5618      	ldrsb	r0, [r3, r0]
    2bc6:	aa05      	add	r2, sp, #20
    2bc8:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    2bca:	785b      	ldrb	r3, [r3, #1]
    2bcc:	b25b      	sxtb	r3, r3
    2bce:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    2bd0:	2b00      	cmp	r3, #0
    2bd2:	d107      	bne.n	2be4 <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2bd4:	ab09      	add	r3, sp, #36	; 0x24
    2bd6:	885b      	ldrh	r3, [r3, #2]
    2bd8:	3b08      	subs	r3, #8
    2bda:	b29b      	uxth	r3, r3
    2bdc:	0101      	lsls	r1, r0, #4
    2bde:	4a51      	ldr	r2, [pc, #324]	; (2d24 <m2m_ip_cb+0x2fc>)
    2be0:	1852      	adds	r2, r2, r1
    2be2:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    2be4:	4b4e      	ldr	r3, [pc, #312]	; (2d20 <m2m_ip_cb+0x2f8>)
    2be6:	681b      	ldr	r3, [r3, #0]
    2be8:	2b00      	cmp	r3, #0
    2bea:	d100      	bne.n	2bee <m2m_ip_cb+0x1c6>
    2bec:	e778      	b.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    2bee:	4b4c      	ldr	r3, [pc, #304]	; (2d20 <m2m_ip_cb+0x2f8>)
    2bf0:	681b      	ldr	r3, [r3, #0]
    2bf2:	aa05      	add	r2, sp, #20
    2bf4:	2105      	movs	r1, #5
    2bf6:	4798      	blx	r3
	{
    2bf8:	e772      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    2bfa:	2300      	movs	r3, #0
    2bfc:	2244      	movs	r2, #68	; 0x44
    2bfe:	a909      	add	r1, sp, #36	; 0x24
    2c00:	0020      	movs	r0, r4
    2c02:	4c45      	ldr	r4, [pc, #276]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c04:	47a0      	blx	r4
    2c06:	2800      	cmp	r0, #0
    2c08:	d000      	beq.n	2c0c <m2m_ip_cb+0x1e4>
    2c0a:	e769      	b.n	2ae0 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    2c0c:	4b47      	ldr	r3, [pc, #284]	; (2d2c <m2m_ip_cb+0x304>)
    2c0e:	681b      	ldr	r3, [r3, #0]
    2c10:	2b00      	cmp	r3, #0
    2c12:	d100      	bne.n	2c16 <m2m_ip_cb+0x1ee>
    2c14:	e764      	b.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    2c16:	4b45      	ldr	r3, [pc, #276]	; (2d2c <m2m_ip_cb+0x304>)
    2c18:	681b      	ldr	r3, [r3, #0]
    2c1a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    2c1c:	9203      	str	r2, [sp, #12]
    2c1e:	0011      	movs	r1, r2
    2c20:	a809      	add	r0, sp, #36	; 0x24
    2c22:	4798      	blx	r3
    2c24:	e75c      	b.n	2ae0 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    2c26:	2306      	movs	r3, #6
    2c28:	469a      	mov	sl, r3
    2c2a:	e001      	b.n	2c30 <m2m_ip_cb+0x208>
    2c2c:	2306      	movs	r3, #6
    2c2e:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    2c30:	2300      	movs	r3, #0
    2c32:	2210      	movs	r2, #16
    2c34:	a905      	add	r1, sp, #20
    2c36:	0020      	movs	r0, r4
    2c38:	4f37      	ldr	r7, [pc, #220]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c3a:	47b8      	blx	r7
    2c3c:	2800      	cmp	r0, #0
    2c3e:	d000      	beq.n	2c42 <m2m_ip_cb+0x21a>
    2c40:	e74e      	b.n	2ae0 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    2c42:	aa05      	add	r2, sp, #20
    2c44:	200c      	movs	r0, #12
    2c46:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    2c48:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    2c4a:	0107      	lsls	r7, r0, #4
    2c4c:	4935      	ldr	r1, [pc, #212]	; (2d24 <m2m_ip_cb+0x2fc>)
    2c4e:	19c9      	adds	r1, r1, r7
    2c50:	2700      	movs	r7, #0
    2c52:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    2c54:	2608      	movs	r6, #8
    2c56:	5f97      	ldrsh	r7, [r2, r6]
    2c58:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2c5a:	8957      	ldrh	r7, [r2, #10]
    2c5c:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2c5e:	af09      	add	r7, sp, #36	; 0x24
    2c60:	8856      	ldrh	r6, [r2, #2]
    2c62:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    2c64:	9a06      	ldr	r2, [sp, #24]
    2c66:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2c68:	88ca      	ldrh	r2, [r1, #6]
    2c6a:	b292      	uxth	r2, r2
    2c6c:	4293      	cmp	r3, r2
    2c6e:	d00c      	beq.n	2c8a <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    2c70:	2d10      	cmp	r5, #16
    2c72:	d800      	bhi.n	2c76 <m2m_ip_cb+0x24e>
    2c74:	e734      	b.n	2ae0 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2c76:	2301      	movs	r3, #1
    2c78:	2200      	movs	r2, #0
    2c7a:	2100      	movs	r1, #0
    2c7c:	2000      	movs	r0, #0
    2c7e:	4c26      	ldr	r4, [pc, #152]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c80:	47a0      	blx	r4
	{
    2c82:	e72d      	b.n	2ae0 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    2c84:	2309      	movs	r3, #9
    2c86:	469a      	mov	sl, r3
    2c88:	e7d2      	b.n	2c30 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    2c8a:	4643      	mov	r3, r8
    2c8c:	2b00      	cmp	r3, #0
    2c8e:	dd01      	ble.n	2c94 <m2m_ip_cb+0x26c>
    2c90:	45a8      	cmp	r8, r5
    2c92:	db0f      	blt.n	2cb4 <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    2c94:	ab09      	add	r3, sp, #36	; 0x24
    2c96:	4642      	mov	r2, r8
    2c98:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2c9a:	2300      	movs	r3, #0
    2c9c:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2c9e:	4b20      	ldr	r3, [pc, #128]	; (2d20 <m2m_ip_cb+0x2f8>)
    2ca0:	681b      	ldr	r3, [r3, #0]
    2ca2:	2b00      	cmp	r3, #0
    2ca4:	d100      	bne.n	2ca8 <m2m_ip_cb+0x280>
    2ca6:	e71b      	b.n	2ae0 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2ca8:	4b1d      	ldr	r3, [pc, #116]	; (2d20 <m2m_ip_cb+0x2f8>)
    2caa:	681b      	ldr	r3, [r3, #0]
    2cac:	aa09      	add	r2, sp, #36	; 0x24
    2cae:	4651      	mov	r1, sl
    2cb0:	4798      	blx	r3
    2cb2:	e715      	b.n	2ae0 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    2cb4:	0023      	movs	r3, r4
    2cb6:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2cb8:	4642      	mov	r2, r8
    2cba:	4669      	mov	r1, sp
    2cbc:	818a      	strh	r2, [r1, #12]
    2cbe:	898a      	ldrh	r2, [r1, #12]
    2cc0:	9200      	str	r2, [sp, #0]
    2cc2:	4652      	mov	r2, sl
    2cc4:	0039      	movs	r1, r7
    2cc6:	4c1a      	ldr	r4, [pc, #104]	; (2d30 <m2m_ip_cb+0x308>)
    2cc8:	47a0      	blx	r4
    2cca:	e709      	b.n	2ae0 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2ccc:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    2cce:	2300      	movs	r3, #0
    2cd0:	2208      	movs	r2, #8
    2cd2:	a909      	add	r1, sp, #36	; 0x24
    2cd4:	0020      	movs	r0, r4
    2cd6:	4c10      	ldr	r4, [pc, #64]	; (2d18 <m2m_ip_cb+0x2f0>)
    2cd8:	47a0      	blx	r4
    2cda:	2800      	cmp	r0, #0
    2cdc:	d000      	beq.n	2ce0 <m2m_ip_cb+0x2b8>
    2cde:	e6ff      	b.n	2ae0 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    2ce0:	ab09      	add	r3, sp, #36	; 0x24
    2ce2:	2000      	movs	r0, #0
    2ce4:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    2ce6:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    2ce8:	8859      	ldrh	r1, [r3, #2]
    2cea:	ab05      	add	r3, sp, #20
    2cec:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2cee:	0101      	lsls	r1, r0, #4
    2cf0:	4b0c      	ldr	r3, [pc, #48]	; (2d24 <m2m_ip_cb+0x2fc>)
    2cf2:	185b      	adds	r3, r3, r1
    2cf4:	88db      	ldrh	r3, [r3, #6]
    2cf6:	b29b      	uxth	r3, r3
    2cf8:	429a      	cmp	r2, r3
    2cfa:	d000      	beq.n	2cfe <m2m_ip_cb+0x2d6>
    2cfc:	e6f0      	b.n	2ae0 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    2cfe:	4b08      	ldr	r3, [pc, #32]	; (2d20 <m2m_ip_cb+0x2f8>)
    2d00:	681b      	ldr	r3, [r3, #0]
    2d02:	2b00      	cmp	r3, #0
    2d04:	d100      	bne.n	2d08 <m2m_ip_cb+0x2e0>
    2d06:	e6eb      	b.n	2ae0 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    2d08:	4b05      	ldr	r3, [pc, #20]	; (2d20 <m2m_ip_cb+0x2f8>)
    2d0a:	681b      	ldr	r3, [r3, #0]
    2d0c:	aa05      	add	r2, sp, #20
    2d0e:	0029      	movs	r1, r5
    2d10:	4798      	blx	r3
	{
    2d12:	e6e5      	b.n	2ae0 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    2d14:	2508      	movs	r5, #8
    2d16:	e7da      	b.n	2cce <m2m_ip_cb+0x2a6>
    2d18:	00000cbd 	.word	0x00000cbd
    2d1c:	20000b90 	.word	0x20000b90
    2d20:	20000b8c 	.word	0x20000b8c
    2d24:	20000adc 	.word	0x20000adc
    2d28:	20000206 	.word	0x20000206
    2d2c:	20000b94 	.word	0x20000b94
    2d30:	00002915 	.word	0x00002915

00002d34 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    2d34:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    2d36:	4b0a      	ldr	r3, [pc, #40]	; (2d60 <socketInit+0x2c>)
    2d38:	781b      	ldrb	r3, [r3, #0]
    2d3a:	2b00      	cmp	r3, #0
    2d3c:	d000      	beq.n	2d40 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    2d3e:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    2d40:	22b0      	movs	r2, #176	; 0xb0
    2d42:	2100      	movs	r1, #0
    2d44:	4807      	ldr	r0, [pc, #28]	; (2d64 <socketInit+0x30>)
    2d46:	4b08      	ldr	r3, [pc, #32]	; (2d68 <socketInit+0x34>)
    2d48:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    2d4a:	4908      	ldr	r1, [pc, #32]	; (2d6c <socketInit+0x38>)
    2d4c:	2002      	movs	r0, #2
    2d4e:	4b08      	ldr	r3, [pc, #32]	; (2d70 <socketInit+0x3c>)
    2d50:	4798      	blx	r3
		gbSocketInit	= 1;
    2d52:	2201      	movs	r2, #1
    2d54:	4b02      	ldr	r3, [pc, #8]	; (2d60 <socketInit+0x2c>)
    2d56:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    2d58:	2200      	movs	r2, #0
    2d5a:	4b06      	ldr	r3, [pc, #24]	; (2d74 <socketInit+0x40>)
    2d5c:	801a      	strh	r2, [r3, #0]
}
    2d5e:	e7ee      	b.n	2d3e <socketInit+0xa>
    2d60:	20000205 	.word	0x20000205
    2d64:	20000adc 	.word	0x20000adc
    2d68:	00000591 	.word	0x00000591
    2d6c:	00002a29 	.word	0x00002a29
    2d70:	00000da5 	.word	0x00000da5
    2d74:	20000206 	.word	0x20000206

00002d78 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2d78:	4b02      	ldr	r3, [pc, #8]	; (2d84 <registerSocketCallback+0xc>)
    2d7a:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2d7c:	4b02      	ldr	r3, [pc, #8]	; (2d88 <registerSocketCallback+0x10>)
    2d7e:	6019      	str	r1, [r3, #0]
}
    2d80:	4770      	bx	lr
    2d82:	46c0      	nop			; (mov r8, r8)
    2d84:	20000b8c 	.word	0x20000b8c
    2d88:	20000b94 	.word	0x20000b94

00002d8c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    2d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d8e:	46d6      	mov	lr, sl
    2d90:	4647      	mov	r7, r8
    2d92:	b580      	push	{r7, lr}
    2d94:	b089      	sub	sp, #36	; 0x24
    2d96:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    2d98:	2802      	cmp	r0, #2
    2d9a:	d000      	beq.n	2d9e <socket+0x12>
    2d9c:	e09c      	b.n	2ed8 <socket+0x14c>
	{
		if(u8Type == SOCK_STREAM)
    2d9e:	2901      	cmp	r1, #1
    2da0:	d00a      	beq.n	2db8 <socket+0x2c>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    2da2:	2902      	cmp	r1, #2
    2da4:	d100      	bne.n	2da8 <socket+0x1c>
    2da6:	e070      	b.n	2e8a <socket+0xfe>
	SOCKET					sock = -1;
    2da8:	2501      	movs	r5, #1
    2daa:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    2dac:	0028      	movs	r0, r5
    2dae:	b009      	add	sp, #36	; 0x24
    2db0:	bc0c      	pop	{r2, r3}
    2db2:	4690      	mov	r8, r2
    2db4:	469a      	mov	sl, r3
    2db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    2db8:	4c49      	ldr	r4, [pc, #292]	; (2ee0 <socket+0x154>)
    2dba:	7827      	ldrb	r7, [r4, #0]
    2dbc:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2dbe:	7826      	ldrb	r6, [r4, #0]
    2dc0:	b2f6      	uxtb	r6, r6
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2dc2:	7820      	ldrb	r0, [r4, #0]
    2dc4:	3001      	adds	r0, #1
    2dc6:	3106      	adds	r1, #6
    2dc8:	4b46      	ldr	r3, [pc, #280]	; (2ee4 <socket+0x158>)
    2dca:	4798      	blx	r3
    2dcc:	b2c9      	uxtb	r1, r1
    2dce:	7021      	strb	r1, [r4, #0]
				if(!pstrSock->bIsUsed)
    2dd0:	0132      	lsls	r2, r6, #4
    2dd2:	4b45      	ldr	r3, [pc, #276]	; (2ee8 <socket+0x15c>)
    2dd4:	189b      	adds	r3, r3, r2
    2dd6:	7a9b      	ldrb	r3, [r3, #10]
    2dd8:	2506      	movs	r5, #6
    2dda:	2b00      	cmp	r3, #0
    2ddc:	d018      	beq.n	2e10 <socket+0x84>
				u8SockID	= u8NextTcpSock;
    2dde:	4e40      	ldr	r6, [pc, #256]	; (2ee0 <socket+0x154>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2de0:	4b40      	ldr	r3, [pc, #256]	; (2ee4 <socket+0x158>)
    2de2:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    2de4:	4b40      	ldr	r3, [pc, #256]	; (2ee8 <socket+0x15c>)
    2de6:	4698      	mov	r8, r3
				u8SockID	= u8NextTcpSock;
    2de8:	7837      	ldrb	r7, [r6, #0]
    2dea:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2dec:	7834      	ldrb	r4, [r6, #0]
    2dee:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2df0:	7830      	ldrb	r0, [r6, #0]
    2df2:	3001      	adds	r0, #1
    2df4:	2107      	movs	r1, #7
    2df6:	47d0      	blx	sl
    2df8:	b2c9      	uxtb	r1, r1
    2dfa:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    2dfc:	0123      	lsls	r3, r4, #4
    2dfe:	4443      	add	r3, r8
    2e00:	7a9b      	ldrb	r3, [r3, #10]
    2e02:	2b00      	cmp	r3, #0
    2e04:	d007      	beq.n	2e16 <socket+0x8a>
    2e06:	3d01      	subs	r5, #1
    2e08:	b2ed      	uxtb	r5, r5
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    2e0a:	2d00      	cmp	r5, #0
    2e0c:	d1ec      	bne.n	2de8 <socket+0x5c>
    2e0e:	e7cb      	b.n	2da8 <socket+0x1c>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2e10:	4b35      	ldr	r3, [pc, #212]	; (2ee8 <socket+0x15c>)
    2e12:	18d4      	adds	r4, r2, r3
    2e14:	e002      	b.n	2e1c <socket+0x90>
    2e16:	0124      	lsls	r4, r4, #4
    2e18:	4b33      	ldr	r3, [pc, #204]	; (2ee8 <socket+0x15c>)
    2e1a:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    2e1c:	b27d      	sxtb	r5, r7
		if(sock >= 0)
    2e1e:	2d00      	cmp	r5, #0
    2e20:	dbc4      	blt.n	2dac <socket+0x20>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    2e22:	2210      	movs	r2, #16
    2e24:	2100      	movs	r1, #0
    2e26:	0020      	movs	r0, r4
    2e28:	4b30      	ldr	r3, [pc, #192]	; (2eec <socket+0x160>)
    2e2a:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    2e2c:	2301      	movs	r3, #1
    2e2e:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    2e30:	4a2f      	ldr	r2, [pc, #188]	; (2ef0 <socket+0x164>)
    2e32:	8813      	ldrh	r3, [r2, #0]
    2e34:	3301      	adds	r3, #1
    2e36:	b29b      	uxth	r3, r3
    2e38:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    2e3a:	8813      	ldrh	r3, [r2, #0]
    2e3c:	b29b      	uxth	r3, r3
    2e3e:	2b00      	cmp	r3, #0
    2e40:	d103      	bne.n	2e4a <socket+0xbe>
				++gu16SessionID;
    2e42:	8813      	ldrh	r3, [r2, #0]
    2e44:	3301      	adds	r3, #1
    2e46:	b29b      	uxth	r3, r3
    2e48:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    2e4a:	4e29      	ldr	r6, [pc, #164]	; (2ef0 <socket+0x164>)
    2e4c:	8833      	ldrh	r3, [r6, #0]
    2e4e:	b29b      	uxth	r3, r3
    2e50:	80e3      	strh	r3, [r4, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    2e52:	4828      	ldr	r0, [pc, #160]	; (2ef4 <socket+0x168>)
    2e54:	4f28      	ldr	r7, [pc, #160]	; (2ef8 <socket+0x16c>)
    2e56:	47b8      	blx	r7
    2e58:	8832      	ldrh	r2, [r6, #0]
    2e5a:	b292      	uxth	r2, r2
    2e5c:	0029      	movs	r1, r5
    2e5e:	4827      	ldr	r0, [pc, #156]	; (2efc <socket+0x170>)
    2e60:	47b8      	blx	r7
    2e62:	200d      	movs	r0, #13
    2e64:	4b26      	ldr	r3, [pc, #152]	; (2f00 <socket+0x174>)
    2e66:	4798      	blx	r3
			if(u8Flags & SOCKET_FLAGS_SSL)
    2e68:	9b05      	ldr	r3, [sp, #20]
    2e6a:	07db      	lsls	r3, r3, #31
    2e6c:	d59e      	bpl.n	2dac <socket+0x20>
				strSSLCreate.sslSock = sock;
    2e6e:	aa07      	add	r2, sp, #28
    2e70:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    2e72:	2321      	movs	r3, #33	; 0x21
    2e74:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    2e76:	2300      	movs	r3, #0
    2e78:	9302      	str	r3, [sp, #8]
    2e7a:	9301      	str	r3, [sp, #4]
    2e7c:	9300      	str	r3, [sp, #0]
    2e7e:	3304      	adds	r3, #4
    2e80:	2150      	movs	r1, #80	; 0x50
    2e82:	2002      	movs	r0, #2
    2e84:	4c1f      	ldr	r4, [pc, #124]	; (2f04 <socket+0x178>)
    2e86:	47a0      	blx	r4
    2e88:	e790      	b.n	2dac <socket+0x20>
				u8SockID		= u8NextUdpSock;
    2e8a:	4b1f      	ldr	r3, [pc, #124]	; (2f08 <socket+0x17c>)
    2e8c:	781d      	ldrb	r5, [r3, #0]
    2e8e:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e90:	781c      	ldrb	r4, [r3, #0]
    2e92:	0124      	lsls	r4, r4, #4
    2e94:	4a1d      	ldr	r2, [pc, #116]	; (2f0c <socket+0x180>)
    2e96:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e98:	7819      	ldrb	r1, [r3, #0]
    2e9a:	3101      	adds	r1, #1
    2e9c:	2203      	movs	r2, #3
    2e9e:	400a      	ands	r2, r1
    2ea0:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    2ea2:	7aa3      	ldrb	r3, [r4, #10]
    2ea4:	2b00      	cmp	r3, #0
    2ea6:	d014      	beq.n	2ed2 <socket+0x146>
    2ea8:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    2eaa:	4917      	ldr	r1, [pc, #92]	; (2f08 <socket+0x17c>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2eac:	4f17      	ldr	r7, [pc, #92]	; (2f0c <socket+0x180>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2eae:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    2eb0:	780d      	ldrb	r5, [r1, #0]
    2eb2:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2eb4:	780c      	ldrb	r4, [r1, #0]
    2eb6:	0124      	lsls	r4, r4, #4
    2eb8:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2eba:	780b      	ldrb	r3, [r1, #0]
    2ebc:	3301      	adds	r3, #1
    2ebe:	4003      	ands	r3, r0
    2ec0:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    2ec2:	7aa3      	ldrb	r3, [r4, #10]
    2ec4:	2b00      	cmp	r3, #0
    2ec6:	d004      	beq.n	2ed2 <socket+0x146>
    2ec8:	3a01      	subs	r2, #1
    2eca:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    2ecc:	2a00      	cmp	r2, #0
    2ece:	d1ef      	bne.n	2eb0 <socket+0x124>
    2ed0:	e76a      	b.n	2da8 <socket+0x1c>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    2ed2:	3507      	adds	r5, #7
    2ed4:	b26d      	sxtb	r5, r5
					break;
    2ed6:	e7a2      	b.n	2e1e <socket+0x92>
	SOCKET					sock = -1;
    2ed8:	2501      	movs	r5, #1
    2eda:	426d      	negs	r5, r5
    2edc:	e766      	b.n	2dac <socket+0x20>
    2ede:	46c0      	nop			; (mov r8, r8)
    2ee0:	20000208 	.word	0x20000208
    2ee4:	0000c88d 	.word	0x0000c88d
    2ee8:	20000adc 	.word	0x20000adc
    2eec:	00000591 	.word	0x00000591
    2ef0:	20000206 	.word	0x20000206
    2ef4:	0000e208 	.word	0x0000e208
    2ef8:	0000c975 	.word	0x0000c975
    2efc:	0000ec98 	.word	0x0000ec98
    2f00:	0000c9a9 	.word	0x0000c9a9
    2f04:	000006a5 	.word	0x000006a5
    2f08:	20000209 	.word	0x20000209
    2f0c:	20000b4c 	.word	0x20000b4c

00002f10 <bind>:

Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2f10:	b570      	push	{r4, r5, r6, lr}
    2f12:	b088      	sub	sp, #32
    2f14:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((pstrAddr != NULL) && (sock >= 0) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2f16:	2900      	cmp	r1, #0
    2f18:	d02b      	beq.n	2f72 <bind+0x62>
    2f1a:	2800      	cmp	r0, #0
    2f1c:	db2c      	blt.n	2f78 <bind+0x68>
    2f1e:	0100      	lsls	r0, r0, #4
    2f20:	4b1a      	ldr	r3, [pc, #104]	; (2f8c <bind+0x7c>)
    2f22:	181b      	adds	r3, r3, r0
    2f24:	7a9b      	ldrb	r3, [r3, #10]
    2f26:	2b01      	cmp	r3, #1
    2f28:	d129      	bne.n	2f7e <bind+0x6e>
    2f2a:	2a00      	cmp	r2, #0
    2f2c:	d02a      	beq.n	2f84 <bind+0x74>
	{
		tstrBindCmd			strBind;
		uint8				u8CMD = SOCKET_CMD_BIND;
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2f2e:	4b17      	ldr	r3, [pc, #92]	; (2f8c <bind+0x7c>)
    2f30:	181b      	adds	r3, r3, r0
    2f32:	7adb      	ldrb	r3, [r3, #11]
		uint8				u8CMD = SOCKET_CMD_BIND;
    2f34:	2641      	movs	r6, #65	; 0x41
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2f36:	07db      	lsls	r3, r3, #31
    2f38:	d500      	bpl.n	2f3c <bind+0x2c>
		{
			u8CMD = SOCKET_CMD_SSL_BIND;
    2f3a:	3613      	adds	r6, #19
		}

		/* Build the bind request. */
		strBind.sock = sock;
    2f3c:	ad05      	add	r5, sp, #20
    2f3e:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strBind.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2f40:	2208      	movs	r2, #8
    2f42:	0028      	movs	r0, r5
    2f44:	4b12      	ldr	r3, [pc, #72]	; (2f90 <bind+0x80>)
    2f46:	4798      	blx	r3
		strBind.u16SessionID		= gastrSockets[sock].u16SessionID;
    2f48:	0124      	lsls	r4, r4, #4
    2f4a:	4b10      	ldr	r3, [pc, #64]	; (2f8c <bind+0x7c>)
    2f4c:	191c      	adds	r4, r3, r4
    2f4e:	88e3      	ldrh	r3, [r4, #6]
    2f50:	816b      	strh	r3, [r5, #10]
		
		/* Send the request. */
		s8Ret = SOCKET_REQUEST(u8CMD, (uint8*)&strBind,sizeof(tstrBindCmd) , NULL , 0, 0);
    2f52:	2300      	movs	r3, #0
    2f54:	9302      	str	r3, [sp, #8]
    2f56:	9301      	str	r3, [sp, #4]
    2f58:	9300      	str	r3, [sp, #0]
    2f5a:	330c      	adds	r3, #12
    2f5c:	002a      	movs	r2, r5
    2f5e:	0031      	movs	r1, r6
    2f60:	2002      	movs	r0, #2
    2f62:	4c0c      	ldr	r4, [pc, #48]	; (2f94 <bind+0x84>)
    2f64:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2f66:	2800      	cmp	r0, #0
    2f68:	d001      	beq.n	2f6e <bind+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2f6a:	2009      	movs	r0, #9
    2f6c:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2f6e:	b008      	add	sp, #32
    2f70:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2f72:	2006      	movs	r0, #6
    2f74:	4240      	negs	r0, r0
    2f76:	e7fa      	b.n	2f6e <bind+0x5e>
    2f78:	2006      	movs	r0, #6
    2f7a:	4240      	negs	r0, r0
    2f7c:	e7f7      	b.n	2f6e <bind+0x5e>
    2f7e:	2006      	movs	r0, #6
    2f80:	4240      	negs	r0, r0
    2f82:	e7f4      	b.n	2f6e <bind+0x5e>
    2f84:	2006      	movs	r0, #6
    2f86:	4240      	negs	r0, r0
    2f88:	e7f1      	b.n	2f6e <bind+0x5e>
    2f8a:	46c0      	nop			; (mov r8, r8)
    2f8c:	20000adc 	.word	0x20000adc
    2f90:	0000057d 	.word	0x0000057d
    2f94:	000006a5 	.word	0x000006a5

00002f98 <listen>:

Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
    2f98:	b510      	push	{r4, lr}
    2f9a:	b086      	sub	sp, #24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    2f9c:	2800      	cmp	r0, #0
    2f9e:	db1c      	blt.n	2fda <listen+0x42>
    2fa0:	0102      	lsls	r2, r0, #4
    2fa2:	4b11      	ldr	r3, [pc, #68]	; (2fe8 <listen+0x50>)
    2fa4:	189b      	adds	r3, r3, r2
    2fa6:	7a9b      	ldrb	r3, [r3, #10]
    2fa8:	2b01      	cmp	r3, #1
    2faa:	d119      	bne.n	2fe0 <listen+0x48>
	{
		tstrListenCmd		strListen;

		strListen.sock = sock;
    2fac:	aa05      	add	r2, sp, #20
    2fae:	7010      	strb	r0, [r2, #0]
		strListen.u8BackLog = backlog;
    2fb0:	7051      	strb	r1, [r2, #1]
		strListen.u16SessionID		= gastrSockets[sock].u16SessionID;
    2fb2:	0100      	lsls	r0, r0, #4
    2fb4:	4b0c      	ldr	r3, [pc, #48]	; (2fe8 <listen+0x50>)
    2fb6:	1818      	adds	r0, r3, r0
    2fb8:	88c3      	ldrh	r3, [r0, #6]
    2fba:	8053      	strh	r3, [r2, #2]

		s8Ret = SOCKET_REQUEST(SOCKET_CMD_LISTEN, (uint8*)&strListen, sizeof(tstrListenCmd), NULL, 0, 0);
    2fbc:	2300      	movs	r3, #0
    2fbe:	9302      	str	r3, [sp, #8]
    2fc0:	9301      	str	r3, [sp, #4]
    2fc2:	9300      	str	r3, [sp, #0]
    2fc4:	3304      	adds	r3, #4
    2fc6:	2142      	movs	r1, #66	; 0x42
    2fc8:	2002      	movs	r0, #2
    2fca:	4c08      	ldr	r4, [pc, #32]	; (2fec <listen+0x54>)
    2fcc:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2fce:	2800      	cmp	r0, #0
    2fd0:	d001      	beq.n	2fd6 <listen+0x3e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2fd2:	2009      	movs	r0, #9
    2fd4:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2fd6:	b006      	add	sp, #24
    2fd8:	bd10      	pop	{r4, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2fda:	2006      	movs	r0, #6
    2fdc:	4240      	negs	r0, r0
    2fde:	e7fa      	b.n	2fd6 <listen+0x3e>
    2fe0:	2006      	movs	r0, #6
    2fe2:	4240      	negs	r0, r0
    2fe4:	e7f7      	b.n	2fd6 <listen+0x3e>
    2fe6:	46c0      	nop			; (mov r8, r8)
    2fe8:	20000adc 	.word	0x20000adc
    2fec:	000006a5 	.word	0x000006a5

00002ff0 <accept>:
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
    2ff0:	2800      	cmp	r0, #0
    2ff2:	db07      	blt.n	3004 <accept+0x14>
    2ff4:	0100      	lsls	r0, r0, #4
    2ff6:	4b06      	ldr	r3, [pc, #24]	; (3010 <accept+0x20>)
    2ff8:	1818      	adds	r0, r3, r0
    2ffa:	7a83      	ldrb	r3, [r0, #10]
    2ffc:	2b01      	cmp	r3, #1
    2ffe:	d104      	bne.n	300a <accept+0x1a>
	{
		s8Ret = SOCK_ERR_NO_ERROR;
    3000:	2000      	movs	r0, #0
	}
	return s8Ret;
}
    3002:	4770      	bx	lr
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3004:	2006      	movs	r0, #6
    3006:	4240      	negs	r0, r0
    3008:	e7fb      	b.n	3002 <accept+0x12>
    300a:	2006      	movs	r0, #6
    300c:	4240      	negs	r0, r0
    300e:	e7f8      	b.n	3002 <accept+0x12>
    3010:	20000adc 	.word	0x20000adc

00003014 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    3014:	b570      	push	{r4, r5, r6, lr}
    3016:	b088      	sub	sp, #32
    3018:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    301a:	db30      	blt.n	307e <connect+0x6a>
    301c:	2900      	cmp	r1, #0
    301e:	d031      	beq.n	3084 <connect+0x70>
    3020:	0100      	lsls	r0, r0, #4
    3022:	4b1d      	ldr	r3, [pc, #116]	; (3098 <connect+0x84>)
    3024:	181b      	adds	r3, r3, r0
    3026:	7a9b      	ldrb	r3, [r3, #10]
    3028:	2b01      	cmp	r3, #1
    302a:	d12e      	bne.n	308a <connect+0x76>
    302c:	2a00      	cmp	r2, #0
    302e:	d02f      	beq.n	3090 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    3030:	4b19      	ldr	r3, [pc, #100]	; (3098 <connect+0x84>)
    3032:	181b      	adds	r3, r3, r0
    3034:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    3036:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    3038:	07db      	lsls	r3, r3, #31
    303a:	d505      	bpl.n	3048 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    303c:	4b16      	ldr	r3, [pc, #88]	; (3098 <connect+0x84>)
    303e:	181b      	adds	r3, r3, r0
    3040:	7ada      	ldrb	r2, [r3, #11]
    3042:	ab05      	add	r3, sp, #20
    3044:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    3046:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    3048:	ad05      	add	r5, sp, #20
    304a:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    304c:	2208      	movs	r2, #8
    304e:	0028      	movs	r0, r5
    3050:	4b12      	ldr	r3, [pc, #72]	; (309c <connect+0x88>)
    3052:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    3054:	0124      	lsls	r4, r4, #4
    3056:	4b10      	ldr	r3, [pc, #64]	; (3098 <connect+0x84>)
    3058:	191c      	adds	r4, r3, r4
    305a:	88e3      	ldrh	r3, [r4, #6]
    305c:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    305e:	2300      	movs	r3, #0
    3060:	9302      	str	r3, [sp, #8]
    3062:	9301      	str	r3, [sp, #4]
    3064:	9300      	str	r3, [sp, #0]
    3066:	330c      	adds	r3, #12
    3068:	002a      	movs	r2, r5
    306a:	0031      	movs	r1, r6
    306c:	2002      	movs	r0, #2
    306e:	4c0c      	ldr	r4, [pc, #48]	; (30a0 <connect+0x8c>)
    3070:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    3072:	2800      	cmp	r0, #0
    3074:	d001      	beq.n	307a <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    3076:	2009      	movs	r0, #9
    3078:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    307a:	b008      	add	sp, #32
    307c:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    307e:	2006      	movs	r0, #6
    3080:	4240      	negs	r0, r0
    3082:	e7fa      	b.n	307a <connect+0x66>
    3084:	2006      	movs	r0, #6
    3086:	4240      	negs	r0, r0
    3088:	e7f7      	b.n	307a <connect+0x66>
    308a:	2006      	movs	r0, #6
    308c:	4240      	negs	r0, r0
    308e:	e7f4      	b.n	307a <connect+0x66>
    3090:	2006      	movs	r0, #6
    3092:	4240      	negs	r0, r0
    3094:	e7f1      	b.n	307a <connect+0x66>
    3096:	46c0      	nop			; (mov r8, r8)
    3098:	20000adc 	.word	0x20000adc
    309c:	0000057d 	.word	0x0000057d
    30a0:	000006a5 	.word	0x000006a5

000030a4 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    30a4:	b530      	push	{r4, r5, lr}
    30a6:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    30a8:	2800      	cmp	r0, #0
    30aa:	db36      	blt.n	311a <send+0x76>
    30ac:	2900      	cmp	r1, #0
    30ae:	d037      	beq.n	3120 <send+0x7c>
    30b0:	23af      	movs	r3, #175	; 0xaf
    30b2:	00db      	lsls	r3, r3, #3
    30b4:	429a      	cmp	r2, r3
    30b6:	d836      	bhi.n	3126 <send+0x82>
    30b8:	0104      	lsls	r4, r0, #4
    30ba:	4b1e      	ldr	r3, [pc, #120]	; (3134 <send+0x90>)
    30bc:	191b      	adds	r3, r3, r4
    30be:	7a9b      	ldrb	r3, [r3, #10]
    30c0:	2b01      	cmp	r3, #1
    30c2:	d133      	bne.n	312c <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    30c4:	ab04      	add	r3, sp, #16
    30c6:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    30c8:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    30ca:	0025      	movs	r5, r4
    30cc:	4c19      	ldr	r4, [pc, #100]	; (3134 <send+0x90>)
    30ce:	1964      	adds	r4, r4, r5
    30d0:	88e4      	ldrh	r4, [r4, #6]
    30d2:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    30d4:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    30d6:	2806      	cmp	r0, #6
    30d8:	dd00      	ble.n	30dc <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    30da:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30dc:	0104      	lsls	r4, r0, #4
    30de:	4b15      	ldr	r3, [pc, #84]	; (3134 <send+0x90>)
    30e0:	191b      	adds	r3, r3, r4
    30e2:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    30e4:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30e6:	07e4      	lsls	r4, r4, #31
    30e8:	d505      	bpl.n	30f6 <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    30ea:	0100      	lsls	r0, r0, #4
    30ec:	4b11      	ldr	r3, [pc, #68]	; (3134 <send+0x90>)
    30ee:	1818      	adds	r0, r3, r0
    30f0:	8905      	ldrh	r5, [r0, #8]
    30f2:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    30f4:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    30f6:	2080      	movs	r0, #128	; 0x80
    30f8:	4318      	orrs	r0, r3
    30fa:	9502      	str	r5, [sp, #8]
    30fc:	9201      	str	r2, [sp, #4]
    30fe:	9100      	str	r1, [sp, #0]
    3100:	2310      	movs	r3, #16
    3102:	aa04      	add	r2, sp, #16
    3104:	0001      	movs	r1, r0
    3106:	2002      	movs	r0, #2
    3108:	4c0b      	ldr	r4, [pc, #44]	; (3138 <send+0x94>)
    310a:	47a0      	blx	r4
    310c:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    310e:	2800      	cmp	r0, #0
    3110:	d000      	beq.n	3114 <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    3112:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    3114:	0018      	movs	r0, r3
    3116:	b009      	add	sp, #36	; 0x24
    3118:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    311a:	2306      	movs	r3, #6
    311c:	425b      	negs	r3, r3
    311e:	e7f9      	b.n	3114 <send+0x70>
    3120:	2306      	movs	r3, #6
    3122:	425b      	negs	r3, r3
    3124:	e7f6      	b.n	3114 <send+0x70>
    3126:	2306      	movs	r3, #6
    3128:	425b      	negs	r3, r3
    312a:	e7f3      	b.n	3114 <send+0x70>
    312c:	2306      	movs	r3, #6
    312e:	425b      	negs	r3, r3
    3130:	e7f0      	b.n	3114 <send+0x70>
    3132:	46c0      	nop			; (mov r8, r8)
    3134:	20000adc 	.word	0x20000adc
    3138:	000006a5 	.word	0x000006a5

0000313c <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    313c:	b530      	push	{r4, r5, lr}
    313e:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    3140:	2800      	cmp	r0, #0
    3142:	db34      	blt.n	31ae <recv+0x72>
    3144:	2900      	cmp	r1, #0
    3146:	d035      	beq.n	31b4 <recv+0x78>
    3148:	2a00      	cmp	r2, #0
    314a:	d036      	beq.n	31ba <recv+0x7e>
    314c:	0105      	lsls	r5, r0, #4
    314e:	4c1e      	ldr	r4, [pc, #120]	; (31c8 <recv+0x8c>)
    3150:	1964      	adds	r4, r4, r5
    3152:	7aa4      	ldrb	r4, [r4, #10]
    3154:	2c01      	cmp	r4, #1
    3156:	d133      	bne.n	31c0 <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    3158:	4c1b      	ldr	r4, [pc, #108]	; (31c8 <recv+0x8c>)
    315a:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    315c:	1964      	adds	r4, r4, r5
    315e:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    3160:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    3162:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    3164:	2900      	cmp	r1, #0
    3166:	d11d      	bne.n	31a4 <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    3168:	2101      	movs	r1, #1
    316a:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    316c:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    316e:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3170:	07d2      	lsls	r2, r2, #31
    3172:	d500      	bpl.n	3176 <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    3174:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    3176:	2b00      	cmp	r3, #0
    3178:	d117      	bne.n	31aa <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    317a:	3b01      	subs	r3, #1
    317c:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    317e:	aa04      	add	r2, sp, #16
    3180:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    3182:	0100      	lsls	r0, r0, #4
    3184:	4b10      	ldr	r3, [pc, #64]	; (31c8 <recv+0x8c>)
    3186:	1818      	adds	r0, r3, r0
    3188:	88c3      	ldrh	r3, [r0, #6]
    318a:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    318c:	2300      	movs	r3, #0
    318e:	9302      	str	r3, [sp, #8]
    3190:	9301      	str	r3, [sp, #4]
    3192:	9300      	str	r3, [sp, #0]
    3194:	3308      	adds	r3, #8
    3196:	2002      	movs	r0, #2
    3198:	4c0c      	ldr	r4, [pc, #48]	; (31cc <recv+0x90>)
    319a:	47a0      	blx	r4
    319c:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    319e:	2800      	cmp	r0, #0
    31a0:	d000      	beq.n	31a4 <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    31a2:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    31a4:	0010      	movs	r0, r2
    31a6:	b007      	add	sp, #28
    31a8:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    31aa:	9304      	str	r3, [sp, #16]
    31ac:	e7e7      	b.n	317e <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    31ae:	2206      	movs	r2, #6
    31b0:	4252      	negs	r2, r2
    31b2:	e7f7      	b.n	31a4 <recv+0x68>
    31b4:	2206      	movs	r2, #6
    31b6:	4252      	negs	r2, r2
    31b8:	e7f4      	b.n	31a4 <recv+0x68>
    31ba:	2206      	movs	r2, #6
    31bc:	4252      	negs	r2, r2
    31be:	e7f1      	b.n	31a4 <recv+0x68>
    31c0:	2206      	movs	r2, #6
    31c2:	4252      	negs	r2, r2
    31c4:	e7ee      	b.n	31a4 <recv+0x68>
    31c6:	46c0      	nop			; (mov r8, r8)
    31c8:	20000adc 	.word	0x20000adc
    31cc:	000006a5 	.word	0x000006a5

000031d0 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    31d0:	b530      	push	{r4, r5, lr}
    31d2:	b087      	sub	sp, #28
    31d4:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
    31d6:	481e      	ldr	r0, [pc, #120]	; (3250 <close+0x80>)
    31d8:	4d1e      	ldr	r5, [pc, #120]	; (3254 <close+0x84>)
    31da:	47a8      	blx	r5
    31dc:	0021      	movs	r1, r4
    31de:	481e      	ldr	r0, [pc, #120]	; (3258 <close+0x88>)
    31e0:	47a8      	blx	r5
    31e2:	200d      	movs	r0, #13
    31e4:	4b1d      	ldr	r3, [pc, #116]	; (325c <close+0x8c>)
    31e6:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    31e8:	2c00      	cmp	r4, #0
    31ea:	db2a      	blt.n	3242 <close+0x72>
    31ec:	0122      	lsls	r2, r4, #4
    31ee:	4b1c      	ldr	r3, [pc, #112]	; (3260 <close+0x90>)
    31f0:	189b      	adds	r3, r3, r2
    31f2:	7a9b      	ldrb	r3, [r3, #10]
    31f4:	2b01      	cmp	r3, #1
    31f6:	d127      	bne.n	3248 <close+0x78>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    31f8:	a905      	add	r1, sp, #20
    31fa:	700c      	strb	r4, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    31fc:	4b18      	ldr	r3, [pc, #96]	; (3260 <close+0x90>)
    31fe:	189b      	adds	r3, r3, r2
    3200:	88da      	ldrh	r2, [r3, #6]
    3202:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    3204:	2200      	movs	r2, #0
    3206:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    3208:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    320a:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    320c:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    320e:	07db      	lsls	r3, r3, #31
    3210:	d500      	bpl.n	3214 <close+0x44>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    3212:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    3214:	2300      	movs	r3, #0
    3216:	9302      	str	r3, [sp, #8]
    3218:	9301      	str	r3, [sp, #4]
    321a:	9300      	str	r3, [sp, #0]
    321c:	3304      	adds	r3, #4
    321e:	aa05      	add	r2, sp, #20
    3220:	2002      	movs	r0, #2
    3222:	4d10      	ldr	r5, [pc, #64]	; (3264 <close+0x94>)
    3224:	47a8      	blx	r5
    3226:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    3228:	d001      	beq.n	322e <close+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    322a:	2509      	movs	r5, #9
    322c:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    322e:	0124      	lsls	r4, r4, #4
    3230:	480b      	ldr	r0, [pc, #44]	; (3260 <close+0x90>)
    3232:	1820      	adds	r0, r4, r0
    3234:	2210      	movs	r2, #16
    3236:	2100      	movs	r1, #0
    3238:	4b0b      	ldr	r3, [pc, #44]	; (3268 <close+0x98>)
    323a:	4798      	blx	r3
	}
	return s8Ret;
}
    323c:	0028      	movs	r0, r5
    323e:	b007      	add	sp, #28
    3240:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3242:	2506      	movs	r5, #6
    3244:	426d      	negs	r5, r5
    3246:	e7f9      	b.n	323c <close+0x6c>
    3248:	2506      	movs	r5, #6
    324a:	426d      	negs	r5, r5
    324c:	e7f6      	b.n	323c <close+0x6c>
    324e:	46c0      	nop			; (mov r8, r8)
    3250:	0000e208 	.word	0x0000e208
    3254:	0000c975 	.word	0x0000c975
    3258:	0000ec80 	.word	0x0000ec80
    325c:	0000c9a9 	.word	0x0000c9a9
    3260:	20000adc 	.word	0x20000adc
    3264:	000006a5 	.word	0x000006a5
    3268:	00000591 	.word	0x00000591

0000326c <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    326c:	b570      	push	{r4, r5, r6, lr}
    326e:	b082      	sub	sp, #8
    3270:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3272:	4b2a      	ldr	r3, [pc, #168]	; (331c <spi_flash_enable+0xb0>)
    3274:	4798      	blx	r3
    3276:	0500      	lsls	r0, r0, #20
    3278:	0d00      	lsrs	r0, r0, #20
    327a:	4b29      	ldr	r3, [pc, #164]	; (3320 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    327c:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    327e:	4298      	cmp	r0, r3
    3280:	d802      	bhi.n	3288 <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    3282:	0028      	movs	r0, r5
    3284:	b002      	add	sp, #8
    3286:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    3288:	a901      	add	r1, sp, #4
    328a:	4826      	ldr	r0, [pc, #152]	; (3324 <spi_flash_enable+0xb8>)
    328c:	4b26      	ldr	r3, [pc, #152]	; (3328 <spi_flash_enable+0xbc>)
    328e:	4798      	blx	r3
    3290:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    3292:	d1f6      	bne.n	3282 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    3294:	4b25      	ldr	r3, [pc, #148]	; (332c <spi_flash_enable+0xc0>)
    3296:	9a01      	ldr	r2, [sp, #4]
    3298:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    329a:	4925      	ldr	r1, [pc, #148]	; (3330 <spi_flash_enable+0xc4>)
    329c:	4319      	orrs	r1, r3
    329e:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    32a0:	4820      	ldr	r0, [pc, #128]	; (3324 <spi_flash_enable+0xb8>)
    32a2:	4b24      	ldr	r3, [pc, #144]	; (3334 <spi_flash_enable+0xc8>)
    32a4:	4798      	blx	r3
		if(enable) {
    32a6:	2c00      	cmp	r4, #0
    32a8:	d020      	beq.n	32ec <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    32aa:	2100      	movs	r1, #0
    32ac:	4822      	ldr	r0, [pc, #136]	; (3338 <spi_flash_enable+0xcc>)
    32ae:	4c21      	ldr	r4, [pc, #132]	; (3334 <spi_flash_enable+0xc8>)
    32b0:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    32b2:	21ab      	movs	r1, #171	; 0xab
    32b4:	4821      	ldr	r0, [pc, #132]	; (333c <spi_flash_enable+0xd0>)
    32b6:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    32b8:	2101      	movs	r1, #1
    32ba:	4821      	ldr	r0, [pc, #132]	; (3340 <spi_flash_enable+0xd4>)
    32bc:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    32be:	2100      	movs	r1, #0
    32c0:	4820      	ldr	r0, [pc, #128]	; (3344 <spi_flash_enable+0xd8>)
    32c2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    32c4:	2181      	movs	r1, #129	; 0x81
    32c6:	4820      	ldr	r0, [pc, #128]	; (3348 <spi_flash_enable+0xdc>)
    32c8:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    32ca:	4e20      	ldr	r6, [pc, #128]	; (334c <spi_flash_enable+0xe0>)
    32cc:	4c20      	ldr	r4, [pc, #128]	; (3350 <spi_flash_enable+0xe4>)
    32ce:	0030      	movs	r0, r6
    32d0:	47a0      	blx	r4
    32d2:	2801      	cmp	r0, #1
    32d4:	d1fb      	bne.n	32ce <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    32d6:	4b15      	ldr	r3, [pc, #84]	; (332c <spi_flash_enable+0xc0>)
    32d8:	9a01      	ldr	r2, [sp, #4]
    32da:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    32dc:	2180      	movs	r1, #128	; 0x80
    32de:	0249      	lsls	r1, r1, #9
    32e0:	4319      	orrs	r1, r3
    32e2:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    32e4:	480f      	ldr	r0, [pc, #60]	; (3324 <spi_flash_enable+0xb8>)
    32e6:	4b13      	ldr	r3, [pc, #76]	; (3334 <spi_flash_enable+0xc8>)
    32e8:	4798      	blx	r3
    32ea:	e7ca      	b.n	3282 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    32ec:	2100      	movs	r1, #0
    32ee:	4812      	ldr	r0, [pc, #72]	; (3338 <spi_flash_enable+0xcc>)
    32f0:	4c10      	ldr	r4, [pc, #64]	; (3334 <spi_flash_enable+0xc8>)
    32f2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    32f4:	21b9      	movs	r1, #185	; 0xb9
    32f6:	4811      	ldr	r0, [pc, #68]	; (333c <spi_flash_enable+0xd0>)
    32f8:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    32fa:	2101      	movs	r1, #1
    32fc:	4810      	ldr	r0, [pc, #64]	; (3340 <spi_flash_enable+0xd4>)
    32fe:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3300:	2100      	movs	r1, #0
    3302:	4810      	ldr	r0, [pc, #64]	; (3344 <spi_flash_enable+0xd8>)
    3304:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    3306:	2181      	movs	r1, #129	; 0x81
    3308:	480f      	ldr	r0, [pc, #60]	; (3348 <spi_flash_enable+0xdc>)
    330a:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    330c:	4e0f      	ldr	r6, [pc, #60]	; (334c <spi_flash_enable+0xe0>)
    330e:	4c10      	ldr	r4, [pc, #64]	; (3350 <spi_flash_enable+0xe4>)
    3310:	0030      	movs	r0, r6
    3312:	47a0      	blx	r4
    3314:	2801      	cmp	r0, #1
    3316:	d1fb      	bne.n	3310 <spi_flash_enable+0xa4>
    3318:	e7dd      	b.n	32d6 <spi_flash_enable+0x6a>
    331a:	46c0      	nop			; (mov r8, r8)
    331c:	00001591 	.word	0x00001591
    3320:	0000039f 	.word	0x0000039f
    3324:	00001410 	.word	0x00001410
    3328:	000019e1 	.word	0x000019e1
    332c:	f8888fff 	.word	0xf8888fff
    3330:	01111000 	.word	0x01111000
    3334:	000019ed 	.word	0x000019ed
    3338:	00010208 	.word	0x00010208
    333c:	0001020c 	.word	0x0001020c
    3340:	00010214 	.word	0x00010214
    3344:	0001021c 	.word	0x0001021c
    3348:	00010204 	.word	0x00010204
    334c:	00010218 	.word	0x00010218
    3350:	000019d5 	.word	0x000019d5

00003354 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    3354:	4b0c      	ldr	r3, [pc, #48]	; (3388 <cpu_irq_enter_critical+0x34>)
    3356:	681b      	ldr	r3, [r3, #0]
    3358:	2b00      	cmp	r3, #0
    335a:	d106      	bne.n	336a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    335c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    3360:	2b00      	cmp	r3, #0
    3362:	d007      	beq.n	3374 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3364:	2200      	movs	r2, #0
    3366:	4b09      	ldr	r3, [pc, #36]	; (338c <cpu_irq_enter_critical+0x38>)
    3368:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    336a:	4a07      	ldr	r2, [pc, #28]	; (3388 <cpu_irq_enter_critical+0x34>)
    336c:	6813      	ldr	r3, [r2, #0]
    336e:	3301      	adds	r3, #1
    3370:	6013      	str	r3, [r2, #0]
}
    3372:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    3374:	b672      	cpsid	i
    3376:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    337a:	2200      	movs	r2, #0
    337c:	4b04      	ldr	r3, [pc, #16]	; (3390 <cpu_irq_enter_critical+0x3c>)
    337e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    3380:	3201      	adds	r2, #1
    3382:	4b02      	ldr	r3, [pc, #8]	; (338c <cpu_irq_enter_critical+0x38>)
    3384:	701a      	strb	r2, [r3, #0]
    3386:	e7f0      	b.n	336a <cpu_irq_enter_critical+0x16>
    3388:	2000020c 	.word	0x2000020c
    338c:	20000210 	.word	0x20000210
    3390:	2000000a 	.word	0x2000000a

00003394 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    3394:	4b08      	ldr	r3, [pc, #32]	; (33b8 <cpu_irq_leave_critical+0x24>)
    3396:	681a      	ldr	r2, [r3, #0]
    3398:	3a01      	subs	r2, #1
    339a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    339c:	681b      	ldr	r3, [r3, #0]
    339e:	2b00      	cmp	r3, #0
    33a0:	d109      	bne.n	33b6 <cpu_irq_leave_critical+0x22>
    33a2:	4b06      	ldr	r3, [pc, #24]	; (33bc <cpu_irq_leave_critical+0x28>)
    33a4:	781b      	ldrb	r3, [r3, #0]
    33a6:	2b00      	cmp	r3, #0
    33a8:	d005      	beq.n	33b6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    33aa:	2201      	movs	r2, #1
    33ac:	4b04      	ldr	r3, [pc, #16]	; (33c0 <cpu_irq_leave_critical+0x2c>)
    33ae:	701a      	strb	r2, [r3, #0]
    33b0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    33b4:	b662      	cpsie	i
	}
}
    33b6:	4770      	bx	lr
    33b8:	2000020c 	.word	0x2000020c
    33bc:	20000210 	.word	0x20000210
    33c0:	2000000a 	.word	0x2000000a

000033c4 <system_board_init>:




void system_board_init(void)
{
    33c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    33c6:	46c6      	mov	lr, r8
    33c8:	b500      	push	{lr}
    33ca:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    33cc:	ac01      	add	r4, sp, #4
    33ce:	2601      	movs	r6, #1
    33d0:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    33d2:	2700      	movs	r7, #0
    33d4:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    33d6:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    33d8:	0021      	movs	r1, r4
    33da:	2013      	movs	r0, #19
    33dc:	4d27      	ldr	r5, [pc, #156]	; (347c <system_board_init+0xb8>)
    33de:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    33e0:	4b27      	ldr	r3, [pc, #156]	; (3480 <system_board_init+0xbc>)
    33e2:	4698      	mov	r8, r3
    33e4:	2380      	movs	r3, #128	; 0x80
    33e6:	031b      	lsls	r3, r3, #12
    33e8:	4642      	mov	r2, r8
    33ea:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    33ec:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    33ee:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    33f0:	0021      	movs	r1, r4
    33f2:	201c      	movs	r0, #28
    33f4:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
    33f6:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    33f8:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    33fa:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
    33fc:	0021      	movs	r1, r4
    33fe:	2052      	movs	r0, #82	; 0x52
    3400:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
    3402:	0021      	movs	r1, r4
    3404:	203e      	movs	r0, #62	; 0x3e
    3406:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
    3408:	0021      	movs	r1, r4
    340a:	203f      	movs	r0, #63	; 0x3f
    340c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
    340e:	0021      	movs	r1, r4
    3410:	202f      	movs	r0, #47	; 0x2f
    3412:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
    3414:	0021      	movs	r1, r4
    3416:	2014      	movs	r0, #20
    3418:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    341a:	2280      	movs	r2, #128	; 0x80
    341c:	02d2      	lsls	r2, r2, #11
    341e:	4b19      	ldr	r3, [pc, #100]	; (3484 <system_board_init+0xc0>)
    3420:	619a      	str	r2, [r3, #24]
    3422:	4b19      	ldr	r3, [pc, #100]	; (3488 <system_board_init+0xc4>)
    3424:	2280      	movs	r2, #128	; 0x80
    3426:	05d2      	lsls	r2, r2, #23
    3428:	619a      	str	r2, [r3, #24]
    342a:	2280      	movs	r2, #128	; 0x80
    342c:	0612      	lsls	r2, r2, #24
    342e:	619a      	str	r2, [r3, #24]
    3430:	2280      	movs	r2, #128	; 0x80
    3432:	0212      	lsls	r2, r2, #8
    3434:	619a      	str	r2, [r3, #24]
    3436:	2380      	movs	r3, #128	; 0x80
    3438:	035b      	lsls	r3, r3, #13
    343a:	4642      	mov	r2, r8
    343c:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    343e:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
    3440:	0021      	movs	r1, r4
    3442:	2053      	movs	r0, #83	; 0x53
    3444:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
    3446:	4a11      	ldr	r2, [pc, #68]	; (348c <system_board_init+0xc8>)
    3448:	6a11      	ldr	r1, [r2, #32]
    344a:	2380      	movs	r3, #128	; 0x80
    344c:	039b      	lsls	r3, r3, #14
    344e:	430b      	orrs	r3, r1
    3450:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
    3452:	2204      	movs	r2, #4
    3454:	4b0e      	ldr	r3, [pc, #56]	; (3490 <system_board_init+0xcc>)
    3456:	801a      	strh	r2, [r3, #0]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3458:	466b      	mov	r3, sp
    345a:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
    345c:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
    345e:	2305      	movs	r3, #5
    3460:	466a      	mov	r2, sp
    3462:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
    3464:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
    3466:	4669      	mov	r1, sp
    3468:	2009      	movs	r0, #9
    346a:	4c0a      	ldr	r4, [pc, #40]	; (3494 <system_board_init+0xd0>)
    346c:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
    346e:	4669      	mov	r1, sp
    3470:	200c      	movs	r0, #12
    3472:	47a0      	blx	r4
#endif

}
    3474:	b002      	add	sp, #8
    3476:	bc04      	pop	{r2}
    3478:	4690      	mov	r8, r2
    347a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    347c:	00003669 	.word	0x00003669
    3480:	41004400 	.word	0x41004400
    3484:	41004500 	.word	0x41004500
    3488:	41004480 	.word	0x41004480
    348c:	40000400 	.word	0x40000400
    3490:	42005400 	.word	0x42005400
    3494:	00004d99 	.word	0x00004d99

00003498 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3498:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    349a:	2a00      	cmp	r2, #0
    349c:	d001      	beq.n	34a2 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    349e:	0018      	movs	r0, r3
    34a0:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    34a2:	008b      	lsls	r3, r1, #2
    34a4:	4a06      	ldr	r2, [pc, #24]	; (34c0 <extint_register_callback+0x28>)
    34a6:	589b      	ldr	r3, [r3, r2]
    34a8:	2b00      	cmp	r3, #0
    34aa:	d003      	beq.n	34b4 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    34ac:	4283      	cmp	r3, r0
    34ae:	d005      	beq.n	34bc <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    34b0:	231d      	movs	r3, #29
    34b2:	e7f4      	b.n	349e <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    34b4:	0089      	lsls	r1, r1, #2
    34b6:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    34b8:	2300      	movs	r3, #0
    34ba:	e7f0      	b.n	349e <extint_register_callback+0x6>
		return STATUS_OK;
    34bc:	2300      	movs	r3, #0
    34be:	e7ee      	b.n	349e <extint_register_callback+0x6>
    34c0:	20000b9c 	.word	0x20000b9c

000034c4 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    34c4:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    34c6:	2900      	cmp	r1, #0
    34c8:	d001      	beq.n	34ce <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    34ca:	0018      	movs	r0, r3
    34cc:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    34ce:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    34d0:	281f      	cmp	r0, #31
    34d2:	d800      	bhi.n	34d6 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    34d4:	4a02      	ldr	r2, [pc, #8]	; (34e0 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    34d6:	2301      	movs	r3, #1
    34d8:	4083      	lsls	r3, r0
    34da:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    34dc:	2300      	movs	r3, #0
    34de:	e7f4      	b.n	34ca <extint_chan_enable_callback+0x6>
    34e0:	40001800 	.word	0x40001800

000034e4 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    34e4:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    34e6:	2900      	cmp	r1, #0
    34e8:	d001      	beq.n	34ee <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    34ea:	0018      	movs	r0, r3
    34ec:	4770      	bx	lr
		return NULL;
    34ee:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    34f0:	281f      	cmp	r0, #31
    34f2:	d800      	bhi.n	34f6 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    34f4:	4a02      	ldr	r2, [pc, #8]	; (3500 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    34f6:	2301      	movs	r3, #1
    34f8:	4083      	lsls	r3, r0
    34fa:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    34fc:	2300      	movs	r3, #0
    34fe:	e7f4      	b.n	34ea <extint_chan_disable_callback+0x6>
    3500:	40001800 	.word	0x40001800

00003504 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    3504:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3506:	2200      	movs	r2, #0
    3508:	4b10      	ldr	r3, [pc, #64]	; (354c <EIC_Handler+0x48>)
    350a:	701a      	strb	r2, [r3, #0]
    350c:	2300      	movs	r3, #0
    350e:	4910      	ldr	r1, [pc, #64]	; (3550 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3510:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3512:	4e10      	ldr	r6, [pc, #64]	; (3554 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3514:	4c0d      	ldr	r4, [pc, #52]	; (354c <EIC_Handler+0x48>)
    3516:	e00a      	b.n	352e <EIC_Handler+0x2a>
		return eics[eic_index];
    3518:	490d      	ldr	r1, [pc, #52]	; (3550 <EIC_Handler+0x4c>)
    351a:	e008      	b.n	352e <EIC_Handler+0x2a>
    351c:	7823      	ldrb	r3, [r4, #0]
    351e:	3301      	adds	r3, #1
    3520:	b2db      	uxtb	r3, r3
    3522:	7023      	strb	r3, [r4, #0]
    3524:	2b0f      	cmp	r3, #15
    3526:	d810      	bhi.n	354a <EIC_Handler+0x46>
		return NULL;
    3528:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    352a:	2b1f      	cmp	r3, #31
    352c:	d9f4      	bls.n	3518 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    352e:	0028      	movs	r0, r5
    3530:	4018      	ands	r0, r3
    3532:	2201      	movs	r2, #1
    3534:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    3536:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    3538:	4210      	tst	r0, r2
    353a:	d0ef      	beq.n	351c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    353c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    353e:	009b      	lsls	r3, r3, #2
    3540:	599b      	ldr	r3, [r3, r6]
    3542:	2b00      	cmp	r3, #0
    3544:	d0ea      	beq.n	351c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    3546:	4798      	blx	r3
    3548:	e7e8      	b.n	351c <EIC_Handler+0x18>
			}
		}
	}
}
    354a:	bd70      	pop	{r4, r5, r6, pc}
    354c:	20000b98 	.word	0x20000b98
    3550:	40001800 	.word	0x40001800
    3554:	20000b9c 	.word	0x20000b9c

00003558 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    3558:	4a04      	ldr	r2, [pc, #16]	; (356c <_extint_enable+0x14>)
    355a:	7813      	ldrb	r3, [r2, #0]
    355c:	2102      	movs	r1, #2
    355e:	430b      	orrs	r3, r1
    3560:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    3562:	7853      	ldrb	r3, [r2, #1]
    3564:	b25b      	sxtb	r3, r3
    3566:	2b00      	cmp	r3, #0
    3568:	dbfb      	blt.n	3562 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    356a:	4770      	bx	lr
    356c:	40001800 	.word	0x40001800

00003570 <_system_extint_init>:
{
    3570:	b500      	push	{lr}
    3572:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    3574:	4a12      	ldr	r2, [pc, #72]	; (35c0 <_system_extint_init+0x50>)
    3576:	6993      	ldr	r3, [r2, #24]
    3578:	2140      	movs	r1, #64	; 0x40
    357a:	430b      	orrs	r3, r1
    357c:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    357e:	a901      	add	r1, sp, #4
    3580:	2300      	movs	r3, #0
    3582:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3584:	2005      	movs	r0, #5
    3586:	4b0f      	ldr	r3, [pc, #60]	; (35c4 <_system_extint_init+0x54>)
    3588:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    358a:	2005      	movs	r0, #5
    358c:	4b0e      	ldr	r3, [pc, #56]	; (35c8 <_system_extint_init+0x58>)
    358e:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    3590:	4a0e      	ldr	r2, [pc, #56]	; (35cc <_system_extint_init+0x5c>)
    3592:	7813      	ldrb	r3, [r2, #0]
    3594:	2101      	movs	r1, #1
    3596:	430b      	orrs	r3, r1
    3598:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    359a:	7853      	ldrb	r3, [r2, #1]
    359c:	b25b      	sxtb	r3, r3
    359e:	2b00      	cmp	r3, #0
    35a0:	dbfb      	blt.n	359a <_system_extint_init+0x2a>
    35a2:	4b0b      	ldr	r3, [pc, #44]	; (35d0 <_system_extint_init+0x60>)
    35a4:	0019      	movs	r1, r3
    35a6:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    35a8:	2200      	movs	r2, #0
    35aa:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    35ac:	4299      	cmp	r1, r3
    35ae:	d1fc      	bne.n	35aa <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    35b0:	2210      	movs	r2, #16
    35b2:	4b08      	ldr	r3, [pc, #32]	; (35d4 <_system_extint_init+0x64>)
    35b4:	601a      	str	r2, [r3, #0]
	_extint_enable();
    35b6:	4b08      	ldr	r3, [pc, #32]	; (35d8 <_system_extint_init+0x68>)
    35b8:	4798      	blx	r3
}
    35ba:	b003      	add	sp, #12
    35bc:	bd00      	pop	{pc}
    35be:	46c0      	nop			; (mov r8, r8)
    35c0:	40000400 	.word	0x40000400
    35c4:	00004ca1 	.word	0x00004ca1
    35c8:	00004c15 	.word	0x00004c15
    35cc:	40001800 	.word	0x40001800
    35d0:	20000b9c 	.word	0x20000b9c
    35d4:	e000e100 	.word	0xe000e100
    35d8:	00003559 	.word	0x00003559

000035dc <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    35dc:	2300      	movs	r3, #0
    35de:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    35e0:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    35e2:	2201      	movs	r2, #1
    35e4:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    35e6:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    35e8:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    35ea:	3302      	adds	r3, #2
    35ec:	72c3      	strb	r3, [r0, #11]
}
    35ee:	4770      	bx	lr

000035f0 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    35f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    35f2:	b083      	sub	sp, #12
    35f4:	0005      	movs	r5, r0
    35f6:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    35f8:	a901      	add	r1, sp, #4
    35fa:	2300      	movs	r3, #0
    35fc:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    35fe:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    3600:	7923      	ldrb	r3, [r4, #4]
    3602:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    3604:	7a23      	ldrb	r3, [r4, #8]
    3606:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    3608:	7820      	ldrb	r0, [r4, #0]
    360a:	4b15      	ldr	r3, [pc, #84]	; (3660 <extint_chan_set_config+0x70>)
    360c:	4798      	blx	r3
		return NULL;
    360e:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    3610:	2d1f      	cmp	r5, #31
    3612:	d800      	bhi.n	3616 <extint_chan_set_config+0x26>
		return eics[eic_index];
    3614:	4813      	ldr	r0, [pc, #76]	; (3664 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    3616:	2207      	movs	r2, #7
    3618:	402a      	ands	r2, r5
    361a:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    361c:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    361e:	7aa3      	ldrb	r3, [r4, #10]
    3620:	2b00      	cmp	r3, #0
    3622:	d001      	beq.n	3628 <extint_chan_set_config+0x38>
    3624:	2308      	movs	r3, #8
    3626:	431f      	orrs	r7, r3
    3628:	08eb      	lsrs	r3, r5, #3
    362a:	009b      	lsls	r3, r3, #2
    362c:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    362e:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3630:	260f      	movs	r6, #15
    3632:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    3634:	43b1      	bics	r1, r6
			(new_config << config_pos);
    3636:	4097      	lsls	r7, r2
    3638:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    363a:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    363c:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    363e:	7a63      	ldrb	r3, [r4, #9]
    3640:	2b00      	cmp	r3, #0
    3642:	d106      	bne.n	3652 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    3644:	6943      	ldr	r3, [r0, #20]
    3646:	2201      	movs	r2, #1
    3648:	40aa      	lsls	r2, r5
    364a:	4393      	bics	r3, r2
    364c:	6143      	str	r3, [r0, #20]
	}
}
    364e:	b003      	add	sp, #12
    3650:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    3652:	6942      	ldr	r2, [r0, #20]
    3654:	2301      	movs	r3, #1
    3656:	40ab      	lsls	r3, r5
    3658:	4313      	orrs	r3, r2
    365a:	6143      	str	r3, [r0, #20]
    365c:	e7f7      	b.n	364e <extint_chan_set_config+0x5e>
    365e:	46c0      	nop			; (mov r8, r8)
    3660:	00004d99 	.word	0x00004d99
    3664:	40001800 	.word	0x40001800

00003668 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    3668:	b500      	push	{lr}
    366a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    366c:	ab01      	add	r3, sp, #4
    366e:	2280      	movs	r2, #128	; 0x80
    3670:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    3672:	780a      	ldrb	r2, [r1, #0]
    3674:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    3676:	784a      	ldrb	r2, [r1, #1]
    3678:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    367a:	788a      	ldrb	r2, [r1, #2]
    367c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    367e:	0019      	movs	r1, r3
    3680:	4b01      	ldr	r3, [pc, #4]	; (3688 <port_pin_set_config+0x20>)
    3682:	4798      	blx	r3
}
    3684:	b003      	add	sp, #12
    3686:	bd00      	pop	{pc}
    3688:	00004d99 	.word	0x00004d99

0000368c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    368c:	b5f0      	push	{r4, r5, r6, r7, lr}
    368e:	46de      	mov	lr, fp
    3690:	4657      	mov	r7, sl
    3692:	464e      	mov	r6, r9
    3694:	4645      	mov	r5, r8
    3696:	b5e0      	push	{r5, r6, r7, lr}
    3698:	b087      	sub	sp, #28
    369a:	4680      	mov	r8, r0
    369c:	9104      	str	r1, [sp, #16]
    369e:	0016      	movs	r6, r2
    36a0:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    36a2:	2200      	movs	r2, #0
    36a4:	2300      	movs	r3, #0
    36a6:	2100      	movs	r1, #0
    36a8:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    36aa:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    36ac:	2001      	movs	r0, #1
    36ae:	0021      	movs	r1, r4
    36b0:	9600      	str	r6, [sp, #0]
    36b2:	9701      	str	r7, [sp, #4]
    36b4:	465c      	mov	r4, fp
    36b6:	9403      	str	r4, [sp, #12]
    36b8:	4644      	mov	r4, r8
    36ba:	9405      	str	r4, [sp, #20]
    36bc:	e013      	b.n	36e6 <long_division+0x5a>
    36be:	2420      	movs	r4, #32
    36c0:	1a64      	subs	r4, r4, r1
    36c2:	0005      	movs	r5, r0
    36c4:	40e5      	lsrs	r5, r4
    36c6:	46a8      	mov	r8, r5
    36c8:	e014      	b.n	36f4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    36ca:	9c00      	ldr	r4, [sp, #0]
    36cc:	9d01      	ldr	r5, [sp, #4]
    36ce:	1b12      	subs	r2, r2, r4
    36d0:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    36d2:	465c      	mov	r4, fp
    36d4:	464d      	mov	r5, r9
    36d6:	432c      	orrs	r4, r5
    36d8:	46a3      	mov	fp, r4
    36da:	9c03      	ldr	r4, [sp, #12]
    36dc:	4645      	mov	r5, r8
    36de:	432c      	orrs	r4, r5
    36e0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    36e2:	3901      	subs	r1, #1
    36e4:	d325      	bcc.n	3732 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    36e6:	2420      	movs	r4, #32
    36e8:	4264      	negs	r4, r4
    36ea:	190c      	adds	r4, r1, r4
    36ec:	d4e7      	bmi.n	36be <long_division+0x32>
    36ee:	0005      	movs	r5, r0
    36f0:	40a5      	lsls	r5, r4
    36f2:	46a8      	mov	r8, r5
    36f4:	0004      	movs	r4, r0
    36f6:	408c      	lsls	r4, r1
    36f8:	46a1      	mov	r9, r4
		r = r << 1;
    36fa:	1892      	adds	r2, r2, r2
    36fc:	415b      	adcs	r3, r3
    36fe:	0014      	movs	r4, r2
    3700:	001d      	movs	r5, r3
		if (n & bit_shift) {
    3702:	9e05      	ldr	r6, [sp, #20]
    3704:	464f      	mov	r7, r9
    3706:	403e      	ands	r6, r7
    3708:	46b4      	mov	ip, r6
    370a:	9e04      	ldr	r6, [sp, #16]
    370c:	4647      	mov	r7, r8
    370e:	403e      	ands	r6, r7
    3710:	46b2      	mov	sl, r6
    3712:	4666      	mov	r6, ip
    3714:	4657      	mov	r7, sl
    3716:	433e      	orrs	r6, r7
    3718:	d003      	beq.n	3722 <long_division+0x96>
			r |= 0x01;
    371a:	0006      	movs	r6, r0
    371c:	4326      	orrs	r6, r4
    371e:	0032      	movs	r2, r6
    3720:	002b      	movs	r3, r5
		if (r >= d) {
    3722:	9c00      	ldr	r4, [sp, #0]
    3724:	9d01      	ldr	r5, [sp, #4]
    3726:	429d      	cmp	r5, r3
    3728:	d8db      	bhi.n	36e2 <long_division+0x56>
    372a:	d1ce      	bne.n	36ca <long_division+0x3e>
    372c:	4294      	cmp	r4, r2
    372e:	d8d8      	bhi.n	36e2 <long_division+0x56>
    3730:	e7cb      	b.n	36ca <long_division+0x3e>
    3732:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    3734:	4658      	mov	r0, fp
    3736:	0019      	movs	r1, r3
    3738:	b007      	add	sp, #28
    373a:	bc3c      	pop	{r2, r3, r4, r5}
    373c:	4690      	mov	r8, r2
    373e:	4699      	mov	r9, r3
    3740:	46a2      	mov	sl, r4
    3742:	46ab      	mov	fp, r5
    3744:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003746 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    3746:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3748:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    374a:	2340      	movs	r3, #64	; 0x40
    374c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    374e:	4281      	cmp	r1, r0
    3750:	d202      	bcs.n	3758 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    3752:	0018      	movs	r0, r3
    3754:	bd10      	pop	{r4, pc}
		baud_calculated++;
    3756:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    3758:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    375a:	1c63      	adds	r3, r4, #1
    375c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    375e:	4288      	cmp	r0, r1
    3760:	d9f9      	bls.n	3756 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3762:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    3764:	2cff      	cmp	r4, #255	; 0xff
    3766:	d8f4      	bhi.n	3752 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    3768:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    376a:	2300      	movs	r3, #0
    376c:	e7f1      	b.n	3752 <_sercom_get_sync_baud_val+0xc>
	...

00003770 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    3770:	b5f0      	push	{r4, r5, r6, r7, lr}
    3772:	b083      	sub	sp, #12
    3774:	000f      	movs	r7, r1
    3776:	0016      	movs	r6, r2
    3778:	aa08      	add	r2, sp, #32
    377a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    377c:	0004      	movs	r4, r0
    377e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3780:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    3782:	42bc      	cmp	r4, r7
    3784:	d902      	bls.n	378c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    3786:	0010      	movs	r0, r2
    3788:	b003      	add	sp, #12
    378a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    378c:	2b00      	cmp	r3, #0
    378e:	d114      	bne.n	37ba <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    3790:	0002      	movs	r2, r0
    3792:	0008      	movs	r0, r1
    3794:	2100      	movs	r1, #0
    3796:	4c19      	ldr	r4, [pc, #100]	; (37fc <_sercom_get_async_baud_val+0x8c>)
    3798:	47a0      	blx	r4
    379a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    379c:	003a      	movs	r2, r7
    379e:	2300      	movs	r3, #0
    37a0:	2000      	movs	r0, #0
    37a2:	4c17      	ldr	r4, [pc, #92]	; (3800 <_sercom_get_async_baud_val+0x90>)
    37a4:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    37a6:	2200      	movs	r2, #0
    37a8:	2301      	movs	r3, #1
    37aa:	1a12      	subs	r2, r2, r0
    37ac:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    37ae:	0c12      	lsrs	r2, r2, #16
    37b0:	041b      	lsls	r3, r3, #16
    37b2:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    37b4:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    37b6:	2200      	movs	r2, #0
    37b8:	e7e5      	b.n	3786 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    37ba:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    37bc:	2b01      	cmp	r3, #1
    37be:	d1f9      	bne.n	37b4 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    37c0:	000a      	movs	r2, r1
    37c2:	2300      	movs	r3, #0
    37c4:	2100      	movs	r1, #0
    37c6:	4c0d      	ldr	r4, [pc, #52]	; (37fc <_sercom_get_async_baud_val+0x8c>)
    37c8:	47a0      	blx	r4
    37ca:	0002      	movs	r2, r0
    37cc:	000b      	movs	r3, r1
    37ce:	9200      	str	r2, [sp, #0]
    37d0:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    37d2:	0038      	movs	r0, r7
    37d4:	2100      	movs	r1, #0
    37d6:	4c0a      	ldr	r4, [pc, #40]	; (3800 <_sercom_get_async_baud_val+0x90>)
    37d8:	47a0      	blx	r4
    37da:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    37dc:	2380      	movs	r3, #128	; 0x80
    37de:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    37e0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    37e2:	4298      	cmp	r0, r3
    37e4:	d8cf      	bhi.n	3786 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    37e6:	0f79      	lsrs	r1, r7, #29
    37e8:	00f8      	lsls	r0, r7, #3
    37ea:	9a00      	ldr	r2, [sp, #0]
    37ec:	9b01      	ldr	r3, [sp, #4]
    37ee:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    37f0:	00ea      	lsls	r2, r5, #3
    37f2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    37f4:	b2d2      	uxtb	r2, r2
    37f6:	0352      	lsls	r2, r2, #13
    37f8:	432a      	orrs	r2, r5
    37fa:	e7db      	b.n	37b4 <_sercom_get_async_baud_val+0x44>
    37fc:	0000c899 	.word	0x0000c899
    3800:	0000368d 	.word	0x0000368d

00003804 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3804:	b510      	push	{r4, lr}
    3806:	b082      	sub	sp, #8
    3808:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    380a:	4b0e      	ldr	r3, [pc, #56]	; (3844 <sercom_set_gclk_generator+0x40>)
    380c:	781b      	ldrb	r3, [r3, #0]
    380e:	2b00      	cmp	r3, #0
    3810:	d007      	beq.n	3822 <sercom_set_gclk_generator+0x1e>
    3812:	2900      	cmp	r1, #0
    3814:	d105      	bne.n	3822 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    3816:	4b0b      	ldr	r3, [pc, #44]	; (3844 <sercom_set_gclk_generator+0x40>)
    3818:	785b      	ldrb	r3, [r3, #1]
    381a:	4283      	cmp	r3, r0
    381c:	d010      	beq.n	3840 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    381e:	201d      	movs	r0, #29
    3820:	e00c      	b.n	383c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    3822:	a901      	add	r1, sp, #4
    3824:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    3826:	2013      	movs	r0, #19
    3828:	4b07      	ldr	r3, [pc, #28]	; (3848 <sercom_set_gclk_generator+0x44>)
    382a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    382c:	2013      	movs	r0, #19
    382e:	4b07      	ldr	r3, [pc, #28]	; (384c <sercom_set_gclk_generator+0x48>)
    3830:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    3832:	4b04      	ldr	r3, [pc, #16]	; (3844 <sercom_set_gclk_generator+0x40>)
    3834:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    3836:	2201      	movs	r2, #1
    3838:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    383a:	2000      	movs	r0, #0
}
    383c:	b002      	add	sp, #8
    383e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    3840:	2000      	movs	r0, #0
    3842:	e7fb      	b.n	383c <sercom_set_gclk_generator+0x38>
    3844:	20000214 	.word	0x20000214
    3848:	00004ca1 	.word	0x00004ca1
    384c:	00004c15 	.word	0x00004c15

00003850 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    3850:	4b40      	ldr	r3, [pc, #256]	; (3954 <_sercom_get_default_pad+0x104>)
    3852:	4298      	cmp	r0, r3
    3854:	d031      	beq.n	38ba <_sercom_get_default_pad+0x6a>
    3856:	d90a      	bls.n	386e <_sercom_get_default_pad+0x1e>
    3858:	4b3f      	ldr	r3, [pc, #252]	; (3958 <_sercom_get_default_pad+0x108>)
    385a:	4298      	cmp	r0, r3
    385c:	d04d      	beq.n	38fa <_sercom_get_default_pad+0xaa>
    385e:	4b3f      	ldr	r3, [pc, #252]	; (395c <_sercom_get_default_pad+0x10c>)
    3860:	4298      	cmp	r0, r3
    3862:	d05a      	beq.n	391a <_sercom_get_default_pad+0xca>
    3864:	4b3e      	ldr	r3, [pc, #248]	; (3960 <_sercom_get_default_pad+0x110>)
    3866:	4298      	cmp	r0, r3
    3868:	d037      	beq.n	38da <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    386a:	2000      	movs	r0, #0
}
    386c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    386e:	4b3d      	ldr	r3, [pc, #244]	; (3964 <_sercom_get_default_pad+0x114>)
    3870:	4298      	cmp	r0, r3
    3872:	d00c      	beq.n	388e <_sercom_get_default_pad+0x3e>
    3874:	4b3c      	ldr	r3, [pc, #240]	; (3968 <_sercom_get_default_pad+0x118>)
    3876:	4298      	cmp	r0, r3
    3878:	d1f7      	bne.n	386a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    387a:	2901      	cmp	r1, #1
    387c:	d017      	beq.n	38ae <_sercom_get_default_pad+0x5e>
    387e:	2900      	cmp	r1, #0
    3880:	d05d      	beq.n	393e <_sercom_get_default_pad+0xee>
    3882:	2902      	cmp	r1, #2
    3884:	d015      	beq.n	38b2 <_sercom_get_default_pad+0x62>
    3886:	2903      	cmp	r1, #3
    3888:	d015      	beq.n	38b6 <_sercom_get_default_pad+0x66>
	return 0;
    388a:	2000      	movs	r0, #0
    388c:	e7ee      	b.n	386c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    388e:	2901      	cmp	r1, #1
    3890:	d007      	beq.n	38a2 <_sercom_get_default_pad+0x52>
    3892:	2900      	cmp	r1, #0
    3894:	d051      	beq.n	393a <_sercom_get_default_pad+0xea>
    3896:	2902      	cmp	r1, #2
    3898:	d005      	beq.n	38a6 <_sercom_get_default_pad+0x56>
    389a:	2903      	cmp	r1, #3
    389c:	d005      	beq.n	38aa <_sercom_get_default_pad+0x5a>
	return 0;
    389e:	2000      	movs	r0, #0
    38a0:	e7e4      	b.n	386c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    38a2:	4832      	ldr	r0, [pc, #200]	; (396c <_sercom_get_default_pad+0x11c>)
    38a4:	e7e2      	b.n	386c <_sercom_get_default_pad+0x1c>
    38a6:	4832      	ldr	r0, [pc, #200]	; (3970 <_sercom_get_default_pad+0x120>)
    38a8:	e7e0      	b.n	386c <_sercom_get_default_pad+0x1c>
    38aa:	4832      	ldr	r0, [pc, #200]	; (3974 <_sercom_get_default_pad+0x124>)
    38ac:	e7de      	b.n	386c <_sercom_get_default_pad+0x1c>
    38ae:	4832      	ldr	r0, [pc, #200]	; (3978 <_sercom_get_default_pad+0x128>)
    38b0:	e7dc      	b.n	386c <_sercom_get_default_pad+0x1c>
    38b2:	4832      	ldr	r0, [pc, #200]	; (397c <_sercom_get_default_pad+0x12c>)
    38b4:	e7da      	b.n	386c <_sercom_get_default_pad+0x1c>
    38b6:	4832      	ldr	r0, [pc, #200]	; (3980 <_sercom_get_default_pad+0x130>)
    38b8:	e7d8      	b.n	386c <_sercom_get_default_pad+0x1c>
    38ba:	2901      	cmp	r1, #1
    38bc:	d007      	beq.n	38ce <_sercom_get_default_pad+0x7e>
    38be:	2900      	cmp	r1, #0
    38c0:	d03f      	beq.n	3942 <_sercom_get_default_pad+0xf2>
    38c2:	2902      	cmp	r1, #2
    38c4:	d005      	beq.n	38d2 <_sercom_get_default_pad+0x82>
    38c6:	2903      	cmp	r1, #3
    38c8:	d005      	beq.n	38d6 <_sercom_get_default_pad+0x86>
	return 0;
    38ca:	2000      	movs	r0, #0
    38cc:	e7ce      	b.n	386c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    38ce:	482d      	ldr	r0, [pc, #180]	; (3984 <_sercom_get_default_pad+0x134>)
    38d0:	e7cc      	b.n	386c <_sercom_get_default_pad+0x1c>
    38d2:	482d      	ldr	r0, [pc, #180]	; (3988 <_sercom_get_default_pad+0x138>)
    38d4:	e7ca      	b.n	386c <_sercom_get_default_pad+0x1c>
    38d6:	482d      	ldr	r0, [pc, #180]	; (398c <_sercom_get_default_pad+0x13c>)
    38d8:	e7c8      	b.n	386c <_sercom_get_default_pad+0x1c>
    38da:	2901      	cmp	r1, #1
    38dc:	d007      	beq.n	38ee <_sercom_get_default_pad+0x9e>
    38de:	2900      	cmp	r1, #0
    38e0:	d031      	beq.n	3946 <_sercom_get_default_pad+0xf6>
    38e2:	2902      	cmp	r1, #2
    38e4:	d005      	beq.n	38f2 <_sercom_get_default_pad+0xa2>
    38e6:	2903      	cmp	r1, #3
    38e8:	d005      	beq.n	38f6 <_sercom_get_default_pad+0xa6>
	return 0;
    38ea:	2000      	movs	r0, #0
    38ec:	e7be      	b.n	386c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    38ee:	4828      	ldr	r0, [pc, #160]	; (3990 <_sercom_get_default_pad+0x140>)
    38f0:	e7bc      	b.n	386c <_sercom_get_default_pad+0x1c>
    38f2:	4828      	ldr	r0, [pc, #160]	; (3994 <_sercom_get_default_pad+0x144>)
    38f4:	e7ba      	b.n	386c <_sercom_get_default_pad+0x1c>
    38f6:	4828      	ldr	r0, [pc, #160]	; (3998 <_sercom_get_default_pad+0x148>)
    38f8:	e7b8      	b.n	386c <_sercom_get_default_pad+0x1c>
    38fa:	2901      	cmp	r1, #1
    38fc:	d007      	beq.n	390e <_sercom_get_default_pad+0xbe>
    38fe:	2900      	cmp	r1, #0
    3900:	d023      	beq.n	394a <_sercom_get_default_pad+0xfa>
    3902:	2902      	cmp	r1, #2
    3904:	d005      	beq.n	3912 <_sercom_get_default_pad+0xc2>
    3906:	2903      	cmp	r1, #3
    3908:	d005      	beq.n	3916 <_sercom_get_default_pad+0xc6>
	return 0;
    390a:	2000      	movs	r0, #0
    390c:	e7ae      	b.n	386c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    390e:	4823      	ldr	r0, [pc, #140]	; (399c <_sercom_get_default_pad+0x14c>)
    3910:	e7ac      	b.n	386c <_sercom_get_default_pad+0x1c>
    3912:	4823      	ldr	r0, [pc, #140]	; (39a0 <_sercom_get_default_pad+0x150>)
    3914:	e7aa      	b.n	386c <_sercom_get_default_pad+0x1c>
    3916:	4823      	ldr	r0, [pc, #140]	; (39a4 <_sercom_get_default_pad+0x154>)
    3918:	e7a8      	b.n	386c <_sercom_get_default_pad+0x1c>
    391a:	2901      	cmp	r1, #1
    391c:	d007      	beq.n	392e <_sercom_get_default_pad+0xde>
    391e:	2900      	cmp	r1, #0
    3920:	d015      	beq.n	394e <_sercom_get_default_pad+0xfe>
    3922:	2902      	cmp	r1, #2
    3924:	d005      	beq.n	3932 <_sercom_get_default_pad+0xe2>
    3926:	2903      	cmp	r1, #3
    3928:	d005      	beq.n	3936 <_sercom_get_default_pad+0xe6>
	return 0;
    392a:	2000      	movs	r0, #0
    392c:	e79e      	b.n	386c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    392e:	481e      	ldr	r0, [pc, #120]	; (39a8 <_sercom_get_default_pad+0x158>)
    3930:	e79c      	b.n	386c <_sercom_get_default_pad+0x1c>
    3932:	481e      	ldr	r0, [pc, #120]	; (39ac <_sercom_get_default_pad+0x15c>)
    3934:	e79a      	b.n	386c <_sercom_get_default_pad+0x1c>
    3936:	481e      	ldr	r0, [pc, #120]	; (39b0 <_sercom_get_default_pad+0x160>)
    3938:	e798      	b.n	386c <_sercom_get_default_pad+0x1c>
    393a:	481e      	ldr	r0, [pc, #120]	; (39b4 <_sercom_get_default_pad+0x164>)
    393c:	e796      	b.n	386c <_sercom_get_default_pad+0x1c>
    393e:	2003      	movs	r0, #3
    3940:	e794      	b.n	386c <_sercom_get_default_pad+0x1c>
    3942:	481d      	ldr	r0, [pc, #116]	; (39b8 <_sercom_get_default_pad+0x168>)
    3944:	e792      	b.n	386c <_sercom_get_default_pad+0x1c>
    3946:	481d      	ldr	r0, [pc, #116]	; (39bc <_sercom_get_default_pad+0x16c>)
    3948:	e790      	b.n	386c <_sercom_get_default_pad+0x1c>
    394a:	481d      	ldr	r0, [pc, #116]	; (39c0 <_sercom_get_default_pad+0x170>)
    394c:	e78e      	b.n	386c <_sercom_get_default_pad+0x1c>
    394e:	481d      	ldr	r0, [pc, #116]	; (39c4 <_sercom_get_default_pad+0x174>)
    3950:	e78c      	b.n	386c <_sercom_get_default_pad+0x1c>
    3952:	46c0      	nop			; (mov r8, r8)
    3954:	42001000 	.word	0x42001000
    3958:	42001800 	.word	0x42001800
    395c:	42001c00 	.word	0x42001c00
    3960:	42001400 	.word	0x42001400
    3964:	42000800 	.word	0x42000800
    3968:	42000c00 	.word	0x42000c00
    396c:	00050003 	.word	0x00050003
    3970:	00060003 	.word	0x00060003
    3974:	00070003 	.word	0x00070003
    3978:	00010003 	.word	0x00010003
    397c:	001e0003 	.word	0x001e0003
    3980:	001f0003 	.word	0x001f0003
    3984:	000d0002 	.word	0x000d0002
    3988:	000e0002 	.word	0x000e0002
    398c:	000f0002 	.word	0x000f0002
    3990:	00110003 	.word	0x00110003
    3994:	00120003 	.word	0x00120003
    3998:	00130003 	.word	0x00130003
    399c:	003f0005 	.word	0x003f0005
    39a0:	003e0005 	.word	0x003e0005
    39a4:	00520005 	.word	0x00520005
    39a8:	00170003 	.word	0x00170003
    39ac:	00180003 	.word	0x00180003
    39b0:	00190003 	.word	0x00190003
    39b4:	00040003 	.word	0x00040003
    39b8:	000c0002 	.word	0x000c0002
    39bc:	00100003 	.word	0x00100003
    39c0:	00530005 	.word	0x00530005
    39c4:	00160003 	.word	0x00160003

000039c8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    39c8:	b530      	push	{r4, r5, lr}
    39ca:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    39cc:	4b0b      	ldr	r3, [pc, #44]	; (39fc <_sercom_get_sercom_inst_index+0x34>)
    39ce:	466a      	mov	r2, sp
    39d0:	cb32      	ldmia	r3!, {r1, r4, r5}
    39d2:	c232      	stmia	r2!, {r1, r4, r5}
    39d4:	cb32      	ldmia	r3!, {r1, r4, r5}
    39d6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    39d8:	9b00      	ldr	r3, [sp, #0]
    39da:	4283      	cmp	r3, r0
    39dc:	d00b      	beq.n	39f6 <_sercom_get_sercom_inst_index+0x2e>
    39de:	2301      	movs	r3, #1
    39e0:	009a      	lsls	r2, r3, #2
    39e2:	4669      	mov	r1, sp
    39e4:	5852      	ldr	r2, [r2, r1]
    39e6:	4282      	cmp	r2, r0
    39e8:	d006      	beq.n	39f8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    39ea:	3301      	adds	r3, #1
    39ec:	2b06      	cmp	r3, #6
    39ee:	d1f7      	bne.n	39e0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    39f0:	2000      	movs	r0, #0
}
    39f2:	b007      	add	sp, #28
    39f4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    39f6:	2300      	movs	r3, #0
			return i;
    39f8:	b2d8      	uxtb	r0, r3
    39fa:	e7fa      	b.n	39f2 <_sercom_get_sercom_inst_index+0x2a>
    39fc:	0000ecb4 	.word	0x0000ecb4

00003a00 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    3a00:	4770      	bx	lr
	...

00003a04 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3a04:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3a06:	4b0a      	ldr	r3, [pc, #40]	; (3a30 <_sercom_set_handler+0x2c>)
    3a08:	781b      	ldrb	r3, [r3, #0]
    3a0a:	2b00      	cmp	r3, #0
    3a0c:	d10c      	bne.n	3a28 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3a0e:	4f09      	ldr	r7, [pc, #36]	; (3a34 <_sercom_set_handler+0x30>)
    3a10:	4e09      	ldr	r6, [pc, #36]	; (3a38 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    3a12:	4d0a      	ldr	r5, [pc, #40]	; (3a3c <_sercom_set_handler+0x38>)
    3a14:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3a16:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    3a18:	195a      	adds	r2, r3, r5
    3a1a:	6014      	str	r4, [r2, #0]
    3a1c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3a1e:	2b18      	cmp	r3, #24
    3a20:	d1f9      	bne.n	3a16 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    3a22:	2201      	movs	r2, #1
    3a24:	4b02      	ldr	r3, [pc, #8]	; (3a30 <_sercom_set_handler+0x2c>)
    3a26:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3a28:	0080      	lsls	r0, r0, #2
    3a2a:	4b02      	ldr	r3, [pc, #8]	; (3a34 <_sercom_set_handler+0x30>)
    3a2c:	50c1      	str	r1, [r0, r3]
}
    3a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a30:	20000216 	.word	0x20000216
    3a34:	20000218 	.word	0x20000218
    3a38:	00003a01 	.word	0x00003a01
    3a3c:	20000bdc 	.word	0x20000bdc

00003a40 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    3a40:	b500      	push	{lr}
    3a42:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3a44:	2309      	movs	r3, #9
    3a46:	466a      	mov	r2, sp
    3a48:	7013      	strb	r3, [r2, #0]
    3a4a:	3301      	adds	r3, #1
    3a4c:	7053      	strb	r3, [r2, #1]
    3a4e:	3301      	adds	r3, #1
    3a50:	7093      	strb	r3, [r2, #2]
    3a52:	3301      	adds	r3, #1
    3a54:	70d3      	strb	r3, [r2, #3]
    3a56:	3301      	adds	r3, #1
    3a58:	7113      	strb	r3, [r2, #4]
    3a5a:	3301      	adds	r3, #1
    3a5c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    3a5e:	4b03      	ldr	r3, [pc, #12]	; (3a6c <_sercom_get_interrupt_vector+0x2c>)
    3a60:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3a62:	466b      	mov	r3, sp
    3a64:	5618      	ldrsb	r0, [r3, r0]
}
    3a66:	b003      	add	sp, #12
    3a68:	bd00      	pop	{pc}
    3a6a:	46c0      	nop			; (mov r8, r8)
    3a6c:	000039c9 	.word	0x000039c9

00003a70 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3a70:	b510      	push	{r4, lr}
    3a72:	4b02      	ldr	r3, [pc, #8]	; (3a7c <SERCOM0_Handler+0xc>)
    3a74:	681b      	ldr	r3, [r3, #0]
    3a76:	2000      	movs	r0, #0
    3a78:	4798      	blx	r3
    3a7a:	bd10      	pop	{r4, pc}
    3a7c:	20000218 	.word	0x20000218

00003a80 <SERCOM1_Handler>:
    3a80:	b510      	push	{r4, lr}
    3a82:	4b02      	ldr	r3, [pc, #8]	; (3a8c <SERCOM1_Handler+0xc>)
    3a84:	685b      	ldr	r3, [r3, #4]
    3a86:	2001      	movs	r0, #1
    3a88:	4798      	blx	r3
    3a8a:	bd10      	pop	{r4, pc}
    3a8c:	20000218 	.word	0x20000218

00003a90 <SERCOM2_Handler>:
    3a90:	b510      	push	{r4, lr}
    3a92:	4b02      	ldr	r3, [pc, #8]	; (3a9c <SERCOM2_Handler+0xc>)
    3a94:	689b      	ldr	r3, [r3, #8]
    3a96:	2002      	movs	r0, #2
    3a98:	4798      	blx	r3
    3a9a:	bd10      	pop	{r4, pc}
    3a9c:	20000218 	.word	0x20000218

00003aa0 <SERCOM3_Handler>:
    3aa0:	b510      	push	{r4, lr}
    3aa2:	4b02      	ldr	r3, [pc, #8]	; (3aac <SERCOM3_Handler+0xc>)
    3aa4:	68db      	ldr	r3, [r3, #12]
    3aa6:	2003      	movs	r0, #3
    3aa8:	4798      	blx	r3
    3aaa:	bd10      	pop	{r4, pc}
    3aac:	20000218 	.word	0x20000218

00003ab0 <SERCOM4_Handler>:
    3ab0:	b510      	push	{r4, lr}
    3ab2:	4b02      	ldr	r3, [pc, #8]	; (3abc <SERCOM4_Handler+0xc>)
    3ab4:	691b      	ldr	r3, [r3, #16]
    3ab6:	2004      	movs	r0, #4
    3ab8:	4798      	blx	r3
    3aba:	bd10      	pop	{r4, pc}
    3abc:	20000218 	.word	0x20000218

00003ac0 <SERCOM5_Handler>:
    3ac0:	b510      	push	{r4, lr}
    3ac2:	4b02      	ldr	r3, [pc, #8]	; (3acc <SERCOM5_Handler+0xc>)
    3ac4:	695b      	ldr	r3, [r3, #20]
    3ac6:	2005      	movs	r0, #5
    3ac8:	4798      	blx	r3
    3aca:	bd10      	pop	{r4, pc}
    3acc:	20000218 	.word	0x20000218

00003ad0 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    3ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ad2:	46d6      	mov	lr, sl
    3ad4:	464f      	mov	r7, r9
    3ad6:	b580      	push	{r7, lr}
    3ad8:	b08b      	sub	sp, #44	; 0x2c
    3ada:	4681      	mov	r9, r0
    3adc:	000f      	movs	r7, r1
    3ade:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3ae0:	0003      	movs	r3, r0
    3ae2:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3ae4:	680b      	ldr	r3, [r1, #0]
    3ae6:	079b      	lsls	r3, r3, #30
    3ae8:	d409      	bmi.n	3afe <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3aea:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    3aec:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3aee:	07db      	lsls	r3, r3, #31
    3af0:	d400      	bmi.n	3af4 <spi_init+0x24>
    3af2:	e098      	b.n	3c26 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    3af4:	b00b      	add	sp, #44	; 0x2c
    3af6:	bc0c      	pop	{r2, r3}
    3af8:	4691      	mov	r9, r2
    3afa:	469a      	mov	sl, r3
    3afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    3afe:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3b00:	9305      	str	r3, [sp, #20]
    3b02:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    3b04:	9306      	str	r3, [sp, #24]
    3b06:	6b13      	ldr	r3, [r2, #48]	; 0x30
    3b08:	9307      	str	r3, [sp, #28]
    3b0a:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3b0c:	9308      	str	r3, [sp, #32]
    3b0e:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3b10:	ab05      	add	r3, sp, #20
    3b12:	9301      	str	r3, [sp, #4]
    3b14:	e00a      	b.n	3b2c <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3b16:	0038      	movs	r0, r7
    3b18:	4b93      	ldr	r3, [pc, #588]	; (3d68 <spi_init+0x298>)
    3b1a:	4798      	blx	r3
    3b1c:	e00c      	b.n	3b38 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    3b1e:	230f      	movs	r3, #15
    3b20:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    3b22:	4281      	cmp	r1, r0
    3b24:	d12d      	bne.n	3b82 <spi_init+0xb2>
    3b26:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3b28:	2e04      	cmp	r6, #4
    3b2a:	d02f      	beq.n	3b8c <spi_init+0xbc>
    3b2c:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3b2e:	00b3      	lsls	r3, r6, #2
    3b30:	9a01      	ldr	r2, [sp, #4]
    3b32:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    3b34:	2800      	cmp	r0, #0
    3b36:	d0ee      	beq.n	3b16 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    3b38:	1c43      	adds	r3, r0, #1
    3b3a:	d0f4      	beq.n	3b26 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    3b3c:	0401      	lsls	r1, r0, #16
    3b3e:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    3b40:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    3b42:	b2c3      	uxtb	r3, r0
    3b44:	469c      	mov	ip, r3
		return NULL;
    3b46:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3b48:	0602      	lsls	r2, r0, #24
    3b4a:	d405      	bmi.n	3b58 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    3b4c:	4663      	mov	r3, ip
    3b4e:	095b      	lsrs	r3, r3, #5
    3b50:	01db      	lsls	r3, r3, #7
    3b52:	4a86      	ldr	r2, [pc, #536]	; (3d6c <spi_init+0x29c>)
    3b54:	4692      	mov	sl, r2
    3b56:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    3b58:	221f      	movs	r2, #31
    3b5a:	4660      	mov	r0, ip
    3b5c:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3b5e:	1898      	adds	r0, r3, r2
    3b60:	3040      	adds	r0, #64	; 0x40
    3b62:	7800      	ldrb	r0, [r0, #0]
    3b64:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    3b66:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3b68:	4655      	mov	r5, sl
    3b6a:	07ed      	lsls	r5, r5, #31
    3b6c:	d5d9      	bpl.n	3b22 <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    3b6e:	0852      	lsrs	r2, r2, #1
    3b70:	189b      	adds	r3, r3, r2
    3b72:	3330      	adds	r3, #48	; 0x30
    3b74:	7818      	ldrb	r0, [r3, #0]
    3b76:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    3b78:	4663      	mov	r3, ip
    3b7a:	07db      	lsls	r3, r3, #31
    3b7c:	d5cf      	bpl.n	3b1e <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    3b7e:	0900      	lsrs	r0, r0, #4
    3b80:	e7cf      	b.n	3b22 <spi_init+0x52>
			module->hw = NULL;
    3b82:	2300      	movs	r3, #0
    3b84:	464a      	mov	r2, r9
    3b86:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    3b88:	201c      	movs	r0, #28
    3b8a:	e7b3      	b.n	3af4 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    3b8c:	2013      	movs	r0, #19
    3b8e:	4b78      	ldr	r3, [pc, #480]	; (3d70 <spi_init+0x2a0>)
    3b90:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3b92:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    3b94:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    3b96:	2a01      	cmp	r2, #1
    3b98:	d027      	beq.n	3bea <spi_init+0x11a>
	ctrla |= config->mux_setting;
    3b9a:	6863      	ldr	r3, [r4, #4]
    3b9c:	68a2      	ldr	r2, [r4, #8]
    3b9e:	4313      	orrs	r3, r2
    3ba0:	68e2      	ldr	r2, [r4, #12]
    3ba2:	4313      	orrs	r3, r2
    3ba4:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    3ba6:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    3ba8:	7c61      	ldrb	r1, [r4, #17]
    3baa:	2900      	cmp	r1, #0
    3bac:	d001      	beq.n	3bb2 <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3bae:	2180      	movs	r1, #128	; 0x80
    3bb0:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    3bb2:	7ca1      	ldrb	r1, [r4, #18]
    3bb4:	2900      	cmp	r1, #0
    3bb6:	d002      	beq.n	3bbe <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3bb8:	2180      	movs	r1, #128	; 0x80
    3bba:	0289      	lsls	r1, r1, #10
    3bbc:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    3bbe:	7ce1      	ldrb	r1, [r4, #19]
    3bc0:	2900      	cmp	r1, #0
    3bc2:	d002      	beq.n	3bca <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3bc4:	2180      	movs	r1, #128	; 0x80
    3bc6:	0089      	lsls	r1, r1, #2
    3bc8:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    3bca:	7d21      	ldrb	r1, [r4, #20]
    3bcc:	2900      	cmp	r1, #0
    3bce:	d002      	beq.n	3bd6 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3bd0:	2180      	movs	r1, #128	; 0x80
    3bd2:	0189      	lsls	r1, r1, #6
    3bd4:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    3bd6:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    3bd8:	2002      	movs	r0, #2
    3bda:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    3bdc:	428b      	cmp	r3, r1
    3bde:	d018      	beq.n	3c12 <spi_init+0x142>
	module->hw = NULL;
    3be0:	2300      	movs	r3, #0
    3be2:	464a      	mov	r2, r9
    3be4:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    3be6:	201c      	movs	r0, #28
    3be8:	e784      	b.n	3af4 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    3bea:	aa04      	add	r2, sp, #16
    3bec:	0001      	movs	r1, r0
    3bee:	69a0      	ldr	r0, [r4, #24]
    3bf0:	4b60      	ldr	r3, [pc, #384]	; (3d74 <spi_init+0x2a4>)
    3bf2:	4798      	blx	r3
    3bf4:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3bf6:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3bf8:	2b00      	cmp	r3, #0
    3bfa:	d000      	beq.n	3bfe <spi_init+0x12e>
    3bfc:	e77a      	b.n	3af4 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3bfe:	7b3b      	ldrb	r3, [r7, #12]
    3c00:	b2db      	uxtb	r3, r3
    3c02:	aa04      	add	r2, sp, #16
    3c04:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    3c06:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3c08:	429a      	cmp	r2, r3
    3c0a:	d000      	beq.n	3c0e <spi_init+0x13e>
    3c0c:	e772      	b.n	3af4 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    3c0e:	350c      	adds	r5, #12
    3c10:	e7c3      	b.n	3b9a <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    3c12:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    3c14:	4293      	cmp	r3, r2
    3c16:	d1e3      	bne.n	3be0 <spi_init+0x110>
		module->mode           = config->mode;
    3c18:	7823      	ldrb	r3, [r4, #0]
    3c1a:	464a      	mov	r2, r9
    3c1c:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    3c1e:	7c23      	ldrb	r3, [r4, #16]
    3c20:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    3c22:	2000      	movs	r0, #0
    3c24:	e766      	b.n	3af4 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3c26:	0008      	movs	r0, r1
    3c28:	4b53      	ldr	r3, [pc, #332]	; (3d78 <spi_init+0x2a8>)
    3c2a:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3c2c:	4a53      	ldr	r2, [pc, #332]	; (3d7c <spi_init+0x2ac>)
    3c2e:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3c30:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3c32:	2301      	movs	r3, #1
    3c34:	40ab      	lsls	r3, r5
    3c36:	430b      	orrs	r3, r1
    3c38:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3c3a:	a909      	add	r1, sp, #36	; 0x24
    3c3c:	2624      	movs	r6, #36	; 0x24
    3c3e:	5da3      	ldrb	r3, [r4, r6]
    3c40:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3c42:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3c44:	b2c5      	uxtb	r5, r0
    3c46:	0028      	movs	r0, r5
    3c48:	4b4d      	ldr	r3, [pc, #308]	; (3d80 <spi_init+0x2b0>)
    3c4a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3c4c:	0028      	movs	r0, r5
    3c4e:	4b4d      	ldr	r3, [pc, #308]	; (3d84 <spi_init+0x2b4>)
    3c50:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3c52:	5da0      	ldrb	r0, [r4, r6]
    3c54:	2100      	movs	r1, #0
    3c56:	4b4c      	ldr	r3, [pc, #304]	; (3d88 <spi_init+0x2b8>)
    3c58:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3c5a:	7823      	ldrb	r3, [r4, #0]
    3c5c:	2b01      	cmp	r3, #1
    3c5e:	d019      	beq.n	3c94 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3c60:	464b      	mov	r3, r9
    3c62:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3c64:	ab04      	add	r3, sp, #16
    3c66:	2280      	movs	r2, #128	; 0x80
    3c68:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3c6a:	2200      	movs	r2, #0
    3c6c:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3c6e:	2101      	movs	r1, #1
    3c70:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    3c72:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    3c74:	7823      	ldrb	r3, [r4, #0]
    3c76:	2b00      	cmp	r3, #0
    3c78:	d101      	bne.n	3c7e <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3c7a:	ab04      	add	r3, sp, #16
    3c7c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    3c7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3c80:	9305      	str	r3, [sp, #20]
    3c82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3c84:	9306      	str	r3, [sp, #24]
    3c86:	6b23      	ldr	r3, [r4, #48]	; 0x30
    3c88:	9307      	str	r3, [sp, #28]
    3c8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3c8c:	9308      	str	r3, [sp, #32]
    3c8e:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3c90:	ad05      	add	r5, sp, #20
    3c92:	e011      	b.n	3cb8 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    3c94:	683b      	ldr	r3, [r7, #0]
    3c96:	220c      	movs	r2, #12
    3c98:	4313      	orrs	r3, r2
    3c9a:	603b      	str	r3, [r7, #0]
    3c9c:	e7e0      	b.n	3c60 <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3c9e:	0030      	movs	r0, r6
    3ca0:	4b31      	ldr	r3, [pc, #196]	; (3d68 <spi_init+0x298>)
    3ca2:	4798      	blx	r3
    3ca4:	e00d      	b.n	3cc2 <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3ca6:	a904      	add	r1, sp, #16
    3ca8:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3caa:	0c00      	lsrs	r0, r0, #16
    3cac:	b2c0      	uxtb	r0, r0
    3cae:	4b37      	ldr	r3, [pc, #220]	; (3d8c <spi_init+0x2bc>)
    3cb0:	4798      	blx	r3
    3cb2:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3cb4:	2f04      	cmp	r7, #4
    3cb6:	d007      	beq.n	3cc8 <spi_init+0x1f8>
    3cb8:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3cba:	00bb      	lsls	r3, r7, #2
    3cbc:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    3cbe:	2800      	cmp	r0, #0
    3cc0:	d0ed      	beq.n	3c9e <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    3cc2:	1c43      	adds	r3, r0, #1
    3cc4:	d1ef      	bne.n	3ca6 <spi_init+0x1d6>
    3cc6:	e7f4      	b.n	3cb2 <spi_init+0x1e2>
	module->mode             = config->mode;
    3cc8:	7823      	ldrb	r3, [r4, #0]
    3cca:	464a      	mov	r2, r9
    3ccc:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    3cce:	7c23      	ldrb	r3, [r4, #16]
    3cd0:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    3cd2:	7ca3      	ldrb	r3, [r4, #18]
    3cd4:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    3cd6:	7d23      	ldrb	r3, [r4, #20]
    3cd8:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    3cda:	2200      	movs	r2, #0
    3cdc:	ab02      	add	r3, sp, #8
    3cde:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    3ce0:	7823      	ldrb	r3, [r4, #0]
    3ce2:	2b01      	cmp	r3, #1
    3ce4:	d028      	beq.n	3d38 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    3ce6:	6863      	ldr	r3, [r4, #4]
    3ce8:	68a2      	ldr	r2, [r4, #8]
    3cea:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    3cec:	68e2      	ldr	r2, [r4, #12]
    3cee:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    3cf0:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    3cf2:	7c62      	ldrb	r2, [r4, #17]
    3cf4:	2a00      	cmp	r2, #0
    3cf6:	d103      	bne.n	3d00 <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3cf8:	4a25      	ldr	r2, [pc, #148]	; (3d90 <spi_init+0x2c0>)
    3cfa:	7892      	ldrb	r2, [r2, #2]
    3cfc:	0792      	lsls	r2, r2, #30
    3cfe:	d501      	bpl.n	3d04 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3d00:	2280      	movs	r2, #128	; 0x80
    3d02:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    3d04:	7ca2      	ldrb	r2, [r4, #18]
    3d06:	2a00      	cmp	r2, #0
    3d08:	d002      	beq.n	3d10 <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3d0a:	2280      	movs	r2, #128	; 0x80
    3d0c:	0292      	lsls	r2, r2, #10
    3d0e:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    3d10:	7ce2      	ldrb	r2, [r4, #19]
    3d12:	2a00      	cmp	r2, #0
    3d14:	d002      	beq.n	3d1c <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3d16:	2280      	movs	r2, #128	; 0x80
    3d18:	0092      	lsls	r2, r2, #2
    3d1a:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    3d1c:	7d22      	ldrb	r2, [r4, #20]
    3d1e:	2a00      	cmp	r2, #0
    3d20:	d002      	beq.n	3d28 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3d22:	2280      	movs	r2, #128	; 0x80
    3d24:	0192      	lsls	r2, r2, #6
    3d26:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    3d28:	6832      	ldr	r2, [r6, #0]
    3d2a:	4313      	orrs	r3, r2
    3d2c:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    3d2e:	6873      	ldr	r3, [r6, #4]
    3d30:	430b      	orrs	r3, r1
    3d32:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    3d34:	2000      	movs	r0, #0
    3d36:	e6dd      	b.n	3af4 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3d38:	464b      	mov	r3, r9
    3d3a:	6818      	ldr	r0, [r3, #0]
    3d3c:	4b0e      	ldr	r3, [pc, #56]	; (3d78 <spi_init+0x2a8>)
    3d3e:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3d40:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    3d42:	b2c0      	uxtb	r0, r0
    3d44:	4b0a      	ldr	r3, [pc, #40]	; (3d70 <spi_init+0x2a0>)
    3d46:	4798      	blx	r3
    3d48:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    3d4a:	ab02      	add	r3, sp, #8
    3d4c:	1d9a      	adds	r2, r3, #6
    3d4e:	69a0      	ldr	r0, [r4, #24]
    3d50:	4b08      	ldr	r3, [pc, #32]	; (3d74 <spi_init+0x2a4>)
    3d52:	4798      	blx	r3
    3d54:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3d56:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3d58:	2b00      	cmp	r3, #0
    3d5a:	d000      	beq.n	3d5e <spi_init+0x28e>
    3d5c:	e6ca      	b.n	3af4 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    3d5e:	ab02      	add	r3, sp, #8
    3d60:	3306      	adds	r3, #6
    3d62:	781b      	ldrb	r3, [r3, #0]
    3d64:	7333      	strb	r3, [r6, #12]
    3d66:	e7be      	b.n	3ce6 <spi_init+0x216>
    3d68:	00003851 	.word	0x00003851
    3d6c:	41004400 	.word	0x41004400
    3d70:	00004cbd 	.word	0x00004cbd
    3d74:	00003747 	.word	0x00003747
    3d78:	000039c9 	.word	0x000039c9
    3d7c:	40000400 	.word	0x40000400
    3d80:	00004ca1 	.word	0x00004ca1
    3d84:	00004c15 	.word	0x00004c15
    3d88:	00003805 	.word	0x00003805
    3d8c:	00004d99 	.word	0x00004d99
    3d90:	41002000 	.word	0x41002000

00003d94 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    3d94:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3d96:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3d98:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    3d9a:	2c01      	cmp	r4, #1
    3d9c:	d001      	beq.n	3da2 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    3d9e:	0018      	movs	r0, r3
    3da0:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    3da2:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    3da4:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    3da6:	2c00      	cmp	r4, #0
    3da8:	d1f9      	bne.n	3d9e <spi_select_slave+0xa>
		if (select) {
    3daa:	2a00      	cmp	r2, #0
    3dac:	d058      	beq.n	3e60 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    3dae:	784b      	ldrb	r3, [r1, #1]
    3db0:	2b00      	cmp	r3, #0
    3db2:	d044      	beq.n	3e3e <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3db4:	6803      	ldr	r3, [r0, #0]
    3db6:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    3db8:	07db      	lsls	r3, r3, #31
    3dba:	d410      	bmi.n	3dde <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    3dbc:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3dbe:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3dc0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3dc2:	2900      	cmp	r1, #0
    3dc4:	d104      	bne.n	3dd0 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3dc6:	0953      	lsrs	r3, r2, #5
    3dc8:	01db      	lsls	r3, r3, #7
    3dca:	492e      	ldr	r1, [pc, #184]	; (3e84 <spi_select_slave+0xf0>)
    3dcc:	468c      	mov	ip, r1
    3dce:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3dd0:	211f      	movs	r1, #31
    3dd2:	4011      	ands	r1, r2
    3dd4:	2201      	movs	r2, #1
    3dd6:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3dd8:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    3dda:	2305      	movs	r3, #5
    3ddc:	e7df      	b.n	3d9e <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3dde:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3de0:	09d4      	lsrs	r4, r2, #7
		return NULL;
    3de2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3de4:	2c00      	cmp	r4, #0
    3de6:	d104      	bne.n	3df2 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    3de8:	0953      	lsrs	r3, r2, #5
    3dea:	01db      	lsls	r3, r3, #7
    3dec:	4c25      	ldr	r4, [pc, #148]	; (3e84 <spi_select_slave+0xf0>)
    3dee:	46a4      	mov	ip, r4
    3df0:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3df2:	241f      	movs	r4, #31
    3df4:	4014      	ands	r4, r2
    3df6:	2201      	movs	r2, #1
    3df8:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    3dfa:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3dfc:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3dfe:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3e00:	07d2      	lsls	r2, r2, #31
    3e02:	d501      	bpl.n	3e08 <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e04:	788a      	ldrb	r2, [r1, #2]
    3e06:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    3e08:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    3e0a:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    3e0c:	2a00      	cmp	r2, #0
    3e0e:	d1c6      	bne.n	3d9e <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3e10:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    3e12:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e14:	7e13      	ldrb	r3, [r2, #24]
    3e16:	420b      	tst	r3, r1
    3e18:	d0fc      	beq.n	3e14 <spi_select_slave+0x80>
    3e1a:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    3e1c:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    3e1e:	0749      	lsls	r1, r1, #29
    3e20:	d5bd      	bpl.n	3d9e <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e22:	8b53      	ldrh	r3, [r2, #26]
    3e24:	075b      	lsls	r3, r3, #29
    3e26:	d501      	bpl.n	3e2c <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3e28:	2304      	movs	r3, #4
    3e2a:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e2c:	7983      	ldrb	r3, [r0, #6]
    3e2e:	2b01      	cmp	r3, #1
    3e30:	d002      	beq.n	3e38 <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3e32:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3e34:	2300      	movs	r3, #0
    3e36:	e7b2      	b.n	3d9e <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3e38:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3e3a:	2300      	movs	r3, #0
    3e3c:	e7af      	b.n	3d9e <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3e3e:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3e40:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3e42:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3e44:	2900      	cmp	r1, #0
    3e46:	d104      	bne.n	3e52 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    3e48:	0953      	lsrs	r3, r2, #5
    3e4a:	01db      	lsls	r3, r3, #7
    3e4c:	490d      	ldr	r1, [pc, #52]	; (3e84 <spi_select_slave+0xf0>)
    3e4e:	468c      	mov	ip, r1
    3e50:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3e52:	211f      	movs	r1, #31
    3e54:	4011      	ands	r1, r2
    3e56:	2201      	movs	r2, #1
    3e58:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    3e5a:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    3e5c:	2300      	movs	r3, #0
    3e5e:	e79e      	b.n	3d9e <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    3e60:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3e62:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3e64:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3e66:	2900      	cmp	r1, #0
    3e68:	d104      	bne.n	3e74 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    3e6a:	0953      	lsrs	r3, r2, #5
    3e6c:	01db      	lsls	r3, r3, #7
    3e6e:	4905      	ldr	r1, [pc, #20]	; (3e84 <spi_select_slave+0xf0>)
    3e70:	468c      	mov	ip, r1
    3e72:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3e74:	211f      	movs	r1, #31
    3e76:	4011      	ands	r1, r2
    3e78:	2201      	movs	r2, #1
    3e7a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3e7c:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    3e7e:	2300      	movs	r3, #0
    3e80:	e78d      	b.n	3d9e <spi_select_slave+0xa>
    3e82:	46c0      	nop			; (mov r8, r8)
    3e84:	41004400 	.word	0x41004400

00003e88 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3e88:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e8a:	46de      	mov	lr, fp
    3e8c:	4657      	mov	r7, sl
    3e8e:	464e      	mov	r6, r9
    3e90:	4645      	mov	r5, r8
    3e92:	b5e0      	push	{r5, r6, r7, lr}
    3e94:	b091      	sub	sp, #68	; 0x44
    3e96:	0005      	movs	r5, r0
    3e98:	000c      	movs	r4, r1
    3e9a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    3e9c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3e9e:	0008      	movs	r0, r1
    3ea0:	4bbc      	ldr	r3, [pc, #752]	; (4194 <usart_init+0x30c>)
    3ea2:	4798      	blx	r3
    3ea4:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3ea6:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    3ea8:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3eaa:	07db      	lsls	r3, r3, #31
    3eac:	d506      	bpl.n	3ebc <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    3eae:	b011      	add	sp, #68	; 0x44
    3eb0:	bc3c      	pop	{r2, r3, r4, r5}
    3eb2:	4690      	mov	r8, r2
    3eb4:	4699      	mov	r9, r3
    3eb6:	46a2      	mov	sl, r4
    3eb8:	46ab      	mov	fp, r5
    3eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3ebc:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    3ebe:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3ec0:	079b      	lsls	r3, r3, #30
    3ec2:	d4f4      	bmi.n	3eae <usart_init+0x26>
    3ec4:	49b4      	ldr	r1, [pc, #720]	; (4198 <usart_init+0x310>)
    3ec6:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3ec8:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3eca:	2301      	movs	r3, #1
    3ecc:	40bb      	lsls	r3, r7
    3ece:	4303      	orrs	r3, r0
    3ed0:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3ed2:	a90f      	add	r1, sp, #60	; 0x3c
    3ed4:	272d      	movs	r7, #45	; 0x2d
    3ed6:	5df3      	ldrb	r3, [r6, r7]
    3ed8:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3eda:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3edc:	b2d3      	uxtb	r3, r2
    3ede:	9302      	str	r3, [sp, #8]
    3ee0:	0018      	movs	r0, r3
    3ee2:	4bae      	ldr	r3, [pc, #696]	; (419c <usart_init+0x314>)
    3ee4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3ee6:	9802      	ldr	r0, [sp, #8]
    3ee8:	4bad      	ldr	r3, [pc, #692]	; (41a0 <usart_init+0x318>)
    3eea:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3eec:	5df0      	ldrb	r0, [r6, r7]
    3eee:	2100      	movs	r1, #0
    3ef0:	4bac      	ldr	r3, [pc, #688]	; (41a4 <usart_init+0x31c>)
    3ef2:	4798      	blx	r3
	module->character_size = config->character_size;
    3ef4:	7af3      	ldrb	r3, [r6, #11]
    3ef6:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    3ef8:	2324      	movs	r3, #36	; 0x24
    3efa:	5cf3      	ldrb	r3, [r6, r3]
    3efc:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    3efe:	2325      	movs	r3, #37	; 0x25
    3f00:	5cf3      	ldrb	r3, [r6, r3]
    3f02:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    3f04:	7ef3      	ldrb	r3, [r6, #27]
    3f06:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3f08:	7f33      	ldrb	r3, [r6, #28]
    3f0a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3f0c:	682b      	ldr	r3, [r5, #0]
    3f0e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3f10:	0018      	movs	r0, r3
    3f12:	4ba0      	ldr	r3, [pc, #640]	; (4194 <usart_init+0x30c>)
    3f14:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3f16:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    3f18:	2200      	movs	r2, #0
    3f1a:	230e      	movs	r3, #14
    3f1c:	a906      	add	r1, sp, #24
    3f1e:	468c      	mov	ip, r1
    3f20:	4463      	add	r3, ip
    3f22:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    3f24:	8a32      	ldrh	r2, [r6, #16]
    3f26:	9202      	str	r2, [sp, #8]
    3f28:	2380      	movs	r3, #128	; 0x80
    3f2a:	01db      	lsls	r3, r3, #7
    3f2c:	429a      	cmp	r2, r3
    3f2e:	d100      	bne.n	3f32 <usart_init+0xaa>
    3f30:	e09e      	b.n	4070 <usart_init+0x1e8>
    3f32:	d90f      	bls.n	3f54 <usart_init+0xcc>
    3f34:	23c0      	movs	r3, #192	; 0xc0
    3f36:	01db      	lsls	r3, r3, #7
    3f38:	9a02      	ldr	r2, [sp, #8]
    3f3a:	429a      	cmp	r2, r3
    3f3c:	d100      	bne.n	3f40 <usart_init+0xb8>
    3f3e:	e092      	b.n	4066 <usart_init+0x1de>
    3f40:	2380      	movs	r3, #128	; 0x80
    3f42:	021b      	lsls	r3, r3, #8
    3f44:	429a      	cmp	r2, r3
    3f46:	d000      	beq.n	3f4a <usart_init+0xc2>
    3f48:	e11f      	b.n	418a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3f4a:	2303      	movs	r3, #3
    3f4c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3f4e:	2300      	movs	r3, #0
    3f50:	9307      	str	r3, [sp, #28]
    3f52:	e008      	b.n	3f66 <usart_init+0xde>
	switch (config->sample_rate) {
    3f54:	2380      	movs	r3, #128	; 0x80
    3f56:	019b      	lsls	r3, r3, #6
    3f58:	429a      	cmp	r2, r3
    3f5a:	d000      	beq.n	3f5e <usart_init+0xd6>
    3f5c:	e115      	b.n	418a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3f5e:	2310      	movs	r3, #16
    3f60:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3f62:	3b0f      	subs	r3, #15
    3f64:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    3f66:	6833      	ldr	r3, [r6, #0]
    3f68:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    3f6a:	68f3      	ldr	r3, [r6, #12]
    3f6c:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    3f6e:	6973      	ldr	r3, [r6, #20]
    3f70:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3f72:	7e33      	ldrb	r3, [r6, #24]
    3f74:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3f76:	2326      	movs	r3, #38	; 0x26
    3f78:	5cf3      	ldrb	r3, [r6, r3]
    3f7a:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    3f7c:	6873      	ldr	r3, [r6, #4]
    3f7e:	4699      	mov	r9, r3
	switch (transfer_mode)
    3f80:	2b00      	cmp	r3, #0
    3f82:	d100      	bne.n	3f86 <usart_init+0xfe>
    3f84:	e0a0      	b.n	40c8 <usart_init+0x240>
    3f86:	2380      	movs	r3, #128	; 0x80
    3f88:	055b      	lsls	r3, r3, #21
    3f8a:	4599      	cmp	r9, r3
    3f8c:	d100      	bne.n	3f90 <usart_init+0x108>
    3f8e:	e084      	b.n	409a <usart_init+0x212>
	if(config->encoding_format_enable) {
    3f90:	7e73      	ldrb	r3, [r6, #25]
    3f92:	2b00      	cmp	r3, #0
    3f94:	d002      	beq.n	3f9c <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3f96:	7eb3      	ldrb	r3, [r6, #26]
    3f98:	4642      	mov	r2, r8
    3f9a:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3f9c:	682a      	ldr	r2, [r5, #0]
    3f9e:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3fa0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3fa2:	2b00      	cmp	r3, #0
    3fa4:	d1fc      	bne.n	3fa0 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    3fa6:	330e      	adds	r3, #14
    3fa8:	aa06      	add	r2, sp, #24
    3faa:	4694      	mov	ip, r2
    3fac:	4463      	add	r3, ip
    3fae:	881b      	ldrh	r3, [r3, #0]
    3fb0:	4642      	mov	r2, r8
    3fb2:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    3fb4:	9b05      	ldr	r3, [sp, #20]
    3fb6:	9a03      	ldr	r2, [sp, #12]
    3fb8:	4313      	orrs	r3, r2
    3fba:	9a04      	ldr	r2, [sp, #16]
    3fbc:	4313      	orrs	r3, r2
    3fbe:	464a      	mov	r2, r9
    3fc0:	4313      	orrs	r3, r2
    3fc2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3fc4:	465b      	mov	r3, fp
    3fc6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    3fc8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3fca:	4653      	mov	r3, sl
    3fcc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    3fce:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    3fd0:	2327      	movs	r3, #39	; 0x27
    3fd2:	5cf3      	ldrb	r3, [r6, r3]
    3fd4:	2b00      	cmp	r3, #0
    3fd6:	d101      	bne.n	3fdc <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    3fd8:	3304      	adds	r3, #4
    3fda:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3fdc:	7e73      	ldrb	r3, [r6, #25]
    3fde:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3fe0:	7f32      	ldrb	r2, [r6, #28]
    3fe2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3fe4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3fe6:	7f72      	ldrb	r2, [r6, #29]
    3fe8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3fea:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3fec:	2224      	movs	r2, #36	; 0x24
    3fee:	5cb2      	ldrb	r2, [r6, r2]
    3ff0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3ff2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3ff4:	2225      	movs	r2, #37	; 0x25
    3ff6:	5cb2      	ldrb	r2, [r6, r2]
    3ff8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3ffa:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    3ffc:	7ab1      	ldrb	r1, [r6, #10]
    3ffe:	7af2      	ldrb	r2, [r6, #11]
    4000:	4311      	orrs	r1, r2
    4002:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    4004:	8933      	ldrh	r3, [r6, #8]
    4006:	2bff      	cmp	r3, #255	; 0xff
    4008:	d100      	bne.n	400c <usart_init+0x184>
    400a:	e081      	b.n	4110 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    400c:	2280      	movs	r2, #128	; 0x80
    400e:	0452      	lsls	r2, r2, #17
    4010:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    4012:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    4014:	232c      	movs	r3, #44	; 0x2c
    4016:	5cf3      	ldrb	r3, [r6, r3]
    4018:	2b00      	cmp	r3, #0
    401a:	d103      	bne.n	4024 <usart_init+0x19c>
    401c:	4b62      	ldr	r3, [pc, #392]	; (41a8 <usart_init+0x320>)
    401e:	789b      	ldrb	r3, [r3, #2]
    4020:	079b      	lsls	r3, r3, #30
    4022:	d501      	bpl.n	4028 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4024:	2380      	movs	r3, #128	; 0x80
    4026:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    4028:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    402a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    402c:	2b00      	cmp	r3, #0
    402e:	d1fc      	bne.n	402a <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    4030:	4643      	mov	r3, r8
    4032:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4034:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4036:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4038:	2b00      	cmp	r3, #0
    403a:	d1fc      	bne.n	4036 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    403c:	4643      	mov	r3, r8
    403e:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4040:	ab0e      	add	r3, sp, #56	; 0x38
    4042:	2280      	movs	r2, #128	; 0x80
    4044:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4046:	2200      	movs	r2, #0
    4048:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    404a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    404c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    404e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    4050:	930a      	str	r3, [sp, #40]	; 0x28
    4052:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4054:	930b      	str	r3, [sp, #44]	; 0x2c
    4056:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    4058:	930c      	str	r3, [sp, #48]	; 0x30
    405a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    405c:	9302      	str	r3, [sp, #8]
    405e:	930d      	str	r3, [sp, #52]	; 0x34
    4060:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4062:	ae0a      	add	r6, sp, #40	; 0x28
    4064:	e063      	b.n	412e <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4066:	2308      	movs	r3, #8
    4068:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    406a:	3b07      	subs	r3, #7
    406c:	9307      	str	r3, [sp, #28]
    406e:	e77a      	b.n	3f66 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    4070:	6833      	ldr	r3, [r6, #0]
    4072:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    4074:	68f3      	ldr	r3, [r6, #12]
    4076:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    4078:	6973      	ldr	r3, [r6, #20]
    407a:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    407c:	7e33      	ldrb	r3, [r6, #24]
    407e:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4080:	2326      	movs	r3, #38	; 0x26
    4082:	5cf3      	ldrb	r3, [r6, r3]
    4084:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    4086:	6873      	ldr	r3, [r6, #4]
    4088:	4699      	mov	r9, r3
	switch (transfer_mode)
    408a:	2b00      	cmp	r3, #0
    408c:	d018      	beq.n	40c0 <usart_init+0x238>
    408e:	2380      	movs	r3, #128	; 0x80
    4090:	055b      	lsls	r3, r3, #21
    4092:	4599      	cmp	r9, r3
    4094:	d001      	beq.n	409a <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    4096:	2000      	movs	r0, #0
    4098:	e025      	b.n	40e6 <usart_init+0x25e>
			if (!config->use_external_clock) {
    409a:	2327      	movs	r3, #39	; 0x27
    409c:	5cf3      	ldrb	r3, [r6, r3]
    409e:	2b00      	cmp	r3, #0
    40a0:	d000      	beq.n	40a4 <usart_init+0x21c>
    40a2:	e775      	b.n	3f90 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    40a4:	6a33      	ldr	r3, [r6, #32]
    40a6:	001f      	movs	r7, r3
    40a8:	b2c0      	uxtb	r0, r0
    40aa:	4b40      	ldr	r3, [pc, #256]	; (41ac <usart_init+0x324>)
    40ac:	4798      	blx	r3
    40ae:	0001      	movs	r1, r0
    40b0:	220e      	movs	r2, #14
    40b2:	ab06      	add	r3, sp, #24
    40b4:	469c      	mov	ip, r3
    40b6:	4462      	add	r2, ip
    40b8:	0038      	movs	r0, r7
    40ba:	4b3d      	ldr	r3, [pc, #244]	; (41b0 <usart_init+0x328>)
    40bc:	4798      	blx	r3
    40be:	e012      	b.n	40e6 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    40c0:	2308      	movs	r3, #8
    40c2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    40c4:	2300      	movs	r3, #0
    40c6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    40c8:	2327      	movs	r3, #39	; 0x27
    40ca:	5cf3      	ldrb	r3, [r6, r3]
    40cc:	2b00      	cmp	r3, #0
    40ce:	d00e      	beq.n	40ee <usart_init+0x266>
				status_code =
    40d0:	9b06      	ldr	r3, [sp, #24]
    40d2:	9300      	str	r3, [sp, #0]
    40d4:	9b07      	ldr	r3, [sp, #28]
    40d6:	220e      	movs	r2, #14
    40d8:	a906      	add	r1, sp, #24
    40da:	468c      	mov	ip, r1
    40dc:	4462      	add	r2, ip
    40de:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    40e0:	6a30      	ldr	r0, [r6, #32]
    40e2:	4f34      	ldr	r7, [pc, #208]	; (41b4 <usart_init+0x32c>)
    40e4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    40e6:	2800      	cmp	r0, #0
    40e8:	d000      	beq.n	40ec <usart_init+0x264>
    40ea:	e6e0      	b.n	3eae <usart_init+0x26>
    40ec:	e750      	b.n	3f90 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    40ee:	6a33      	ldr	r3, [r6, #32]
    40f0:	001f      	movs	r7, r3
    40f2:	b2c0      	uxtb	r0, r0
    40f4:	4b2d      	ldr	r3, [pc, #180]	; (41ac <usart_init+0x324>)
    40f6:	4798      	blx	r3
    40f8:	0001      	movs	r1, r0
				status_code =
    40fa:	9b06      	ldr	r3, [sp, #24]
    40fc:	9300      	str	r3, [sp, #0]
    40fe:	9b07      	ldr	r3, [sp, #28]
    4100:	220e      	movs	r2, #14
    4102:	a806      	add	r0, sp, #24
    4104:	4684      	mov	ip, r0
    4106:	4462      	add	r2, ip
    4108:	0038      	movs	r0, r7
    410a:	4f2a      	ldr	r7, [pc, #168]	; (41b4 <usart_init+0x32c>)
    410c:	47b8      	blx	r7
    410e:	e7ea      	b.n	40e6 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    4110:	7ef3      	ldrb	r3, [r6, #27]
    4112:	2b00      	cmp	r3, #0
    4114:	d100      	bne.n	4118 <usart_init+0x290>
    4116:	e77d      	b.n	4014 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4118:	2380      	movs	r3, #128	; 0x80
    411a:	04db      	lsls	r3, r3, #19
    411c:	431f      	orrs	r7, r3
    411e:	e779      	b.n	4014 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4120:	0020      	movs	r0, r4
    4122:	4b25      	ldr	r3, [pc, #148]	; (41b8 <usart_init+0x330>)
    4124:	4798      	blx	r3
    4126:	e007      	b.n	4138 <usart_init+0x2b0>
    4128:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    412a:	2f04      	cmp	r7, #4
    412c:	d00d      	beq.n	414a <usart_init+0x2c2>
    412e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4130:	00bb      	lsls	r3, r7, #2
    4132:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    4134:	2800      	cmp	r0, #0
    4136:	d0f3      	beq.n	4120 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    4138:	1c43      	adds	r3, r0, #1
    413a:	d0f5      	beq.n	4128 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    413c:	a90e      	add	r1, sp, #56	; 0x38
    413e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4140:	0c00      	lsrs	r0, r0, #16
    4142:	b2c0      	uxtb	r0, r0
    4144:	4b1d      	ldr	r3, [pc, #116]	; (41bc <usart_init+0x334>)
    4146:	4798      	blx	r3
    4148:	e7ee      	b.n	4128 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    414a:	2300      	movs	r3, #0
    414c:	60eb      	str	r3, [r5, #12]
    414e:	612b      	str	r3, [r5, #16]
    4150:	616b      	str	r3, [r5, #20]
    4152:	61ab      	str	r3, [r5, #24]
    4154:	61eb      	str	r3, [r5, #28]
    4156:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    4158:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    415a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    415c:	2200      	movs	r2, #0
    415e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    4160:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    4162:	3330      	adds	r3, #48	; 0x30
    4164:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    4166:	3301      	adds	r3, #1
    4168:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    416a:	3301      	adds	r3, #1
    416c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    416e:	3301      	adds	r3, #1
    4170:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    4172:	6828      	ldr	r0, [r5, #0]
    4174:	4b07      	ldr	r3, [pc, #28]	; (4194 <usart_init+0x30c>)
    4176:	4798      	blx	r3
    4178:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    417a:	4911      	ldr	r1, [pc, #68]	; (41c0 <usart_init+0x338>)
    417c:	4b11      	ldr	r3, [pc, #68]	; (41c4 <usart_init+0x33c>)
    417e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4180:	00a4      	lsls	r4, r4, #2
    4182:	4b11      	ldr	r3, [pc, #68]	; (41c8 <usart_init+0x340>)
    4184:	50e5      	str	r5, [r4, r3]
	return status_code;
    4186:	2000      	movs	r0, #0
    4188:	e691      	b.n	3eae <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    418a:	2310      	movs	r3, #16
    418c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    418e:	2300      	movs	r3, #0
    4190:	9307      	str	r3, [sp, #28]
    4192:	e6e8      	b.n	3f66 <usart_init+0xde>
    4194:	000039c9 	.word	0x000039c9
    4198:	40000400 	.word	0x40000400
    419c:	00004ca1 	.word	0x00004ca1
    41a0:	00004c15 	.word	0x00004c15
    41a4:	00003805 	.word	0x00003805
    41a8:	41002000 	.word	0x41002000
    41ac:	00004cbd 	.word	0x00004cbd
    41b0:	00003747 	.word	0x00003747
    41b4:	00003771 	.word	0x00003771
    41b8:	00003851 	.word	0x00003851
    41bc:	00004d99 	.word	0x00004d99
    41c0:	000043c1 	.word	0x000043c1
    41c4:	00003a05 	.word	0x00003a05
    41c8:	20000bdc 	.word	0x20000bdc

000041cc <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    41cc:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    41ce:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    41d0:	2a00      	cmp	r2, #0
    41d2:	d101      	bne.n	41d8 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    41d4:	0018      	movs	r0, r3
    41d6:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    41d8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    41da:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    41dc:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    41de:	2a00      	cmp	r2, #0
    41e0:	d1f8      	bne.n	41d4 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    41e2:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    41e4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    41e6:	2a00      	cmp	r2, #0
    41e8:	d1fc      	bne.n	41e4 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    41ea:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    41ec:	2102      	movs	r1, #2
    41ee:	7e1a      	ldrb	r2, [r3, #24]
    41f0:	420a      	tst	r2, r1
    41f2:	d0fc      	beq.n	41ee <usart_write_wait+0x22>
	return STATUS_OK;
    41f4:	2300      	movs	r3, #0
    41f6:	e7ed      	b.n	41d4 <usart_write_wait+0x8>

000041f8 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    41f8:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    41fa:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    41fc:	2a00      	cmp	r2, #0
    41fe:	d101      	bne.n	4204 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    4200:	0018      	movs	r0, r3
    4202:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    4204:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    4206:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4208:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    420a:	2a00      	cmp	r2, #0
    420c:	d1f8      	bne.n	4200 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    420e:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    4210:	7e10      	ldrb	r0, [r2, #24]
    4212:	0740      	lsls	r0, r0, #29
    4214:	d5f4      	bpl.n	4200 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    4216:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4218:	2b00      	cmp	r3, #0
    421a:	d1fc      	bne.n	4216 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    421c:	8b53      	ldrh	r3, [r2, #26]
    421e:	b2db      	uxtb	r3, r3
	if (error_code) {
    4220:	0698      	lsls	r0, r3, #26
    4222:	d01d      	beq.n	4260 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    4224:	0798      	lsls	r0, r3, #30
    4226:	d503      	bpl.n	4230 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4228:	2302      	movs	r3, #2
    422a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    422c:	3318      	adds	r3, #24
    422e:	e7e7      	b.n	4200 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4230:	0758      	lsls	r0, r3, #29
    4232:	d503      	bpl.n	423c <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4234:	2304      	movs	r3, #4
    4236:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    4238:	331a      	adds	r3, #26
    423a:	e7e1      	b.n	4200 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    423c:	07d8      	lsls	r0, r3, #31
    423e:	d503      	bpl.n	4248 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4240:	2301      	movs	r3, #1
    4242:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    4244:	3312      	adds	r3, #18
    4246:	e7db      	b.n	4200 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4248:	06d8      	lsls	r0, r3, #27
    424a:	d503      	bpl.n	4254 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    424c:	2310      	movs	r3, #16
    424e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    4250:	3332      	adds	r3, #50	; 0x32
    4252:	e7d5      	b.n	4200 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    4254:	069b      	lsls	r3, r3, #26
    4256:	d503      	bpl.n	4260 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    4258:	2320      	movs	r3, #32
    425a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    425c:	3321      	adds	r3, #33	; 0x21
    425e:	e7cf      	b.n	4200 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    4260:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    4262:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    4264:	2300      	movs	r3, #0
    4266:	e7cb      	b.n	4200 <usart_read_wait+0x8>

00004268 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    4268:	b5f0      	push	{r4, r5, r6, r7, lr}
    426a:	46ce      	mov	lr, r9
    426c:	4647      	mov	r7, r8
    426e:	b580      	push	{r7, lr}
    4270:	b083      	sub	sp, #12
    4272:	0005      	movs	r5, r0
    4274:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4276:	2017      	movs	r0, #23
	if (length == 0) {
    4278:	2a00      	cmp	r2, #0
    427a:	d104      	bne.n	4286 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    427c:	b003      	add	sp, #12
    427e:	bc0c      	pop	{r2, r3}
    4280:	4690      	mov	r8, r2
    4282:	4699      	mov	r9, r3
    4284:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    4286:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    4288:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    428a:	2b00      	cmp	r3, #0
    428c:	d0f6      	beq.n	427c <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    428e:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4290:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    4292:	2b00      	cmp	r3, #0
    4294:	d1fc      	bne.n	4290 <usart_write_buffer_wait+0x28>
	while (length--) {
    4296:	3a01      	subs	r2, #1
    4298:	b293      	uxth	r3, r2
    429a:	4699      	mov	r9, r3
    429c:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    429e:	2701      	movs	r7, #1
	while (length--) {
    42a0:	4b1f      	ldr	r3, [pc, #124]	; (4320 <usart_write_buffer_wait+0xb8>)
    42a2:	4698      	mov	r8, r3
    42a4:	e011      	b.n	42ca <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    42a6:	1c73      	adds	r3, r6, #1
    42a8:	b29b      	uxth	r3, r3
    42aa:	9a01      	ldr	r2, [sp, #4]
    42ac:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    42ae:	796a      	ldrb	r2, [r5, #5]
    42b0:	2a01      	cmp	r2, #1
    42b2:	d017      	beq.n	42e4 <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    42b4:	b289      	uxth	r1, r1
    42b6:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    42b8:	0028      	movs	r0, r5
    42ba:	4b1a      	ldr	r3, [pc, #104]	; (4324 <usart_write_buffer_wait+0xbc>)
    42bc:	4798      	blx	r3
	while (length--) {
    42be:	464b      	mov	r3, r9
    42c0:	3b01      	subs	r3, #1
    42c2:	b29b      	uxth	r3, r3
    42c4:	4699      	mov	r9, r3
    42c6:	4543      	cmp	r3, r8
    42c8:	d013      	beq.n	42f2 <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    42ca:	7e23      	ldrb	r3, [r4, #24]
    42cc:	423b      	tst	r3, r7
    42ce:	d1ea      	bne.n	42a6 <usart_write_buffer_wait+0x3e>
    42d0:	4b13      	ldr	r3, [pc, #76]	; (4320 <usart_write_buffer_wait+0xb8>)
    42d2:	7e22      	ldrb	r2, [r4, #24]
    42d4:	423a      	tst	r2, r7
    42d6:	d1e6      	bne.n	42a6 <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    42d8:	2b01      	cmp	r3, #1
    42da:	d019      	beq.n	4310 <usart_write_buffer_wait+0xa8>
    42dc:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    42de:	2b00      	cmp	r3, #0
    42e0:	d1f7      	bne.n	42d2 <usart_write_buffer_wait+0x6a>
    42e2:	e7e0      	b.n	42a6 <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    42e4:	3602      	adds	r6, #2
    42e6:	b2b6      	uxth	r6, r6
    42e8:	9a01      	ldr	r2, [sp, #4]
    42ea:	5cd3      	ldrb	r3, [r2, r3]
    42ec:	021b      	lsls	r3, r3, #8
    42ee:	4319      	orrs	r1, r3
    42f0:	e7e2      	b.n	42b8 <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    42f2:	7e23      	ldrb	r3, [r4, #24]
    42f4:	079b      	lsls	r3, r3, #30
    42f6:	d40d      	bmi.n	4314 <usart_write_buffer_wait+0xac>
    42f8:	4b09      	ldr	r3, [pc, #36]	; (4320 <usart_write_buffer_wait+0xb8>)
    42fa:	2102      	movs	r1, #2
    42fc:	7e22      	ldrb	r2, [r4, #24]
    42fe:	420a      	tst	r2, r1
    4300:	d10a      	bne.n	4318 <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    4302:	2b01      	cmp	r3, #1
    4304:	d00a      	beq.n	431c <usart_write_buffer_wait+0xb4>
    4306:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    4308:	2b00      	cmp	r3, #0
    430a:	d1f7      	bne.n	42fc <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    430c:	2000      	movs	r0, #0
    430e:	e7b5      	b.n	427c <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    4310:	2012      	movs	r0, #18
    4312:	e7b3      	b.n	427c <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    4314:	2000      	movs	r0, #0
    4316:	e7b1      	b.n	427c <usart_write_buffer_wait+0x14>
    4318:	2000      	movs	r0, #0
    431a:	e7af      	b.n	427c <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    431c:	2012      	movs	r0, #18
    431e:	e7ad      	b.n	427c <usart_write_buffer_wait+0x14>
    4320:	0000ffff 	.word	0x0000ffff
    4324:	000041cd 	.word	0x000041cd

00004328 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    4328:	b5f0      	push	{r4, r5, r6, r7, lr}
    432a:	46d6      	mov	lr, sl
    432c:	b500      	push	{lr}
    432e:	b084      	sub	sp, #16
    4330:	0004      	movs	r4, r0
    4332:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4334:	2017      	movs	r0, #23
	if (length == 0) {
    4336:	2a00      	cmp	r2, #0
    4338:	d103      	bne.n	4342 <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    433a:	b004      	add	sp, #16
    433c:	bc04      	pop	{r2}
    433e:	4692      	mov	sl, r2
    4340:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    4342:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    4344:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    4346:	2b00      	cmp	r3, #0
    4348:	d0f7      	beq.n	433a <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    434a:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    434c:	3a01      	subs	r2, #1
    434e:	b293      	uxth	r3, r2
    4350:	469a      	mov	sl, r3
    4352:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    4354:	2704      	movs	r7, #4
    4356:	e019      	b.n	438c <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    4358:	2300      	movs	r3, #0
    435a:	aa02      	add	r2, sp, #8
    435c:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    435e:	1d91      	adds	r1, r2, #6
    4360:	0020      	movs	r0, r4
    4362:	4b15      	ldr	r3, [pc, #84]	; (43b8 <usart_read_buffer_wait+0x90>)
    4364:	4798      	blx	r3
		if (retval != STATUS_OK) {
    4366:	2800      	cmp	r0, #0
    4368:	d1e7      	bne.n	433a <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    436a:	1c69      	adds	r1, r5, #1
    436c:	b289      	uxth	r1, r1
    436e:	ab02      	add	r3, sp, #8
    4370:	88db      	ldrh	r3, [r3, #6]
    4372:	9a01      	ldr	r2, [sp, #4]
    4374:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4376:	7962      	ldrb	r2, [r4, #5]
    4378:	2a01      	cmp	r2, #1
    437a:	d014      	beq.n	43a6 <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    437c:	000d      	movs	r5, r1
	while (length--) {
    437e:	4653      	mov	r3, sl
    4380:	3b01      	subs	r3, #1
    4382:	b29b      	uxth	r3, r3
    4384:	469a      	mov	sl, r3
    4386:	4b0d      	ldr	r3, [pc, #52]	; (43bc <usart_read_buffer_wait+0x94>)
    4388:	459a      	cmp	sl, r3
    438a:	d0d6      	beq.n	433a <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    438c:	7e33      	ldrb	r3, [r6, #24]
    438e:	423b      	tst	r3, r7
    4390:	d1e2      	bne.n	4358 <usart_read_buffer_wait+0x30>
    4392:	4b0a      	ldr	r3, [pc, #40]	; (43bc <usart_read_buffer_wait+0x94>)
    4394:	7e32      	ldrb	r2, [r6, #24]
    4396:	423a      	tst	r2, r7
    4398:	d1de      	bne.n	4358 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    439a:	2b01      	cmp	r3, #1
    439c:	d009      	beq.n	43b2 <usart_read_buffer_wait+0x8a>
    439e:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    43a0:	2b00      	cmp	r3, #0
    43a2:	d1f7      	bne.n	4394 <usart_read_buffer_wait+0x6c>
    43a4:	e7d8      	b.n	4358 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    43a6:	3502      	adds	r5, #2
    43a8:	b2ad      	uxth	r5, r5
    43aa:	0a1b      	lsrs	r3, r3, #8
    43ac:	9a01      	ldr	r2, [sp, #4]
    43ae:	5453      	strb	r3, [r2, r1]
    43b0:	e7e5      	b.n	437e <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    43b2:	2012      	movs	r0, #18
    43b4:	e7c1      	b.n	433a <usart_read_buffer_wait+0x12>
    43b6:	46c0      	nop			; (mov r8, r8)
    43b8:	000041f9 	.word	0x000041f9
    43bc:	0000ffff 	.word	0x0000ffff

000043c0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    43c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    43c2:	0080      	lsls	r0, r0, #2
    43c4:	4b62      	ldr	r3, [pc, #392]	; (4550 <_usart_interrupt_handler+0x190>)
    43c6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    43c8:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    43ca:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    43cc:	2b00      	cmp	r3, #0
    43ce:	d1fc      	bne.n	43ca <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    43d0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    43d2:	7da6      	ldrb	r6, [r4, #22]
    43d4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    43d6:	2330      	movs	r3, #48	; 0x30
    43d8:	5ceb      	ldrb	r3, [r5, r3]
    43da:	2231      	movs	r2, #49	; 0x31
    43dc:	5caf      	ldrb	r7, [r5, r2]
    43de:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    43e0:	07f3      	lsls	r3, r6, #31
    43e2:	d522      	bpl.n	442a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    43e4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    43e6:	b29b      	uxth	r3, r3
    43e8:	2b00      	cmp	r3, #0
    43ea:	d01c      	beq.n	4426 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    43ec:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    43ee:	7813      	ldrb	r3, [r2, #0]
    43f0:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    43f2:	1c51      	adds	r1, r2, #1
    43f4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    43f6:	7969      	ldrb	r1, [r5, #5]
    43f8:	2901      	cmp	r1, #1
    43fa:	d00e      	beq.n	441a <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    43fc:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    43fe:	05db      	lsls	r3, r3, #23
    4400:	0ddb      	lsrs	r3, r3, #23
    4402:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    4404:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4406:	3b01      	subs	r3, #1
    4408:	b29b      	uxth	r3, r3
    440a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    440c:	2b00      	cmp	r3, #0
    440e:	d10c      	bne.n	442a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4410:	3301      	adds	r3, #1
    4412:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4414:	3301      	adds	r3, #1
    4416:	75a3      	strb	r3, [r4, #22]
    4418:	e007      	b.n	442a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    441a:	7851      	ldrb	r1, [r2, #1]
    441c:	0209      	lsls	r1, r1, #8
    441e:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    4420:	3202      	adds	r2, #2
    4422:	62aa      	str	r2, [r5, #40]	; 0x28
    4424:	e7eb      	b.n	43fe <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4426:	2301      	movs	r3, #1
    4428:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    442a:	07b3      	lsls	r3, r6, #30
    442c:	d506      	bpl.n	443c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    442e:	2302      	movs	r3, #2
    4430:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    4432:	2200      	movs	r2, #0
    4434:	3331      	adds	r3, #49	; 0x31
    4436:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    4438:	07fb      	lsls	r3, r7, #31
    443a:	d41a      	bmi.n	4472 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    443c:	0773      	lsls	r3, r6, #29
    443e:	d565      	bpl.n	450c <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    4440:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4442:	b29b      	uxth	r3, r3
    4444:	2b00      	cmp	r3, #0
    4446:	d05f      	beq.n	4508 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4448:	8b63      	ldrh	r3, [r4, #26]
    444a:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    444c:	071a      	lsls	r2, r3, #28
    444e:	d414      	bmi.n	447a <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4450:	223f      	movs	r2, #63	; 0x3f
    4452:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4454:	2b00      	cmp	r3, #0
    4456:	d034      	beq.n	44c2 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4458:	079a      	lsls	r2, r3, #30
    445a:	d511      	bpl.n	4480 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    445c:	221a      	movs	r2, #26
    445e:	2332      	movs	r3, #50	; 0x32
    4460:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4462:	3b30      	subs	r3, #48	; 0x30
    4464:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    4466:	077b      	lsls	r3, r7, #29
    4468:	d550      	bpl.n	450c <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    446a:	0028      	movs	r0, r5
    446c:	696b      	ldr	r3, [r5, #20]
    446e:	4798      	blx	r3
    4470:	e04c      	b.n	450c <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4472:	0028      	movs	r0, r5
    4474:	68eb      	ldr	r3, [r5, #12]
    4476:	4798      	blx	r3
    4478:	e7e0      	b.n	443c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    447a:	2237      	movs	r2, #55	; 0x37
    447c:	4013      	ands	r3, r2
    447e:	e7e9      	b.n	4454 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4480:	075a      	lsls	r2, r3, #29
    4482:	d505      	bpl.n	4490 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    4484:	221e      	movs	r2, #30
    4486:	2332      	movs	r3, #50	; 0x32
    4488:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    448a:	3b2e      	subs	r3, #46	; 0x2e
    448c:	8363      	strh	r3, [r4, #26]
    448e:	e7ea      	b.n	4466 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4490:	07da      	lsls	r2, r3, #31
    4492:	d505      	bpl.n	44a0 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    4494:	2213      	movs	r2, #19
    4496:	2332      	movs	r3, #50	; 0x32
    4498:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    449a:	3b31      	subs	r3, #49	; 0x31
    449c:	8363      	strh	r3, [r4, #26]
    449e:	e7e2      	b.n	4466 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    44a0:	06da      	lsls	r2, r3, #27
    44a2:	d505      	bpl.n	44b0 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    44a4:	2242      	movs	r2, #66	; 0x42
    44a6:	2332      	movs	r3, #50	; 0x32
    44a8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    44aa:	3b22      	subs	r3, #34	; 0x22
    44ac:	8363      	strh	r3, [r4, #26]
    44ae:	e7da      	b.n	4466 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    44b0:	2220      	movs	r2, #32
    44b2:	421a      	tst	r2, r3
    44b4:	d0d7      	beq.n	4466 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    44b6:	3221      	adds	r2, #33	; 0x21
    44b8:	2332      	movs	r3, #50	; 0x32
    44ba:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    44bc:	3b12      	subs	r3, #18
    44be:	8363      	strh	r3, [r4, #26]
    44c0:	e7d1      	b.n	4466 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    44c2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    44c4:	05db      	lsls	r3, r3, #23
    44c6:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    44c8:	b2da      	uxtb	r2, r3
    44ca:	6a69      	ldr	r1, [r5, #36]	; 0x24
    44cc:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    44ce:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    44d0:	1c51      	adds	r1, r2, #1
    44d2:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    44d4:	7969      	ldrb	r1, [r5, #5]
    44d6:	2901      	cmp	r1, #1
    44d8:	d010      	beq.n	44fc <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    44da:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    44dc:	3b01      	subs	r3, #1
    44de:	b29b      	uxth	r3, r3
    44e0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    44e2:	2b00      	cmp	r3, #0
    44e4:	d112      	bne.n	450c <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    44e6:	3304      	adds	r3, #4
    44e8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    44ea:	2200      	movs	r2, #0
    44ec:	332e      	adds	r3, #46	; 0x2e
    44ee:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    44f0:	07bb      	lsls	r3, r7, #30
    44f2:	d50b      	bpl.n	450c <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    44f4:	0028      	movs	r0, r5
    44f6:	692b      	ldr	r3, [r5, #16]
    44f8:	4798      	blx	r3
    44fa:	e007      	b.n	450c <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    44fc:	0a1b      	lsrs	r3, r3, #8
    44fe:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    4500:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4502:	3301      	adds	r3, #1
    4504:	626b      	str	r3, [r5, #36]	; 0x24
    4506:	e7e8      	b.n	44da <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4508:	2304      	movs	r3, #4
    450a:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    450c:	06f3      	lsls	r3, r6, #27
    450e:	d504      	bpl.n	451a <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    4510:	2310      	movs	r3, #16
    4512:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4514:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4516:	06fb      	lsls	r3, r7, #27
    4518:	d40e      	bmi.n	4538 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    451a:	06b3      	lsls	r3, r6, #26
    451c:	d504      	bpl.n	4528 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    451e:	2320      	movs	r3, #32
    4520:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    4522:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4524:	073b      	lsls	r3, r7, #28
    4526:	d40b      	bmi.n	4540 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    4528:	0733      	lsls	r3, r6, #28
    452a:	d504      	bpl.n	4536 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    452c:	2308      	movs	r3, #8
    452e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    4530:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    4532:	06bb      	lsls	r3, r7, #26
    4534:	d408      	bmi.n	4548 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    4536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4538:	0028      	movs	r0, r5
    453a:	69eb      	ldr	r3, [r5, #28]
    453c:	4798      	blx	r3
    453e:	e7ec      	b.n	451a <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    4540:	0028      	movs	r0, r5
    4542:	69ab      	ldr	r3, [r5, #24]
    4544:	4798      	blx	r3
    4546:	e7ef      	b.n	4528 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    4548:	6a2b      	ldr	r3, [r5, #32]
    454a:	0028      	movs	r0, r5
    454c:	4798      	blx	r3
}
    454e:	e7f2      	b.n	4536 <_usart_interrupt_handler+0x176>
    4550:	20000bdc 	.word	0x20000bdc

00004554 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4554:	b510      	push	{r4, lr}
	switch (clock_source) {
    4556:	2808      	cmp	r0, #8
    4558:	d803      	bhi.n	4562 <system_clock_source_get_hz+0xe>
    455a:	0080      	lsls	r0, r0, #2
    455c:	4b1c      	ldr	r3, [pc, #112]	; (45d0 <system_clock_source_get_hz+0x7c>)
    455e:	581b      	ldr	r3, [r3, r0]
    4560:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    4562:	2000      	movs	r0, #0
    4564:	e032      	b.n	45cc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    4566:	4b1b      	ldr	r3, [pc, #108]	; (45d4 <system_clock_source_get_hz+0x80>)
    4568:	6918      	ldr	r0, [r3, #16]
    456a:	e02f      	b.n	45cc <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    456c:	4b1a      	ldr	r3, [pc, #104]	; (45d8 <system_clock_source_get_hz+0x84>)
    456e:	6a1b      	ldr	r3, [r3, #32]
    4570:	059b      	lsls	r3, r3, #22
    4572:	0f9b      	lsrs	r3, r3, #30
    4574:	4819      	ldr	r0, [pc, #100]	; (45dc <system_clock_source_get_hz+0x88>)
    4576:	40d8      	lsrs	r0, r3
    4578:	e028      	b.n	45cc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    457a:	4b16      	ldr	r3, [pc, #88]	; (45d4 <system_clock_source_get_hz+0x80>)
    457c:	6958      	ldr	r0, [r3, #20]
    457e:	e025      	b.n	45cc <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4580:	4b14      	ldr	r3, [pc, #80]	; (45d4 <system_clock_source_get_hz+0x80>)
    4582:	681b      	ldr	r3, [r3, #0]
			return 0;
    4584:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4586:	079b      	lsls	r3, r3, #30
    4588:	d520      	bpl.n	45cc <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    458a:	4913      	ldr	r1, [pc, #76]	; (45d8 <system_clock_source_get_hz+0x84>)
    458c:	2210      	movs	r2, #16
    458e:	68cb      	ldr	r3, [r1, #12]
    4590:	421a      	tst	r2, r3
    4592:	d0fc      	beq.n	458e <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    4594:	4b0f      	ldr	r3, [pc, #60]	; (45d4 <system_clock_source_get_hz+0x80>)
    4596:	681a      	ldr	r2, [r3, #0]
    4598:	2324      	movs	r3, #36	; 0x24
    459a:	4013      	ands	r3, r2
    459c:	2b04      	cmp	r3, #4
    459e:	d001      	beq.n	45a4 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    45a0:	480f      	ldr	r0, [pc, #60]	; (45e0 <system_clock_source_get_hz+0x8c>)
    45a2:	e013      	b.n	45cc <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    45a4:	2000      	movs	r0, #0
    45a6:	4b0f      	ldr	r3, [pc, #60]	; (45e4 <system_clock_source_get_hz+0x90>)
    45a8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    45aa:	4b0a      	ldr	r3, [pc, #40]	; (45d4 <system_clock_source_get_hz+0x80>)
    45ac:	689b      	ldr	r3, [r3, #8]
    45ae:	041b      	lsls	r3, r3, #16
    45b0:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    45b2:	4358      	muls	r0, r3
    45b4:	e00a      	b.n	45cc <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    45b6:	2350      	movs	r3, #80	; 0x50
    45b8:	4a07      	ldr	r2, [pc, #28]	; (45d8 <system_clock_source_get_hz+0x84>)
    45ba:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    45bc:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    45be:	075b      	lsls	r3, r3, #29
    45c0:	d504      	bpl.n	45cc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    45c2:	4b04      	ldr	r3, [pc, #16]	; (45d4 <system_clock_source_get_hz+0x80>)
    45c4:	68d8      	ldr	r0, [r3, #12]
    45c6:	e001      	b.n	45cc <system_clock_source_get_hz+0x78>
		return 32768UL;
    45c8:	2080      	movs	r0, #128	; 0x80
    45ca:	0200      	lsls	r0, r0, #8
	}
}
    45cc:	bd10      	pop	{r4, pc}
    45ce:	46c0      	nop			; (mov r8, r8)
    45d0:	0000eccc 	.word	0x0000eccc
    45d4:	20000230 	.word	0x20000230
    45d8:	40000800 	.word	0x40000800
    45dc:	007a1200 	.word	0x007a1200
    45e0:	02dc6c00 	.word	0x02dc6c00
    45e4:	00004cbd 	.word	0x00004cbd

000045e8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    45e8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    45ea:	490c      	ldr	r1, [pc, #48]	; (461c <system_clock_source_osc8m_set_config+0x34>)
    45ec:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    45ee:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    45f0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    45f2:	7840      	ldrb	r0, [r0, #1]
    45f4:	2201      	movs	r2, #1
    45f6:	4010      	ands	r0, r2
    45f8:	0180      	lsls	r0, r0, #6
    45fa:	2640      	movs	r6, #64	; 0x40
    45fc:	43b3      	bics	r3, r6
    45fe:	4303      	orrs	r3, r0
    4600:	402a      	ands	r2, r5
    4602:	01d2      	lsls	r2, r2, #7
    4604:	2080      	movs	r0, #128	; 0x80
    4606:	4383      	bics	r3, r0
    4608:	4313      	orrs	r3, r2
    460a:	2203      	movs	r2, #3
    460c:	4022      	ands	r2, r4
    460e:	0212      	lsls	r2, r2, #8
    4610:	4803      	ldr	r0, [pc, #12]	; (4620 <system_clock_source_osc8m_set_config+0x38>)
    4612:	4003      	ands	r3, r0
    4614:	4313      	orrs	r3, r2
    4616:	620b      	str	r3, [r1, #32]
}
    4618:	bd70      	pop	{r4, r5, r6, pc}
    461a:	46c0      	nop			; (mov r8, r8)
    461c:	40000800 	.word	0x40000800
    4620:	fffffcff 	.word	0xfffffcff

00004624 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    4624:	b5f0      	push	{r4, r5, r6, r7, lr}
    4626:	46ce      	mov	lr, r9
    4628:	4647      	mov	r7, r8
    462a:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    462c:	4b19      	ldr	r3, [pc, #100]	; (4694 <system_clock_source_osc32k_set_config+0x70>)
    462e:	4699      	mov	r9, r3
    4630:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    4632:	7841      	ldrb	r1, [r0, #1]
    4634:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    4636:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4638:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    463a:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    463c:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    463e:	7880      	ldrb	r0, [r0, #2]
    4640:	2101      	movs	r1, #1
    4642:	4008      	ands	r0, r1
    4644:	0080      	lsls	r0, r0, #2
    4646:	2204      	movs	r2, #4
    4648:	4393      	bics	r3, r2
    464a:	4303      	orrs	r3, r0
    464c:	4660      	mov	r0, ip
    464e:	4008      	ands	r0, r1
    4650:	00c0      	lsls	r0, r0, #3
    4652:	3204      	adds	r2, #4
    4654:	4393      	bics	r3, r2
    4656:	4303      	orrs	r3, r0
    4658:	0038      	movs	r0, r7
    465a:	4008      	ands	r0, r1
    465c:	0180      	lsls	r0, r0, #6
    465e:	2740      	movs	r7, #64	; 0x40
    4660:	43bb      	bics	r3, r7
    4662:	4303      	orrs	r3, r0
    4664:	0030      	movs	r0, r6
    4666:	4008      	ands	r0, r1
    4668:	01c0      	lsls	r0, r0, #7
    466a:	2680      	movs	r6, #128	; 0x80
    466c:	43b3      	bics	r3, r6
    466e:	4303      	orrs	r3, r0
    4670:	2007      	movs	r0, #7
    4672:	4005      	ands	r5, r0
    4674:	022d      	lsls	r5, r5, #8
    4676:	4808      	ldr	r0, [pc, #32]	; (4698 <system_clock_source_osc32k_set_config+0x74>)
    4678:	4003      	ands	r3, r0
    467a:	432b      	orrs	r3, r5
    467c:	4021      	ands	r1, r4
    467e:	0309      	lsls	r1, r1, #12
    4680:	4806      	ldr	r0, [pc, #24]	; (469c <system_clock_source_osc32k_set_config+0x78>)
    4682:	4003      	ands	r3, r0
    4684:	430b      	orrs	r3, r1
    4686:	464a      	mov	r2, r9
    4688:	6193      	str	r3, [r2, #24]
}
    468a:	bc0c      	pop	{r2, r3}
    468c:	4690      	mov	r8, r2
    468e:	4699      	mov	r9, r3
    4690:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4692:	46c0      	nop			; (mov r8, r8)
    4694:	40000800 	.word	0x40000800
    4698:	fffff8ff 	.word	0xfffff8ff
    469c:	ffffefff 	.word	0xffffefff

000046a0 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    46a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    46a2:	46de      	mov	lr, fp
    46a4:	4657      	mov	r7, sl
    46a6:	464e      	mov	r6, r9
    46a8:	4645      	mov	r5, r8
    46aa:	b5e0      	push	{r5, r6, r7, lr}
    46ac:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    46ae:	4b26      	ldr	r3, [pc, #152]	; (4748 <system_clock_source_xosc32k_set_config+0xa8>)
    46b0:	469b      	mov	fp, r3
    46b2:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    46b4:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    46b6:	7800      	ldrb	r0, [r0, #0]
    46b8:	4242      	negs	r2, r0
    46ba:	4142      	adcs	r2, r0
    46bc:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    46be:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    46c0:	78ca      	ldrb	r2, [r1, #3]
    46c2:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    46c4:	790a      	ldrb	r2, [r1, #4]
    46c6:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    46c8:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    46ca:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    46cc:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    46ce:	688a      	ldr	r2, [r1, #8]
    46d0:	491e      	ldr	r1, [pc, #120]	; (474c <system_clock_source_xosc32k_set_config+0xac>)
    46d2:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    46d4:	2101      	movs	r1, #1
    46d6:	464a      	mov	r2, r9
    46d8:	0092      	lsls	r2, r2, #2
    46da:	4691      	mov	r9, r2
    46dc:	2204      	movs	r2, #4
    46de:	4393      	bics	r3, r2
    46e0:	464a      	mov	r2, r9
    46e2:	4313      	orrs	r3, r2
    46e4:	4642      	mov	r2, r8
    46e6:	400a      	ands	r2, r1
    46e8:	00d2      	lsls	r2, r2, #3
    46ea:	4690      	mov	r8, r2
    46ec:	2208      	movs	r2, #8
    46ee:	4393      	bics	r3, r2
    46f0:	4642      	mov	r2, r8
    46f2:	4313      	orrs	r3, r2
    46f4:	4662      	mov	r2, ip
    46f6:	400a      	ands	r2, r1
    46f8:	0112      	lsls	r2, r2, #4
    46fa:	4694      	mov	ip, r2
    46fc:	2210      	movs	r2, #16
    46fe:	4393      	bics	r3, r2
    4700:	4662      	mov	r2, ip
    4702:	4313      	orrs	r3, r2
    4704:	4008      	ands	r0, r1
    4706:	0140      	lsls	r0, r0, #5
    4708:	2220      	movs	r2, #32
    470a:	4393      	bics	r3, r2
    470c:	4303      	orrs	r3, r0
    470e:	400f      	ands	r7, r1
    4710:	01bf      	lsls	r7, r7, #6
    4712:	2040      	movs	r0, #64	; 0x40
    4714:	4383      	bics	r3, r0
    4716:	433b      	orrs	r3, r7
    4718:	400e      	ands	r6, r1
    471a:	01f6      	lsls	r6, r6, #7
    471c:	3040      	adds	r0, #64	; 0x40
    471e:	4383      	bics	r3, r0
    4720:	4333      	orrs	r3, r6
    4722:	3879      	subs	r0, #121	; 0x79
    4724:	4005      	ands	r5, r0
    4726:	022d      	lsls	r5, r5, #8
    4728:	4809      	ldr	r0, [pc, #36]	; (4750 <system_clock_source_xosc32k_set_config+0xb0>)
    472a:	4003      	ands	r3, r0
    472c:	432b      	orrs	r3, r5
    472e:	4021      	ands	r1, r4
    4730:	0309      	lsls	r1, r1, #12
    4732:	4808      	ldr	r0, [pc, #32]	; (4754 <system_clock_source_xosc32k_set_config+0xb4>)
    4734:	4003      	ands	r3, r0
    4736:	430b      	orrs	r3, r1
    4738:	465a      	mov	r2, fp
    473a:	8293      	strh	r3, [r2, #20]
}
    473c:	bc3c      	pop	{r2, r3, r4, r5}
    473e:	4690      	mov	r8, r2
    4740:	4699      	mov	r9, r3
    4742:	46a2      	mov	sl, r4
    4744:	46ab      	mov	fp, r5
    4746:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4748:	40000800 	.word	0x40000800
    474c:	20000230 	.word	0x20000230
    4750:	fffff8ff 	.word	0xfffff8ff
    4754:	ffffefff 	.word	0xffffefff

00004758 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    4758:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    475a:	7a03      	ldrb	r3, [r0, #8]
    475c:	069b      	lsls	r3, r3, #26
    475e:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    4760:	8942      	ldrh	r2, [r0, #10]
    4762:	0592      	lsls	r2, r2, #22
    4764:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4766:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    4768:	4918      	ldr	r1, [pc, #96]	; (47cc <system_clock_source_dfll_set_config+0x74>)
    476a:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    476c:	7983      	ldrb	r3, [r0, #6]
    476e:	79c2      	ldrb	r2, [r0, #7]
    4770:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    4772:	8842      	ldrh	r2, [r0, #2]
    4774:	8884      	ldrh	r4, [r0, #4]
    4776:	4322      	orrs	r2, r4
    4778:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    477a:	7842      	ldrb	r2, [r0, #1]
    477c:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    477e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    4780:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    4782:	7803      	ldrb	r3, [r0, #0]
    4784:	2b04      	cmp	r3, #4
    4786:	d011      	beq.n	47ac <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    4788:	2b20      	cmp	r3, #32
    478a:	d10e      	bne.n	47aa <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    478c:	7b03      	ldrb	r3, [r0, #12]
    478e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    4790:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4792:	4313      	orrs	r3, r2
    4794:	89c2      	ldrh	r2, [r0, #14]
    4796:	0412      	lsls	r2, r2, #16
    4798:	490d      	ldr	r1, [pc, #52]	; (47d0 <system_clock_source_dfll_set_config+0x78>)
    479a:	400a      	ands	r2, r1
    479c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    479e:	4a0b      	ldr	r2, [pc, #44]	; (47cc <system_clock_source_dfll_set_config+0x74>)
    47a0:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    47a2:	6811      	ldr	r1, [r2, #0]
    47a4:	4b0b      	ldr	r3, [pc, #44]	; (47d4 <system_clock_source_dfll_set_config+0x7c>)
    47a6:	430b      	orrs	r3, r1
    47a8:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    47aa:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    47ac:	7b03      	ldrb	r3, [r0, #12]
    47ae:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    47b0:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    47b2:	4313      	orrs	r3, r2
    47b4:	89c2      	ldrh	r2, [r0, #14]
    47b6:	0412      	lsls	r2, r2, #16
    47b8:	4905      	ldr	r1, [pc, #20]	; (47d0 <system_clock_source_dfll_set_config+0x78>)
    47ba:	400a      	ands	r2, r1
    47bc:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    47be:	4a03      	ldr	r2, [pc, #12]	; (47cc <system_clock_source_dfll_set_config+0x74>)
    47c0:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    47c2:	6813      	ldr	r3, [r2, #0]
    47c4:	2104      	movs	r1, #4
    47c6:	430b      	orrs	r3, r1
    47c8:	6013      	str	r3, [r2, #0]
    47ca:	e7ee      	b.n	47aa <system_clock_source_dfll_set_config+0x52>
    47cc:	20000230 	.word	0x20000230
    47d0:	03ff0000 	.word	0x03ff0000
    47d4:	00000424 	.word	0x00000424

000047d8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    47d8:	2808      	cmp	r0, #8
    47da:	d803      	bhi.n	47e4 <system_clock_source_enable+0xc>
    47dc:	0080      	lsls	r0, r0, #2
    47de:	4b25      	ldr	r3, [pc, #148]	; (4874 <system_clock_source_enable+0x9c>)
    47e0:	581b      	ldr	r3, [r3, r0]
    47e2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    47e4:	2017      	movs	r0, #23
    47e6:	e044      	b.n	4872 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    47e8:	4a23      	ldr	r2, [pc, #140]	; (4878 <system_clock_source_enable+0xa0>)
    47ea:	6a13      	ldr	r3, [r2, #32]
    47ec:	2102      	movs	r1, #2
    47ee:	430b      	orrs	r3, r1
    47f0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    47f2:	2000      	movs	r0, #0
    47f4:	e03d      	b.n	4872 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    47f6:	4a20      	ldr	r2, [pc, #128]	; (4878 <system_clock_source_enable+0xa0>)
    47f8:	6993      	ldr	r3, [r2, #24]
    47fa:	2102      	movs	r1, #2
    47fc:	430b      	orrs	r3, r1
    47fe:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    4800:	2000      	movs	r0, #0
		break;
    4802:	e036      	b.n	4872 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4804:	4a1c      	ldr	r2, [pc, #112]	; (4878 <system_clock_source_enable+0xa0>)
    4806:	8a13      	ldrh	r3, [r2, #16]
    4808:	2102      	movs	r1, #2
    480a:	430b      	orrs	r3, r1
    480c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    480e:	2000      	movs	r0, #0
		break;
    4810:	e02f      	b.n	4872 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4812:	4a19      	ldr	r2, [pc, #100]	; (4878 <system_clock_source_enable+0xa0>)
    4814:	8a93      	ldrh	r3, [r2, #20]
    4816:	2102      	movs	r1, #2
    4818:	430b      	orrs	r3, r1
    481a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    481c:	2000      	movs	r0, #0
		break;
    481e:	e028      	b.n	4872 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4820:	4916      	ldr	r1, [pc, #88]	; (487c <system_clock_source_enable+0xa4>)
    4822:	680b      	ldr	r3, [r1, #0]
    4824:	2202      	movs	r2, #2
    4826:	4313      	orrs	r3, r2
    4828:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    482a:	4b13      	ldr	r3, [pc, #76]	; (4878 <system_clock_source_enable+0xa0>)
    482c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    482e:	0019      	movs	r1, r3
    4830:	320e      	adds	r2, #14
    4832:	68cb      	ldr	r3, [r1, #12]
    4834:	421a      	tst	r2, r3
    4836:	d0fc      	beq.n	4832 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    4838:	4a10      	ldr	r2, [pc, #64]	; (487c <system_clock_source_enable+0xa4>)
    483a:	6891      	ldr	r1, [r2, #8]
    483c:	4b0e      	ldr	r3, [pc, #56]	; (4878 <system_clock_source_enable+0xa0>)
    483e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4840:	6852      	ldr	r2, [r2, #4]
    4842:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    4844:	2200      	movs	r2, #0
    4846:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4848:	0019      	movs	r1, r3
    484a:	3210      	adds	r2, #16
    484c:	68cb      	ldr	r3, [r1, #12]
    484e:	421a      	tst	r2, r3
    4850:	d0fc      	beq.n	484c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    4852:	4b0a      	ldr	r3, [pc, #40]	; (487c <system_clock_source_enable+0xa4>)
    4854:	681b      	ldr	r3, [r3, #0]
    4856:	b29b      	uxth	r3, r3
    4858:	4a07      	ldr	r2, [pc, #28]	; (4878 <system_clock_source_enable+0xa0>)
    485a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    485c:	2000      	movs	r0, #0
    485e:	e008      	b.n	4872 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4860:	4905      	ldr	r1, [pc, #20]	; (4878 <system_clock_source_enable+0xa0>)
    4862:	2244      	movs	r2, #68	; 0x44
    4864:	5c8b      	ldrb	r3, [r1, r2]
    4866:	2002      	movs	r0, #2
    4868:	4303      	orrs	r3, r0
    486a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    486c:	2000      	movs	r0, #0
		break;
    486e:	e000      	b.n	4872 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    4870:	2000      	movs	r0, #0
}
    4872:	4770      	bx	lr
    4874:	0000ecf0 	.word	0x0000ecf0
    4878:	40000800 	.word	0x40000800
    487c:	20000230 	.word	0x20000230

00004880 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    4880:	b5f0      	push	{r4, r5, r6, r7, lr}
    4882:	46de      	mov	lr, fp
    4884:	4657      	mov	r7, sl
    4886:	464e      	mov	r6, r9
    4888:	4645      	mov	r5, r8
    488a:	b5e0      	push	{r5, r6, r7, lr}
    488c:	b091      	sub	sp, #68	; 0x44
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    488e:	22c2      	movs	r2, #194	; 0xc2
    4890:	00d2      	lsls	r2, r2, #3
    4892:	4b65      	ldr	r3, [pc, #404]	; (4a28 <system_clock_init+0x1a8>)
    4894:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    4896:	4a65      	ldr	r2, [pc, #404]	; (4a2c <system_clock_init+0x1ac>)
    4898:	6853      	ldr	r3, [r2, #4]
    489a:	211e      	movs	r1, #30
    489c:	438b      	bics	r3, r1
    489e:	391a      	subs	r1, #26
    48a0:	430b      	orrs	r3, r1
    48a2:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    48a4:	2203      	movs	r2, #3
    48a6:	ab01      	add	r3, sp, #4
    48a8:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    48aa:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    48ac:	4d60      	ldr	r5, [pc, #384]	; (4a30 <system_clock_init+0x1b0>)
    48ae:	b2e0      	uxtb	r0, r4
    48b0:	a901      	add	r1, sp, #4
    48b2:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    48b4:	3401      	adds	r4, #1
    48b6:	2c25      	cmp	r4, #37	; 0x25
    48b8:	d1f9      	bne.n	48ae <system_clock_init+0x2e>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    48ba:	a80c      	add	r0, sp, #48	; 0x30
    48bc:	2300      	movs	r3, #0
    48be:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    48c0:	2280      	movs	r2, #128	; 0x80
    48c2:	0212      	lsls	r2, r2, #8
    48c4:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    48c6:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    48c8:	2201      	movs	r2, #1
    48ca:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    48cc:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    48ce:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    48d0:	2106      	movs	r1, #6
    48d2:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    48d4:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    48d6:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    48d8:	4b56      	ldr	r3, [pc, #344]	; (4a34 <system_clock_init+0x1b4>)
    48da:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    48dc:	2005      	movs	r0, #5
    48de:	4b56      	ldr	r3, [pc, #344]	; (4a38 <system_clock_init+0x1b8>)
    48e0:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    48e2:	4951      	ldr	r1, [pc, #324]	; (4a28 <system_clock_init+0x1a8>)
    48e4:	2202      	movs	r2, #2
    48e6:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    48e8:	421a      	tst	r2, r3
    48ea:	d0fc      	beq.n	48e6 <system_clock_init+0x66>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    48ec:	494e      	ldr	r1, [pc, #312]	; (4a28 <system_clock_init+0x1a8>)
    48ee:	8a8b      	ldrh	r3, [r1, #20]
    48f0:	2280      	movs	r2, #128	; 0x80
    48f2:	4313      	orrs	r3, r2
    48f4:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    48f6:	4c51      	ldr	r4, [pc, #324]	; (4a3c <system_clock_init+0x1bc>)
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    48f8:	6823      	ldr	r3, [r4, #0]
    48fa:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    48fc:	698a      	ldr	r2, [r1, #24]
    48fe:	0e5b      	lsrs	r3, r3, #25
    4900:	041b      	lsls	r3, r3, #16
    4902:	484f      	ldr	r0, [pc, #316]	; (4a40 <system_clock_init+0x1c0>)
    4904:	4002      	ands	r2, r0
    4906:	4313      	orrs	r3, r2
    4908:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    490a:	a80a      	add	r0, sp, #40	; 0x28
    490c:	2301      	movs	r3, #1
    490e:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    4910:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    4912:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    4914:	2207      	movs	r2, #7
    4916:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    4918:	2500      	movs	r5, #0
    491a:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    491c:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    491e:	4b49      	ldr	r3, [pc, #292]	; (4a44 <system_clock_init+0x1c4>)
    4920:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    4922:	2004      	movs	r0, #4
    4924:	4b44      	ldr	r3, [pc, #272]	; (4a38 <system_clock_init+0x1b8>)
    4926:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    4928:	ab05      	add	r3, sp, #20
    492a:	2200      	movs	r2, #0
    492c:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    492e:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    4930:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    4932:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    4934:	213f      	movs	r1, #63	; 0x3f
    4936:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    4938:	393b      	subs	r1, #59	; 0x3b
    493a:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    493c:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    493e:	6823      	ldr	r3, [r4, #0]
    4940:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    4942:	2b3f      	cmp	r3, #63	; 0x3f
    4944:	d06d      	beq.n	4a22 <system_clock_init+0x1a2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    4946:	a805      	add	r0, sp, #20
    4948:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    494a:	4b3f      	ldr	r3, [pc, #252]	; (4a48 <system_clock_init+0x1c8>)
    494c:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    494e:	2303      	movs	r3, #3
    4950:	4699      	mov	r9, r3
    4952:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    4954:	231f      	movs	r3, #31
    4956:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    4958:	4b3c      	ldr	r3, [pc, #240]	; (4a4c <system_clock_init+0x1cc>)
    495a:	4798      	blx	r3
	config->run_in_standby  = false;
    495c:	a804      	add	r0, sp, #16
    495e:	2500      	movs	r5, #0
    4960:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    4962:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    4964:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    4966:	4b3a      	ldr	r3, [pc, #232]	; (4a50 <system_clock_init+0x1d0>)
    4968:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    496a:	2006      	movs	r0, #6
    496c:	4b32      	ldr	r3, [pc, #200]	; (4a38 <system_clock_init+0x1b8>)
    496e:	469a      	mov	sl, r3
    4970:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4972:	4b38      	ldr	r3, [pc, #224]	; (4a54 <system_clock_init+0x1d4>)
    4974:	4798      	blx	r3
	config->high_when_disabled = false;
    4976:	ac01      	add	r4, sp, #4
    4978:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    497a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    497c:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    497e:	2305      	movs	r3, #5
    4980:	7023      	strb	r3, [r4, #0]
    4982:	331b      	adds	r3, #27
    4984:	4698      	mov	r8, r3
    4986:	6063      	str	r3, [r4, #4]
    4988:	0021      	movs	r1, r4
    498a:	2001      	movs	r0, #1
    498c:	4f32      	ldr	r7, [pc, #200]	; (4a58 <system_clock_init+0x1d8>)
    498e:	47b8      	blx	r7
    4990:	2001      	movs	r0, #1
    4992:	4e32      	ldr	r6, [pc, #200]	; (4a5c <system_clock_init+0x1dc>)
    4994:	47b0      	blx	r6
	config->high_when_disabled = false;
    4996:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    4998:	7265      	strb	r5, [r4, #9]
    499a:	2304      	movs	r3, #4
    499c:	7023      	strb	r3, [r4, #0]
    499e:	4643      	mov	r3, r8
    49a0:	6063      	str	r3, [r4, #4]
    49a2:	3b1f      	subs	r3, #31
    49a4:	469b      	mov	fp, r3
    49a6:	7223      	strb	r3, [r4, #8]
    49a8:	0021      	movs	r1, r4
    49aa:	2002      	movs	r0, #2
    49ac:	47b8      	blx	r7
    49ae:	2002      	movs	r0, #2
    49b0:	47b0      	blx	r6
	config->high_when_disabled = false;
    49b2:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    49b4:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    49b6:	7265      	strb	r5, [r4, #9]
    49b8:	464b      	mov	r3, r9
    49ba:	7023      	strb	r3, [r4, #0]
    49bc:	4643      	mov	r3, r8
    49be:	6063      	str	r3, [r4, #4]
    49c0:	0021      	movs	r1, r4
    49c2:	2004      	movs	r0, #4
    49c4:	47b8      	blx	r7
    49c6:	2004      	movs	r0, #4
    49c8:	47b0      	blx	r6
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    49ca:	465b      	mov	r3, fp
    49cc:	7023      	strb	r3, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    49ce:	0021      	movs	r1, r4
    49d0:	2000      	movs	r0, #0
    49d2:	4b17      	ldr	r3, [pc, #92]	; (4a30 <system_clock_init+0x1b0>)
    49d4:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    49d6:	2000      	movs	r0, #0
    49d8:	4b21      	ldr	r3, [pc, #132]	; (4a60 <system_clock_init+0x1e0>)
    49da:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    49dc:	2007      	movs	r0, #7
    49de:	47d0      	blx	sl
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    49e0:	4911      	ldr	r1, [pc, #68]	; (4a28 <system_clock_init+0x1a8>)
    49e2:	22d0      	movs	r2, #208	; 0xd0
    49e4:	68cb      	ldr	r3, [r1, #12]
    49e6:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    49e8:	2bd0      	cmp	r3, #208	; 0xd0
    49ea:	d1fb      	bne.n	49e4 <system_clock_init+0x164>
	PM->CPUSEL.reg = (uint32_t)divider;
    49ec:	4a1d      	ldr	r2, [pc, #116]	; (4a64 <system_clock_init+0x1e4>)
    49ee:	2300      	movs	r3, #0
    49f0:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    49f2:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    49f4:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    49f6:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    49f8:	a901      	add	r1, sp, #4
    49fa:	2201      	movs	r2, #1
    49fc:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    49fe:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    4a00:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    4a02:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4a04:	3307      	adds	r3, #7
    4a06:	700b      	strb	r3, [r1, #0]
    4a08:	2000      	movs	r0, #0
    4a0a:	4b13      	ldr	r3, [pc, #76]	; (4a58 <system_clock_init+0x1d8>)
    4a0c:	4798      	blx	r3
    4a0e:	2000      	movs	r0, #0
    4a10:	4b12      	ldr	r3, [pc, #72]	; (4a5c <system_clock_init+0x1dc>)
    4a12:	4798      	blx	r3
#endif
}
    4a14:	b011      	add	sp, #68	; 0x44
    4a16:	bc3c      	pop	{r2, r3, r4, r5}
    4a18:	4690      	mov	r8, r2
    4a1a:	4699      	mov	r9, r3
    4a1c:	46a2      	mov	sl, r4
    4a1e:	46ab      	mov	fp, r5
    4a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    4a22:	3b20      	subs	r3, #32
    4a24:	e78f      	b.n	4946 <system_clock_init+0xc6>
    4a26:	46c0      	nop			; (mov r8, r8)
    4a28:	40000800 	.word	0x40000800
    4a2c:	41004000 	.word	0x41004000
    4a30:	00004ca1 	.word	0x00004ca1
    4a34:	000046a1 	.word	0x000046a1
    4a38:	000047d9 	.word	0x000047d9
    4a3c:	00806024 	.word	0x00806024
    4a40:	ff80ffff 	.word	0xff80ffff
    4a44:	00004625 	.word	0x00004625
    4a48:	ffffb71b 	.word	0xffffb71b
    4a4c:	00004759 	.word	0x00004759
    4a50:	000045e9 	.word	0x000045e9
    4a54:	00004a69 	.word	0x00004a69
    4a58:	00004a8d 	.word	0x00004a8d
    4a5c:	00004b45 	.word	0x00004b45
    4a60:	00004c15 	.word	0x00004c15
    4a64:	40000400 	.word	0x40000400

00004a68 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    4a68:	4a06      	ldr	r2, [pc, #24]	; (4a84 <system_gclk_init+0x1c>)
    4a6a:	6993      	ldr	r3, [r2, #24]
    4a6c:	2108      	movs	r1, #8
    4a6e:	430b      	orrs	r3, r1
    4a70:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    4a72:	2201      	movs	r2, #1
    4a74:	4b04      	ldr	r3, [pc, #16]	; (4a88 <system_gclk_init+0x20>)
    4a76:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4a78:	0019      	movs	r1, r3
    4a7a:	780b      	ldrb	r3, [r1, #0]
    4a7c:	4213      	tst	r3, r2
    4a7e:	d1fc      	bne.n	4a7a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4a80:	4770      	bx	lr
    4a82:	46c0      	nop			; (mov r8, r8)
    4a84:	40000400 	.word	0x40000400
    4a88:	40000c00 	.word	0x40000c00

00004a8c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4a8c:	b570      	push	{r4, r5, r6, lr}
    4a8e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    4a90:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    4a92:	780d      	ldrb	r5, [r1, #0]
    4a94:	022d      	lsls	r5, r5, #8
    4a96:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4a98:	784b      	ldrb	r3, [r1, #1]
    4a9a:	2b00      	cmp	r3, #0
    4a9c:	d002      	beq.n	4aa4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4a9e:	2380      	movs	r3, #128	; 0x80
    4aa0:	02db      	lsls	r3, r3, #11
    4aa2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4aa4:	7a4b      	ldrb	r3, [r1, #9]
    4aa6:	2b00      	cmp	r3, #0
    4aa8:	d002      	beq.n	4ab0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4aaa:	2380      	movs	r3, #128	; 0x80
    4aac:	031b      	lsls	r3, r3, #12
    4aae:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    4ab0:	6848      	ldr	r0, [r1, #4]
    4ab2:	2801      	cmp	r0, #1
    4ab4:	d910      	bls.n	4ad8 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    4ab6:	1e43      	subs	r3, r0, #1
    4ab8:	4218      	tst	r0, r3
    4aba:	d134      	bne.n	4b26 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4abc:	2802      	cmp	r0, #2
    4abe:	d930      	bls.n	4b22 <system_gclk_gen_set_config+0x96>
    4ac0:	2302      	movs	r3, #2
    4ac2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    4ac4:	3201      	adds	r2, #1
						mask <<= 1) {
    4ac6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    4ac8:	4298      	cmp	r0, r3
    4aca:	d8fb      	bhi.n	4ac4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    4acc:	0212      	lsls	r2, r2, #8
    4ace:	4332      	orrs	r2, r6
    4ad0:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    4ad2:	2380      	movs	r3, #128	; 0x80
    4ad4:	035b      	lsls	r3, r3, #13
    4ad6:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    4ad8:	7a0b      	ldrb	r3, [r1, #8]
    4ada:	2b00      	cmp	r3, #0
    4adc:	d002      	beq.n	4ae4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    4ade:	2380      	movs	r3, #128	; 0x80
    4ae0:	039b      	lsls	r3, r3, #14
    4ae2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4ae4:	4a13      	ldr	r2, [pc, #76]	; (4b34 <system_gclk_gen_set_config+0xa8>)
    4ae6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    4ae8:	b25b      	sxtb	r3, r3
    4aea:	2b00      	cmp	r3, #0
    4aec:	dbfb      	blt.n	4ae6 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    4aee:	4b12      	ldr	r3, [pc, #72]	; (4b38 <system_gclk_gen_set_config+0xac>)
    4af0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4af2:	4b12      	ldr	r3, [pc, #72]	; (4b3c <system_gclk_gen_set_config+0xb0>)
    4af4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4af6:	4a0f      	ldr	r2, [pc, #60]	; (4b34 <system_gclk_gen_set_config+0xa8>)
    4af8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    4afa:	b25b      	sxtb	r3, r3
    4afc:	2b00      	cmp	r3, #0
    4afe:	dbfb      	blt.n	4af8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    4b00:	4b0c      	ldr	r3, [pc, #48]	; (4b34 <system_gclk_gen_set_config+0xa8>)
    4b02:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b04:	001a      	movs	r2, r3
    4b06:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    4b08:	b25b      	sxtb	r3, r3
    4b0a:	2b00      	cmp	r3, #0
    4b0c:	dbfb      	blt.n	4b06 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    4b0e:	4a09      	ldr	r2, [pc, #36]	; (4b34 <system_gclk_gen_set_config+0xa8>)
    4b10:	6853      	ldr	r3, [r2, #4]
    4b12:	2180      	movs	r1, #128	; 0x80
    4b14:	0249      	lsls	r1, r1, #9
    4b16:	400b      	ands	r3, r1
    4b18:	431d      	orrs	r5, r3
    4b1a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    4b1c:	4b08      	ldr	r3, [pc, #32]	; (4b40 <system_gclk_gen_set_config+0xb4>)
    4b1e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4b20:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    4b22:	2200      	movs	r2, #0
    4b24:	e7d2      	b.n	4acc <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    4b26:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    4b28:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    4b2a:	2380      	movs	r3, #128	; 0x80
    4b2c:	029b      	lsls	r3, r3, #10
    4b2e:	431d      	orrs	r5, r3
    4b30:	e7d2      	b.n	4ad8 <system_gclk_gen_set_config+0x4c>
    4b32:	46c0      	nop			; (mov r8, r8)
    4b34:	40000c00 	.word	0x40000c00
    4b38:	00003355 	.word	0x00003355
    4b3c:	40000c08 	.word	0x40000c08
    4b40:	00003395 	.word	0x00003395

00004b44 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4b44:	b510      	push	{r4, lr}
    4b46:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b48:	4a0b      	ldr	r2, [pc, #44]	; (4b78 <system_gclk_gen_enable+0x34>)
    4b4a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4b4c:	b25b      	sxtb	r3, r3
    4b4e:	2b00      	cmp	r3, #0
    4b50:	dbfb      	blt.n	4b4a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    4b52:	4b0a      	ldr	r3, [pc, #40]	; (4b7c <system_gclk_gen_enable+0x38>)
    4b54:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4b56:	4b0a      	ldr	r3, [pc, #40]	; (4b80 <system_gclk_gen_enable+0x3c>)
    4b58:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b5a:	4a07      	ldr	r2, [pc, #28]	; (4b78 <system_gclk_gen_enable+0x34>)
    4b5c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4b5e:	b25b      	sxtb	r3, r3
    4b60:	2b00      	cmp	r3, #0
    4b62:	dbfb      	blt.n	4b5c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    4b64:	4a04      	ldr	r2, [pc, #16]	; (4b78 <system_gclk_gen_enable+0x34>)
    4b66:	6851      	ldr	r1, [r2, #4]
    4b68:	2380      	movs	r3, #128	; 0x80
    4b6a:	025b      	lsls	r3, r3, #9
    4b6c:	430b      	orrs	r3, r1
    4b6e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    4b70:	4b04      	ldr	r3, [pc, #16]	; (4b84 <system_gclk_gen_enable+0x40>)
    4b72:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4b74:	bd10      	pop	{r4, pc}
    4b76:	46c0      	nop			; (mov r8, r8)
    4b78:	40000c00 	.word	0x40000c00
    4b7c:	00003355 	.word	0x00003355
    4b80:	40000c04 	.word	0x40000c04
    4b84:	00003395 	.word	0x00003395

00004b88 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    4b88:	b570      	push	{r4, r5, r6, lr}
    4b8a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b8c:	4a1a      	ldr	r2, [pc, #104]	; (4bf8 <system_gclk_gen_get_hz+0x70>)
    4b8e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4b90:	b25b      	sxtb	r3, r3
    4b92:	2b00      	cmp	r3, #0
    4b94:	dbfb      	blt.n	4b8e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    4b96:	4b19      	ldr	r3, [pc, #100]	; (4bfc <system_gclk_gen_get_hz+0x74>)
    4b98:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4b9a:	4b19      	ldr	r3, [pc, #100]	; (4c00 <system_gclk_gen_get_hz+0x78>)
    4b9c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b9e:	4a16      	ldr	r2, [pc, #88]	; (4bf8 <system_gclk_gen_get_hz+0x70>)
    4ba0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4ba2:	b25b      	sxtb	r3, r3
    4ba4:	2b00      	cmp	r3, #0
    4ba6:	dbfb      	blt.n	4ba0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    4ba8:	4e13      	ldr	r6, [pc, #76]	; (4bf8 <system_gclk_gen_get_hz+0x70>)
    4baa:	6870      	ldr	r0, [r6, #4]
    4bac:	04c0      	lsls	r0, r0, #19
    4bae:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4bb0:	4b14      	ldr	r3, [pc, #80]	; (4c04 <system_gclk_gen_get_hz+0x7c>)
    4bb2:	4798      	blx	r3
    4bb4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4bb6:	4b12      	ldr	r3, [pc, #72]	; (4c00 <system_gclk_gen_get_hz+0x78>)
    4bb8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    4bba:	6876      	ldr	r6, [r6, #4]
    4bbc:	02f6      	lsls	r6, r6, #11
    4bbe:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4bc0:	4b11      	ldr	r3, [pc, #68]	; (4c08 <system_gclk_gen_get_hz+0x80>)
    4bc2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4bc4:	4a0c      	ldr	r2, [pc, #48]	; (4bf8 <system_gclk_gen_get_hz+0x70>)
    4bc6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4bc8:	b25b      	sxtb	r3, r3
    4bca:	2b00      	cmp	r3, #0
    4bcc:	dbfb      	blt.n	4bc6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    4bce:	4b0a      	ldr	r3, [pc, #40]	; (4bf8 <system_gclk_gen_get_hz+0x70>)
    4bd0:	689c      	ldr	r4, [r3, #8]
    4bd2:	0224      	lsls	r4, r4, #8
    4bd4:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    4bd6:	4b0d      	ldr	r3, [pc, #52]	; (4c0c <system_gclk_gen_get_hz+0x84>)
    4bd8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    4bda:	2e00      	cmp	r6, #0
    4bdc:	d107      	bne.n	4bee <system_gclk_gen_get_hz+0x66>
    4bde:	2c01      	cmp	r4, #1
    4be0:	d907      	bls.n	4bf2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    4be2:	0021      	movs	r1, r4
    4be4:	0028      	movs	r0, r5
    4be6:	4b0a      	ldr	r3, [pc, #40]	; (4c10 <system_gclk_gen_get_hz+0x88>)
    4be8:	4798      	blx	r3
    4bea:	0005      	movs	r5, r0
    4bec:	e001      	b.n	4bf2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4bee:	3401      	adds	r4, #1
    4bf0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    4bf2:	0028      	movs	r0, r5
    4bf4:	bd70      	pop	{r4, r5, r6, pc}
    4bf6:	46c0      	nop			; (mov r8, r8)
    4bf8:	40000c00 	.word	0x40000c00
    4bfc:	00003355 	.word	0x00003355
    4c00:	40000c04 	.word	0x40000c04
    4c04:	00004555 	.word	0x00004555
    4c08:	40000c08 	.word	0x40000c08
    4c0c:	00003395 	.word	0x00003395
    4c10:	0000c5ad 	.word	0x0000c5ad

00004c14 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4c14:	b510      	push	{r4, lr}
    4c16:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4c18:	4b06      	ldr	r3, [pc, #24]	; (4c34 <system_gclk_chan_enable+0x20>)
    4c1a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4c1c:	4b06      	ldr	r3, [pc, #24]	; (4c38 <system_gclk_chan_enable+0x24>)
    4c1e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    4c20:	4a06      	ldr	r2, [pc, #24]	; (4c3c <system_gclk_chan_enable+0x28>)
    4c22:	8853      	ldrh	r3, [r2, #2]
    4c24:	2180      	movs	r1, #128	; 0x80
    4c26:	01c9      	lsls	r1, r1, #7
    4c28:	430b      	orrs	r3, r1
    4c2a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    4c2c:	4b04      	ldr	r3, [pc, #16]	; (4c40 <system_gclk_chan_enable+0x2c>)
    4c2e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4c30:	bd10      	pop	{r4, pc}
    4c32:	46c0      	nop			; (mov r8, r8)
    4c34:	00003355 	.word	0x00003355
    4c38:	40000c02 	.word	0x40000c02
    4c3c:	40000c00 	.word	0x40000c00
    4c40:	00003395 	.word	0x00003395

00004c44 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4c44:	b510      	push	{r4, lr}
    4c46:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4c48:	4b0f      	ldr	r3, [pc, #60]	; (4c88 <system_gclk_chan_disable+0x44>)
    4c4a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4c4c:	4b0f      	ldr	r3, [pc, #60]	; (4c8c <system_gclk_chan_disable+0x48>)
    4c4e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    4c50:	4a0f      	ldr	r2, [pc, #60]	; (4c90 <system_gclk_chan_disable+0x4c>)
    4c52:	8853      	ldrh	r3, [r2, #2]
    4c54:	051b      	lsls	r3, r3, #20
    4c56:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    4c58:	8853      	ldrh	r3, [r2, #2]
    4c5a:	490e      	ldr	r1, [pc, #56]	; (4c94 <system_gclk_chan_disable+0x50>)
    4c5c:	400b      	ands	r3, r1
    4c5e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4c60:	8853      	ldrh	r3, [r2, #2]
    4c62:	490d      	ldr	r1, [pc, #52]	; (4c98 <system_gclk_chan_disable+0x54>)
    4c64:	400b      	ands	r3, r1
    4c66:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4c68:	0011      	movs	r1, r2
    4c6a:	2280      	movs	r2, #128	; 0x80
    4c6c:	01d2      	lsls	r2, r2, #7
    4c6e:	884b      	ldrh	r3, [r1, #2]
    4c70:	4213      	tst	r3, r2
    4c72:	d1fc      	bne.n	4c6e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4c74:	4906      	ldr	r1, [pc, #24]	; (4c90 <system_gclk_chan_disable+0x4c>)
    4c76:	884a      	ldrh	r2, [r1, #2]
    4c78:	0203      	lsls	r3, r0, #8
    4c7a:	4806      	ldr	r0, [pc, #24]	; (4c94 <system_gclk_chan_disable+0x50>)
    4c7c:	4002      	ands	r2, r0
    4c7e:	4313      	orrs	r3, r2
    4c80:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    4c82:	4b06      	ldr	r3, [pc, #24]	; (4c9c <system_gclk_chan_disable+0x58>)
    4c84:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4c86:	bd10      	pop	{r4, pc}
    4c88:	00003355 	.word	0x00003355
    4c8c:	40000c02 	.word	0x40000c02
    4c90:	40000c00 	.word	0x40000c00
    4c94:	fffff0ff 	.word	0xfffff0ff
    4c98:	ffffbfff 	.word	0xffffbfff
    4c9c:	00003395 	.word	0x00003395

00004ca0 <system_gclk_chan_set_config>:
{
    4ca0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    4ca2:	780c      	ldrb	r4, [r1, #0]
    4ca4:	0224      	lsls	r4, r4, #8
    4ca6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    4ca8:	4b02      	ldr	r3, [pc, #8]	; (4cb4 <system_gclk_chan_set_config+0x14>)
    4caa:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    4cac:	b2a4      	uxth	r4, r4
    4cae:	4b02      	ldr	r3, [pc, #8]	; (4cb8 <system_gclk_chan_set_config+0x18>)
    4cb0:	805c      	strh	r4, [r3, #2]
}
    4cb2:	bd10      	pop	{r4, pc}
    4cb4:	00004c45 	.word	0x00004c45
    4cb8:	40000c00 	.word	0x40000c00

00004cbc <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4cbc:	b510      	push	{r4, lr}
    4cbe:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4cc0:	4b06      	ldr	r3, [pc, #24]	; (4cdc <system_gclk_chan_get_hz+0x20>)
    4cc2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4cc4:	4b06      	ldr	r3, [pc, #24]	; (4ce0 <system_gclk_chan_get_hz+0x24>)
    4cc6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    4cc8:	4b06      	ldr	r3, [pc, #24]	; (4ce4 <system_gclk_chan_get_hz+0x28>)
    4cca:	885c      	ldrh	r4, [r3, #2]
    4ccc:	0524      	lsls	r4, r4, #20
    4cce:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    4cd0:	4b05      	ldr	r3, [pc, #20]	; (4ce8 <system_gclk_chan_get_hz+0x2c>)
    4cd2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4cd4:	0020      	movs	r0, r4
    4cd6:	4b05      	ldr	r3, [pc, #20]	; (4cec <system_gclk_chan_get_hz+0x30>)
    4cd8:	4798      	blx	r3
}
    4cda:	bd10      	pop	{r4, pc}
    4cdc:	00003355 	.word	0x00003355
    4ce0:	40000c02 	.word	0x40000c02
    4ce4:	40000c00 	.word	0x40000c00
    4ce8:	00003395 	.word	0x00003395
    4cec:	00004b89 	.word	0x00004b89

00004cf0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4cf0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4cf2:	78d3      	ldrb	r3, [r2, #3]
    4cf4:	2b00      	cmp	r3, #0
    4cf6:	d135      	bne.n	4d64 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4cf8:	7813      	ldrb	r3, [r2, #0]
    4cfa:	2b80      	cmp	r3, #128	; 0x80
    4cfc:	d029      	beq.n	4d52 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4cfe:	061b      	lsls	r3, r3, #24
    4d00:	2480      	movs	r4, #128	; 0x80
    4d02:	0264      	lsls	r4, r4, #9
    4d04:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4d06:	7854      	ldrb	r4, [r2, #1]
    4d08:	2502      	movs	r5, #2
    4d0a:	43ac      	bics	r4, r5
    4d0c:	d106      	bne.n	4d1c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4d0e:	7894      	ldrb	r4, [r2, #2]
    4d10:	2c00      	cmp	r4, #0
    4d12:	d120      	bne.n	4d56 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    4d14:	2480      	movs	r4, #128	; 0x80
    4d16:	02a4      	lsls	r4, r4, #10
    4d18:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4d1a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4d1c:	7854      	ldrb	r4, [r2, #1]
    4d1e:	3c01      	subs	r4, #1
    4d20:	2c01      	cmp	r4, #1
    4d22:	d91c      	bls.n	4d5e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4d24:	040d      	lsls	r5, r1, #16
    4d26:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4d28:	24a0      	movs	r4, #160	; 0xa0
    4d2a:	05e4      	lsls	r4, r4, #23
    4d2c:	432c      	orrs	r4, r5
    4d2e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d30:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4d32:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4d34:	24d0      	movs	r4, #208	; 0xd0
    4d36:	0624      	lsls	r4, r4, #24
    4d38:	432c      	orrs	r4, r5
    4d3a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d3c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4d3e:	78d4      	ldrb	r4, [r2, #3]
    4d40:	2c00      	cmp	r4, #0
    4d42:	d122      	bne.n	4d8a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4d44:	035b      	lsls	r3, r3, #13
    4d46:	d51c      	bpl.n	4d82 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4d48:	7893      	ldrb	r3, [r2, #2]
    4d4a:	2b01      	cmp	r3, #1
    4d4c:	d01e      	beq.n	4d8c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    4d4e:	6141      	str	r1, [r0, #20]
    4d50:	e017      	b.n	4d82 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    4d52:	2300      	movs	r3, #0
    4d54:	e7d7      	b.n	4d06 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4d56:	24c0      	movs	r4, #192	; 0xc0
    4d58:	02e4      	lsls	r4, r4, #11
    4d5a:	4323      	orrs	r3, r4
    4d5c:	e7dd      	b.n	4d1a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    4d5e:	4c0d      	ldr	r4, [pc, #52]	; (4d94 <_system_pinmux_config+0xa4>)
    4d60:	4023      	ands	r3, r4
    4d62:	e7df      	b.n	4d24 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    4d64:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4d66:	040c      	lsls	r4, r1, #16
    4d68:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4d6a:	23a0      	movs	r3, #160	; 0xa0
    4d6c:	05db      	lsls	r3, r3, #23
    4d6e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d70:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4d72:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4d74:	23d0      	movs	r3, #208	; 0xd0
    4d76:	061b      	lsls	r3, r3, #24
    4d78:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d7a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    4d7c:	78d3      	ldrb	r3, [r2, #3]
    4d7e:	2b00      	cmp	r3, #0
    4d80:	d103      	bne.n	4d8a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4d82:	7853      	ldrb	r3, [r2, #1]
    4d84:	3b01      	subs	r3, #1
    4d86:	2b01      	cmp	r3, #1
    4d88:	d902      	bls.n	4d90 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    4d8a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    4d8c:	6181      	str	r1, [r0, #24]
    4d8e:	e7f8      	b.n	4d82 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    4d90:	6081      	str	r1, [r0, #8]
}
    4d92:	e7fa      	b.n	4d8a <_system_pinmux_config+0x9a>
    4d94:	fffbffff 	.word	0xfffbffff

00004d98 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    4d98:	b510      	push	{r4, lr}
    4d9a:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    4d9c:	09c1      	lsrs	r1, r0, #7
		return NULL;
    4d9e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4da0:	2900      	cmp	r1, #0
    4da2:	d104      	bne.n	4dae <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    4da4:	0943      	lsrs	r3, r0, #5
    4da6:	01db      	lsls	r3, r3, #7
    4da8:	4905      	ldr	r1, [pc, #20]	; (4dc0 <system_pinmux_pin_set_config+0x28>)
    4daa:	468c      	mov	ip, r1
    4dac:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    4dae:	241f      	movs	r4, #31
    4db0:	4020      	ands	r0, r4
    4db2:	2101      	movs	r1, #1
    4db4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    4db6:	0018      	movs	r0, r3
    4db8:	4b02      	ldr	r3, [pc, #8]	; (4dc4 <system_pinmux_pin_set_config+0x2c>)
    4dba:	4798      	blx	r3
}
    4dbc:	bd10      	pop	{r4, pc}
    4dbe:	46c0      	nop			; (mov r8, r8)
    4dc0:	41004400 	.word	0x41004400
    4dc4:	00004cf1 	.word	0x00004cf1

00004dc8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4dc8:	4770      	bx	lr
	...

00004dcc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4dcc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4dce:	4b05      	ldr	r3, [pc, #20]	; (4de4 <system_init+0x18>)
    4dd0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4dd2:	4b05      	ldr	r3, [pc, #20]	; (4de8 <system_init+0x1c>)
    4dd4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4dd6:	4b05      	ldr	r3, [pc, #20]	; (4dec <system_init+0x20>)
    4dd8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4dda:	4b05      	ldr	r3, [pc, #20]	; (4df0 <system_init+0x24>)
    4ddc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    4dde:	4b05      	ldr	r3, [pc, #20]	; (4df4 <system_init+0x28>)
    4de0:	4798      	blx	r3
}
    4de2:	bd10      	pop	{r4, pc}
    4de4:	00004881 	.word	0x00004881
    4de8:	000033c5 	.word	0x000033c5
    4dec:	00004dc9 	.word	0x00004dc9
    4df0:	00003571 	.word	0x00003571
    4df4:	00004dc9 	.word	0x00004dc9

00004df8 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4df8:	1c93      	adds	r3, r2, #2
    4dfa:	009b      	lsls	r3, r3, #2
    4dfc:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    4dfe:	2a02      	cmp	r2, #2
    4e00:	d009      	beq.n	4e16 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    4e02:	2a03      	cmp	r2, #3
    4e04:	d00c      	beq.n	4e20 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    4e06:	2301      	movs	r3, #1
    4e08:	4093      	lsls	r3, r2
    4e0a:	001a      	movs	r2, r3
    4e0c:	7e03      	ldrb	r3, [r0, #24]
    4e0e:	4313      	orrs	r3, r2
    4e10:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    4e12:	2000      	movs	r0, #0
    4e14:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4e16:	7e03      	ldrb	r3, [r0, #24]
    4e18:	2210      	movs	r2, #16
    4e1a:	4313      	orrs	r3, r2
    4e1c:	7603      	strb	r3, [r0, #24]
    4e1e:	e7f8      	b.n	4e12 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    4e20:	7e03      	ldrb	r3, [r0, #24]
    4e22:	2220      	movs	r2, #32
    4e24:	4313      	orrs	r3, r2
    4e26:	7603      	strb	r3, [r0, #24]
    4e28:	e7f3      	b.n	4e12 <tc_register_callback+0x1a>
	...

00004e2c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    4e2c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    4e2e:	0080      	lsls	r0, r0, #2
    4e30:	4b16      	ldr	r3, [pc, #88]	; (4e8c <_tc_interrupt_handler+0x60>)
    4e32:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4e34:	6823      	ldr	r3, [r4, #0]
    4e36:	7b9d      	ldrb	r5, [r3, #14]
    4e38:	7e22      	ldrb	r2, [r4, #24]
    4e3a:	7e63      	ldrb	r3, [r4, #25]
    4e3c:	4013      	ands	r3, r2
    4e3e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4e40:	07eb      	lsls	r3, r5, #31
    4e42:	d406      	bmi.n	4e52 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4e44:	07ab      	lsls	r3, r5, #30
    4e46:	d40b      	bmi.n	4e60 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4e48:	06eb      	lsls	r3, r5, #27
    4e4a:	d410      	bmi.n	4e6e <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4e4c:	06ab      	lsls	r3, r5, #26
    4e4e:	d415      	bmi.n	4e7c <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    4e50:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4e52:	0020      	movs	r0, r4
    4e54:	68a3      	ldr	r3, [r4, #8]
    4e56:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    4e58:	2301      	movs	r3, #1
    4e5a:	6822      	ldr	r2, [r4, #0]
    4e5c:	7393      	strb	r3, [r2, #14]
    4e5e:	e7f1      	b.n	4e44 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    4e60:	0020      	movs	r0, r4
    4e62:	68e3      	ldr	r3, [r4, #12]
    4e64:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    4e66:	2302      	movs	r3, #2
    4e68:	6822      	ldr	r2, [r4, #0]
    4e6a:	7393      	strb	r3, [r2, #14]
    4e6c:	e7ec      	b.n	4e48 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    4e6e:	0020      	movs	r0, r4
    4e70:	6923      	ldr	r3, [r4, #16]
    4e72:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    4e74:	2310      	movs	r3, #16
    4e76:	6822      	ldr	r2, [r4, #0]
    4e78:	7393      	strb	r3, [r2, #14]
    4e7a:	e7e7      	b.n	4e4c <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4e7c:	0020      	movs	r0, r4
    4e7e:	6963      	ldr	r3, [r4, #20]
    4e80:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    4e82:	6823      	ldr	r3, [r4, #0]
    4e84:	2220      	movs	r2, #32
    4e86:	739a      	strb	r2, [r3, #14]
}
    4e88:	e7e2      	b.n	4e50 <_tc_interrupt_handler+0x24>
    4e8a:	46c0      	nop			; (mov r8, r8)
    4e8c:	20000bf4 	.word	0x20000bf4

00004e90 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    4e90:	b510      	push	{r4, lr}
    4e92:	2000      	movs	r0, #0
    4e94:	4b01      	ldr	r3, [pc, #4]	; (4e9c <TC3_Handler+0xc>)
    4e96:	4798      	blx	r3
    4e98:	bd10      	pop	{r4, pc}
    4e9a:	46c0      	nop			; (mov r8, r8)
    4e9c:	00004e2d 	.word	0x00004e2d

00004ea0 <TC4_Handler>:
    4ea0:	b510      	push	{r4, lr}
    4ea2:	2001      	movs	r0, #1
    4ea4:	4b01      	ldr	r3, [pc, #4]	; (4eac <TC4_Handler+0xc>)
    4ea6:	4798      	blx	r3
    4ea8:	bd10      	pop	{r4, pc}
    4eaa:	46c0      	nop			; (mov r8, r8)
    4eac:	00004e2d 	.word	0x00004e2d

00004eb0 <TC5_Handler>:
    4eb0:	b510      	push	{r4, lr}
    4eb2:	2002      	movs	r0, #2
    4eb4:	4b01      	ldr	r3, [pc, #4]	; (4ebc <TC5_Handler+0xc>)
    4eb6:	4798      	blx	r3
    4eb8:	bd10      	pop	{r4, pc}
    4eba:	46c0      	nop			; (mov r8, r8)
    4ebc:	00004e2d 	.word	0x00004e2d

00004ec0 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    4ec0:	b530      	push	{r4, r5, lr}
    4ec2:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    4ec4:	aa01      	add	r2, sp, #4
    4ec6:	4b0b      	ldr	r3, [pc, #44]	; (4ef4 <_tc_get_inst_index+0x34>)
    4ec8:	cb32      	ldmia	r3!, {r1, r4, r5}
    4eca:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    4ecc:	9b01      	ldr	r3, [sp, #4]
    4ece:	4298      	cmp	r0, r3
    4ed0:	d00d      	beq.n	4eee <_tc_get_inst_index+0x2e>
    4ed2:	9b02      	ldr	r3, [sp, #8]
    4ed4:	4298      	cmp	r0, r3
    4ed6:	d008      	beq.n	4eea <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4ed8:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    4eda:	9a03      	ldr	r2, [sp, #12]
    4edc:	4282      	cmp	r2, r0
    4ede:	d002      	beq.n	4ee6 <_tc_get_inst_index+0x26>
}
    4ee0:	0018      	movs	r0, r3
    4ee2:	b005      	add	sp, #20
    4ee4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4ee6:	3302      	adds	r3, #2
    4ee8:	e002      	b.n	4ef0 <_tc_get_inst_index+0x30>
    4eea:	2301      	movs	r3, #1
    4eec:	e000      	b.n	4ef0 <_tc_get_inst_index+0x30>
    4eee:	2300      	movs	r3, #0
			return i;
    4ef0:	b2db      	uxtb	r3, r3
    4ef2:	e7f5      	b.n	4ee0 <_tc_get_inst_index+0x20>
    4ef4:	0000ed14 	.word	0x0000ed14

00004ef8 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    4ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4efa:	b087      	sub	sp, #28
    4efc:	0004      	movs	r4, r0
    4efe:	000d      	movs	r5, r1
    4f00:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    4f02:	0008      	movs	r0, r1
    4f04:	4b85      	ldr	r3, [pc, #532]	; (511c <tc_init+0x224>)
    4f06:	4798      	blx	r3
    4f08:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    4f0a:	ab05      	add	r3, sp, #20
    4f0c:	221b      	movs	r2, #27
    4f0e:	701a      	strb	r2, [r3, #0]
    4f10:	3201      	adds	r2, #1
    4f12:	705a      	strb	r2, [r3, #1]
    4f14:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    4f16:	ab03      	add	r3, sp, #12
    4f18:	2280      	movs	r2, #128	; 0x80
    4f1a:	0112      	lsls	r2, r2, #4
    4f1c:	801a      	strh	r2, [r3, #0]
    4f1e:	2280      	movs	r2, #128	; 0x80
    4f20:	0152      	lsls	r2, r2, #5
    4f22:	805a      	strh	r2, [r3, #2]
    4f24:	2280      	movs	r2, #128	; 0x80
    4f26:	0192      	lsls	r2, r2, #6
    4f28:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    4f2a:	2300      	movs	r3, #0
    4f2c:	60a3      	str	r3, [r4, #8]
    4f2e:	60e3      	str	r3, [r4, #12]
    4f30:	6123      	str	r3, [r4, #16]
    4f32:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    4f34:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    4f36:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    4f38:	0082      	lsls	r2, r0, #2
    4f3a:	4b79      	ldr	r3, [pc, #484]	; (5120 <tc_init+0x228>)
    4f3c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    4f3e:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4f40:	78b3      	ldrb	r3, [r6, #2]
    4f42:	2b08      	cmp	r3, #8
    4f44:	d006      	beq.n	4f54 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    4f46:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    4f48:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    4f4a:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    4f4c:	07db      	lsls	r3, r3, #31
    4f4e:	d505      	bpl.n	4f5c <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    4f50:	b007      	add	sp, #28
    4f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    4f54:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4f56:	07fa      	lsls	r2, r7, #31
    4f58:	d5fa      	bpl.n	4f50 <tc_init+0x58>
    4f5a:	e7f4      	b.n	4f46 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    4f5c:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    4f5e:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    4f60:	06db      	lsls	r3, r3, #27
    4f62:	d4f5      	bmi.n	4f50 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    4f64:	882b      	ldrh	r3, [r5, #0]
    4f66:	079b      	lsls	r3, r3, #30
    4f68:	d4f2      	bmi.n	4f50 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    4f6a:	7c33      	ldrb	r3, [r6, #16]
    4f6c:	2b00      	cmp	r3, #0
    4f6e:	d179      	bne.n	5064 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    4f70:	7f33      	ldrb	r3, [r6, #28]
    4f72:	2b00      	cmp	r3, #0
    4f74:	d000      	beq.n	4f78 <tc_init+0x80>
    4f76:	e081      	b.n	507c <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    4f78:	496a      	ldr	r1, [pc, #424]	; (5124 <tc_init+0x22c>)
    4f7a:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    4f7c:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    4f7e:	ab03      	add	r3, sp, #12
    4f80:	5ad3      	ldrh	r3, [r2, r3]
    4f82:	4303      	orrs	r3, r0
    4f84:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    4f86:	78b3      	ldrb	r3, [r6, #2]
    4f88:	2b08      	cmp	r3, #8
    4f8a:	d100      	bne.n	4f8e <tc_init+0x96>
    4f8c:	e086      	b.n	509c <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    4f8e:	a901      	add	r1, sp, #4
    4f90:	7833      	ldrb	r3, [r6, #0]
    4f92:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    4f94:	ab05      	add	r3, sp, #20
    4f96:	5ddf      	ldrb	r7, [r3, r7]
    4f98:	0038      	movs	r0, r7
    4f9a:	4b63      	ldr	r3, [pc, #396]	; (5128 <tc_init+0x230>)
    4f9c:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    4f9e:	0038      	movs	r0, r7
    4fa0:	4b62      	ldr	r3, [pc, #392]	; (512c <tc_init+0x234>)
    4fa2:	4798      	blx	r3
	ctrla_tmp =
    4fa4:	8931      	ldrh	r1, [r6, #8]
    4fa6:	88b3      	ldrh	r3, [r6, #4]
    4fa8:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    4faa:	78b1      	ldrb	r1, [r6, #2]
    4fac:	79b2      	ldrb	r2, [r6, #6]
    4fae:	4311      	orrs	r1, r2
	ctrla_tmp =
    4fb0:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    4fb2:	7873      	ldrb	r3, [r6, #1]
    4fb4:	2b00      	cmp	r3, #0
    4fb6:	d002      	beq.n	4fbe <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    4fb8:	2380      	movs	r3, #128	; 0x80
    4fba:	011b      	lsls	r3, r3, #4
    4fbc:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4fbe:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4fc0:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    4fc2:	b25b      	sxtb	r3, r3
    4fc4:	2b00      	cmp	r3, #0
    4fc6:	dbfb      	blt.n	4fc0 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    4fc8:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    4fca:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    4fcc:	1e4b      	subs	r3, r1, #1
    4fce:	4199      	sbcs	r1, r3
    4fd0:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    4fd2:	7bb3      	ldrb	r3, [r6, #14]
    4fd4:	2b00      	cmp	r3, #0
    4fd6:	d001      	beq.n	4fdc <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    4fd8:	2301      	movs	r3, #1
    4fda:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4fdc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4fde:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    4fe0:	b25b      	sxtb	r3, r3
    4fe2:	2b00      	cmp	r3, #0
    4fe4:	dbfb      	blt.n	4fde <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    4fe6:	23ff      	movs	r3, #255	; 0xff
    4fe8:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    4fea:	2900      	cmp	r1, #0
    4fec:	d005      	beq.n	4ffa <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4fee:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4ff0:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    4ff2:	b25b      	sxtb	r3, r3
    4ff4:	2b00      	cmp	r3, #0
    4ff6:	dbfb      	blt.n	4ff0 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    4ff8:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    4ffa:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    4ffc:	7af3      	ldrb	r3, [r6, #11]
    4ffe:	2b00      	cmp	r3, #0
    5000:	d001      	beq.n	5006 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5002:	2310      	movs	r3, #16
    5004:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    5006:	7b33      	ldrb	r3, [r6, #12]
    5008:	2b00      	cmp	r3, #0
    500a:	d001      	beq.n	5010 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    500c:	2320      	movs	r3, #32
    500e:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5010:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5012:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5014:	b25b      	sxtb	r3, r3
    5016:	2b00      	cmp	r3, #0
    5018:	dbfb      	blt.n	5012 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    501a:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    501c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    501e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5020:	b25b      	sxtb	r3, r3
    5022:	2b00      	cmp	r3, #0
    5024:	dbfb      	blt.n	501e <tc_init+0x126>
	switch (module_inst->counter_size) {
    5026:	7923      	ldrb	r3, [r4, #4]
    5028:	2b04      	cmp	r3, #4
    502a:	d03f      	beq.n	50ac <tc_init+0x1b4>
    502c:	2b08      	cmp	r3, #8
    502e:	d05e      	beq.n	50ee <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    5030:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    5032:	2b00      	cmp	r3, #0
    5034:	d000      	beq.n	5038 <tc_init+0x140>
    5036:	e78b      	b.n	4f50 <tc_init+0x58>
    5038:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    503a:	b25b      	sxtb	r3, r3
    503c:	2b00      	cmp	r3, #0
    503e:	dbfb      	blt.n	5038 <tc_init+0x140>
				= config->counter_16_bit.value;
    5040:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    5042:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5044:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5046:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5048:	b25b      	sxtb	r3, r3
    504a:	2b00      	cmp	r3, #0
    504c:	dbfb      	blt.n	5046 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    504e:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    5050:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5052:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5054:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5056:	b25b      	sxtb	r3, r3
    5058:	2b00      	cmp	r3, #0
    505a:	dbfb      	blt.n	5054 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    505c:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    505e:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    5060:	2000      	movs	r0, #0
    5062:	e775      	b.n	4f50 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5064:	a902      	add	r1, sp, #8
    5066:	2301      	movs	r3, #1
    5068:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    506a:	2200      	movs	r2, #0
    506c:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    506e:	7e32      	ldrb	r2, [r6, #24]
    5070:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5072:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    5074:	7d30      	ldrb	r0, [r6, #20]
    5076:	4b2e      	ldr	r3, [pc, #184]	; (5130 <tc_init+0x238>)
    5078:	4798      	blx	r3
    507a:	e779      	b.n	4f70 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    507c:	a902      	add	r1, sp, #8
    507e:	2301      	movs	r3, #1
    5080:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    5082:	2200      	movs	r2, #0
    5084:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    5086:	3224      	adds	r2, #36	; 0x24
    5088:	18b2      	adds	r2, r6, r2
    508a:	7812      	ldrb	r2, [r2, #0]
    508c:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    508e:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    5090:	331f      	adds	r3, #31
    5092:	18f3      	adds	r3, r6, r3
    5094:	7818      	ldrb	r0, [r3, #0]
    5096:	4b26      	ldr	r3, [pc, #152]	; (5130 <tc_init+0x238>)
    5098:	4798      	blx	r3
    509a:	e76d      	b.n	4f78 <tc_init+0x80>
    509c:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    509e:	1c7a      	adds	r2, r7, #1
    50a0:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    50a2:	ab03      	add	r3, sp, #12
    50a4:	5ad3      	ldrh	r3, [r2, r3]
    50a6:	4303      	orrs	r3, r0
    50a8:	620b      	str	r3, [r1, #32]
    50aa:	e770      	b.n	4f8e <tc_init+0x96>
    50ac:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50ae:	b25b      	sxtb	r3, r3
    50b0:	2b00      	cmp	r3, #0
    50b2:	dbfb      	blt.n	50ac <tc_init+0x1b4>
					config->counter_8_bit.value;
    50b4:	2328      	movs	r3, #40	; 0x28
    50b6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    50b8:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50ba:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50bc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50be:	b25b      	sxtb	r3, r3
    50c0:	2b00      	cmp	r3, #0
    50c2:	dbfb      	blt.n	50bc <tc_init+0x1c4>
					config->counter_8_bit.period;
    50c4:	2329      	movs	r3, #41	; 0x29
    50c6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    50c8:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50ca:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50cc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50ce:	b25b      	sxtb	r3, r3
    50d0:	2b00      	cmp	r3, #0
    50d2:	dbfb      	blt.n	50cc <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    50d4:	232a      	movs	r3, #42	; 0x2a
    50d6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    50d8:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50da:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50dc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50de:	b25b      	sxtb	r3, r3
    50e0:	2b00      	cmp	r3, #0
    50e2:	dbfb      	blt.n	50dc <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    50e4:	232b      	movs	r3, #43	; 0x2b
    50e6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    50e8:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    50ea:	2000      	movs	r0, #0
    50ec:	e730      	b.n	4f50 <tc_init+0x58>
    50ee:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50f0:	b25b      	sxtb	r3, r3
    50f2:	2b00      	cmp	r3, #0
    50f4:	dbfb      	blt.n	50ee <tc_init+0x1f6>
				= config->counter_32_bit.value;
    50f6:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    50f8:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50fa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50fc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50fe:	b25b      	sxtb	r3, r3
    5100:	2b00      	cmp	r3, #0
    5102:	dbfb      	blt.n	50fc <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    5104:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    5106:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5108:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    510a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    510c:	b25b      	sxtb	r3, r3
    510e:	2b00      	cmp	r3, #0
    5110:	dbfb      	blt.n	510a <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    5112:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    5114:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    5116:	2000      	movs	r0, #0
    5118:	e71a      	b.n	4f50 <tc_init+0x58>
    511a:	46c0      	nop			; (mov r8, r8)
    511c:	00004ec1 	.word	0x00004ec1
    5120:	20000bf4 	.word	0x20000bf4
    5124:	40000400 	.word	0x40000400
    5128:	00004ca1 	.word	0x00004ca1
    512c:	00004c15 	.word	0x00004c15
    5130:	00004d99 	.word	0x00004d99

00005134 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5134:	6802      	ldr	r2, [r0, #0]
    5136:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    5138:	b25b      	sxtb	r3, r3
    513a:	2b00      	cmp	r3, #0
    513c:	dbfb      	blt.n	5136 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    513e:	7903      	ldrb	r3, [r0, #4]
    5140:	2b04      	cmp	r3, #4
    5142:	d005      	beq.n	5150 <tc_get_count_value+0x1c>
    5144:	2b08      	cmp	r3, #8
    5146:	d009      	beq.n	515c <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    5148:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    514a:	2b00      	cmp	r3, #0
    514c:	d003      	beq.n	5156 <tc_get_count_value+0x22>
}
    514e:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5150:	7c10      	ldrb	r0, [r2, #16]
    5152:	b2c0      	uxtb	r0, r0
    5154:	e7fb      	b.n	514e <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    5156:	8a10      	ldrh	r0, [r2, #16]
    5158:	b280      	uxth	r0, r0
    515a:	e7f8      	b.n	514e <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    515c:	6910      	ldr	r0, [r2, #16]
    515e:	e7f6      	b.n	514e <tc_get_count_value+0x1a>

00005160 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    5160:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5162:	6804      	ldr	r4, [r0, #0]
    5164:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    5166:	b25b      	sxtb	r3, r3
    5168:	2b00      	cmp	r3, #0
    516a:	dbfb      	blt.n	5164 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    516c:	7903      	ldrb	r3, [r0, #4]
    516e:	2b04      	cmp	r3, #4
    5170:	d005      	beq.n	517e <tc_set_compare_value+0x1e>
    5172:	2b08      	cmp	r3, #8
    5174:	d014      	beq.n	51a0 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    5176:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    5178:	2b00      	cmp	r3, #0
    517a:	d008      	beq.n	518e <tc_set_compare_value+0x2e>
}
    517c:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    517e:	2017      	movs	r0, #23
			if (channel_index <
    5180:	2901      	cmp	r1, #1
    5182:	d8fb      	bhi.n	517c <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    5184:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    5186:	1861      	adds	r1, r4, r1
    5188:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    518a:	2000      	movs	r0, #0
    518c:	e7f6      	b.n	517c <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    518e:	2017      	movs	r0, #23
			if (channel_index <
    5190:	2901      	cmp	r1, #1
    5192:	d8f3      	bhi.n	517c <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    5194:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    5196:	310c      	adds	r1, #12
    5198:	0049      	lsls	r1, r1, #1
    519a:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    519c:	2000      	movs	r0, #0
    519e:	e7ed      	b.n	517c <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    51a0:	2017      	movs	r0, #23
			if (channel_index <
    51a2:	2901      	cmp	r1, #1
    51a4:	d8ea      	bhi.n	517c <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    51a6:	3106      	adds	r1, #6
    51a8:	0089      	lsls	r1, r1, #2
    51aa:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    51ac:	2000      	movs	r0, #0
    51ae:	e7e5      	b.n	517c <tc_set_compare_value+0x1c>

000051b0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    51b0:	e7fe      	b.n	51b0 <Dummy_Handler>
	...

000051b4 <Reset_Handler>:
{
    51b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    51b6:	4a2a      	ldr	r2, [pc, #168]	; (5260 <Reset_Handler+0xac>)
    51b8:	4b2a      	ldr	r3, [pc, #168]	; (5264 <Reset_Handler+0xb0>)
    51ba:	429a      	cmp	r2, r3
    51bc:	d011      	beq.n	51e2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    51be:	001a      	movs	r2, r3
    51c0:	4b29      	ldr	r3, [pc, #164]	; (5268 <Reset_Handler+0xb4>)
    51c2:	429a      	cmp	r2, r3
    51c4:	d20d      	bcs.n	51e2 <Reset_Handler+0x2e>
    51c6:	4a29      	ldr	r2, [pc, #164]	; (526c <Reset_Handler+0xb8>)
    51c8:	3303      	adds	r3, #3
    51ca:	1a9b      	subs	r3, r3, r2
    51cc:	089b      	lsrs	r3, r3, #2
    51ce:	3301      	adds	r3, #1
    51d0:	009b      	lsls	r3, r3, #2
    51d2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    51d4:	4823      	ldr	r0, [pc, #140]	; (5264 <Reset_Handler+0xb0>)
    51d6:	4922      	ldr	r1, [pc, #136]	; (5260 <Reset_Handler+0xac>)
    51d8:	588c      	ldr	r4, [r1, r2]
    51da:	5084      	str	r4, [r0, r2]
    51dc:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    51de:	429a      	cmp	r2, r3
    51e0:	d1fa      	bne.n	51d8 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    51e2:	4a23      	ldr	r2, [pc, #140]	; (5270 <Reset_Handler+0xbc>)
    51e4:	4b23      	ldr	r3, [pc, #140]	; (5274 <Reset_Handler+0xc0>)
    51e6:	429a      	cmp	r2, r3
    51e8:	d20a      	bcs.n	5200 <Reset_Handler+0x4c>
    51ea:	43d3      	mvns	r3, r2
    51ec:	4921      	ldr	r1, [pc, #132]	; (5274 <Reset_Handler+0xc0>)
    51ee:	185b      	adds	r3, r3, r1
    51f0:	2103      	movs	r1, #3
    51f2:	438b      	bics	r3, r1
    51f4:	3304      	adds	r3, #4
    51f6:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    51f8:	2100      	movs	r1, #0
    51fa:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    51fc:	4293      	cmp	r3, r2
    51fe:	d1fc      	bne.n	51fa <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    5200:	4a1d      	ldr	r2, [pc, #116]	; (5278 <Reset_Handler+0xc4>)
    5202:	21ff      	movs	r1, #255	; 0xff
    5204:	4b1d      	ldr	r3, [pc, #116]	; (527c <Reset_Handler+0xc8>)
    5206:	438b      	bics	r3, r1
    5208:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    520a:	39fd      	subs	r1, #253	; 0xfd
    520c:	2390      	movs	r3, #144	; 0x90
    520e:	005b      	lsls	r3, r3, #1
    5210:	4a1b      	ldr	r2, [pc, #108]	; (5280 <Reset_Handler+0xcc>)
    5212:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5214:	4a1b      	ldr	r2, [pc, #108]	; (5284 <Reset_Handler+0xd0>)
    5216:	78d3      	ldrb	r3, [r2, #3]
    5218:	2503      	movs	r5, #3
    521a:	43ab      	bics	r3, r5
    521c:	2402      	movs	r4, #2
    521e:	4323      	orrs	r3, r4
    5220:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5222:	78d3      	ldrb	r3, [r2, #3]
    5224:	270c      	movs	r7, #12
    5226:	43bb      	bics	r3, r7
    5228:	2608      	movs	r6, #8
    522a:	4333      	orrs	r3, r6
    522c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    522e:	4b16      	ldr	r3, [pc, #88]	; (5288 <Reset_Handler+0xd4>)
    5230:	7b98      	ldrb	r0, [r3, #14]
    5232:	2230      	movs	r2, #48	; 0x30
    5234:	4390      	bics	r0, r2
    5236:	2220      	movs	r2, #32
    5238:	4310      	orrs	r0, r2
    523a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    523c:	7b99      	ldrb	r1, [r3, #14]
    523e:	43b9      	bics	r1, r7
    5240:	4331      	orrs	r1, r6
    5242:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5244:	7b9a      	ldrb	r2, [r3, #14]
    5246:	43aa      	bics	r2, r5
    5248:	4322      	orrs	r2, r4
    524a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    524c:	4a0f      	ldr	r2, [pc, #60]	; (528c <Reset_Handler+0xd8>)
    524e:	6853      	ldr	r3, [r2, #4]
    5250:	2180      	movs	r1, #128	; 0x80
    5252:	430b      	orrs	r3, r1
    5254:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    5256:	4b0e      	ldr	r3, [pc, #56]	; (5290 <Reset_Handler+0xdc>)
    5258:	4798      	blx	r3
        main();
    525a:	4b0e      	ldr	r3, [pc, #56]	; (5294 <Reset_Handler+0xe0>)
    525c:	4798      	blx	r3
    525e:	e7fe      	b.n	525e <Reset_Handler+0xaa>
    5260:	0000ee88 	.word	0x0000ee88
    5264:	20000000 	.word	0x20000000
    5268:	200001d8 	.word	0x200001d8
    526c:	20000004 	.word	0x20000004
    5270:	200001d8 	.word	0x200001d8
    5274:	2000386c 	.word	0x2000386c
    5278:	e000ed00 	.word	0xe000ed00
    527c:	00000000 	.word	0x00000000
    5280:	41007000 	.word	0x41007000
    5284:	41005000 	.word	0x41005000
    5288:	41004800 	.word	0x41004800
    528c:	41004000 	.word	0x41004000
    5290:	0000c8ed 	.word	0x0000c8ed
    5294:	00007e39 	.word	0x00007e39

00005298 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    5298:	b5f0      	push	{r4, r5, r6, r7, lr}
    529a:	46c6      	mov	lr, r8
    529c:	b500      	push	{lr}
    529e:	000c      	movs	r4, r1
    52a0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    52a2:	2800      	cmp	r0, #0
    52a4:	d10f      	bne.n	52c6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    52a6:	2a00      	cmp	r2, #0
    52a8:	dd11      	ble.n	52ce <_read+0x36>
    52aa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    52ac:	4e09      	ldr	r6, [pc, #36]	; (52d4 <_read+0x3c>)
    52ae:	4d0a      	ldr	r5, [pc, #40]	; (52d8 <_read+0x40>)
    52b0:	6830      	ldr	r0, [r6, #0]
    52b2:	0021      	movs	r1, r4
    52b4:	682b      	ldr	r3, [r5, #0]
    52b6:	4798      	blx	r3
		ptr++;
    52b8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    52ba:	42bc      	cmp	r4, r7
    52bc:	d1f8      	bne.n	52b0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    52be:	4640      	mov	r0, r8
    52c0:	bc04      	pop	{r2}
    52c2:	4690      	mov	r8, r2
    52c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    52c6:	2301      	movs	r3, #1
    52c8:	425b      	negs	r3, r3
    52ca:	4698      	mov	r8, r3
    52cc:	e7f7      	b.n	52be <_read+0x26>
	for (; len > 0; --len) {
    52ce:	4680      	mov	r8, r0
    52d0:	e7f5      	b.n	52be <_read+0x26>
    52d2:	46c0      	nop			; (mov r8, r8)
    52d4:	20000c08 	.word	0x20000c08
    52d8:	20000c00 	.word	0x20000c00

000052dc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    52dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    52de:	46c6      	mov	lr, r8
    52e0:	b500      	push	{lr}
    52e2:	000e      	movs	r6, r1
    52e4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    52e6:	3801      	subs	r0, #1
    52e8:	2802      	cmp	r0, #2
    52ea:	d810      	bhi.n	530e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    52ec:	2a00      	cmp	r2, #0
    52ee:	d011      	beq.n	5314 <_write+0x38>
    52f0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    52f2:	4b0c      	ldr	r3, [pc, #48]	; (5324 <_write+0x48>)
    52f4:	4698      	mov	r8, r3
    52f6:	4f0c      	ldr	r7, [pc, #48]	; (5328 <_write+0x4c>)
    52f8:	4643      	mov	r3, r8
    52fa:	6818      	ldr	r0, [r3, #0]
    52fc:	5d31      	ldrb	r1, [r6, r4]
    52fe:	683b      	ldr	r3, [r7, #0]
    5300:	4798      	blx	r3
    5302:	2800      	cmp	r0, #0
    5304:	db08      	blt.n	5318 <_write+0x3c>
			return -1;
		}
		++nChars;
    5306:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    5308:	42a5      	cmp	r5, r4
    530a:	d1f5      	bne.n	52f8 <_write+0x1c>
    530c:	e006      	b.n	531c <_write+0x40>
		return -1;
    530e:	2401      	movs	r4, #1
    5310:	4264      	negs	r4, r4
    5312:	e003      	b.n	531c <_write+0x40>
	for (; len != 0; --len) {
    5314:	0014      	movs	r4, r2
    5316:	e001      	b.n	531c <_write+0x40>
			return -1;
    5318:	2401      	movs	r4, #1
    531a:	4264      	negs	r4, r4
	}
	return nChars;
}
    531c:	0020      	movs	r0, r4
    531e:	bc04      	pop	{r2}
    5320:	4690      	mov	r8, r2
    5322:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5324:	20000c08 	.word	0x20000c08
    5328:	20000c04 	.word	0x20000c04

0000532c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    532c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    532e:	4a06      	ldr	r2, [pc, #24]	; (5348 <_sbrk+0x1c>)
    5330:	6812      	ldr	r2, [r2, #0]
    5332:	2a00      	cmp	r2, #0
    5334:	d004      	beq.n	5340 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    5336:	4a04      	ldr	r2, [pc, #16]	; (5348 <_sbrk+0x1c>)
    5338:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    533a:	18c3      	adds	r3, r0, r3
    533c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    533e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    5340:	4902      	ldr	r1, [pc, #8]	; (534c <_sbrk+0x20>)
    5342:	4a01      	ldr	r2, [pc, #4]	; (5348 <_sbrk+0x1c>)
    5344:	6011      	str	r1, [r2, #0]
    5346:	e7f6      	b.n	5336 <_sbrk+0xa>
    5348:	20000248 	.word	0x20000248
    534c:	20005870 	.word	0x20005870

00005350 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    5350:	2001      	movs	r0, #1
    5352:	4240      	negs	r0, r0
    5354:	4770      	bx	lr

00005356 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    5356:	2380      	movs	r3, #128	; 0x80
    5358:	019b      	lsls	r3, r3, #6
    535a:	604b      	str	r3, [r1, #4]

	return 0;
}
    535c:	2000      	movs	r0, #0
    535e:	4770      	bx	lr

00005360 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    5360:	2001      	movs	r0, #1
    5362:	4770      	bx	lr

00005364 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    5364:	2000      	movs	r0, #0
    5366:	4770      	bx	lr

00005368 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    5368:	b570      	push	{r4, r5, r6, lr}
    536a:	b082      	sub	sp, #8
    536c:	0005      	movs	r5, r0
    536e:	000e      	movs	r6, r1
	uint16_t temp = 0;
    5370:	2200      	movs	r2, #0
    5372:	466b      	mov	r3, sp
    5374:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    5376:	4c06      	ldr	r4, [pc, #24]	; (5390 <usart_serial_getchar+0x28>)
    5378:	466b      	mov	r3, sp
    537a:	1d99      	adds	r1, r3, #6
    537c:	0028      	movs	r0, r5
    537e:	47a0      	blx	r4
    5380:	2800      	cmp	r0, #0
    5382:	d1f9      	bne.n	5378 <usart_serial_getchar+0x10>

	*c = temp;
    5384:	466b      	mov	r3, sp
    5386:	3306      	adds	r3, #6
    5388:	881b      	ldrh	r3, [r3, #0]
    538a:	7033      	strb	r3, [r6, #0]
}
    538c:	b002      	add	sp, #8
    538e:	bd70      	pop	{r4, r5, r6, pc}
    5390:	000041f9 	.word	0x000041f9

00005394 <usart_serial_putchar>:
{
    5394:	b570      	push	{r4, r5, r6, lr}
    5396:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    5398:	b28c      	uxth	r4, r1
    539a:	4e03      	ldr	r6, [pc, #12]	; (53a8 <usart_serial_putchar+0x14>)
    539c:	0021      	movs	r1, r4
    539e:	0028      	movs	r0, r5
    53a0:	47b0      	blx	r6
    53a2:	2800      	cmp	r0, #0
    53a4:	d1fa      	bne.n	539c <usart_serial_putchar+0x8>
}
    53a6:	bd70      	pop	{r4, r5, r6, pc}
    53a8:	000041cd 	.word	0x000041cd

000053ac <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    53ac:	b510      	push	{r4, lr}
    53ae:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    53b0:	466b      	mov	r3, sp
    53b2:	1ddc      	adds	r4, r3, #7
    53b4:	2201      	movs	r2, #1
    53b6:	0021      	movs	r1, r4
    53b8:	480f      	ldr	r0, [pc, #60]	; (53f8 <USART_HOST_ISR_VECT+0x4c>)
    53ba:	4b10      	ldr	r3, [pc, #64]	; (53fc <USART_HOST_ISR_VECT+0x50>)
    53bc:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    53be:	b672      	cpsid	i
    53c0:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    53c4:	2200      	movs	r2, #0
    53c6:	4b0e      	ldr	r3, [pc, #56]	; (5400 <USART_HOST_ISR_VECT+0x54>)
    53c8:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    53ca:	4b0e      	ldr	r3, [pc, #56]	; (5404 <USART_HOST_ISR_VECT+0x58>)
    53cc:	781b      	ldrb	r3, [r3, #0]
    53ce:	7821      	ldrb	r1, [r4, #0]
    53d0:	4a0d      	ldr	r2, [pc, #52]	; (5408 <USART_HOST_ISR_VECT+0x5c>)
    53d2:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    53d4:	2b9b      	cmp	r3, #155	; 0x9b
    53d6:	d00a      	beq.n	53ee <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    53d8:	3301      	adds	r3, #1
    53da:	4a0a      	ldr	r2, [pc, #40]	; (5404 <USART_HOST_ISR_VECT+0x58>)
    53dc:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    53de:	2201      	movs	r2, #1
    53e0:	4b07      	ldr	r3, [pc, #28]	; (5400 <USART_HOST_ISR_VECT+0x54>)
    53e2:	701a      	strb	r2, [r3, #0]
    53e4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    53e8:	b662      	cpsie	i
}
    53ea:	b002      	add	sp, #8
    53ec:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    53ee:	2200      	movs	r2, #0
    53f0:	4b04      	ldr	r3, [pc, #16]	; (5404 <USART_HOST_ISR_VECT+0x58>)
    53f2:	701a      	strb	r2, [r3, #0]
    53f4:	e7f3      	b.n	53de <USART_HOST_ISR_VECT+0x32>
    53f6:	46c0      	nop			; (mov r8, r8)
    53f8:	2000024c 	.word	0x2000024c
    53fc:	00004329 	.word	0x00004329
    5400:	2000000a 	.word	0x2000000a
    5404:	2000031d 	.word	0x2000031d
    5408:	20000280 	.word	0x20000280

0000540c <sio2host_init>:
{
    540c:	b5f0      	push	{r4, r5, r6, r7, lr}
    540e:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    5410:	2380      	movs	r3, #128	; 0x80
    5412:	05db      	lsls	r3, r3, #23
    5414:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    5416:	2300      	movs	r3, #0
    5418:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    541a:	22ff      	movs	r2, #255	; 0xff
    541c:	4669      	mov	r1, sp
    541e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    5420:	2200      	movs	r2, #0
    5422:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5424:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    5426:	2401      	movs	r4, #1
    5428:	2124      	movs	r1, #36	; 0x24
    542a:	4668      	mov	r0, sp
    542c:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    542e:	3101      	adds	r1, #1
    5430:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    5432:	3101      	adds	r1, #1
    5434:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    5436:	3101      	adds	r1, #1
    5438:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    543a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    543c:	3105      	adds	r1, #5
    543e:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    5440:	3101      	adds	r1, #1
    5442:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    5444:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    5446:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    5448:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    544a:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    544c:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    544e:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    5450:	2313      	movs	r3, #19
    5452:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    5454:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    5456:	2380      	movs	r3, #128	; 0x80
    5458:	035b      	lsls	r3, r3, #13
    545a:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    545c:	4b2f      	ldr	r3, [pc, #188]	; (551c <sio2host_init+0x110>)
    545e:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    5460:	4b2f      	ldr	r3, [pc, #188]	; (5520 <sio2host_init+0x114>)
    5462:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    5464:	2301      	movs	r3, #1
    5466:	425b      	negs	r3, r3
    5468:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    546a:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    546c:	23e1      	movs	r3, #225	; 0xe1
    546e:	025b      	lsls	r3, r3, #9
    5470:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    5472:	4d2c      	ldr	r5, [pc, #176]	; (5524 <sio2host_init+0x118>)
    5474:	4b2c      	ldr	r3, [pc, #176]	; (5528 <sio2host_init+0x11c>)
    5476:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    5478:	4a2c      	ldr	r2, [pc, #176]	; (552c <sio2host_init+0x120>)
    547a:	4b2d      	ldr	r3, [pc, #180]	; (5530 <sio2host_init+0x124>)
    547c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    547e:	4a2d      	ldr	r2, [pc, #180]	; (5534 <sio2host_init+0x128>)
    5480:	4b2d      	ldr	r3, [pc, #180]	; (5538 <sio2host_init+0x12c>)
    5482:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    5484:	466a      	mov	r2, sp
    5486:	492d      	ldr	r1, [pc, #180]	; (553c <sio2host_init+0x130>)
    5488:	0028      	movs	r0, r5
    548a:	4b2d      	ldr	r3, [pc, #180]	; (5540 <sio2host_init+0x134>)
    548c:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    548e:	4f2d      	ldr	r7, [pc, #180]	; (5544 <sio2host_init+0x138>)
    5490:	683b      	ldr	r3, [r7, #0]
    5492:	6898      	ldr	r0, [r3, #8]
    5494:	2100      	movs	r1, #0
    5496:	4e2c      	ldr	r6, [pc, #176]	; (5548 <sio2host_init+0x13c>)
    5498:	47b0      	blx	r6
	setbuf(stdin, NULL);
    549a:	683b      	ldr	r3, [r7, #0]
    549c:	6858      	ldr	r0, [r3, #4]
    549e:	2100      	movs	r1, #0
    54a0:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    54a2:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    54a4:	0030      	movs	r0, r6
    54a6:	4b29      	ldr	r3, [pc, #164]	; (554c <sio2host_init+0x140>)
    54a8:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    54aa:	231f      	movs	r3, #31
    54ac:	4018      	ands	r0, r3
    54ae:	4084      	lsls	r4, r0
    54b0:	4b27      	ldr	r3, [pc, #156]	; (5550 <sio2host_init+0x144>)
    54b2:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    54b4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    54b6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    54b8:	2b00      	cmp	r3, #0
    54ba:	d1fc      	bne.n	54b6 <sio2host_init+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    54bc:	6833      	ldr	r3, [r6, #0]
    54be:	2202      	movs	r2, #2
    54c0:	4313      	orrs	r3, r2
    54c2:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    54c4:	4b17      	ldr	r3, [pc, #92]	; (5524 <sio2host_init+0x118>)
    54c6:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    54c8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    54ca:	2a00      	cmp	r2, #0
    54cc:	d1fc      	bne.n	54c8 <sio2host_init+0xbc>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    54ce:	6859      	ldr	r1, [r3, #4]
    54d0:	2280      	movs	r2, #128	; 0x80
    54d2:	0252      	lsls	r2, r2, #9
    54d4:	430a      	orrs	r2, r1
    54d6:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    54d8:	2101      	movs	r1, #1
    54da:	4a12      	ldr	r2, [pc, #72]	; (5524 <sio2host_init+0x118>)
    54dc:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    54de:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    54e0:	2a00      	cmp	r2, #0
    54e2:	d1fc      	bne.n	54de <sio2host_init+0xd2>
	return (usart_hw->SYNCBUSY.reg);
    54e4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    54e6:	2a00      	cmp	r2, #0
    54e8:	d1fc      	bne.n	54e4 <sio2host_init+0xd8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    54ea:	6859      	ldr	r1, [r3, #4]
    54ec:	2280      	movs	r2, #128	; 0x80
    54ee:	0292      	lsls	r2, r2, #10
    54f0:	430a      	orrs	r2, r1
    54f2:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    54f4:	2101      	movs	r1, #1
    54f6:	4a0b      	ldr	r2, [pc, #44]	; (5524 <sio2host_init+0x118>)
    54f8:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    54fa:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    54fc:	2a00      	cmp	r2, #0
    54fe:	d1fc      	bne.n	54fa <sio2host_init+0xee>
	USART_HOST_RX_ISR_ENABLE();
    5500:	4914      	ldr	r1, [pc, #80]	; (5554 <sio2host_init+0x148>)
    5502:	2000      	movs	r0, #0
    5504:	4b14      	ldr	r3, [pc, #80]	; (5558 <sio2host_init+0x14c>)
    5506:	4798      	blx	r3
    5508:	2204      	movs	r2, #4
    550a:	4b0c      	ldr	r3, [pc, #48]	; (553c <sio2host_init+0x130>)
    550c:	759a      	strb	r2, [r3, #22]
    550e:	32fd      	adds	r2, #253	; 0xfd
    5510:	32ff      	adds	r2, #255	; 0xff
    5512:	4b0f      	ldr	r3, [pc, #60]	; (5550 <sio2host_init+0x144>)
    5514:	601a      	str	r2, [r3, #0]
}
    5516:	b011      	add	sp, #68	; 0x44
    5518:	bdf0      	pop	{r4, r5, r6, r7, pc}
    551a:	46c0      	nop			; (mov r8, r8)
    551c:	00040003 	.word	0x00040003
    5520:	00050003 	.word	0x00050003
    5524:	2000024c 	.word	0x2000024c
    5528:	20000c08 	.word	0x20000c08
    552c:	00005395 	.word	0x00005395
    5530:	20000c04 	.word	0x20000c04
    5534:	00005369 	.word	0x00005369
    5538:	20000c00 	.word	0x20000c00
    553c:	42000800 	.word	0x42000800
    5540:	00003e89 	.word	0x00003e89
    5544:	20000174 	.word	0x20000174
    5548:	0000cb1d 	.word	0x0000cb1d
    554c:	00003a41 	.word	0x00003a41
    5550:	e000e100 	.word	0xe000e100
    5554:	000053ad 	.word	0x000053ad
    5558:	00003a05 	.word	0x00003a05

0000555c <sio2host_tx>:
{
    555c:	b5f0      	push	{r4, r5, r6, r7, lr}
    555e:	b083      	sub	sp, #12
    5560:	0006      	movs	r6, r0
    5562:	9101      	str	r1, [sp, #4]
	return usart_write_buffer_wait(module, tx_data, length);
    5564:	466b      	mov	r3, sp
    5566:	889d      	ldrh	r5, [r3, #4]
    5568:	4c05      	ldr	r4, [pc, #20]	; (5580 <sio2host_tx+0x24>)
    556a:	4f06      	ldr	r7, [pc, #24]	; (5584 <sio2host_tx+0x28>)
    556c:	002a      	movs	r2, r5
    556e:	0031      	movs	r1, r6
    5570:	0020      	movs	r0, r4
    5572:	47b8      	blx	r7
	} while (status != STATUS_OK);
    5574:	2800      	cmp	r0, #0
    5576:	d1f9      	bne.n	556c <sio2host_tx+0x10>
}
    5578:	9801      	ldr	r0, [sp, #4]
    557a:	b003      	add	sp, #12
    557c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    557e:	46c0      	nop			; (mov r8, r8)
    5580:	2000024c 	.word	0x2000024c
    5584:	00004269 	.word	0x00004269

00005588 <sio2host_rx>:
{
    5588:	b570      	push	{r4, r5, r6, lr}
    558a:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    558c:	4b1f      	ldr	r3, [pc, #124]	; (560c <sio2host_rx+0x84>)
    558e:	781c      	ldrb	r4, [r3, #0]
    5590:	4b1f      	ldr	r3, [pc, #124]	; (5610 <sio2host_rx+0x88>)
    5592:	781b      	ldrb	r3, [r3, #0]
    5594:	429c      	cmp	r4, r3
    5596:	d31e      	bcc.n	55d6 <sio2host_rx+0x4e>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    5598:	1ae3      	subs	r3, r4, r3
    559a:	481e      	ldr	r0, [pc, #120]	; (5614 <sio2host_rx+0x8c>)
    559c:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    559e:	4b1d      	ldr	r3, [pc, #116]	; (5614 <sio2host_rx+0x8c>)
    55a0:	7818      	ldrb	r0, [r3, #0]
    55a2:	2800      	cmp	r0, #0
    55a4:	d030      	beq.n	5608 <sio2host_rx+0x80>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    55a6:	289b      	cmp	r0, #155	; 0x9b
    55a8:	d91b      	bls.n	55e2 <sio2host_rx+0x5a>
		serial_rx_buf_head = serial_rx_buf_tail;
    55aa:	4b19      	ldr	r3, [pc, #100]	; (5610 <sio2host_rx+0x88>)
    55ac:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    55ae:	209c      	movs	r0, #156	; 0x9c
    55b0:	4b18      	ldr	r3, [pc, #96]	; (5614 <sio2host_rx+0x8c>)
    55b2:	7018      	strb	r0, [r3, #0]
    55b4:	1c08      	adds	r0, r1, #0
    55b6:	299c      	cmp	r1, #156	; 0x9c
    55b8:	d901      	bls.n	55be <sio2host_rx+0x36>
    55ba:	4b17      	ldr	r3, [pc, #92]	; (5618 <sio2host_rx+0x90>)
    55bc:	7818      	ldrb	r0, [r3, #0]
    55be:	b2c0      	uxtb	r0, r0
	while (max_length > 0) {
    55c0:	2800      	cmp	r0, #0
    55c2:	d021      	beq.n	5608 <sio2host_rx+0x80>
    55c4:	4b12      	ldr	r3, [pc, #72]	; (5610 <sio2host_rx+0x88>)
    55c6:	781b      	ldrb	r3, [r3, #0]
    55c8:	1e44      	subs	r4, r0, #1
    55ca:	b2e4      	uxtb	r4, r4
    55cc:	3401      	adds	r4, #1
    55ce:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    55d0:	4d12      	ldr	r5, [pc, #72]	; (561c <sio2host_rx+0x94>)
			serial_rx_buf_head = 0;
    55d2:	2600      	movs	r6, #0
    55d4:	e00e      	b.n	55f4 <sio2host_rx+0x6c>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    55d6:	0020      	movs	r0, r4
    55d8:	3864      	subs	r0, #100	; 0x64
    55da:	1ac3      	subs	r3, r0, r3
    55dc:	480d      	ldr	r0, [pc, #52]	; (5614 <sio2host_rx+0x8c>)
    55de:	7003      	strb	r3, [r0, #0]
    55e0:	e7dd      	b.n	559e <sio2host_rx+0x16>
    55e2:	1c03      	adds	r3, r0, #0
    55e4:	4288      	cmp	r0, r1
    55e6:	d900      	bls.n	55ea <sio2host_rx+0x62>
    55e8:	1c0b      	adds	r3, r1, #0
    55ea:	b2d8      	uxtb	r0, r3
    55ec:	e7e8      	b.n	55c0 <sio2host_rx+0x38>
			serial_rx_buf_head = 0;
    55ee:	0033      	movs	r3, r6
	while (max_length > 0) {
    55f0:	4294      	cmp	r4, r2
    55f2:	d007      	beq.n	5604 <sio2host_rx+0x7c>
		*data = serial_rx_buf[serial_rx_buf_head];
    55f4:	5ce9      	ldrb	r1, [r5, r3]
    55f6:	7011      	strb	r1, [r2, #0]
		data++;
    55f8:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    55fa:	2b9b      	cmp	r3, #155	; 0x9b
    55fc:	d0f7      	beq.n	55ee <sio2host_rx+0x66>
			serial_rx_buf_head++;
    55fe:	3301      	adds	r3, #1
    5600:	b2db      	uxtb	r3, r3
    5602:	e7f5      	b.n	55f0 <sio2host_rx+0x68>
    5604:	4a02      	ldr	r2, [pc, #8]	; (5610 <sio2host_rx+0x88>)
    5606:	7013      	strb	r3, [r2, #0]
}
    5608:	bd70      	pop	{r4, r5, r6, pc}
    560a:	46c0      	nop			; (mov r8, r8)
    560c:	2000031d 	.word	0x2000031d
    5610:	2000031c 	.word	0x2000031c
    5614:	2000031e 	.word	0x2000031e
    5618:	0000ed20 	.word	0x0000ed20
    561c:	20000280 	.word	0x20000280

00005620 <sio2host_putchar>:
{
    5620:	b500      	push	{lr}
    5622:	b083      	sub	sp, #12
    5624:	466b      	mov	r3, sp
    5626:	71d8      	strb	r0, [r3, #7]
    5628:	3307      	adds	r3, #7
	sio2host_tx(&ch, 1);
    562a:	2101      	movs	r1, #1
    562c:	0018      	movs	r0, r3
    562e:	4b02      	ldr	r3, [pc, #8]	; (5638 <sio2host_putchar+0x18>)
    5630:	4798      	blx	r3
}
    5632:	b003      	add	sp, #12
    5634:	bd00      	pop	{pc}
    5636:	46c0      	nop			; (mov r8, r8)
    5638:	0000555d 	.word	0x0000555d

0000563c <MiMAC_SetAltAddress>:
 *      None
 *
 *****************************************************************************************/

bool MiMAC_SetAltAddress( uint8_t *Address,  uint8_t *PanId)
{
    563c:	b510      	push	{r4, lr}
	myNetworkAddress.v[0] = Address[0];
    563e:	7802      	ldrb	r2, [r0, #0]
    5640:	4b08      	ldr	r3, [pc, #32]	; (5664 <MiMAC_SetAltAddress+0x28>)
    5642:	701a      	strb	r2, [r3, #0]
	myNetworkAddress.v[1] = Address[1];
    5644:	7842      	ldrb	r2, [r0, #1]
    5646:	705a      	strb	r2, [r3, #1]
	MAC_PANID.v[0] = PanId[0];
    5648:	780a      	ldrb	r2, [r1, #0]
    564a:	4c07      	ldr	r4, [pc, #28]	; (5668 <MiMAC_SetAltAddress+0x2c>)
    564c:	7022      	strb	r2, [r4, #0]
	MAC_PANID.v[1] = PanId[1];
    564e:	784a      	ldrb	r2, [r1, #1]
    5650:	7062      	strb	r2, [r4, #1]
	PHY_SetShortAddr(myNetworkAddress.Val);
    5652:	8818      	ldrh	r0, [r3, #0]
    5654:	4b05      	ldr	r3, [pc, #20]	; (566c <MiMAC_SetAltAddress+0x30>)
    5656:	4798      	blx	r3
	PHY_SetPanId(MAC_PANID.Val);
    5658:	8820      	ldrh	r0, [r4, #0]
    565a:	4b05      	ldr	r3, [pc, #20]	; (5670 <MiMAC_SetAltAddress+0x34>)
    565c:	4798      	blx	r3
	return true;
}
    565e:	2001      	movs	r0, #1
    5660:	bd10      	pop	{r4, pc}
    5662:	46c0      	nop			; (mov r8, r8)
    5664:	20000c10 	.word	0x20000c10
    5668:	20000c28 	.word	0x20000c28
    566c:	00005f5d 	.word	0x00005f5d
    5670:	00005f3d 	.word	0x00005f3d

00005674 <MiMAC_Set>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
bool MiMAC_Set(mac_set_params_t id, uint8_t *value)
{
    5674:	b510      	push	{r4, lr}
    switch(id)
    5676:	2800      	cmp	r0, #0
    5678:	d109      	bne.n	568e <MiMAC_Set+0x1a>
    {
      case MAC_CHANNEL:
      {
         if(*value > 26) //TODO: this check is necessary here? as we may connect a sub-gig or a 2.4gig?
    567a:	780b      	ldrb	r3, [r1, #0]
    567c:	2b1a      	cmp	r3, #26
    567e:	d807      	bhi.n	5690 <MiMAC_Set+0x1c>
         {
           return false;
         }
          MACCurrentChannel = *value;
    5680:	4a04      	ldr	r2, [pc, #16]	; (5694 <MiMAC_Set+0x20>)
    5682:	7013      	strb	r3, [r2, #0]
          PHY_SetChannel(MACCurrentChannel);
    5684:	0018      	movs	r0, r3
    5686:	4b04      	ldr	r3, [pc, #16]	; (5698 <MiMAC_Set+0x24>)
    5688:	4798      	blx	r3
          return true;
    568a:	2001      	movs	r0, #1
    568c:	e000      	b.n	5690 <MiMAC_Set+0x1c>
      break;

     default:
     break;
    }
    return false;
    568e:	2000      	movs	r0, #0
}
    5690:	bd10      	pop	{r4, pc}
    5692:	46c0      	nop			; (mov r8, r8)
    5694:	20000c2a 	.word	0x20000c2a
    5698:	00005f19 	.word	0x00005f19

0000569c <MiMAC_Init>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_Init(MACINIT_PARAM initValue)
{
    569c:	b530      	push	{r4, r5, lr}
    569e:	b083      	sub	sp, #12
    56a0:	466c      	mov	r4, sp
    56a2:	9000      	str	r0, [sp, #0]
    56a4:	9101      	str	r1, [sp, #4]
	uint8_t i;

	PHY_Init();
    56a6:	4b10      	ldr	r3, [pc, #64]	; (56e8 <MiMAC_Init+0x4c>)
    56a8:	4798      	blx	r3
	MACInitParams = initValue;
    56aa:	4d10      	ldr	r5, [pc, #64]	; (56ec <MiMAC_Init+0x50>)
    56ac:	002b      	movs	r3, r5
    56ae:	cc06      	ldmia	r4!, {r1, r2}
    56b0:	c306      	stmia	r3!, {r1, r2}
	uint16_t x =  PHY_RandomReq();
    56b2:	4b0f      	ldr	r3, [pc, #60]	; (56f0 <MiMAC_Init+0x54>)
    56b4:	4798      	blx	r3
    56b6:	0004      	movs	r4, r0
	// Set RF mode
	PHY_SetRxState(true);
    56b8:	2001      	movs	r0, #1
    56ba:	4b0e      	ldr	r3, [pc, #56]	; (56f4 <MiMAC_Init+0x58>)
    56bc:	4798      	blx	r3
	IEEESeqNum =   x & 0xff;
    56be:	4b0e      	ldr	r3, [pc, #56]	; (56f8 <MiMAC_Init+0x5c>)
    56c0:	701c      	strb	r4, [r3, #0]

	MACCurrentChannel = 11;
    56c2:	220b      	movs	r2, #11
    56c4:	4b0d      	ldr	r3, [pc, #52]	; (56fc <MiMAC_Init+0x60>)
    56c6:	701a      	strb	r2, [r3, #0]

	// Set Node Address
	PHY_SetIEEEAddr(MACInitParams.PAddress);
    56c8:	6868      	ldr	r0, [r5, #4]
    56ca:	4b0d      	ldr	r3, [pc, #52]	; (5700 <MiMAC_Init+0x64>)
    56cc:	4798      	blx	r3

	for (i = 0; i < BANK_SIZE; i++)
	{
		RxBuffer[i].PayloadLen = 0;
    56ce:	4b0d      	ldr	r3, [pc, #52]	; (5704 <MiMAC_Init+0x68>)
    56d0:	2200      	movs	r2, #0
    56d2:	701a      	strb	r2, [r3, #0]
    56d4:	217f      	movs	r1, #127	; 0x7f
    56d6:	545a      	strb	r2, [r3, r1]
    56d8:	317f      	adds	r1, #127	; 0x7f
    56da:	545a      	strb	r2, [r3, r1]
    56dc:	217e      	movs	r1, #126	; 0x7e
    56de:	31ff      	adds	r1, #255	; 0xff
    56e0:	545a      	strb	r2, [r3, r1]
			OutgoingFrameCounter.Val = 1;
		#endif
	#endif

	return true;
}
    56e2:	2001      	movs	r0, #1
    56e4:	b003      	add	sp, #12
    56e6:	bd30      	pop	{r4, r5, pc}
    56e8:	00005eb9 	.word	0x00005eb9
    56ec:	20000c18 	.word	0x20000c18
    56f0:	00005e69 	.word	0x00005e69
    56f4:	00005f05 	.word	0x00005f05
    56f8:	20000c0c 	.word	0x20000c0c
    56fc:	20000c2a 	.word	0x20000c2a
    5700:	0000600d 	.word	0x0000600d
    5704:	20000c2c 	.word	0x20000c2c

00005708 <MiMAC_SendPacket>:

bool MiMAC_SendPacket( MAC_TRANS_PARAM transParam,
         uint8_t *MACPayload,
         uint8_t MACPayloadLen, uint8_t msghandle,
         DataConf_callback_t ConfCallback)
{
    5708:	b5f0      	push	{r4, r5, r6, r7, lr}
    570a:	46de      	mov	lr, fp
    570c:	4657      	mov	r7, sl
    570e:	464e      	mov	r6, r9
    5710:	4645      	mov	r5, r8
    5712:	b5e0      	push	{r5, r6, r7, lr}
    5714:	b0a5      	sub	sp, #148	; 0x94
    5716:	9001      	str	r0, [sp, #4]
    5718:	000e      	movs	r6, r1
    571a:	9102      	str	r1, [sp, #8]
    571c:	1c11      	adds	r1, r2, #0
    571e:	0014      	movs	r4, r2
    5720:	0a24      	lsrs	r4, r4, #8
    5722:	9203      	str	r2, [sp, #12]
    5724:	9300      	str	r3, [sp, #0]
    5726:	aa2e      	add	r2, sp, #184	; 0xb8
    5728:	7815      	ldrb	r5, [r2, #0]
    572a:	aa2f      	add	r2, sp, #188	; 0xbc
    572c:	7813      	ldrb	r3, [r2, #0]
    572e:	469b      	mov	fp, r3
    5730:	b2c7      	uxtb	r7, r0
    5732:	06b8      	lsls	r0, r7, #26
    5734:	0fc3      	lsrs	r3, r0, #31
    5736:	4699      	mov	r9, r3
    5738:	b2c9      	uxtb	r1, r1
    573a:	b2e2      	uxtb	r2, r4
	uint8_t frameControl = 0;
	#ifndef TARGET_SMALL
		bool IntraPAN;
	#endif

    if (transParam.flags.bits.broadcast)
    573c:	077b      	lsls	r3, r7, #29
    573e:	d500      	bpl.n	5742 <MiMAC_SendPacket+0x3a>
    {
        transParam.altDestAddr = true;
    5740:	2101      	movs	r1, #1
        transParam.altSrcAddr = false;
    }
   #endif

    // set the frame control in variable i
    if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND)
    5742:	2303      	movs	r3, #3
    5744:	403b      	ands	r3, r7
    5746:	2b01      	cmp	r3, #1
    5748:	d03b      	beq.n	57c2 <MiMAC_SendPacket+0xba>
    {
        frameControl = 0x03;
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    574a:	425c      	negs	r4, r3
    574c:	415c      	adcs	r4, r3
        frameControl = 0x03;
    574e:	b2e0      	uxtb	r0, r4
    5750:	4682      	mov	sl, r0
        frameControl = 0x01;
    }

    // decide the header length for different addressing mode
#ifndef TARGET_SMALL
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    5752:	ac01      	add	r4, sp, #4
    5754:	8964      	ldrh	r4, [r4, #10]
    5756:	487b      	ldr	r0, [pc, #492]	; (5944 <MiMAC_SendPacket+0x23c>)
    5758:	8800      	ldrh	r0, [r0, #0]
    575a:	42a0      	cmp	r0, r4
    575c:	d034      	beq.n	57c8 <MiMAC_SendPacket+0xc0>
    }
#ifndef TARGET_SMALL
    else
    {
        headerLength = 7;
        IntraPAN = false;
    575e:	2400      	movs	r4, #0
        headerLength = 7;
    5760:	2007      	movs	r0, #7
    5762:	4684      	mov	ip, r0
    }
#endif

    if (transParam.altDestAddr)
    5764:	4688      	mov	r8, r1
    {
        headerLength += 2;
    } else
    {
        headerLength += 8;
    5766:	4661      	mov	r1, ip
    5768:	3108      	adds	r1, #8
    if (transParam.altDestAddr)
    576a:	4640      	mov	r0, r8
    576c:	2800      	cmp	r0, #0
    576e:	d000      	beq.n	5772 <MiMAC_SendPacket+0x6a>
        headerLength += 2;
    5770:	3906      	subs	r1, #6
    }

    if (transParam.altSrcAddr)
    5772:	2a00      	cmp	r2, #0
    5774:	d037      	beq.n	57e6 <MiMAC_SendPacket+0xde>
    {
        headerLength += 2;
    5776:	3102      	adds	r1, #2
    5778:	b2c9      	uxtb	r1, r1
    577a:	468c      	mov	ip, r1
    } else
    {
        headerLength += 8;
    }

    if (transParam.flags.bits.ackReq && transParam.flags.bits.broadcast == false)
    577c:	2124      	movs	r1, #36	; 0x24
    577e:	4039      	ands	r1, r7
    5780:	2920      	cmp	r1, #32
    5782:	d034      	beq.n	57ee <MiMAC_SendPacket+0xe6>
    {
        frameControl |= 0x20;
    }

    // use PACKET_TYPE_RESERVE to represent beacon. Fixed format for beacon packet
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    5784:	2b03      	cmp	r3, #3
    5786:	d036      	beq.n	57f6 <MiMAC_SendPacket+0xee>
		// 4 byte mic and 5 byte outgoing frame counter
		packet[loc++] = MACPayloadLen+headerLength+9;
    } else
#endif
    {
		packet[loc++] = MACPayloadLen+headerLength;
    5788:	a904      	add	r1, sp, #16
    578a:	44ac      	add	ip, r5
    578c:	4663      	mov	r3, ip
    578e:	700b      	strb	r3, [r1, #0]
    }

    // set frame control LSB
	packet[loc++] = frameControl;
    5790:	4653      	mov	r3, sl
    5792:	704b      	strb	r3, [r1, #1]

    // set frame control MSB
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    5794:	a901      	add	r1, sp, #4
    5796:	464b      	mov	r3, r9
    5798:	015b      	lsls	r3, r3, #5
    579a:	469c      	mov	ip, r3
    579c:	7808      	ldrb	r0, [r1, #0]
    579e:	2320      	movs	r3, #32
    57a0:	4398      	bics	r0, r3
    57a2:	4663      	mov	r3, ip
    57a4:	4318      	orrs	r0, r3
    57a6:	7008      	strb	r0, [r1, #0]
    57a8:	4684      	mov	ip, r0
    57aa:	43c1      	mvns	r1, r0
    57ac:	078b      	lsls	r3, r1, #30
    57ae:	d02a      	beq.n	5806 <MiMAC_SendPacket+0xfe>
		packet[loc++] = 0x80;
        // sequence number
		packet[loc++] = IEEESeqNum++;
    } else
    {
        if (transParam.altDestAddr && transParam.altSrcAddr)
    57b0:	4643      	mov	r3, r8
    57b2:	2b00      	cmp	r3, #0
    57b4:	d049      	beq.n	584a <MiMAC_SendPacket+0x142>
    57b6:	2a00      	cmp	r2, #0
    57b8:	d02f      	beq.n	581a <MiMAC_SendPacket+0x112>
        {
			packet[loc++] = 0x88;
    57ba:	2088      	movs	r0, #136	; 0x88
    57bc:	a904      	add	r1, sp, #16
    57be:	7088      	strb	r0, [r1, #2]
    57c0:	e02e      	b.n	5820 <MiMAC_SendPacket+0x118>
        frameControl = 0x03;
    57c2:	2003      	movs	r0, #3
    57c4:	4682      	mov	sl, r0
    57c6:	e7c4      	b.n	5752 <MiMAC_SendPacket+0x4a>
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    57c8:	485f      	ldr	r0, [pc, #380]	; (5948 <MiMAC_SendPacket+0x240>)
    57ca:	4284      	cmp	r4, r0
    57cc:	d007      	beq.n	57de <MiMAC_SendPacket+0xd6>
        frameControl |= 0x40;
    57ce:	2440      	movs	r4, #64	; 0x40
    57d0:	4650      	mov	r0, sl
    57d2:	4320      	orrs	r0, r4
    57d4:	4682      	mov	sl, r0
        IntraPAN = true;
    57d6:	3c3f      	subs	r4, #63	; 0x3f
        headerLength = 5;
    57d8:	2005      	movs	r0, #5
    57da:	4684      	mov	ip, r0
        IntraPAN = true;
    57dc:	e7c2      	b.n	5764 <MiMAC_SendPacket+0x5c>
        IntraPAN = false;
    57de:	2400      	movs	r4, #0
        headerLength = 7;
    57e0:	2007      	movs	r0, #7
    57e2:	4684      	mov	ip, r0
    57e4:	e7be      	b.n	5764 <MiMAC_SendPacket+0x5c>
        headerLength += 8;
    57e6:	3108      	adds	r1, #8
    57e8:	b2c9      	uxtb	r1, r1
    57ea:	468c      	mov	ip, r1
    57ec:	e7c6      	b.n	577c <MiMAC_SendPacket+0x74>
        frameControl |= 0x20;
    57ee:	4650      	mov	r0, sl
    57f0:	4308      	orrs	r0, r1
    57f2:	4682      	mov	sl, r0
    57f4:	e7c6      	b.n	5784 <MiMAC_SendPacket+0x7c>
        transParam.altSrcAddr = true;
    57f6:	2201      	movs	r2, #1
        transParam.flags.bits.ackReq = false;
    57f8:	2300      	movs	r3, #0
    57fa:	4699      	mov	r9, r3
        IntraPAN = false;
    57fc:	2400      	movs	r4, #0
        frameControl = 0x00;
    57fe:	469a      	mov	sl, r3
        headerLength = 7;
    5800:	3307      	adds	r3, #7
    5802:	469c      	mov	ip, r3
    5804:	e7c0      	b.n	5788 <MiMAC_SendPacket+0x80>
		packet[loc++] = 0x80;
    5806:	a904      	add	r1, sp, #16
    5808:	2080      	movs	r0, #128	; 0x80
    580a:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    580c:	4e4f      	ldr	r6, [pc, #316]	; (594c <MiMAC_SendPacket+0x244>)
    580e:	7830      	ldrb	r0, [r6, #0]
    5810:	1c43      	adds	r3, r0, #1
    5812:	7033      	strb	r3, [r6, #0]
    5814:	70c8      	strb	r0, [r1, #3]
    5816:	2104      	movs	r1, #4
    5818:	e02e      	b.n	5878 <MiMAC_SendPacket+0x170>

        } else if (transParam.altDestAddr && transParam.altSrcAddr == 0)
        {
			packet[loc++] = 0xC8;
    581a:	20c8      	movs	r0, #200	; 0xc8
    581c:	a904      	add	r1, sp, #16
    581e:	7088      	strb	r0, [r1, #2]
        {
			packet[loc++] = 0xCC;
        }

        // sequence number
		packet[loc++] = IEEESeqNum++;
    5820:	494a      	ldr	r1, [pc, #296]	; (594c <MiMAC_SendPacket+0x244>)
    5822:	7808      	ldrb	r0, [r1, #0]
    5824:	1c43      	adds	r3, r0, #1
    5826:	700b      	strb	r3, [r1, #0]
    5828:	a904      	add	r1, sp, #16
    582a:	70c8      	strb	r0, [r1, #3]

        // destination PANID
		packet[loc++] = transParam.DestPANID.v[0];
    582c:	a801      	add	r0, sp, #4
    582e:	7a83      	ldrb	r3, [r0, #10]
    5830:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5832:	7ac0      	ldrb	r0, [r0, #11]
    5834:	7148      	strb	r0, [r1, #5]

        // destination address
        if (transParam.flags.bits.broadcast)
    5836:	4663      	mov	r3, ip
    5838:	075b      	lsls	r3, r3, #29
    583a:	d418      	bmi.n	586e <MiMAC_SendPacket+0x166>
			packet[loc++] = 0xFF;
        } else
        {
            if (transParam.altDestAddr)
            {
				packet[loc++] = transParam.DestAddress[0];
    583c:	a904      	add	r1, sp, #16
    583e:	7830      	ldrb	r0, [r6, #0]
    5840:	7188      	strb	r0, [r1, #6]
				packet[loc++] = transParam.DestAddress[1];
    5842:	7870      	ldrb	r0, [r6, #1]
    5844:	71c8      	strb	r0, [r1, #7]
    5846:	2108      	movs	r1, #8
    5848:	e016      	b.n	5878 <MiMAC_SendPacket+0x170>
        } else if (transParam.altDestAddr == 0 && transParam.altSrcAddr == 1)
    584a:	2a00      	cmp	r2, #0
    584c:	d05c      	beq.n	5908 <MiMAC_SendPacket+0x200>
			packet[loc++] = 0x8C;
    584e:	a904      	add	r1, sp, #16
    5850:	208c      	movs	r0, #140	; 0x8c
    5852:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5854:	4b3d      	ldr	r3, [pc, #244]	; (594c <MiMAC_SendPacket+0x244>)
    5856:	7818      	ldrb	r0, [r3, #0]
    5858:	1c47      	adds	r7, r0, #1
    585a:	701f      	strb	r7, [r3, #0]
    585c:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    585e:	ab01      	add	r3, sp, #4
    5860:	7a98      	ldrb	r0, [r3, #10]
    5862:	7108      	strb	r0, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5864:	7ad8      	ldrb	r0, [r3, #11]
    5866:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    5868:	4663      	mov	r3, ip
    586a:	075b      	lsls	r3, r3, #29
    586c:	d560      	bpl.n	5930 <MiMAC_SendPacket+0x228>
			packet[loc++] = 0xFF;
    586e:	a904      	add	r1, sp, #16
    5870:	20ff      	movs	r0, #255	; 0xff
    5872:	7188      	strb	r0, [r1, #6]
			packet[loc++] = 0xFF;
    5874:	71c8      	strb	r0, [r1, #7]
    5876:	2108      	movs	r1, #8
        }
    }

#ifndef TARGET_SMALL
    // source PANID if necessary
    if (IntraPAN == false)
    5878:	2c00      	cmp	r4, #0
    587a:	d109      	bne.n	5890 <MiMAC_SendPacket+0x188>
    {
		packet[loc++] = MAC_PANID.v[0];
    587c:	1c48      	adds	r0, r1, #1
    587e:	b2c0      	uxtb	r0, r0
    5880:	ac04      	add	r4, sp, #16
    5882:	4e30      	ldr	r6, [pc, #192]	; (5944 <MiMAC_SendPacket+0x23c>)
    5884:	7833      	ldrb	r3, [r6, #0]
    5886:	5463      	strb	r3, [r4, r1]
		packet[loc++] = MAC_PANID.v[1];
    5888:	3102      	adds	r1, #2
    588a:	b2c9      	uxtb	r1, r1
    588c:	7876      	ldrb	r6, [r6, #1]
    588e:	5426      	strb	r6, [r4, r0]
    }
#endif

    // source address
    if (transParam.altSrcAddr)
    5890:	2a00      	cmp	r2, #0
    5892:	d02a      	beq.n	58ea <MiMAC_SendPacket+0x1e2>
    {
		packet[loc++] = myNetworkAddress.v[0];
    5894:	a804      	add	r0, sp, #16
    5896:	4c2e      	ldr	r4, [pc, #184]	; (5950 <MiMAC_SendPacket+0x248>)
    5898:	7822      	ldrb	r2, [r4, #0]
    589a:	5442      	strb	r2, [r0, r1]
		packet[loc++] = myNetworkAddress.v[1];
    589c:	1c8a      	adds	r2, r1, #2
    589e:	b2d2      	uxtb	r2, r2
		packet[loc++] = myNetworkAddress.v[0];
    58a0:	3101      	adds	r1, #1
		packet[loc++] = myNetworkAddress.v[1];
    58a2:	b2c9      	uxtb	r1, r1
    58a4:	7864      	ldrb	r4, [r4, #1]
    58a6:	5444      	strb	r4, [r0, r1]
#endif


#ifndef ENABLE_SECURITY
    // write the payload
    for (i = 0; i < MACPayloadLen; i++)
    58a8:	2d00      	cmp	r5, #0
    58aa:	d00a      	beq.n	58c2 <MiMAC_SendPacket+0x1ba>
    58ac:	9900      	ldr	r1, [sp, #0]
    58ae:	1955      	adds	r5, r2, r5
    58b0:	b2ed      	uxtb	r5, r5
    {
		packet[loc++] = MACPayload[i];
    58b2:	ae04      	add	r6, sp, #16
    58b4:	1c50      	adds	r0, r2, #1
    58b6:	780c      	ldrb	r4, [r1, #0]
    58b8:	54b4      	strb	r4, [r6, r2]
    58ba:	3101      	adds	r1, #1
    58bc:	b2c2      	uxtb	r2, r0
    for (i = 0; i < MACPayloadLen; i++)
    58be:	4295      	cmp	r5, r2
    58c0:	d1f8      	bne.n	58b4 <MiMAC_SendPacket+0x1ac>
    } else
    {
        i = 0x01;
    }

    dataPointer = MACPayload;
    58c2:	4a24      	ldr	r2, [pc, #144]	; (5954 <MiMAC_SendPacket+0x24c>)
    58c4:	9b00      	ldr	r3, [sp, #0]
    58c6:	6013      	str	r3, [r2, #0]
	dataConfCallback = ConfCallback;
    58c8:	4b23      	ldr	r3, [pc, #140]	; (5958 <MiMAC_SendPacket+0x250>)
    58ca:	9a30      	ldr	r2, [sp, #192]	; 0xc0
    58cc:	601a      	str	r2, [r3, #0]
    dataHandle = msghandle;
    58ce:	4b23      	ldr	r3, [pc, #140]	; (595c <MiMAC_SendPacket+0x254>)
    58d0:	465a      	mov	r2, fp
    58d2:	701a      	strb	r2, [r3, #0]

    // Now Trigger the Transmission of packet
    PHY_DataReq(packet);
    58d4:	a804      	add	r0, sp, #16
    58d6:	4b22      	ldr	r3, [pc, #136]	; (5960 <MiMAC_SendPacket+0x258>)
    58d8:	4798      	blx	r3
    return true;
}
    58da:	2001      	movs	r0, #1
    58dc:	b025      	add	sp, #148	; 0x94
    58de:	bc3c      	pop	{r2, r3, r4, r5}
    58e0:	4690      	mov	r8, r2
    58e2:	4699      	mov	r9, r3
    58e4:	46a2      	mov	sl, r4
    58e6:	46ab      	mov	fp, r5
    58e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			packet[loc++] = MACInitParams.PAddress[i];
    58ea:	4a1e      	ldr	r2, [pc, #120]	; (5964 <MiMAC_SendPacket+0x25c>)
    58ec:	6850      	ldr	r0, [r2, #4]
    58ee:	000b      	movs	r3, r1
    58f0:	3308      	adds	r3, #8
    58f2:	b2db      	uxtb	r3, r3
    58f4:	ae04      	add	r6, sp, #16
    58f6:	1c4a      	adds	r2, r1, #1
    58f8:	b2d2      	uxtb	r2, r2
    58fa:	7804      	ldrb	r4, [r0, #0]
    58fc:	5474      	strb	r4, [r6, r1]
    58fe:	3001      	adds	r0, #1
    5900:	0011      	movs	r1, r2
        for (i = 0; i < 8; i++)
    5902:	429a      	cmp	r2, r3
    5904:	d1f7      	bne.n	58f6 <MiMAC_SendPacket+0x1ee>
    5906:	e7cf      	b.n	58a8 <MiMAC_SendPacket+0x1a0>
			packet[loc++] = 0xCC;
    5908:	a904      	add	r1, sp, #16
    590a:	20cc      	movs	r0, #204	; 0xcc
    590c:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    590e:	4b0f      	ldr	r3, [pc, #60]	; (594c <MiMAC_SendPacket+0x244>)
    5910:	4698      	mov	r8, r3
    5912:	7818      	ldrb	r0, [r3, #0]
    5914:	1c43      	adds	r3, r0, #1
    5916:	4699      	mov	r9, r3
    5918:	4643      	mov	r3, r8
    591a:	464f      	mov	r7, r9
    591c:	701f      	strb	r7, [r3, #0]
    591e:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    5920:	a801      	add	r0, sp, #4
    5922:	7a83      	ldrb	r3, [r0, #10]
    5924:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5926:	7ac0      	ldrb	r0, [r0, #11]
    5928:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    592a:	4663      	mov	r3, ip
    592c:	075b      	lsls	r3, r3, #29
    592e:	d49e      	bmi.n	586e <MiMAC_SendPacket+0x166>
        headerLength = 7;
    5930:	2000      	movs	r0, #0
					packet[loc++] = transParam.DestAddress[i];
    5932:	ab04      	add	r3, sp, #16
    5934:	1819      	adds	r1, r3, r0
    5936:	5c33      	ldrb	r3, [r6, r0]
    5938:	718b      	strb	r3, [r1, #6]
    593a:	3001      	adds	r0, #1
                for (i = 0; i < 8; i++)
    593c:	2808      	cmp	r0, #8
    593e:	d1f8      	bne.n	5932 <MiMAC_SendPacket+0x22a>
					packet[loc++] = transParam.DestAddress[i];
    5940:	210e      	movs	r1, #14
    5942:	e799      	b.n	5878 <MiMAC_SendPacket+0x170>
    5944:	20000c28 	.word	0x20000c28
    5948:	0000ffff 	.word	0x0000ffff
    594c:	20000c0c 	.word	0x20000c0c
    5950:	20000c10 	.word	0x20000c10
    5954:	20000328 	.word	0x20000328
    5958:	20000320 	.word	0x20000320
    595c:	20000324 	.word	0x20000324
    5960:	00005e1d 	.word	0x00005e1d
    5964:	20000c18 	.word	0x20000c18

00005968 <MiMAC_DiscardPacket>:
 *
 *****************************************************************************************/
void MiMAC_DiscardPacket(void)
{
	//re-enable buffer for next packets
	if (BankIndex < BANK_SIZE)
    5968:	4b04      	ldr	r3, [pc, #16]	; (597c <MiMAC_DiscardPacket+0x14>)
    596a:	781b      	ldrb	r3, [r3, #0]
    596c:	2b03      	cmp	r3, #3
    596e:	d804      	bhi.n	597a <MiMAC_DiscardPacket+0x12>
	{
		RxBuffer[BankIndex].PayloadLen = 0;
    5970:	01da      	lsls	r2, r3, #7
    5972:	1ad3      	subs	r3, r2, r3
    5974:	2100      	movs	r1, #0
    5976:	4a02      	ldr	r2, [pc, #8]	; (5980 <MiMAC_DiscardPacket+0x18>)
    5978:	5499      	strb	r1, [r3, r2]
	}
}
    597a:	4770      	bx	lr
    597c:	2000000b 	.word	0x2000000b
    5980:	20000c2c 	.word	0x20000c2c

00005984 <MiMAC_ReceivedPacket>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_ReceivedPacket(void)
{
    5984:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;

	BankIndex = 0xFF;
    5986:	22ff      	movs	r2, #255	; 0xff
    5988:	4bcd      	ldr	r3, [pc, #820]	; (5cc0 <MiMAC_ReceivedPacket+0x33c>)
    598a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BANK_SIZE; i++)
	{
		if (RxBuffer[i].PayloadLen > 0)
    598c:	4bcd      	ldr	r3, [pc, #820]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    598e:	781b      	ldrb	r3, [r3, #0]
    5990:	2b00      	cmp	r3, #0
    5992:	d000      	beq.n	5996 <MiMAC_ReceivedPacket+0x12>
    5994:	e1bd      	b.n	5d12 <MiMAC_ReceivedPacket+0x38e>
    5996:	337f      	adds	r3, #127	; 0x7f
    5998:	4aca      	ldr	r2, [pc, #808]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    599a:	5cd3      	ldrb	r3, [r2, r3]
    599c:	2b00      	cmp	r3, #0
    599e:	d10b      	bne.n	59b8 <MiMAC_ReceivedPacket+0x34>
    59a0:	33fe      	adds	r3, #254	; 0xfe
    59a2:	5cd3      	ldrb	r3, [r2, r3]
    59a4:	2b00      	cmp	r3, #0
    59a6:	d12e      	bne.n	5a06 <MiMAC_ReceivedPacket+0x82>
    59a8:	237e      	movs	r3, #126	; 0x7e
    59aa:	33ff      	adds	r3, #255	; 0xff
    59ac:	5cd3      	ldrb	r3, [r2, r3]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
		#endif

		return true;
	}
	return false;
    59ae:	2000      	movs	r0, #0
	for (i = 0; i < BANK_SIZE; i++)
    59b0:	2203      	movs	r2, #3
		if (RxBuffer[i].PayloadLen > 0)
    59b2:	2b00      	cmp	r3, #0
    59b4:	d101      	bne.n	59ba <MiMAC_ReceivedPacket+0x36>
}
    59b6:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < BANK_SIZE; i++)
    59b8:	2201      	movs	r2, #1
			BankIndex = i;
    59ba:	4bc1      	ldr	r3, [pc, #772]	; (5cc0 <MiMAC_ReceivedPacket+0x33c>)
    59bc:	701a      	strb	r2, [r3, #0]
	return false;
    59be:	2000      	movs	r0, #0
	if (BankIndex < BANK_SIZE)
    59c0:	2a03      	cmp	r2, #3
    59c2:	d8f8      	bhi.n	59b6 <MiMAC_ReceivedPacket+0x32>
		if ((RxBuffer[BankIndex].Payload[0] & 0x40) == 0)
    59c4:	0010      	movs	r0, r2
    59c6:	01d1      	lsls	r1, r2, #7
    59c8:	1a89      	subs	r1, r1, r2
    59ca:	4bbe      	ldr	r3, [pc, #760]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    59cc:	185b      	adds	r3, r3, r1
    59ce:	785d      	ldrb	r5, [r3, #1]
    59d0:	2440      	movs	r4, #64	; 0x40
    59d2:	4025      	ands	r5, r4
		MACRxPacket.flags.Val = 0;
    59d4:	49bc      	ldr	r1, [pc, #752]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    59d6:	2400      	movs	r4, #0
    59d8:	700c      	strb	r4, [r1, #0]
		MACRxPacket.altSourceAddress = false;
    59da:	73cc      	strb	r4, [r1, #15]
		addrMode = RxBuffer[BankIndex].Payload[1] & 0xCC;
    59dc:	789b      	ldrb	r3, [r3, #2]
    59de:	2133      	movs	r1, #51	; 0x33
    59e0:	438b      	bics	r3, r1
		switch (addrMode)
    59e2:	b2d9      	uxtb	r1, r3
    59e4:	2988      	cmp	r1, #136	; 0x88
    59e6:	d100      	bne.n	59ea <MiMAC_ReceivedPacket+0x66>
    59e8:	e0c4      	b.n	5b74 <MiMAC_ReceivedPacket+0x1f0>
    59ea:	d90e      	bls.n	5a0a <MiMAC_ReceivedPacket+0x86>
    59ec:	b2d9      	uxtb	r1, r3
    59ee:	29c8      	cmp	r1, #200	; 0xc8
    59f0:	d046      	beq.n	5a80 <MiMAC_ReceivedPacket+0xfc>
    59f2:	29cc      	cmp	r1, #204	; 0xcc
    59f4:	d100      	bne.n	59f8 <MiMAC_ReceivedPacket+0x74>
    59f6:	e08a      	b.n	5b0e <MiMAC_ReceivedPacket+0x18a>
    59f8:	298c      	cmp	r1, #140	; 0x8c
    59fa:	d100      	bne.n	59fe <MiMAC_ReceivedPacket+0x7a>
    59fc:	e104      	b.n	5c08 <MiMAC_ReceivedPacket+0x284>
			MiMAC_DiscardPacket();
    59fe:	4bb3      	ldr	r3, [pc, #716]	; (5ccc <MiMAC_ReceivedPacket+0x348>)
    5a00:	4798      	blx	r3
			return false;
    5a02:	2000      	movs	r0, #0
    5a04:	e7d7      	b.n	59b6 <MiMAC_ReceivedPacket+0x32>
	for (i = 0; i < BANK_SIZE; i++)
    5a06:	2202      	movs	r2, #2
    5a08:	e7d7      	b.n	59ba <MiMAC_ReceivedPacket+0x36>
		switch (addrMode)
    5a0a:	2b08      	cmp	r3, #8
    5a0c:	d100      	bne.n	5a10 <MiMAC_ReceivedPacket+0x8c>
    5a0e:	e131      	b.n	5c74 <MiMAC_ReceivedPacket+0x2f0>
    5a10:	2980      	cmp	r1, #128	; 0x80
    5a12:	d1f4      	bne.n	59fe <MiMAC_ReceivedPacket+0x7a>
				MACRxPacket.flags.bits.broadcast = 1;
    5a14:	4bac      	ldr	r3, [pc, #688]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5a16:	7819      	ldrb	r1, [r3, #0]
    5a18:	2404      	movs	r4, #4
    5a1a:	4321      	orrs	r1, r4
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5a1c:	2480      	movs	r4, #128	; 0x80
    5a1e:	4264      	negs	r4, r4
    5a20:	4321      	orrs	r1, r4
    5a22:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5a24:	2101      	movs	r1, #1
    5a26:	73d9      	strb	r1, [r3, #15]
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5a28:	4ca6      	ldr	r4, [pc, #664]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5a2a:	01d1      	lsls	r1, r2, #7
    5a2c:	1a88      	subs	r0, r1, r2
    5a2e:	1821      	adds	r1, r4, r0
    5a30:	790d      	ldrb	r5, [r1, #4]
    5a32:	741d      	strb	r5, [r3, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5a34:	7949      	ldrb	r1, [r1, #5]
    5a36:	7459      	strb	r1, [r3, #17]
    5a38:	01d1      	lsls	r1, r2, #7
    5a3a:	1a8a      	subs	r2, r1, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[5]);
    5a3c:	1d91      	adds	r1, r2, #6
    5a3e:	1909      	adds	r1, r1, r4
    5a40:	6059      	str	r1, [r3, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 11;
    5a42:	5d01      	ldrb	r1, [r0, r4]
    5a44:	390b      	subs	r1, #11
    5a46:	7319      	strb	r1, [r3, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    5a48:	3208      	adds	r2, #8
    5a4a:	1912      	adds	r2, r2, r4
    5a4c:	609a      	str	r2, [r3, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    5a4e:	4b9c      	ldr	r3, [pc, #624]	; (5cc0 <MiMAC_ReceivedPacket+0x33c>)
    5a50:	781b      	ldrb	r3, [r3, #0]
    5a52:	01d9      	lsls	r1, r3, #7
    5a54:	1ac9      	subs	r1, r1, r3
    5a56:	4a9b      	ldr	r2, [pc, #620]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5a58:	1852      	adds	r2, r2, r1
    5a5a:	7851      	ldrb	r1, [r2, #1]
    5a5c:	070a      	lsls	r2, r1, #28
    5a5e:	d500      	bpl.n	5a62 <MiMAC_ReceivedPacket+0xde>
    5a60:	e129      	b.n	5cb6 <MiMAC_ReceivedPacket+0x332>
		switch (RxBuffer[BankIndex].Payload[0] & 0x07) // check frame type
    5a62:	2207      	movs	r2, #7
    5a64:	400a      	ands	r2, r1
    5a66:	2a01      	cmp	r2, #1
    5a68:	d100      	bne.n	5a6c <MiMAC_ReceivedPacket+0xe8>
    5a6a:	e131      	b.n	5cd0 <MiMAC_ReceivedPacket+0x34c>
    5a6c:	2a00      	cmp	r2, #0
    5a6e:	d100      	bne.n	5a72 <MiMAC_ReceivedPacket+0xee>
    5a70:	e149      	b.n	5d06 <MiMAC_ReceivedPacket+0x382>
    5a72:	2a03      	cmp	r2, #3
    5a74:	d100      	bne.n	5a78 <MiMAC_ReceivedPacket+0xf4>
    5a76:	e13e      	b.n	5cf6 <MiMAC_ReceivedPacket+0x372>
			MiMAC_DiscardPacket();
    5a78:	4b94      	ldr	r3, [pc, #592]	; (5ccc <MiMAC_ReceivedPacket+0x348>)
    5a7a:	4798      	blx	r3
			return false;
    5a7c:	2000      	movs	r0, #0
    5a7e:	e79a      	b.n	59b6 <MiMAC_ReceivedPacket+0x32>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5a80:	01d1      	lsls	r1, r2, #7
    5a82:	1a89      	subs	r1, r1, r2
    5a84:	4b8f      	ldr	r3, [pc, #572]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5a86:	185b      	adds	r3, r3, r1
    5a88:	799b      	ldrb	r3, [r3, #6]
    5a8a:	2bff      	cmp	r3, #255	; 0xff
    5a8c:	d01c      	beq.n	5ac8 <MiMAC_ReceivedPacket+0x144>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    5a8e:	498e      	ldr	r1, [pc, #568]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5a90:	780c      	ldrb	r4, [r1, #0]
    5a92:	2380      	movs	r3, #128	; 0x80
    5a94:	425b      	negs	r3, r3
    5a96:	4323      	orrs	r3, r4
    5a98:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    5a9a:	2d00      	cmp	r5, #0
    5a9c:	d021      	beq.n	5ae2 <MiMAC_ReceivedPacket+0x15e>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5a9e:	4c89      	ldr	r4, [pc, #548]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5aa0:	01c3      	lsls	r3, r0, #7
    5aa2:	1a18      	subs	r0, r3, r0
    5aa4:	1823      	adds	r3, r4, r0
    5aa6:	791d      	ldrb	r5, [r3, #4]
    5aa8:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5aaa:	795b      	ldrb	r3, [r3, #5]
    5aac:	744b      	strb	r3, [r1, #17]
    5aae:	01d3      	lsls	r3, r2, #7
    5ab0:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    5ab2:	0013      	movs	r3, r2
    5ab4:	3308      	adds	r3, #8
    5ab6:	191b      	adds	r3, r3, r4
    5ab8:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    5aba:	5d03      	ldrb	r3, [r0, r4]
    5abc:	3b13      	subs	r3, #19
    5abe:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    5ac0:	3210      	adds	r2, #16
    5ac2:	1912      	adds	r2, r2, r4
    5ac4:	608a      	str	r2, [r1, #8]
    5ac6:	e7c2      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5ac8:	01d1      	lsls	r1, r2, #7
    5aca:	1a89      	subs	r1, r1, r2
    5acc:	4b7d      	ldr	r3, [pc, #500]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5ace:	185b      	adds	r3, r3, r1
    5ad0:	79db      	ldrb	r3, [r3, #7]
    5ad2:	2bff      	cmp	r3, #255	; 0xff
    5ad4:	d1db      	bne.n	5a8e <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.flags.bits.broadcast = 1;
    5ad6:	497c      	ldr	r1, [pc, #496]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5ad8:	780b      	ldrb	r3, [r1, #0]
    5ada:	2404      	movs	r4, #4
    5adc:	4323      	orrs	r3, r4
    5ade:	700b      	strb	r3, [r1, #0]
    5ae0:	e7d5      	b.n	5a8e <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    5ae2:	4979      	ldr	r1, [pc, #484]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5ae4:	4c77      	ldr	r4, [pc, #476]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5ae6:	01c3      	lsls	r3, r0, #7
    5ae8:	1a18      	subs	r0, r3, r0
    5aea:	1823      	adds	r3, r4, r0
    5aec:	7a1d      	ldrb	r5, [r3, #8]
    5aee:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    5af0:	7a5b      	ldrb	r3, [r3, #9]
    5af2:	744b      	strb	r3, [r1, #17]
    5af4:	01d3      	lsls	r3, r2, #7
    5af6:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    5af8:	0013      	movs	r3, r2
    5afa:	330a      	adds	r3, #10
    5afc:	191b      	adds	r3, r3, r4
    5afe:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    5b00:	5d03      	ldrb	r3, [r0, r4]
    5b02:	3b15      	subs	r3, #21
    5b04:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    5b06:	3212      	adds	r2, #18
    5b08:	1912      	adds	r2, r2, r4
    5b0a:	608a      	str	r2, [r1, #8]
    5b0c:	e79f      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    5b0e:	496e      	ldr	r1, [pc, #440]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5b10:	780c      	ldrb	r4, [r1, #0]
    5b12:	2380      	movs	r3, #128	; 0x80
    5b14:	425b      	negs	r3, r3
    5b16:	4323      	orrs	r3, r4
    5b18:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    5b1a:	2d00      	cmp	r5, #0
    5b1c:	d014      	beq.n	5b48 <MiMAC_ReceivedPacket+0x1c4>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5b1e:	4c69      	ldr	r4, [pc, #420]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5b20:	01d3      	lsls	r3, r2, #7
    5b22:	1a98      	subs	r0, r3, r2
    5b24:	1823      	adds	r3, r4, r0
    5b26:	791d      	ldrb	r5, [r3, #4]
    5b28:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5b2a:	795b      	ldrb	r3, [r3, #5]
    5b2c:	744b      	strb	r3, [r1, #17]
    5b2e:	01d3      	lsls	r3, r2, #7
    5b30:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    5b32:	0013      	movs	r3, r2
    5b34:	330e      	adds	r3, #14
    5b36:	191b      	adds	r3, r3, r4
    5b38:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 25;
    5b3a:	5d03      	ldrb	r3, [r0, r4]
    5b3c:	3b19      	subs	r3, #25
    5b3e:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[21]);
    5b40:	3216      	adds	r2, #22
    5b42:	1912      	adds	r2, r2, r4
    5b44:	608a      	str	r2, [r1, #8]
    5b46:	e782      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[13];
    5b48:	495f      	ldr	r1, [pc, #380]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5b4a:	4c5e      	ldr	r4, [pc, #376]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5b4c:	01d3      	lsls	r3, r2, #7
    5b4e:	1a98      	subs	r0, r3, r2
    5b50:	1823      	adds	r3, r4, r0
    5b52:	7b9d      	ldrb	r5, [r3, #14]
    5b54:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[14];
    5b56:	7bdb      	ldrb	r3, [r3, #15]
    5b58:	744b      	strb	r3, [r1, #17]
    5b5a:	01d3      	lsls	r3, r2, #7
    5b5c:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[15]);
    5b5e:	0013      	movs	r3, r2
    5b60:	3310      	adds	r3, #16
    5b62:	191b      	adds	r3, r3, r4
    5b64:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 27;
    5b66:	5d03      	ldrb	r3, [r0, r4]
    5b68:	3b1b      	subs	r3, #27
    5b6a:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[23]);
    5b6c:	3218      	adds	r2, #24
    5b6e:	1912      	adds	r2, r2, r4
    5b70:	608a      	str	r2, [r1, #8]
    5b72:	e76c      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5b74:	01d1      	lsls	r1, r2, #7
    5b76:	1a89      	subs	r1, r1, r2
    5b78:	4b52      	ldr	r3, [pc, #328]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5b7a:	185b      	adds	r3, r3, r1
    5b7c:	799b      	ldrb	r3, [r3, #6]
    5b7e:	2bff      	cmp	r3, #255	; 0xff
    5b80:	d01f      	beq.n	5bc2 <MiMAC_ReceivedPacket+0x23e>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5b82:	4b51      	ldr	r3, [pc, #324]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5b84:	781c      	ldrb	r4, [r3, #0]
    5b86:	2180      	movs	r1, #128	; 0x80
    5b88:	4249      	negs	r1, r1
    5b8a:	4321      	orrs	r1, r4
    5b8c:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5b8e:	2101      	movs	r1, #1
    5b90:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN == false)
    5b92:	2d00      	cmp	r5, #0
    5b94:	d122      	bne.n	5bdc <MiMAC_ReceivedPacket+0x258>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    5b96:	0019      	movs	r1, r3
    5b98:	4c4a      	ldr	r4, [pc, #296]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5b9a:	01c3      	lsls	r3, r0, #7
    5b9c:	1a18      	subs	r0, r3, r0
    5b9e:	1823      	adds	r3, r4, r0
    5ba0:	7a1d      	ldrb	r5, [r3, #8]
    5ba2:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    5ba4:	7a5b      	ldrb	r3, [r3, #9]
    5ba6:	744b      	strb	r3, [r1, #17]
    5ba8:	01d3      	lsls	r3, r2, #7
    5baa:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    5bac:	0013      	movs	r3, r2
    5bae:	330a      	adds	r3, #10
    5bb0:	191b      	adds	r3, r3, r4
    5bb2:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 15;
    5bb4:	5d03      	ldrb	r3, [r0, r4]
    5bb6:	3b0f      	subs	r3, #15
    5bb8:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[11]);
    5bba:	320c      	adds	r2, #12
    5bbc:	1912      	adds	r2, r2, r4
    5bbe:	608a      	str	r2, [r1, #8]
    5bc0:	e745      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5bc2:	01d1      	lsls	r1, r2, #7
    5bc4:	1a89      	subs	r1, r1, r2
    5bc6:	4b3f      	ldr	r3, [pc, #252]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5bc8:	185b      	adds	r3, r3, r1
    5bca:	79db      	ldrb	r3, [r3, #7]
    5bcc:	2bff      	cmp	r3, #255	; 0xff
    5bce:	d1d8      	bne.n	5b82 <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.flags.bits.broadcast = 1;
    5bd0:	493d      	ldr	r1, [pc, #244]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5bd2:	780b      	ldrb	r3, [r1, #0]
    5bd4:	2404      	movs	r4, #4
    5bd6:	4323      	orrs	r3, r4
    5bd8:	700b      	strb	r3, [r1, #0]
    5bda:	e7d2      	b.n	5b82 <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5bdc:	493a      	ldr	r1, [pc, #232]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5bde:	4c39      	ldr	r4, [pc, #228]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5be0:	01c3      	lsls	r3, r0, #7
    5be2:	1a18      	subs	r0, r3, r0
    5be4:	1823      	adds	r3, r4, r0
    5be6:	791d      	ldrb	r5, [r3, #4]
    5be8:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5bea:	795b      	ldrb	r3, [r3, #5]
    5bec:	744b      	strb	r3, [r1, #17]
    5bee:	01d3      	lsls	r3, r2, #7
    5bf0:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    5bf2:	0013      	movs	r3, r2
    5bf4:	3308      	adds	r3, #8
    5bf6:	191b      	adds	r3, r3, r4
    5bf8:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 13;
    5bfa:	5d03      	ldrb	r3, [r0, r4]
    5bfc:	3b0d      	subs	r3, #13
    5bfe:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[9]);
    5c00:	320a      	adds	r2, #10
    5c02:	1912      	adds	r2, r2, r4
    5c04:	608a      	str	r2, [r1, #8]
    5c06:	e722      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5c08:	4b2f      	ldr	r3, [pc, #188]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5c0a:	781c      	ldrb	r4, [r3, #0]
    5c0c:	2180      	movs	r1, #128	; 0x80
    5c0e:	4249      	negs	r1, r1
    5c10:	4321      	orrs	r1, r4
    5c12:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5c14:	2101      	movs	r1, #1
    5c16:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN) // check if it is intraPAN
    5c18:	2d00      	cmp	r5, #0
    5c1a:	d015      	beq.n	5c48 <MiMAC_ReceivedPacket+0x2c4>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5c1c:	0019      	movs	r1, r3
    5c1e:	4c29      	ldr	r4, [pc, #164]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5c20:	01d3      	lsls	r3, r2, #7
    5c22:	1a98      	subs	r0, r3, r2
    5c24:	1823      	adds	r3, r4, r0
    5c26:	791d      	ldrb	r5, [r3, #4]
    5c28:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5c2a:	795b      	ldrb	r3, [r3, #5]
    5c2c:	744b      	strb	r3, [r1, #17]
    5c2e:	01d3      	lsls	r3, r2, #7
    5c30:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    5c32:	0013      	movs	r3, r2
    5c34:	330e      	adds	r3, #14
    5c36:	191b      	adds	r3, r3, r4
    5c38:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    5c3a:	5d03      	ldrb	r3, [r0, r4]
    5c3c:	3b13      	subs	r3, #19
    5c3e:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    5c40:	3210      	adds	r2, #16
    5c42:	1912      	adds	r2, r2, r4
    5c44:	608a      	str	r2, [r1, #8]
    5c46:	e702      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[12];
    5c48:	491f      	ldr	r1, [pc, #124]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5c4a:	4c1e      	ldr	r4, [pc, #120]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5c4c:	01d3      	lsls	r3, r2, #7
    5c4e:	1a98      	subs	r0, r3, r2
    5c50:	1823      	adds	r3, r4, r0
    5c52:	7b5d      	ldrb	r5, [r3, #13]
    5c54:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[13];
    5c56:	7b9b      	ldrb	r3, [r3, #14]
    5c58:	744b      	strb	r3, [r1, #17]
    5c5a:	01d3      	lsls	r3, r2, #7
    5c5c:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[14]);
    5c5e:	0013      	movs	r3, r2
    5c60:	330f      	adds	r3, #15
    5c62:	191b      	adds	r3, r3, r4
    5c64:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    5c66:	5d03      	ldrb	r3, [r0, r4]
    5c68:	3b15      	subs	r3, #21
    5c6a:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    5c6c:	3212      	adds	r2, #18
    5c6e:	1912      	adds	r2, r2, r4
    5c70:	608a      	str	r2, [r1, #8]
    5c72:	e6ec      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5c74:	01d1      	lsls	r1, r2, #7
    5c76:	1a89      	subs	r1, r1, r2
    5c78:	4b12      	ldr	r3, [pc, #72]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5c7a:	185b      	adds	r3, r3, r1
    5c7c:	799b      	ldrb	r3, [r3, #6]
    5c7e:	2bff      	cmp	r3, #255	; 0xff
    5c80:	d00c      	beq.n	5c9c <MiMAC_ReceivedPacket+0x318>
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 10;
    5c82:	4911      	ldr	r1, [pc, #68]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5c84:	4c0f      	ldr	r4, [pc, #60]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5c86:	01c3      	lsls	r3, r0, #7
    5c88:	1a18      	subs	r0, r3, r0
    5c8a:	5d03      	ldrb	r3, [r0, r4]
    5c8c:	3b0a      	subs	r3, #10
    5c8e:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    5c90:	01d3      	lsls	r3, r2, #7
    5c92:	1a9a      	subs	r2, r3, r2
    5c94:	3208      	adds	r2, #8
    5c96:	1912      	adds	r2, r2, r4
    5c98:	608a      	str	r2, [r1, #8]
			break;
    5c9a:	e6d8      	b.n	5a4e <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5c9c:	01d1      	lsls	r1, r2, #7
    5c9e:	1a89      	subs	r1, r1, r2
    5ca0:	4b08      	ldr	r3, [pc, #32]	; (5cc4 <MiMAC_ReceivedPacket+0x340>)
    5ca2:	185b      	adds	r3, r3, r1
    5ca4:	79db      	ldrb	r3, [r3, #7]
    5ca6:	2bff      	cmp	r3, #255	; 0xff
    5ca8:	d1eb      	bne.n	5c82 <MiMAC_ReceivedPacket+0x2fe>
					MACRxPacket.flags.bits.broadcast = 1;
    5caa:	4907      	ldr	r1, [pc, #28]	; (5cc8 <MiMAC_ReceivedPacket+0x344>)
    5cac:	780b      	ldrb	r3, [r1, #0]
    5cae:	2404      	movs	r4, #4
    5cb0:	4323      	orrs	r3, r4
    5cb2:	700b      	strb	r3, [r1, #0]
    5cb4:	e7e5      	b.n	5c82 <MiMAC_ReceivedPacket+0x2fe>
			MiMAC_DiscardPacket();
    5cb6:	4b05      	ldr	r3, [pc, #20]	; (5ccc <MiMAC_ReceivedPacket+0x348>)
    5cb8:	4798      	blx	r3
			return false;
    5cba:	2000      	movs	r0, #0
    5cbc:	e67b      	b.n	59b6 <MiMAC_ReceivedPacket+0x32>
    5cbe:	46c0      	nop			; (mov r8, r8)
    5cc0:	2000000b 	.word	0x2000000b
    5cc4:	20000c2c 	.word	0x20000c2c
    5cc8:	200037f4 	.word	0x200037f4
    5ccc:	00005969 	.word	0x00005969
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_DATA;
    5cd0:	4912      	ldr	r1, [pc, #72]	; (5d1c <MiMAC_ReceivedPacket+0x398>)
    5cd2:	780a      	ldrb	r2, [r1, #0]
    5cd4:	2003      	movs	r0, #3
    5cd6:	4382      	bics	r2, r0
    5cd8:	700a      	strb	r2, [r1, #0]
		MACRxPacket.LQIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 2];
    5cda:	4a11      	ldr	r2, [pc, #68]	; (5d20 <MiMAC_ReceivedPacket+0x39c>)
    5cdc:	01d9      	lsls	r1, r3, #7
    5cde:	1acb      	subs	r3, r1, r3
    5ce0:	5c98      	ldrb	r0, [r3, r2]
    5ce2:	490e      	ldr	r1, [pc, #56]	; (5d1c <MiMAC_ReceivedPacket+0x398>)
    5ce4:	18d3      	adds	r3, r2, r3
    5ce6:	181a      	adds	r2, r3, r0
    5ce8:	3a01      	subs	r2, #1
    5cea:	7812      	ldrb	r2, [r2, #0]
    5cec:	738a      	strb	r2, [r1, #14]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
    5cee:	5c1b      	ldrb	r3, [r3, r0]
    5cf0:	734b      	strb	r3, [r1, #13]
		return true;
    5cf2:	2001      	movs	r0, #1
    5cf4:	e65f      	b.n	59b6 <MiMAC_ReceivedPacket+0x32>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_COMMAND;
    5cf6:	4909      	ldr	r1, [pc, #36]	; (5d1c <MiMAC_ReceivedPacket+0x398>)
    5cf8:	780a      	ldrb	r2, [r1, #0]
    5cfa:	2003      	movs	r0, #3
    5cfc:	4382      	bics	r2, r0
    5cfe:	2001      	movs	r0, #1
    5d00:	4302      	orrs	r2, r0
    5d02:	700a      	strb	r2, [r1, #0]
			break;
    5d04:	e7e9      	b.n	5cda <MiMAC_ReceivedPacket+0x356>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_RESERVE;
    5d06:	4905      	ldr	r1, [pc, #20]	; (5d1c <MiMAC_ReceivedPacket+0x398>)
    5d08:	780a      	ldrb	r2, [r1, #0]
    5d0a:	2003      	movs	r0, #3
    5d0c:	4302      	orrs	r2, r0
    5d0e:	700a      	strb	r2, [r1, #0]
			break;
    5d10:	e7e3      	b.n	5cda <MiMAC_ReceivedPacket+0x356>
			BankIndex = i;
    5d12:	2200      	movs	r2, #0
    5d14:	4b03      	ldr	r3, [pc, #12]	; (5d24 <MiMAC_ReceivedPacket+0x3a0>)
    5d16:	701a      	strb	r2, [r3, #0]
    5d18:	e654      	b.n	59c4 <MiMAC_ReceivedPacket+0x40>
    5d1a:	46c0      	nop			; (mov r8, r8)
    5d1c:	200037f4 	.word	0x200037f4
    5d20:	20000c2c 	.word	0x20000c2c
    5d24:	2000000b 	.word	0x2000000b

00005d28 <MiMAC_ChannelAssessment>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
uint8_t MiMAC_ChannelAssessment(uint8_t AssessmentMode)
{
    5d28:	b510      	push	{r4, lr}
		uint8_t ed;
		ed = PHY_EdReq();
		//printf(" %u ", ed);
		return ed;
	}
	return 0;
    5d2a:	2300      	movs	r3, #0
	if( AssessmentMode == CHANNEL_ASSESSMENT_ENERGY_DETECT)
    5d2c:	2801      	cmp	r0, #1
    5d2e:	d001      	beq.n	5d34 <MiMAC_ChannelAssessment+0xc>
}
    5d30:	0018      	movs	r0, r3
    5d32:	bd10      	pop	{r4, pc}
		ed = PHY_EdReq();
    5d34:	4b01      	ldr	r3, [pc, #4]	; (5d3c <MiMAC_ChannelAssessment+0x14>)
    5d36:	4798      	blx	r3
    5d38:	0003      	movs	r3, r0
		return ed;
    5d3a:	e7f9      	b.n	5d30 <MiMAC_ChannelAssessment+0x8>
    5d3c:	00005fad 	.word	0x00005fad

00005d40 <MiMAC_SymbolToTicks>:
* Returns:
*      converted value in uint32.
*****************************************************************************************/
uint32_t MiMAC_SymbolToTicks(uint32_t symbols)
{
	return SYMBOLS_TO_TICKS(symbols);
    5d40:	0100      	lsls	r0, r0, #4
}
    5d42:	4770      	bx	lr

00005d44 <MiMAC_GetPHYChannelInfo>:
*****************************************************************************************/
uint32_t MiMAC_GetPHYChannelInfo(void)
{
	uint32_t channelMap = FULL_CHANNEL_MAP;
	return channelMap;
}
    5d44:	4800      	ldr	r0, [pc, #0]	; (5d48 <MiMAC_GetPHYChannelInfo+0x4>)
    5d46:	4770      	bx	lr
    5d48:	07fff800 	.word	0x07fff800

00005d4c <PHY_DataConf>:
 *      None
 *
 *****************************************************************************************/
void PHY_DataConf(uint8_t status)
{
	dataStatus = (miwi_status_t)status;
    5d4c:	4b02      	ldr	r3, [pc, #8]	; (5d58 <PHY_DataConf+0xc>)
    5d4e:	7018      	strb	r0, [r3, #0]
	dataConfAvailable = true;
    5d50:	2201      	movs	r2, #1
    5d52:	4b02      	ldr	r3, [pc, #8]	; (5d5c <PHY_DataConf+0x10>)
    5d54:	701a      	strb	r2, [r3, #0]
}
    5d56:	4770      	bx	lr
    5d58:	20000c20 	.word	0x20000c20
    5d5c:	2000031f 	.word	0x2000031f

00005d60 <MiMAC_Task>:

void MiMAC_Task(void)
{
    5d60:	b510      	push	{r4, lr}
  PHY_TaskHandler();
    5d62:	4b0b      	ldr	r3, [pc, #44]	; (5d90 <MiMAC_Task+0x30>)
    5d64:	4798      	blx	r3
  if(dataConfCallback && dataConfAvailable)
    5d66:	4b0b      	ldr	r3, [pc, #44]	; (5d94 <MiMAC_Task+0x34>)
    5d68:	681b      	ldr	r3, [r3, #0]
    5d6a:	2b00      	cmp	r3, #0
    5d6c:	d003      	beq.n	5d76 <MiMAC_Task+0x16>
    5d6e:	4a0a      	ldr	r2, [pc, #40]	; (5d98 <MiMAC_Task+0x38>)
    5d70:	7812      	ldrb	r2, [r2, #0]
    5d72:	2a00      	cmp	r2, #0
    5d74:	d100      	bne.n	5d78 <MiMAC_Task+0x18>
  {
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
	  dataConfAvailable = false;
  }
}
    5d76:	bd10      	pop	{r4, pc}
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
    5d78:	4a08      	ldr	r2, [pc, #32]	; (5d9c <MiMAC_Task+0x3c>)
    5d7a:	6812      	ldr	r2, [r2, #0]
    5d7c:	4908      	ldr	r1, [pc, #32]	; (5da0 <MiMAC_Task+0x40>)
    5d7e:	7809      	ldrb	r1, [r1, #0]
    5d80:	4808      	ldr	r0, [pc, #32]	; (5da4 <MiMAC_Task+0x44>)
    5d82:	7800      	ldrb	r0, [r0, #0]
    5d84:	4798      	blx	r3
	  dataConfAvailable = false;
    5d86:	2200      	movs	r2, #0
    5d88:	4b03      	ldr	r3, [pc, #12]	; (5d98 <MiMAC_Task+0x38>)
    5d8a:	701a      	strb	r2, [r3, #0]
}
    5d8c:	e7f3      	b.n	5d76 <MiMAC_Task+0x16>
    5d8e:	46c0      	nop			; (mov r8, r8)
    5d90:	0000602d 	.word	0x0000602d
    5d94:	20000320 	.word	0x20000320
    5d98:	2000031f 	.word	0x2000031f
    5d9c:	20000328 	.word	0x20000328
    5da0:	20000c20 	.word	0x20000c20
    5da4:	20000324 	.word	0x20000324

00005da8 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    5da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5daa:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    5dac:	4f0b      	ldr	r7, [pc, #44]	; (5ddc <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    5dae:	4e0c      	ldr	r6, [pc, #48]	; (5de0 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5db0:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    5db2:	2103      	movs	r1, #3
    5db4:	2002      	movs	r0, #2
    5db6:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5db8:	2001      	movs	r0, #1
    5dba:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5dbc:	4028      	ands	r0, r5
    5dbe:	2808      	cmp	r0, #8
    5dc0:	d1f7      	bne.n	5db2 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    5dc2:	4f06      	ldr	r7, [pc, #24]	; (5ddc <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    5dc4:	4e06      	ldr	r6, [pc, #24]	; (5de0 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5dc6:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    5dc8:	0021      	movs	r1, r4
    5dca:	2002      	movs	r0, #2
    5dcc:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5dce:	2001      	movs	r0, #1
    5dd0:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5dd2:	4028      	ands	r0, r5
    5dd4:	4284      	cmp	r4, r0
    5dd6:	d1f7      	bne.n	5dc8 <phyTrxSetState+0x20>
}
    5dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5dda:	46c0      	nop			; (mov r8, r8)
    5ddc:	00006ec5 	.word	0x00006ec5
    5de0:	00006dc9 	.word	0x00006dc9

00005de4 <phySetRxState>:
{
    5de4:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    5de6:	2008      	movs	r0, #8
    5de8:	4b08      	ldr	r3, [pc, #32]	; (5e0c <phySetRxState+0x28>)
    5dea:	4798      	blx	r3
	value = trx_reg_read(reg);
    5dec:	200f      	movs	r0, #15
    5dee:	4b08      	ldr	r3, [pc, #32]	; (5e10 <phySetRxState+0x2c>)
    5df0:	4798      	blx	r3
	if (phyRxState) {
    5df2:	4b08      	ldr	r3, [pc, #32]	; (5e14 <phySetRxState+0x30>)
    5df4:	781b      	ldrb	r3, [r3, #0]
    5df6:	2b00      	cmp	r3, #0
    5df8:	d100      	bne.n	5dfc <phySetRxState+0x18>
}
    5dfa:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    5dfc:	2016      	movs	r0, #22
    5dfe:	4b03      	ldr	r3, [pc, #12]	; (5e0c <phySetRxState+0x28>)
    5e00:	4798      	blx	r3
		phyState = PHY_STATE_IDLE;
    5e02:	2201      	movs	r2, #1
    5e04:	4b04      	ldr	r3, [pc, #16]	; (5e18 <phySetRxState+0x34>)
    5e06:	701a      	strb	r2, [r3, #0]
}
    5e08:	e7f7      	b.n	5dfa <phySetRxState+0x16>
    5e0a:	46c0      	nop			; (mov r8, r8)
    5e0c:	00005da9 	.word	0x00005da9
    5e10:	00006dc9 	.word	0x00006dc9
    5e14:	200003ac 	.word	0x200003ac
    5e18:	200003ad 	.word	0x200003ad

00005e1c <PHY_DataReq>:
{
    5e1c:	b510      	push	{r4, lr}
    5e1e:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    5e20:	2019      	movs	r0, #25
    5e22:	4b0c      	ldr	r3, [pc, #48]	; (5e54 <PHY_DataReq+0x38>)
    5e24:	4798      	blx	r3
	value = trx_reg_read(reg);
    5e26:	200f      	movs	r0, #15
    5e28:	4b0b      	ldr	r3, [pc, #44]	; (5e58 <PHY_DataReq+0x3c>)
    5e2a:	4798      	blx	r3
	data[0] += 2;// 2
    5e2c:	7821      	ldrb	r1, [r4, #0]
    5e2e:	1c8b      	adds	r3, r1, #2
    5e30:	7023      	strb	r3, [r4, #0]
	trx_frame_write(&data[0], (data[0]-1 ) /* length value*/);
    5e32:	3101      	adds	r1, #1
    5e34:	b2c9      	uxtb	r1, r1
    5e36:	0020      	movs	r0, r4
    5e38:	4b08      	ldr	r3, [pc, #32]	; (5e5c <PHY_DataReq+0x40>)
    5e3a:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    5e3c:	2203      	movs	r2, #3
    5e3e:	4b08      	ldr	r3, [pc, #32]	; (5e60 <PHY_DataReq+0x44>)
    5e40:	701a      	strb	r2, [r3, #0]
    5e42:	4b08      	ldr	r3, [pc, #32]	; (5e64 <PHY_DataReq+0x48>)
    5e44:	2280      	movs	r2, #128	; 0x80
    5e46:	0352      	lsls	r2, r2, #13
    5e48:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    5e4a:	46c0      	nop			; (mov r8, r8)
    5e4c:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    5e4e:	615a      	str	r2, [r3, #20]
}
    5e50:	bd10      	pop	{r4, pc}
    5e52:	46c0      	nop			; (mov r8, r8)
    5e54:	00005da9 	.word	0x00005da9
    5e58:	00006dc9 	.word	0x00006dc9
    5e5c:	000070f5 	.word	0x000070f5
    5e60:	200003ad 	.word	0x200003ad
    5e64:	41004400 	.word	0x41004400

00005e68 <PHY_RandomReq>:
{
    5e68:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e6a:	46c6      	mov	lr, r8
    5e6c:	b500      	push	{lr}
	phyTrxSetState(TRX_CMD_RX_ON);
    5e6e:	2006      	movs	r0, #6
    5e70:	4b0d      	ldr	r3, [pc, #52]	; (5ea8 <PHY_RandomReq+0x40>)
    5e72:	4798      	blx	r3
    5e74:	2400      	movs	r4, #0
	uint16_t rnd = 0;
    5e76:	2500      	movs	r5, #0
		delay_cycles_us(1);
    5e78:	4f0c      	ldr	r7, [pc, #48]	; (5eac <PHY_RandomReq+0x44>)
	value = trx_reg_read(reg);
    5e7a:	4e0d      	ldr	r6, [pc, #52]	; (5eb0 <PHY_RandomReq+0x48>)
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    5e7c:	2303      	movs	r3, #3
    5e7e:	4698      	mov	r8, r3
		delay_cycles_us(1);
    5e80:	2001      	movs	r0, #1
    5e82:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5e84:	2006      	movs	r0, #6
    5e86:	47b0      	blx	r6
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    5e88:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    5e8a:	4643      	mov	r3, r8
    5e8c:	4018      	ands	r0, r3
    5e8e:	40a0      	lsls	r0, r4
    5e90:	4305      	orrs	r5, r0
    5e92:	b2ad      	uxth	r5, r5
    5e94:	3402      	adds	r4, #2
	for (uint8_t i = 0; i < 16; i += 2) {
    5e96:	2c10      	cmp	r4, #16
    5e98:	d1f2      	bne.n	5e80 <PHY_RandomReq+0x18>
	phySetRxState();
    5e9a:	4b06      	ldr	r3, [pc, #24]	; (5eb4 <PHY_RandomReq+0x4c>)
    5e9c:	4798      	blx	r3
}
    5e9e:	0028      	movs	r0, r5
    5ea0:	bc04      	pop	{r2}
    5ea2:	4690      	mov	r8, r2
    5ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5ea6:	46c0      	nop			; (mov r8, r8)
    5ea8:	00005da9 	.word	0x00005da9
    5eac:	00000155 	.word	0x00000155
    5eb0:	00006dc9 	.word	0x00006dc9
    5eb4:	00005de5 	.word	0x00005de5

00005eb8 <PHY_Init>:
{
    5eb8:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    5eba:	4b0d      	ldr	r3, [pc, #52]	; (5ef0 <PHY_Init+0x38>)
    5ebc:	4798      	blx	r3
	PhyReset();
    5ebe:	4b0d      	ldr	r3, [pc, #52]	; (5ef4 <PHY_Init+0x3c>)
    5ec0:	4798      	blx	r3
	phyRxState = false;
    5ec2:	2200      	movs	r2, #0
    5ec4:	4b0c      	ldr	r3, [pc, #48]	; (5ef8 <PHY_Init+0x40>)
    5ec6:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    5ec8:	4e0c      	ldr	r6, [pc, #48]	; (5efc <PHY_Init+0x44>)
	value = trx_reg_read(reg);
    5eca:	4d0d      	ldr	r5, [pc, #52]	; (5f00 <PHY_Init+0x48>)
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5ecc:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    5ece:	2108      	movs	r1, #8
    5ed0:	2002      	movs	r0, #2
    5ed2:	47b0      	blx	r6
	value = trx_reg_read(reg);
    5ed4:	2001      	movs	r0, #1
    5ed6:	47a8      	blx	r5
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5ed8:	4020      	ands	r0, r4
    5eda:	2808      	cmp	r0, #8
    5edc:	d1f7      	bne.n	5ece <PHY_Init+0x16>
	trx_reg_write(reg, value);
    5ede:	212e      	movs	r1, #46	; 0x2e
    5ee0:	3804      	subs	r0, #4
    5ee2:	4c06      	ldr	r4, [pc, #24]	; (5efc <PHY_Init+0x44>)
    5ee4:	47a0      	blx	r4
    5ee6:	21a0      	movs	r1, #160	; 0xa0
    5ee8:	200c      	movs	r0, #12
    5eea:	47a0      	blx	r4
}
    5eec:	bd70      	pop	{r4, r5, r6, pc}
    5eee:	46c0      	nop			; (mov r8, r8)
    5ef0:	00006c7d 	.word	0x00006c7d
    5ef4:	00006d99 	.word	0x00006d99
    5ef8:	200003ac 	.word	0x200003ac
    5efc:	00006ec5 	.word	0x00006ec5
    5f00:	00006dc9 	.word	0x00006dc9

00005f04 <PHY_SetRxState>:
{
    5f04:	b510      	push	{r4, lr}
	phyRxState = rx;
    5f06:	4b02      	ldr	r3, [pc, #8]	; (5f10 <PHY_SetRxState+0xc>)
    5f08:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    5f0a:	4b02      	ldr	r3, [pc, #8]	; (5f14 <PHY_SetRxState+0x10>)
    5f0c:	4798      	blx	r3
}
    5f0e:	bd10      	pop	{r4, pc}
    5f10:	200003ac 	.word	0x200003ac
    5f14:	00005de5 	.word	0x00005de5

00005f18 <PHY_SetChannel>:
{
    5f18:	b510      	push	{r4, lr}
    5f1a:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    5f1c:	2008      	movs	r0, #8
    5f1e:	4b05      	ldr	r3, [pc, #20]	; (5f34 <PHY_SetChannel+0x1c>)
    5f20:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    5f22:	231f      	movs	r3, #31
    5f24:	0001      	movs	r1, r0
    5f26:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    5f28:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    5f2a:	b2c9      	uxtb	r1, r1
    5f2c:	2008      	movs	r0, #8
    5f2e:	4b02      	ldr	r3, [pc, #8]	; (5f38 <PHY_SetChannel+0x20>)
    5f30:	4798      	blx	r3
}
    5f32:	bd10      	pop	{r4, pc}
    5f34:	00006dc9 	.word	0x00006dc9
    5f38:	00006ec5 	.word	0x00006ec5

00005f3c <PHY_SetPanId>:
{
    5f3c:	b530      	push	{r4, r5, lr}
    5f3e:	b083      	sub	sp, #12
    5f40:	466b      	mov	r3, sp
    5f42:	1d9d      	adds	r5, r3, #6
    5f44:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    5f46:	b2c1      	uxtb	r1, r0
    5f48:	2022      	movs	r0, #34	; 0x22
    5f4a:	4c03      	ldr	r4, [pc, #12]	; (5f58 <PHY_SetPanId+0x1c>)
    5f4c:	47a0      	blx	r4
    5f4e:	7869      	ldrb	r1, [r5, #1]
    5f50:	2023      	movs	r0, #35	; 0x23
    5f52:	47a0      	blx	r4
}
    5f54:	b003      	add	sp, #12
    5f56:	bd30      	pop	{r4, r5, pc}
    5f58:	00006ec5 	.word	0x00006ec5

00005f5c <PHY_SetShortAddr>:
{
    5f5c:	b570      	push	{r4, r5, r6, lr}
    5f5e:	b082      	sub	sp, #8
    5f60:	466b      	mov	r3, sp
    5f62:	1d9e      	adds	r6, r3, #6
    5f64:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    5f66:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    5f68:	0021      	movs	r1, r4
    5f6a:	2020      	movs	r0, #32
    5f6c:	4d05      	ldr	r5, [pc, #20]	; (5f84 <PHY_SetShortAddr+0x28>)
    5f6e:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    5f70:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    5f72:	0031      	movs	r1, r6
    5f74:	2021      	movs	r0, #33	; 0x21
    5f76:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    5f78:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    5f7a:	b2e1      	uxtb	r1, r4
    5f7c:	202d      	movs	r0, #45	; 0x2d
    5f7e:	47a8      	blx	r5
}
    5f80:	b002      	add	sp, #8
    5f82:	bd70      	pop	{r4, r5, r6, pc}
    5f84:	00006ec5 	.word	0x00006ec5

00005f88 <PHY_Sleep>:
{
    5f88:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    5f8a:	2008      	movs	r0, #8
    5f8c:	4b04      	ldr	r3, [pc, #16]	; (5fa0 <PHY_Sleep+0x18>)
    5f8e:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    5f90:	2280      	movs	r2, #128	; 0x80
    5f92:	0352      	lsls	r2, r2, #13
    5f94:	4b03      	ldr	r3, [pc, #12]	; (5fa4 <PHY_Sleep+0x1c>)
    5f96:	619a      	str	r2, [r3, #24]
	phyState = PHY_STATE_SLEEP;
    5f98:	2202      	movs	r2, #2
    5f9a:	4b03      	ldr	r3, [pc, #12]	; (5fa8 <PHY_Sleep+0x20>)
    5f9c:	701a      	strb	r2, [r3, #0]
}
    5f9e:	bd10      	pop	{r4, pc}
    5fa0:	00005da9 	.word	0x00005da9
    5fa4:	41004400 	.word	0x41004400
    5fa8:	200003ad 	.word	0x200003ad

00005fac <PHY_EdReq>:
{
    5fac:	b570      	push	{r4, r5, r6, lr}
	phyTrxSetState(TRX_CMD_PLL_ON);
    5fae:	2009      	movs	r0, #9
    5fb0:	4d12      	ldr	r5, [pc, #72]	; (5ffc <PHY_EdReq+0x50>)
    5fb2:	47a8      	blx	r5
	value = trx_reg_read(reg);
    5fb4:	200f      	movs	r0, #15
    5fb6:	4c12      	ldr	r4, [pc, #72]	; (6000 <PHY_EdReq+0x54>)
    5fb8:	47a0      	blx	r4
    5fba:	2015      	movs	r0, #21
    5fbc:	47a0      	blx	r4
    5fbe:	0006      	movs	r6, r0
	phyWriteRegister(RX_SYN_REG, (prev_rx_pdt_dis | (1<<7)));
    5fc0:	2180      	movs	r1, #128	; 0x80
    5fc2:	4249      	negs	r1, r1
    5fc4:	4301      	orrs	r1, r0
	trx_reg_write(reg, value);
    5fc6:	b2c9      	uxtb	r1, r1
    5fc8:	2015      	movs	r0, #21
    5fca:	4c0e      	ldr	r4, [pc, #56]	; (6004 <PHY_EdReq+0x58>)
    5fcc:	47a0      	blx	r4
	phyTrxSetState(TRX_CMD_RX_ON);
    5fce:	2006      	movs	r0, #6
    5fd0:	47a8      	blx	r5
	trx_reg_write(reg, value);
    5fd2:	21ff      	movs	r1, #255	; 0xff
    5fd4:	2007      	movs	r0, #7
    5fd6:	47a0      	blx	r4
	value = trx_reg_read(reg);
    5fd8:	4d09      	ldr	r5, [pc, #36]	; (6000 <PHY_EdReq+0x54>)
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    5fda:	2410      	movs	r4, #16
	value = trx_reg_read(reg);
    5fdc:	200f      	movs	r0, #15
    5fde:	47a8      	blx	r5
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    5fe0:	4204      	tst	r4, r0
    5fe2:	d0fb      	beq.n	5fdc <PHY_EdReq+0x30>
	value = trx_reg_read(reg);
    5fe4:	2007      	movs	r0, #7
    5fe6:	4b06      	ldr	r3, [pc, #24]	; (6000 <PHY_EdReq+0x54>)
    5fe8:	4798      	blx	r3
    5fea:	0004      	movs	r4, r0
	phySetRxState();
    5fec:	4b06      	ldr	r3, [pc, #24]	; (6008 <PHY_EdReq+0x5c>)
    5fee:	4798      	blx	r3
	trx_reg_write(reg, value);
    5ff0:	0031      	movs	r1, r6
    5ff2:	2015      	movs	r0, #21
    5ff4:	4b03      	ldr	r3, [pc, #12]	; (6004 <PHY_EdReq+0x58>)
    5ff6:	4798      	blx	r3
}
    5ff8:	0020      	movs	r0, r4
    5ffa:	bd70      	pop	{r4, r5, r6, pc}
    5ffc:	00005da9 	.word	0x00005da9
    6000:	00006dc9 	.word	0x00006dc9
    6004:	00006ec5 	.word	0x00006ec5
    6008:	00005de5 	.word	0x00005de5

0000600c <PHY_SetIEEEAddr>:

/*************************************************************************//**
*****************************************************************************/
// Setting the IEEE address
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    600c:	b570      	push	{r4, r5, r6, lr}
    600e:	0005      	movs	r5, r0
    6010:	2424      	movs	r4, #36	; 0x24
	uint8_t *ptr_to_reg = ieee_addr;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((IEEE_ADDR_0_REG + i), *ptr_to_reg);
    6012:	4e05      	ldr	r6, [pc, #20]	; (6028 <PHY_SetIEEEAddr+0x1c>)
    6014:	7829      	ldrb	r1, [r5, #0]
    6016:	0020      	movs	r0, r4
    6018:	47b0      	blx	r6
		ptr_to_reg++;
    601a:	3501      	adds	r5, #1
    601c:	3401      	adds	r4, #1
    601e:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 8; i++) {
    6020:	2c2c      	cmp	r4, #44	; 0x2c
    6022:	d1f7      	bne.n	6014 <PHY_SetIEEEAddr+0x8>
	}
}
    6024:	bd70      	pop	{r4, r5, r6, pc}
    6026:	46c0      	nop			; (mov r8, r8)
    6028:	00006ec5 	.word	0x00006ec5

0000602c <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
// Handle Packet Received
void PHY_TaskHandler(void)
{
    602c:	b570      	push	{r4, r5, r6, lr}
    602e:	b082      	sub	sp, #8
	if (PHY_STATE_SLEEP == phyState)
    6030:	4b36      	ldr	r3, [pc, #216]	; (610c <PHY_TaskHandler+0xe0>)
    6032:	781b      	ldrb	r3, [r3, #0]
    6034:	2b02      	cmp	r3, #2
    6036:	d00a      	beq.n	604e <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    6038:	200f      	movs	r0, #15
    603a:	4b35      	ldr	r3, [pc, #212]	; (6110 <PHY_TaskHandler+0xe4>)
    603c:	4798      	blx	r3
	{
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END))
    603e:	0703      	lsls	r3, r0, #28
    6040:	d505      	bpl.n	604e <PHY_TaskHandler+0x22>
	{
		if (PHY_STATE_IDLE == phyState)
    6042:	4b32      	ldr	r3, [pc, #200]	; (610c <PHY_TaskHandler+0xe0>)
    6044:	781b      	ldrb	r3, [r3, #0]
    6046:	2b01      	cmp	r3, #1
    6048:	d003      	beq.n	6052 <PHY_TaskHandler+0x26>
					}
			    }
				phyWaitState(TRX_STATUS_RX_AACK_ON);
			}
		}
		else if (PHY_STATE_TX_WAIT_END == phyState)
    604a:	2b03      	cmp	r3, #3
    604c:	d045      	beq.n	60da <PHY_TaskHandler+0xae>
			phySetRxState();
			phyState = PHY_STATE_IDLE;
			PHY_DataConf(status);
		}
	}
}
    604e:	b002      	add	sp, #8
    6050:	bd70      	pop	{r4, r5, r6, pc}
				if (RxBuffer[i].PayloadLen == 0)
    6052:	4b30      	ldr	r3, [pc, #192]	; (6114 <PHY_TaskHandler+0xe8>)
    6054:	781c      	ldrb	r4, [r3, #0]
    6056:	2c00      	cmp	r4, #0
    6058:	d010      	beq.n	607c <PHY_TaskHandler+0x50>
    605a:	237f      	movs	r3, #127	; 0x7f
    605c:	4a2d      	ldr	r2, [pc, #180]	; (6114 <PHY_TaskHandler+0xe8>)
    605e:	5cd3      	ldrb	r3, [r2, r3]
    6060:	2b00      	cmp	r3, #0
    6062:	d00a      	beq.n	607a <PHY_TaskHandler+0x4e>
    6064:	23fe      	movs	r3, #254	; 0xfe
    6066:	5cd3      	ldrb	r3, [r2, r3]
    6068:	2b00      	cmp	r3, #0
    606a:	d024      	beq.n	60b6 <PHY_TaskHandler+0x8a>
    606c:	237e      	movs	r3, #126	; 0x7e
    606e:	33ff      	adds	r3, #255	; 0xff
    6070:	5cd3      	ldrb	r3, [r2, r3]
			for (i = 0; i < BANK_SIZE; i++)
    6072:	2403      	movs	r4, #3
				if (RxBuffer[i].PayloadLen == 0)
    6074:	2b00      	cmp	r3, #0
    6076:	d1ea      	bne.n	604e <PHY_TaskHandler+0x22>
    6078:	e000      	b.n	607c <PHY_TaskHandler+0x50>
			for (i = 0; i < BANK_SIZE; i++)
    607a:	2401      	movs	r4, #1
				trx_frame_read(&size, 1);
    607c:	466b      	mov	r3, sp
    607e:	1ddd      	adds	r5, r3, #7
    6080:	2101      	movs	r1, #1
    6082:	0028      	movs	r0, r5
    6084:	4e24      	ldr	r6, [pc, #144]	; (6118 <PHY_TaskHandler+0xec>)
    6086:	47b0      	blx	r6
			 	trx_frame_read(phyRxBuffer, size + 2);
    6088:	7829      	ldrb	r1, [r5, #0]
    608a:	3102      	adds	r1, #2
    608c:	b2c9      	uxtb	r1, r1
    608e:	4823      	ldr	r0, [pc, #140]	; (611c <PHY_TaskHandler+0xf0>)
    6090:	47b0      	blx	r6
				RxBuffer[RxBank].PayloadLen = size+2;
    6092:	0021      	movs	r1, r4
    6094:	7828      	ldrb	r0, [r5, #0]
    6096:	1c83      	adds	r3, r0, #2
    6098:	b2db      	uxtb	r3, r3
    609a:	01e2      	lsls	r2, r4, #7
    609c:	1b14      	subs	r4, r2, r4
    609e:	4a1d      	ldr	r2, [pc, #116]	; (6114 <PHY_TaskHandler+0xe8>)
    60a0:	54a3      	strb	r3, [r4, r2]
				if (RxBuffer[RxBank].PayloadLen < RX_PACKET_SIZE)
    60a2:	2b7d      	cmp	r3, #125	; 0x7d
    60a4:	d909      	bls.n	60ba <PHY_TaskHandler+0x8e>
	value = trx_reg_read(reg);
    60a6:	4d1a      	ldr	r5, [pc, #104]	; (6110 <PHY_TaskHandler+0xe4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    60a8:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    60aa:	2001      	movs	r0, #1
    60ac:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    60ae:	4020      	ands	r0, r4
    60b0:	2816      	cmp	r0, #22
    60b2:	d1fa      	bne.n	60aa <PHY_TaskHandler+0x7e>
    60b4:	e7cb      	b.n	604e <PHY_TaskHandler+0x22>
			for (i = 0; i < BANK_SIZE; i++)
    60b6:	2402      	movs	r4, #2
    60b8:	e7e0      	b.n	607c <PHY_TaskHandler+0x50>
					for (i = 1; i <= size+2; i++)
    60ba:	3002      	adds	r0, #2
    60bc:	2201      	movs	r2, #1
    60be:	2301      	movs	r3, #1
						RxBuffer[RxBank].Payload[i-1] = phyRxBuffer[i];
    60c0:	01cc      	lsls	r4, r1, #7
    60c2:	1a61      	subs	r1, r4, r1
    60c4:	4c13      	ldr	r4, [pc, #76]	; (6114 <PHY_TaskHandler+0xe8>)
    60c6:	1864      	adds	r4, r4, r1
    60c8:	4d14      	ldr	r5, [pc, #80]	; (611c <PHY_TaskHandler+0xf0>)
    60ca:	5ca9      	ldrb	r1, [r5, r2]
    60cc:	54a1      	strb	r1, [r4, r2]
					for (i = 1; i <= size+2; i++)
    60ce:	3301      	adds	r3, #1
    60d0:	b2db      	uxtb	r3, r3
    60d2:	001a      	movs	r2, r3
    60d4:	4283      	cmp	r3, r0
    60d6:	ddf8      	ble.n	60ca <PHY_TaskHandler+0x9e>
    60d8:	e7e5      	b.n	60a6 <PHY_TaskHandler+0x7a>
	value = trx_reg_read(reg);
    60da:	2002      	movs	r0, #2
    60dc:	4b0c      	ldr	r3, [pc, #48]	; (6110 <PHY_TaskHandler+0xe4>)
    60de:	4798      	blx	r3
			uint8_t status = (phyReadRegister(TRX_STATE_REG) >>  TRAC_STATUS) & 7;
    60e0:	0940      	lsrs	r0, r0, #5
    60e2:	b2c4      	uxtb	r4, r0
   			if (TRAC_STATUS_SUCCESS == status)
    60e4:	2c00      	cmp	r4, #0
    60e6:	d004      	beq.n	60f2 <PHY_TaskHandler+0xc6>
			else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    60e8:	2c03      	cmp	r4, #3
    60ea:	d00b      	beq.n	6104 <PHY_TaskHandler+0xd8>
			else if (TRAC_STATUS_NO_ACK == status)
    60ec:	2c05      	cmp	r4, #5
    60ee:	d00b      	beq.n	6108 <PHY_TaskHandler+0xdc>
				status = PHY_STATUS_ERROR;
    60f0:	2401      	movs	r4, #1
			phySetRxState();
    60f2:	4b0b      	ldr	r3, [pc, #44]	; (6120 <PHY_TaskHandler+0xf4>)
    60f4:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    60f6:	2201      	movs	r2, #1
    60f8:	4b04      	ldr	r3, [pc, #16]	; (610c <PHY_TaskHandler+0xe0>)
    60fa:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    60fc:	0020      	movs	r0, r4
    60fe:	4b09      	ldr	r3, [pc, #36]	; (6124 <PHY_TaskHandler+0xf8>)
    6100:	4798      	blx	r3
    6102:	e7a4      	b.n	604e <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    6104:	2402      	movs	r4, #2
    6106:	e7f4      	b.n	60f2 <PHY_TaskHandler+0xc6>
				status = PHY_STATUS_NO_ACK;
    6108:	2403      	movs	r4, #3
    610a:	e7f2      	b.n	60f2 <PHY_TaskHandler+0xc6>
    610c:	200003ad 	.word	0x200003ad
    6110:	00006dc9 	.word	0x00006dc9
    6114:	20000c2c 	.word	0x20000c2c
    6118:	00006fc5 	.word	0x00006fc5
    611c:	2000032c 	.word	0x2000032c
    6120:	00005de5 	.word	0x00005de5
    6124:	00005d4d 	.word	0x00005d4d

00006128 <stb_init>:
 * @brief STB Initialization
 *
 * This function initializes the STB.
 */
void stb_init(void)
{
    6128:	b510      	push	{r4, lr}
	sal_init();
    612a:	4b01      	ldr	r3, [pc, #4]	; (6130 <stb_init+0x8>)
    612c:	4798      	blx	r3
}
    612e:	bd10      	pop	{r4, pc}
    6130:	00006a51 	.word	0x00006a51

00006134 <stb_ccm_secure>:
		uint8_t *key,
		uint8_t hdr_len,
		uint8_t pld_len,
		uint8_t sec_level,
		uint8_t aes_dir)
{
    6134:	b5f0      	push	{r4, r5, r6, r7, lr}
    6136:	46de      	mov	lr, fp
    6138:	4657      	mov	r7, sl
    613a:	464e      	mov	r6, r9
    613c:	4645      	mov	r5, r8
    613e:	b5e0      	push	{r5, r6, r7, lr}
    6140:	b08b      	sub	sp, #44	; 0x2c
    6142:	9003      	str	r0, [sp, #12]
    6144:	000d      	movs	r5, r1
    6146:	0014      	movs	r4, r2
    6148:	9304      	str	r3, [sp, #16]
    614a:	ab14      	add	r3, sp, #80	; 0x50
    614c:	781e      	ldrb	r6, [r3, #0]
    614e:	ab15      	add	r3, sp, #84	; 0x54
    6150:	781f      	ldrb	r7, [r3, #0]
    6152:	ab16      	add	r3, sp, #88	; 0x58
    6154:	781b      	ldrb	r3, [r3, #0]
    6156:	469a      	mov	sl, r3
	uint8_t nonce_0; /* nonce[0] for MIC computation. */
	uint8_t mic_len = 0;
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;

	if (stb_restart_required) {
    6158:	4b77      	ldr	r3, [pc, #476]	; (6338 <stb_ccm_secure+0x204>)
    615a:	781b      	ldrb	r3, [r3, #0]
    615c:	2b00      	cmp	r3, #0
    615e:	d007      	beq.n	6170 <stb_ccm_secure+0x3c>
#if (SAL_TYPE != ATXMEGA_SAL)
		prev_trx_status = tal_trx_status;
    6160:	2202      	movs	r2, #2
    6162:	4b76      	ldr	r3, [pc, #472]	; (633c <stb_ccm_secure+0x208>)
    6164:	701a      	strb	r2, [r3, #0]
		if (tal_trx_status == TRX_SLEEP) {
			PHY_Wakeup();
		}
#endif
		sal_aes_restart();
    6166:	4b76      	ldr	r3, [pc, #472]	; (6340 <stb_ccm_secure+0x20c>)
    6168:	4798      	blx	r3
		stb_restart_required = false;
    616a:	2200      	movs	r2, #0
    616c:	4b72      	ldr	r3, [pc, #456]	; (6338 <stb_ccm_secure+0x204>)
    616e:	701a      	strb	r2, [r3, #0]
	}

	switch (sec_level) {
    6170:	2f07      	cmp	r7, #7
    6172:	d817      	bhi.n	61a4 <stb_ccm_secure+0x70>
    6174:	00bb      	lsls	r3, r7, #2
    6176:	4a73      	ldr	r2, [pc, #460]	; (6344 <stb_ccm_secure+0x210>)
    6178:	58d3      	ldr	r3, [r2, r3]
    617a:	469f      	mov	pc, r3
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    617c:	2300      	movs	r3, #0
    617e:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
		break;

	case SECURITY_02_LEVEL:
		/* MIC-64 & No Encryption at Security Level -2 */
		mic_len = LEN_MIC_64;
    6180:	2708      	movs	r7, #8
    6182:	e0bb      	b.n	62fc <stb_ccm_secure+0x1c8>
		break;

	case SECURITY_04_LEVEL:
		/* No MIC & Encryption at Security Level -4 */
		mic_len = LEN_MIC_00;
		enc_flag = ENCRYPTION_REQD;
    6184:	2301      	movs	r3, #1
    6186:	4698      	mov	r8, r3
		mic_len = LEN_MIC_00;
    6188:	2700      	movs	r7, #0
		break;
    618a:	e0b7      	b.n	62fc <stb_ccm_secure+0x1c8>

	case SECURITY_05_LEVEL:
		/* MIC-32 & Encryption at Security Level -5 */
		mic_len = LEN_MIC_32;
		enc_flag = ENCRYPTION_REQD;
    618c:	2301      	movs	r3, #1
    618e:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    6190:	2704      	movs	r7, #4
		break;
    6192:	e0b3      	b.n	62fc <stb_ccm_secure+0x1c8>

	case SECURITY_06_LEVEL:
		/* MIC-64 & Encryption at Security Level -6 */
		mic_len = LEN_MIC_64;
		enc_flag = ENCRYPTION_REQD;
    6194:	2301      	movs	r3, #1
    6196:	4698      	mov	r8, r3
		mic_len = LEN_MIC_64;
    6198:	2708      	movs	r7, #8
		break;
    619a:	e0af      	b.n	62fc <stb_ccm_secure+0x1c8>

	case SECURITY_07_LEVEL:
		/* MIC-128 & Encryption at Security Level -7 */
		mic_len = LEN_MIC_128;
		enc_flag = ENCRYPTION_REQD;
    619c:	2301      	movs	r3, #1
    619e:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    61a0:	2710      	movs	r7, #16
		break;
    61a2:	e0ab      	b.n	62fc <stb_ccm_secure+0x1c8>
		break;
	}

	/* Test on correct parameters. */

	if ((sec_level & ~0x7) ||
    61a4:	2307      	movs	r3, #7
    61a6:	439f      	bics	r7, r3
    61a8:	d000      	beq.n	61ac <stb_ccm_secure+0x78>
    61aa:	e0b5      	b.n	6318 <stb_ccm_secure+0x1e4>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    61ac:	46b8      	mov	r8, r7
    61ae:	e0a5      	b.n	62fc <stb_ccm_secure+0x1c8>
			(nonce == NULL) ||
			((uint16_t)pld_len + (uint16_t)hdr_len +
			(uint16_t)mic_len > 127)
			) {
#if (SAL_TYPE != ATXMEGA_SAL)
		TRX_SLEEP();
    61b0:	4b65      	ldr	r3, [pc, #404]	; (6348 <stb_ccm_secure+0x214>)
    61b2:	4798      	blx	r3
    61b4:	e0b5      	b.n	6322 <stb_ccm_secure+0x1ee>
		sal_aes_clean_up();
#endif
		return (STB_CCM_ILLPARM);
	}

	if (key_change && (key == NULL)) {
    61b6:	4b65      	ldr	r3, [pc, #404]	; (634c <stb_ccm_secure+0x218>)
    61b8:	781b      	ldrb	r3, [r3, #0]
    61ba:	2b00      	cmp	r3, #0
    61bc:	d01a      	beq.n	61f4 <stb_ccm_secure+0xc0>
    61be:	2c00      	cmp	r4, #0
    61c0:	d00d      	beq.n	61de <stb_ccm_secure+0xaa>
	if (key_change) {
		/*
		 * Key must be non-NULL because of test above, and
		 * ECB encryption is always the initial encryption mode.
		 */
		sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    61c2:	2200      	movs	r2, #0
    61c4:	2100      	movs	r1, #0
    61c6:	0020      	movs	r0, r4
    61c8:	4b61      	ldr	r3, [pc, #388]	; (6350 <stb_ccm_secure+0x21c>)
    61ca:	4798      	blx	r3
		memcpy(last_key, key, AES_KEYSIZE);
    61cc:	2210      	movs	r2, #16
    61ce:	0021      	movs	r1, r4
    61d0:	4860      	ldr	r0, [pc, #384]	; (6354 <stb_ccm_secure+0x220>)
    61d2:	4b61      	ldr	r3, [pc, #388]	; (6358 <stb_ccm_secure+0x224>)
    61d4:	4798      	blx	r3
		key_change = false;
    61d6:	2200      	movs	r2, #0
    61d8:	4b5c      	ldr	r3, [pc, #368]	; (634c <stb_ccm_secure+0x218>)
    61da:	701a      	strb	r2, [r3, #0]
    61dc:	e01e      	b.n	621c <stb_ccm_secure+0xe8>
		TRX_SLEEP();
    61de:	4b57      	ldr	r3, [pc, #348]	; (633c <stb_ccm_secure+0x208>)
    61e0:	781b      	ldrb	r3, [r3, #0]
    61e2:	2b01      	cmp	r3, #1
    61e4:	d003      	beq.n	61ee <stb_ccm_secure+0xba>
		sal_aes_clean_up();
    61e6:	4b5d      	ldr	r3, [pc, #372]	; (635c <stb_ccm_secure+0x228>)
    61e8:	4798      	blx	r3
		return (STB_CCM_KEYMISS);
    61ea:	2002      	movs	r0, #2
    61ec:	e09c      	b.n	6328 <stb_ccm_secure+0x1f4>
		TRX_SLEEP();
    61ee:	4b56      	ldr	r3, [pc, #344]	; (6348 <stb_ccm_secure+0x214>)
    61f0:	4798      	blx	r3
    61f2:	e7f8      	b.n	61e6 <stb_ccm_secure+0xb2>
	if (!key_change && key != NULL) { /* There was some previous key. */
    61f4:	2c00      	cmp	r4, #0
    61f6:	d011      	beq.n	621c <stb_ccm_secure+0xe8>
    61f8:	220f      	movs	r2, #15
			key_change |= (last_key[i] ^ key[i]);
    61fa:	4956      	ldr	r1, [pc, #344]	; (6354 <stb_ccm_secure+0x220>)
    61fc:	0018      	movs	r0, r3
    61fe:	46ac      	mov	ip, r5
    6200:	5c53      	ldrb	r3, [r2, r1]
    6202:	5ca5      	ldrb	r5, [r4, r2]
    6204:	406b      	eors	r3, r5
    6206:	4303      	orrs	r3, r0
    6208:	1e58      	subs	r0, r3, #1
    620a:	4183      	sbcs	r3, r0
    620c:	b2d8      	uxtb	r0, r3
		for (i = AES_BLOCKSIZE; i--; /* */) {
    620e:	3a01      	subs	r2, #1
    6210:	d2f6      	bcs.n	6200 <stb_ccm_secure+0xcc>
    6212:	4665      	mov	r5, ip
    6214:	4a4d      	ldr	r2, [pc, #308]	; (634c <stb_ccm_secure+0x218>)
    6216:	7010      	strb	r0, [r2, #0]
	if (key_change) {
    6218:	2800      	cmp	r0, #0
    621a:	d1d2      	bne.n	61c2 <stb_ccm_secure+0x8e>
	}

	/* Prepare nonce. */
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */

	if (mic_len > 0) {
    621c:	2f00      	cmp	r7, #0
    621e:	d129      	bne.n	6274 <stb_ccm_secure+0x140>
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */
    6220:	2301      	movs	r3, #1
    6222:	702b      	strb	r3, [r5, #0]
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
	}

	if (hdr_len) {
    6224:	9b04      	ldr	r3, [sp, #16]
    6226:	2b00      	cmp	r3, #0
    6228:	d003      	beq.n	6232 <stb_ccm_secure+0xfe>
		nonce[0] |= ADATA;
    622a:	782b      	ldrb	r3, [r5, #0]
    622c:	2240      	movs	r2, #64	; 0x40
    622e:	4313      	orrs	r3, r2
    6230:	702b      	strb	r3, [r5, #0]
	}

	nonce_0 = nonce[0];
    6232:	782b      	ldrb	r3, [r5, #0]
    6234:	4699      	mov	r9, r3
	nonce[AES_BLOCKSIZE - 2] = 0;
    6236:	2300      	movs	r3, #0
    6238:	73ab      	strb	r3, [r5, #14]

	if (aes_dir == AES_DIR_ENCRYPT) {
    623a:	4653      	mov	r3, sl
    623c:	2b00      	cmp	r3, #0
    623e:	d12a      	bne.n	6296 <stb_ccm_secure+0x162>
		/* Authenticate. */
		if (mic_len > 0) {
    6240:	2f00      	cmp	r7, #0
    6242:	d003      	beq.n	624c <stb_ccm_secure+0x118>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    6244:	73ee      	strb	r6, [r5, #15]

			if (ENCRYPTION_REQD == enc_flag) {
    6246:	4643      	mov	r3, r8
    6248:	2b01      	cmp	r3, #1
    624a:	d01a      	beq.n	6282 <stb_ccm_secure+0x14e>
						hdr_len,
						pld_len);
			}
		}

		nonce[0] = PLAINTEXT_FLAG;
    624c:	2301      	movs	r3, #1
    624e:	702b      	strb	r3, [r5, #0]
		encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    6250:	9b03      	ldr	r3, [sp, #12]
    6252:	9a04      	ldr	r2, [sp, #16]
    6254:	4694      	mov	ip, r2
    6256:	4463      	add	r3, ip
    6258:	0018      	movs	r0, r3
    625a:	0033      	movs	r3, r6
    625c:	003a      	movs	r2, r7
    625e:	0029      	movs	r1, r5
    6260:	4c3f      	ldr	r4, [pc, #252]	; (6360 <stb_ccm_secure+0x22c>)
    6262:	47a0      	blx	r4
			}
		}
	}

#if (SAL_TYPE != ATXMEGA_SAL)
	TRX_SLEEP();
    6264:	4b35      	ldr	r3, [pc, #212]	; (633c <stb_ccm_secure+0x208>)
    6266:	781b      	ldrb	r3, [r3, #0]
    6268:	2b01      	cmp	r3, #1
    626a:	d03d      	beq.n	62e8 <stb_ccm_secure+0x1b4>
	sal_aes_clean_up();
    626c:	4b3b      	ldr	r3, [pc, #236]	; (635c <stb_ccm_secure+0x228>)
    626e:	4798      	blx	r3
#endif
	return (STB_CCM_OK);
    6270:	2000      	movs	r0, #0
    6272:	e059      	b.n	6328 <stb_ccm_secure+0x1f4>
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
    6274:	9b05      	ldr	r3, [sp, #20]
    6276:	3b02      	subs	r3, #2
    6278:	009b      	lsls	r3, r3, #2
    627a:	2201      	movs	r2, #1
    627c:	4313      	orrs	r3, r2
    627e:	702b      	strb	r3, [r5, #0]
    6280:	e7d0      	b.n	6224 <stb_ccm_secure+0xf0>
						buffer + hdr_len + pld_len,
    6282:	9b04      	ldr	r3, [sp, #16]
    6284:	1999      	adds	r1, r3, r6
				compute_mic(buffer,
    6286:	9803      	ldr	r0, [sp, #12]
    6288:	4684      	mov	ip, r0
    628a:	4461      	add	r1, ip
    628c:	9600      	str	r6, [sp, #0]
    628e:	002a      	movs	r2, r5
    6290:	4c34      	ldr	r4, [pc, #208]	; (6364 <stb_ccm_secure+0x230>)
    6292:	47a0      	blx	r4
    6294:	e7da      	b.n	624c <stb_ccm_secure+0x118>
		if (enc_flag == ENCRYPTION_REQD) {
    6296:	4643      	mov	r3, r8
    6298:	2b01      	cmp	r3, #1
    629a:	d00d      	beq.n	62b8 <stb_ccm_secure+0x184>
		if (mic_len > 0) {
    629c:	2f00      	cmp	r7, #0
    629e:	d0e1      	beq.n	6264 <stb_ccm_secure+0x130>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    62a0:	73ee      	strb	r6, [r5, #15]
			buffer += hdr_len + pld_len;
    62a2:	9b03      	ldr	r3, [sp, #12]
    62a4:	445b      	add	r3, fp
    62a6:	0018      	movs	r0, r3
			if (memcmp(buffer, rcvd_mic, mic_len)) {
    62a8:	003a      	movs	r2, r7
    62aa:	a906      	add	r1, sp, #24
    62ac:	4b2e      	ldr	r3, [pc, #184]	; (6368 <stb_ccm_secure+0x234>)
    62ae:	4798      	blx	r3
    62b0:	2800      	cmp	r0, #0
    62b2:	d0d7      	beq.n	6264 <stb_ccm_secure+0x130>
				return STB_CCM_MICERR;
    62b4:	2003      	movs	r0, #3
    62b6:	e037      	b.n	6328 <stb_ccm_secure+0x1f4>
			nonce[0] = PLAINTEXT_FLAG;
    62b8:	702b      	strb	r3, [r5, #0]
			encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    62ba:	9b03      	ldr	r3, [sp, #12]
    62bc:	9a04      	ldr	r2, [sp, #16]
    62be:	4694      	mov	ip, r2
    62c0:	4463      	add	r3, ip
    62c2:	0018      	movs	r0, r3
    62c4:	0033      	movs	r3, r6
    62c6:	003a      	movs	r2, r7
    62c8:	0029      	movs	r1, r5
    62ca:	4c25      	ldr	r4, [pc, #148]	; (6360 <stb_ccm_secure+0x22c>)
    62cc:	47a0      	blx	r4
		if (mic_len > 0) {
    62ce:	2f00      	cmp	r7, #0
    62d0:	d0c8      	beq.n	6264 <stb_ccm_secure+0x130>
			nonce[0] = nonce_0;
    62d2:	464b      	mov	r3, r9
    62d4:	702b      	strb	r3, [r5, #0]
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    62d6:	73ee      	strb	r6, [r5, #15]
				compute_mic(buffer,
    62d8:	9600      	str	r6, [sp, #0]
    62da:	9b04      	ldr	r3, [sp, #16]
    62dc:	002a      	movs	r2, r5
    62de:	a906      	add	r1, sp, #24
    62e0:	9803      	ldr	r0, [sp, #12]
    62e2:	4c20      	ldr	r4, [pc, #128]	; (6364 <stb_ccm_secure+0x230>)
    62e4:	47a0      	blx	r4
    62e6:	e7dc      	b.n	62a2 <stb_ccm_secure+0x16e>
	TRX_SLEEP();
    62e8:	4b17      	ldr	r3, [pc, #92]	; (6348 <stb_ccm_secure+0x214>)
    62ea:	4798      	blx	r3
    62ec:	e7be      	b.n	626c <stb_ccm_secure+0x138>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    62ee:	2300      	movs	r3, #0
    62f0:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    62f2:	2704      	movs	r7, #4
    62f4:	e002      	b.n	62fc <stb_ccm_secure+0x1c8>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    62f6:	2300      	movs	r3, #0
    62f8:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    62fa:	2710      	movs	r7, #16
	if ((sec_level & ~0x7) ||
    62fc:	9b03      	ldr	r3, [sp, #12]
    62fe:	2b00      	cmp	r3, #0
    6300:	d00a      	beq.n	6318 <stb_ccm_secure+0x1e4>
			(buffer == NULL) ||
    6302:	2d00      	cmp	r5, #0
    6304:	d008      	beq.n	6318 <stb_ccm_secure+0x1e4>
			((uint16_t)pld_len + (uint16_t)hdr_len +
    6306:	9b04      	ldr	r3, [sp, #16]
    6308:	469b      	mov	fp, r3
    630a:	44b3      	add	fp, r6
			(uint16_t)mic_len > 127)
    630c:	9705      	str	r7, [sp, #20]
			((uint16_t)pld_len + (uint16_t)hdr_len +
    630e:	465b      	mov	r3, fp
    6310:	19db      	adds	r3, r3, r7
			(nonce == NULL) ||
    6312:	2b7f      	cmp	r3, #127	; 0x7f
    6314:	dc00      	bgt.n	6318 <stb_ccm_secure+0x1e4>
    6316:	e74e      	b.n	61b6 <stb_ccm_secure+0x82>
		TRX_SLEEP();
    6318:	4b08      	ldr	r3, [pc, #32]	; (633c <stb_ccm_secure+0x208>)
    631a:	781b      	ldrb	r3, [r3, #0]
    631c:	2b01      	cmp	r3, #1
    631e:	d100      	bne.n	6322 <stb_ccm_secure+0x1ee>
    6320:	e746      	b.n	61b0 <stb_ccm_secure+0x7c>
		sal_aes_clean_up();
    6322:	4b0e      	ldr	r3, [pc, #56]	; (635c <stb_ccm_secure+0x228>)
    6324:	4798      	blx	r3
		return (STB_CCM_ILLPARM);
    6326:	2001      	movs	r0, #1
}
    6328:	b00b      	add	sp, #44	; 0x2c
    632a:	bc3c      	pop	{r2, r3, r4, r5}
    632c:	4690      	mov	r8, r2
    632e:	4699      	mov	r9, r3
    6330:	46a2      	mov	sl, r4
    6332:	46ab      	mov	fp, r5
    6334:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6336:	46c0      	nop			; (mov r8, r8)
    6338:	200003c1 	.word	0x200003c1
    633c:	200003c0 	.word	0x200003c0
    6340:	00006a55 	.word	0x00006a55
    6344:	0000ed24 	.word	0x0000ed24
    6348:	00005f89 	.word	0x00005f89
    634c:	2000006c 	.word	0x2000006c
    6350:	00006b15 	.word	0x00006b15
    6354:	200003b0 	.word	0x200003b0
    6358:	0000c953 	.word	0x0000c953
    635c:	00006aa5 	.word	0x00006aa5
    6360:	0000645d 	.word	0x0000645d
    6364:	000063d1 	.word	0x000063d1
    6368:	0000c935 	.word	0x0000c935

0000636c <encrypt_with_padding>:
 *
 * @param start Pointer to start address
 * @param buflen Number of bytes to be encrypted; if 0, nothing happens
 */
void encrypt_with_padding(uint8_t *start, uint8_t buflen)
{
    636c:	b5f0      	push	{r4, r5, r6, r7, lr}
    636e:	b085      	sub	sp, #20
    6370:	0004      	movs	r4, r0
    6372:	000e      	movs	r6, r1
	/* Encrypt the "full blocks". */
	while (buflen >= AES_BLOCKSIZE) {
    6374:	290f      	cmp	r1, #15
    6376:	d90f      	bls.n	6398 <encrypt_with_padding+0x2c>
    6378:	000d      	movs	r5, r1
    637a:	3d10      	subs	r5, #16
    637c:	b2ed      	uxtb	r5, r5
    637e:	092d      	lsrs	r5, r5, #4
    6380:	3501      	adds	r5, #1
    6382:	012d      	lsls	r5, r5, #4
    6384:	1945      	adds	r5, r0, r5
#if (SAL_TYPE == AT86RF2xx)
		sal_aes_wrrd(start, NULL);
    6386:	4f0f      	ldr	r7, [pc, #60]	; (63c4 <encrypt_with_padding+0x58>)
    6388:	2100      	movs	r1, #0
    638a:	0020      	movs	r0, r4
    638c:	47b8      	blx	r7
#else
		sal_aes_exec(start);
#endif
		start += AES_BLOCKSIZE;
    638e:	3410      	adds	r4, #16
	while (buflen >= AES_BLOCKSIZE) {
    6390:	42ac      	cmp	r4, r5
    6392:	d1f9      	bne.n	6388 <encrypt_with_padding+0x1c>
    6394:	230f      	movs	r3, #15
    6396:	401e      	ands	r6, r3
		buflen -= AES_BLOCKSIZE;
	}

	/* Pad the possible rest and encrypt it. */
	if (buflen) {
    6398:	2e00      	cmp	r6, #0
    639a:	d101      	bne.n	63a0 <encrypt_with_padding+0x34>
		sal_aes_wrrd(locbuf, NULL);
#else
		sal_aes_exec(locbuf);
#endif
	}
}
    639c:	b005      	add	sp, #20
    639e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memcpy(locbuf, start, buflen);
    63a0:	0032      	movs	r2, r6
    63a2:	0021      	movs	r1, r4
    63a4:	4668      	mov	r0, sp
    63a6:	4b08      	ldr	r3, [pc, #32]	; (63c8 <encrypt_with_padding+0x5c>)
    63a8:	4798      	blx	r3
		memset(locbuf + buflen, 0, AES_BLOCKSIZE - buflen);
    63aa:	2210      	movs	r2, #16
    63ac:	1b92      	subs	r2, r2, r6
    63ae:	0030      	movs	r0, r6
    63b0:	4468      	add	r0, sp
    63b2:	2100      	movs	r1, #0
    63b4:	4b05      	ldr	r3, [pc, #20]	; (63cc <encrypt_with_padding+0x60>)
    63b6:	4798      	blx	r3
		sal_aes_wrrd(locbuf, NULL);
    63b8:	2100      	movs	r1, #0
    63ba:	4668      	mov	r0, sp
    63bc:	4b01      	ldr	r3, [pc, #4]	; (63c4 <encrypt_with_padding+0x58>)
    63be:	4798      	blx	r3
}
    63c0:	e7ec      	b.n	639c <encrypt_with_padding+0x30>
    63c2:	46c0      	nop			; (mov r8, r8)
    63c4:	00006aa9 	.word	0x00006aa9
    63c8:	0000c953 	.word	0x0000c953
    63cc:	0000c965 	.word	0x0000c965

000063d0 <compute_mic>:
void compute_mic(uint8_t *buffer,
		uint8_t *mic,
		uint8_t *nonce,
		uint8_t hdr_len,
		uint8_t pld_len)
{
    63d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    63d2:	b087      	sub	sp, #28
    63d4:	0005      	movs	r5, r0
    63d6:	9100      	str	r1, [sp, #0]
    63d8:	9201      	str	r2, [sp, #4]
    63da:	001c      	movs	r4, r3
    63dc:	ab0c      	add	r3, sp, #48	; 0x30
    63de:	781e      	ldrb	r6, [r3, #0]
	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    63e0:	2200      	movs	r2, #0
    63e2:	2100      	movs	r1, #0
    63e4:	2000      	movs	r0, #0
    63e6:	4f18      	ldr	r7, [pc, #96]	; (6448 <compute_mic+0x78>)
    63e8:	47b8      	blx	r7
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(nonce, NULL);
    63ea:	2100      	movs	r1, #0
    63ec:	9801      	ldr	r0, [sp, #4]
    63ee:	4b17      	ldr	r3, [pc, #92]	; (644c <compute_mic+0x7c>)
    63f0:	4798      	blx	r3
#else
	sal_aes_exec(nonce);
#endif
	sal_aes_setup(NULL, AES_MODE_CBC, AES_DIR_ENCRYPT);
    63f2:	2200      	movs	r2, #0
    63f4:	2102      	movs	r1, #2
    63f6:	2000      	movs	r0, #0
    63f8:	47b8      	blx	r7

	if (hdr_len) {
    63fa:	2c00      	cmp	r4, #0
    63fc:	d108      	bne.n	6410 <compute_mic+0x40>
			encrypt_with_padding(buffer + firstlen,
					hdr_len - firstlen);
		}
	}

	encrypt_with_padding(buffer + hdr_len, pld_len);
    63fe:	1928      	adds	r0, r5, r4
    6400:	0031      	movs	r1, r6
    6402:	4b13      	ldr	r3, [pc, #76]	; (6450 <compute_mic+0x80>)
    6404:	4798      	blx	r3

	sal_aes_read(mic);
    6406:	9800      	ldr	r0, [sp, #0]
    6408:	4b12      	ldr	r3, [pc, #72]	; (6454 <compute_mic+0x84>)
    640a:	4798      	blx	r3
}
    640c:	b007      	add	sp, #28
    640e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		firstlen = MIN(AES_BLOCKSIZE - 2, hdr_len);
    6410:	1c27      	adds	r7, r4, #0
    6412:	2c0e      	cmp	r4, #14
    6414:	d900      	bls.n	6418 <compute_mic+0x48>
    6416:	270e      	movs	r7, #14
    6418:	b2ff      	uxtb	r7, r7
		locbuf[0] = 0;
    641a:	2300      	movs	r3, #0
    641c:	aa02      	add	r2, sp, #8
    641e:	7013      	strb	r3, [r2, #0]
		locbuf[1] = hdr_len;
    6420:	0013      	movs	r3, r2
    6422:	7054      	strb	r4, [r2, #1]
		memcpy(locbuf + 2, buffer, firstlen);
    6424:	003a      	movs	r2, r7
    6426:	0029      	movs	r1, r5
    6428:	1c98      	adds	r0, r3, #2
    642a:	4b0b      	ldr	r3, [pc, #44]	; (6458 <compute_mic+0x88>)
    642c:	4798      	blx	r3
		encrypt_with_padding(locbuf, firstlen + 2);
    642e:	1cb9      	adds	r1, r7, #2
    6430:	b2c9      	uxtb	r1, r1
    6432:	a802      	add	r0, sp, #8
    6434:	4b06      	ldr	r3, [pc, #24]	; (6450 <compute_mic+0x80>)
    6436:	4798      	blx	r3
		if (firstlen < hdr_len) {
    6438:	42bc      	cmp	r4, r7
    643a:	d9e0      	bls.n	63fe <compute_mic+0x2e>
			encrypt_with_padding(buffer + firstlen,
    643c:	1be1      	subs	r1, r4, r7
    643e:	b2c9      	uxtb	r1, r1
    6440:	19e8      	adds	r0, r5, r7
    6442:	4b03      	ldr	r3, [pc, #12]	; (6450 <compute_mic+0x80>)
    6444:	4798      	blx	r3
    6446:	e7da      	b.n	63fe <compute_mic+0x2e>
    6448:	00006b15 	.word	0x00006b15
    644c:	00006aa9 	.word	0x00006aa9
    6450:	0000636d 	.word	0x0000636d
    6454:	00006c4d 	.word	0x00006c4d
    6458:	0000c953 	.word	0x0000c953

0000645c <encrypt_pldmic>:
 */
void encrypt_pldmic(uint8_t *buffer,
		uint8_t *nonce,
		uint8_t mic_len,
		uint8_t pld_len)
{
    645c:	b5f0      	push	{r4, r5, r6, r7, lr}
    645e:	46d6      	mov	lr, sl
    6460:	464f      	mov	r7, r9
    6462:	4646      	mov	r6, r8
    6464:	b5c0      	push	{r6, r7, lr}
    6466:	b084      	sub	sp, #16
    6468:	0004      	movs	r4, r0
    646a:	000f      	movs	r7, r1
    646c:	0016      	movs	r6, r2
    646e:	001d      	movs	r5, r3
	uint8_t ctr;
	uint8_t i;
	uint8_t keystream[AES_BLOCKSIZE];
	uint8_t *keystreamptr;

	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    6470:	2200      	movs	r2, #0
    6472:	2100      	movs	r1, #0
    6474:	2000      	movs	r0, #0
    6476:	4b31      	ldr	r3, [pc, #196]	; (653c <encrypt_pldmic+0xe0>)
    6478:	4798      	blx	r3

	/* Init first keystream block. */
	nonce[AES_BLOCKSIZE - 1] = ctr = 1;
    647a:	2301      	movs	r3, #1
    647c:	73fb      	strb	r3, [r7, #15]

	if (pld_len > 0) {
    647e:	2d00      	cmp	r5, #0
    6480:	d106      	bne.n	6490 <encrypt_pldmic+0x34>
{
    6482:	2301      	movs	r3, #1
    6484:	469a      	mov	sl, r3
				/* Prepare the keystream for MIC. */
				nonce[AES_BLOCKSIZE - 1] = 0;

				sal_aes_wrrd(nonce, keystream);
			} else {
				sal_aes_read(keystream);
    6486:	4b2e      	ldr	r3, [pc, #184]	; (6540 <encrypt_pldmic+0xe4>)
    6488:	4699      	mov	r9, r3
				sal_aes_wrrd(nonce, keystream);
    648a:	4b2e      	ldr	r3, [pc, #184]	; (6544 <encrypt_pldmic+0xe8>)
    648c:	4698      	mov	r8, r3
    648e:	e02e      	b.n	64ee <encrypt_pldmic+0x92>
		sal_aes_wrrd(nonce, NULL);
    6490:	2100      	movs	r1, #0
    6492:	0038      	movs	r0, r7
    6494:	4b2b      	ldr	r3, [pc, #172]	; (6544 <encrypt_pldmic+0xe8>)
    6496:	4798      	blx	r3
    6498:	e7f3      	b.n	6482 <encrypt_pldmic+0x26>
				sal_aes_read(keystream);
    649a:	4668      	mov	r0, sp
    649c:	47c8      	blx	r9
    649e:	e02f      	b.n	6500 <encrypt_pldmic+0xa4>
			}
		} else {
			/* Prepare the next keystream block. */
			nonce[AES_BLOCKSIZE - 1] = ++ctr;
    64a0:	4653      	mov	r3, sl
    64a2:	3301      	adds	r3, #1
    64a4:	b2db      	uxtb	r3, r3
    64a6:	469a      	mov	sl, r3
    64a8:	73fb      	strb	r3, [r7, #15]

			sal_aes_wrrd(nonce, keystream);
    64aa:	4669      	mov	r1, sp
    64ac:	0038      	movs	r0, r7
    64ae:	4b25      	ldr	r3, [pc, #148]	; (6544 <encrypt_pldmic+0xe8>)
    64b0:	4798      	blx	r3
		}

		/* En/decrypt payload. */

		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64b2:	1c2b      	adds	r3, r5, #0
    64b4:	2d10      	cmp	r5, #16
    64b6:	d900      	bls.n	64ba <encrypt_pldmic+0x5e>
    64b8:	2310      	movs	r3, #16
    64ba:	b2db      	uxtb	r3, r3
				i--;
    64bc:	1e58      	subs	r0, r3, #1
    64be:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64c0:	2b00      	cmp	r3, #0
    64c2:	d105      	bne.n	64d0 <encrypt_pldmic+0x74>
    64c4:	e011      	b.n	64ea <encrypt_pldmic+0x8e>
    64c6:	b2db      	uxtb	r3, r3
				i--;
    64c8:	1e58      	subs	r0, r3, #1
    64ca:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64cc:	2b00      	cmp	r3, #0
    64ce:	d01c      	beq.n	650a <encrypt_pldmic+0xae>
    64d0:	3001      	adds	r0, #1
{
    64d2:	2300      	movs	r3, #0
		                /* */) {
			*buffer++ ^= *keystreamptr++;
    64d4:	466a      	mov	r2, sp
    64d6:	5c9a      	ldrb	r2, [r3, r2]
    64d8:	5ce1      	ldrb	r1, [r4, r3]
    64da:	404a      	eors	r2, r1
    64dc:	54e2      	strb	r2, [r4, r3]
    64de:	3301      	adds	r3, #1
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64e0:	4298      	cmp	r0, r3
    64e2:	d1f7      	bne.n	64d4 <encrypt_pldmic+0x78>
    64e4:	18e4      	adds	r4, r4, r3
		}

		if (pld_len <= AES_BLOCKSIZE) {
    64e6:	2d10      	cmp	r5, #16
    64e8:	d90f      	bls.n	650a <encrypt_pldmic+0xae>
			break;
		}

		pld_len -= AES_BLOCKSIZE;
    64ea:	3d10      	subs	r5, #16
    64ec:	b2ed      	uxtb	r5, r5
		if (pld_len <= AES_BLOCKSIZE) { /* Last block */
    64ee:	2d10      	cmp	r5, #16
    64f0:	d8d6      	bhi.n	64a0 <encrypt_pldmic+0x44>
			if (mic_len) {
    64f2:	2e00      	cmp	r6, #0
    64f4:	d0d1      	beq.n	649a <encrypt_pldmic+0x3e>
				nonce[AES_BLOCKSIZE - 1] = 0;
    64f6:	2300      	movs	r3, #0
    64f8:	73fb      	strb	r3, [r7, #15]
				sal_aes_wrrd(nonce, keystream);
    64fa:	4669      	mov	r1, sp
    64fc:	0038      	movs	r0, r7
    64fe:	47c0      	blx	r8
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    6500:	1c2b      	adds	r3, r5, #0
    6502:	2d10      	cmp	r5, #16
    6504:	d9df      	bls.n	64c6 <encrypt_pldmic+0x6a>
    6506:	2310      	movs	r3, #16
    6508:	e7dd      	b.n	64c6 <encrypt_pldmic+0x6a>
	}

	/* En/decrypt MIC. */

	if (mic_len) {
    650a:	2e00      	cmp	r6, #0
    650c:	d105      	bne.n	651a <encrypt_pldmic+0xbe>

		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
			*buffer++ ^= *keystreamptr++;
		}
	}
}
    650e:	b004      	add	sp, #16
    6510:	bc1c      	pop	{r2, r3, r4}
    6512:	4690      	mov	r8, r2
    6514:	4699      	mov	r9, r3
    6516:	46a2      	mov	sl, r4
    6518:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sal_aes_read(keystream);
    651a:	4668      	mov	r0, sp
    651c:	4b08      	ldr	r3, [pc, #32]	; (6540 <encrypt_pldmic+0xe4>)
    651e:	4798      	blx	r3
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    6520:	3e01      	subs	r6, #1
    6522:	b2f2      	uxtb	r2, r6
    6524:	3201      	adds	r2, #1
    6526:	2300      	movs	r3, #0
			*buffer++ ^= *keystreamptr++;
    6528:	4669      	mov	r1, sp
    652a:	5c59      	ldrb	r1, [r3, r1]
    652c:	5ce0      	ldrb	r0, [r4, r3]
    652e:	4041      	eors	r1, r0
    6530:	54e1      	strb	r1, [r4, r3]
    6532:	3301      	adds	r3, #1
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    6534:	4293      	cmp	r3, r2
    6536:	d1f7      	bne.n	6528 <encrypt_pldmic+0xcc>
    6538:	e7e9      	b.n	650e <encrypt_pldmic+0xb2>
    653a:	46c0      	nop			; (mov r8, r8)
    653c:	00006b15 	.word	0x00006b15
    6540:	00006c4d 	.word	0x00006c4d
    6544:	00006aa9 	.word	0x00006aa9

00006548 <MiMem_Alloc>:
*  or returns NULL if no memory available
*
* Note:			    none
********************************************************************/
uint8_t* MiMem_Alloc(uint8_t size)
{
    6548:	b510      	push	{r4, lr}
    uint8_t loopIndex = 0;

    if (size <= MIMEM_BUFFER_SIZE)
    654a:	28a0      	cmp	r0, #160	; 0xa0
    654c:	d81c      	bhi.n	6588 <MiMem_Alloc+0x40>
    {
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
        {
            if (mimemBuffers[loopIndex].bufferFlag == false)
    654e:	23a4      	movs	r3, #164	; 0xa4
    6550:	4a0e      	ldr	r2, [pc, #56]	; (658c <MiMem_Alloc+0x44>)
    6552:	5cd3      	ldrb	r3, [r2, r3]
    6554:	2b00      	cmp	r3, #0
    6556:	d00d      	beq.n	6574 <MiMem_Alloc+0x2c>
    6558:	4b0d      	ldr	r3, [pc, #52]	; (6590 <MiMem_Alloc+0x48>)
    655a:	4a0e      	ldr	r2, [pc, #56]	; (6594 <MiMem_Alloc+0x4c>)
    655c:	189c      	adds	r4, r3, r2
    655e:	2201      	movs	r2, #1
    6560:	0010      	movs	r0, r2
    6562:	7819      	ldrb	r1, [r3, #0]
    6564:	2900      	cmp	r1, #0
    6566:	d006      	beq.n	6576 <MiMem_Alloc+0x2e>
    6568:	3201      	adds	r2, #1
    656a:	33a8      	adds	r3, #168	; 0xa8
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    656c:	42a3      	cmp	r3, r4
    656e:	d1f7      	bne.n	6560 <MiMem_Alloc+0x18>
                return ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer);
            }
        }
    }
    //printf("\r\n MiMem Buffer Full/unavailable for given size");
    return NULL;
    6570:	2000      	movs	r0, #0
    6572:	e008      	b.n	6586 <MiMem_Alloc+0x3e>
            if (mimemBuffers[loopIndex].bufferFlag == false)
    6574:	2000      	movs	r0, #0
                mimemBuffers[loopIndex].bufferFlag = true;
    6576:	23a8      	movs	r3, #168	; 0xa8
    6578:	4343      	muls	r3, r0
    657a:	4804      	ldr	r0, [pc, #16]	; (658c <MiMem_Alloc+0x44>)
    657c:	18c0      	adds	r0, r0, r3
    657e:	0003      	movs	r3, r0
    6580:	33a4      	adds	r3, #164	; 0xa4
    6582:	2201      	movs	r2, #1
    6584:	701a      	strb	r2, [r3, #0]
}
    6586:	bd10      	pop	{r4, pc}
    return NULL;
    6588:	2000      	movs	r0, #0
    658a:	e7fc      	b.n	6586 <MiMem_Alloc+0x3e>
    658c:	20001f50 	.word	0x20001f50
    6590:	2000209c 	.word	0x2000209c
    6594:	00001308 	.word	0x00001308

00006598 <MiMem_Free>:
* the given memory else returns error
*
* Note:			    none
********************************************************************/
uint8_t MiMem_Free(uint8_t* buffPtr)
{
    6598:	b530      	push	{r4, r5, lr}
    659a:	4b0d      	ldr	r3, [pc, #52]	; (65d0 <MiMem_Free+0x38>)
    659c:	2200      	movs	r2, #0
    659e:	e003      	b.n	65a8 <MiMem_Free+0x10>
    65a0:	3201      	adds	r2, #1
    65a2:	33a8      	adds	r3, #168	; 0xa8
	uint8_t loopIndex = 0;
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    65a4:	2a1e      	cmp	r2, #30
    65a6:	d010      	beq.n	65ca <MiMem_Free+0x32>
	{
		if ((mimemBuffers[loopIndex].bufferFlag == true) &&
    65a8:	0015      	movs	r5, r2
    65aa:	0019      	movs	r1, r3
    65ac:	31a4      	adds	r1, #164	; 0xa4
    65ae:	7809      	ldrb	r1, [r1, #0]
    65b0:	2900      	cmp	r1, #0
    65b2:	d0f5      	beq.n	65a0 <MiMem_Free+0x8>
    65b4:	4298      	cmp	r0, r3
    65b6:	d1f3      	bne.n	65a0 <MiMem_Free+0x8>
		   ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer == buffPtr))
		{
			//printf("\r\n MiMem Buffer Free: %d", loopIndex);
			mimemBuffers[loopIndex].bufferFlag = false;
    65b8:	23a8      	movs	r3, #168	; 0xa8
    65ba:	435d      	muls	r5, r3
    65bc:	4b04      	ldr	r3, [pc, #16]	; (65d0 <MiMem_Free+0x38>)
    65be:	195d      	adds	r5, r3, r5
    65c0:	35a4      	adds	r5, #164	; 0xa4
    65c2:	2200      	movs	r2, #0
    65c4:	702a      	strb	r2, [r5, #0]
			return 0;
    65c6:	2000      	movs	r0, #0
    65c8:	e000      	b.n	65cc <MiMem_Free+0x34>
		}
	}
	//printf("\r\n MiMem Buffer Already Free");
	return 0xff;
    65ca:	20ff      	movs	r0, #255	; 0xff
}
    65cc:	bd30      	pop	{r4, r5, pc}
    65ce:	46c0      	nop			; (mov r8, r8)
    65d0:	20001f50 	.word	0x20001f50

000065d4 <MiMem_PercentageOfFreeBuffers>:


uint8_t MiMem_PercentageOfFreeBuffers(void)
{
    65d4:	b510      	push	{r4, lr}
    65d6:	4b0b      	ldr	r3, [pc, #44]	; (6604 <MiMem_PercentageOfFreeBuffers+0x30>)
    65d8:	4a0b      	ldr	r2, [pc, #44]	; (6608 <MiMem_PercentageOfFreeBuffers+0x34>)
    65da:	1899      	adds	r1, r3, r2
	uint8_t loopIndex = 0;
	uint8_t numUsedBuffers = 0;
    65dc:	2000      	movs	r0, #0
    65de:	e002      	b.n	65e6 <MiMem_PercentageOfFreeBuffers+0x12>
    65e0:	33a8      	adds	r3, #168	; 0xa8
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    65e2:	428b      	cmp	r3, r1
    65e4:	d005      	beq.n	65f2 <MiMem_PercentageOfFreeBuffers+0x1e>
	{
		if (mimemBuffers[loopIndex].bufferFlag == true)
    65e6:	781a      	ldrb	r2, [r3, #0]
    65e8:	2a00      	cmp	r2, #0
    65ea:	d0f9      	beq.n	65e0 <MiMem_PercentageOfFreeBuffers+0xc>
		{
			numUsedBuffers++;
    65ec:	3001      	adds	r0, #1
    65ee:	b2c0      	uxtb	r0, r0
    65f0:	e7f6      	b.n	65e0 <MiMem_PercentageOfFreeBuffers+0xc>
		}
	}
	return ((NUMBER_OF_MIMEM_BUFFERS - numUsedBuffers) * 100) / NUMBER_OF_MIMEM_BUFFERS;
    65f2:	231e      	movs	r3, #30
    65f4:	1a1b      	subs	r3, r3, r0
    65f6:	2064      	movs	r0, #100	; 0x64
    65f8:	4358      	muls	r0, r3
    65fa:	211e      	movs	r1, #30
    65fc:	4b03      	ldr	r3, [pc, #12]	; (660c <MiMem_PercentageOfFreeBuffers+0x38>)
    65fe:	4798      	blx	r3
    6600:	b2c0      	uxtb	r0, r0
    6602:	bd10      	pop	{r4, pc}
    6604:	20001ff4 	.word	0x20001ff4
    6608:	000013b0 	.word	0x000013b0
    660c:	0000c6c1 	.word	0x0000c6c1

00006610 <miQueueReadOrRemove>:
 *         removed or read, otherwise NULL is returned.
 * \ingroup group_qmm
 */
static miQueueBuffer_t *miQueueReadOrRemove(MiQueue_t *q,
						buffer_mode_t mode,search_t *search)
{
    6610:	b5f0      	push	{r4, r5, r6, r7, lr}
    6612:	46c6      	mov	lr, r8
    6614:	b500      	push	{lr}
    6616:	0007      	movs	r7, r0
    6618:	4688      	mov	r8, r1
    661a:	0015      	movs	r5, r2
  __ASM volatile ("cpsid i" : : : "memory");
    661c:	b672      	cpsid	i
  __ASM volatile ("dmb");
    661e:	f3bf 8f5f 	dmb	sy
	miQueueBuffer_t *buffer_current = NULL;
	miQueueBuffer_t *buffer_previous;

	cpu_irq_disable();
    6622:	2200      	movs	r2, #0
    6624:	4b1f      	ldr	r3, [pc, #124]	; (66a4 <miQueueReadOrRemove+0x94>)
    6626:	701a      	strb	r2, [r3, #0]
	/* Check whether queue is empty */
	if (q->size != 0) {
    6628:	7a03      	ldrb	r3, [r0, #8]
    662a:	2b00      	cmp	r3, #0
    662c:	d037      	beq.n	669e <miQueueReadOrRemove+0x8e>
		buffer_current = q->head;
    662e:	6804      	ldr	r4, [r0, #0]
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    6630:	2d00      	cmp	r5, #0
    6632:	d019      	beq.n	6668 <miQueueReadOrRemove+0x58>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    6634:	2c00      	cmp	r4, #0
    6636:	d00c      	beq.n	6652 <miQueueReadOrRemove+0x42>
    6638:	0026      	movs	r6, r4
    663a:	e000      	b.n	663e <miQueueReadOrRemove+0x2e>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->nextItem;
    663c:	001c      	movs	r4, r3
				match = search->criteria_func(
    663e:	6869      	ldr	r1, [r5, #4]
    6640:	6860      	ldr	r0, [r4, #4]
    6642:	682b      	ldr	r3, [r5, #0]
    6644:	4798      	blx	r3
				if (match) {
    6646:	2800      	cmp	r0, #0
    6648:	d10f      	bne.n	666a <miQueueReadOrRemove+0x5a>
				buffer_current = buffer_current->nextItem;
    664a:	6823      	ldr	r3, [r4, #0]
    664c:	0026      	movs	r6, r4
			while (NULL != buffer_current) {
    664e:	2b00      	cmp	r3, #0
    6650:	d1f4      	bne.n	663c <miQueueReadOrRemove+0x2c>
	miQueueBuffer_t *buffer_current = NULL;
    6652:	2400      	movs	r4, #0
				**/
			}
		}
	} /* q->size != 0 */

	cpu_irq_enable();
    6654:	2201      	movs	r2, #1
    6656:	4b13      	ldr	r3, [pc, #76]	; (66a4 <miQueueReadOrRemove+0x94>)
    6658:	701a      	strb	r2, [r3, #0]
    665a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    665e:	b662      	cpsie	i

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    6660:	0020      	movs	r0, r4
    6662:	bc04      	pop	{r2}
    6664:	4690      	mov	r8, r2
    6666:	bdf0      	pop	{r4, r5, r6, r7, pc}
		buffer_previous = q->head;
    6668:	0026      	movs	r6, r4
		if (NULL != buffer_current) {
    666a:	2c00      	cmp	r4, #0
    666c:	d0f2      	beq.n	6654 <miQueueReadOrRemove+0x44>
			if (REMOVE_MODE == mode) {
    666e:	4643      	mov	r3, r8
    6670:	2b00      	cmp	r3, #0
    6672:	d1ef      	bne.n	6654 <miQueueReadOrRemove+0x44>
				if (buffer_current == q->head) {
    6674:	683b      	ldr	r3, [r7, #0]
    6676:	429c      	cmp	r4, r3
    6678:	d00c      	beq.n	6694 <miQueueReadOrRemove+0x84>
						= buffer_current->nextItem;
    667a:	6823      	ldr	r3, [r4, #0]
    667c:	6033      	str	r3, [r6, #0]
				if (buffer_current == q->tail) {
    667e:	687b      	ldr	r3, [r7, #4]
    6680:	429c      	cmp	r4, r3
    6682:	d00a      	beq.n	669a <miQueueReadOrRemove+0x8a>
				q->size--;
    6684:	7a3b      	ldrb	r3, [r7, #8]
    6686:	3b01      	subs	r3, #1
    6688:	723b      	strb	r3, [r7, #8]
				if (NULL == q->head) {
    668a:	683b      	ldr	r3, [r7, #0]
    668c:	2b00      	cmp	r3, #0
    668e:	d1e1      	bne.n	6654 <miQueueReadOrRemove+0x44>
					q->tail = NULL;
    6690:	607b      	str	r3, [r7, #4]
    6692:	e7df      	b.n	6654 <miQueueReadOrRemove+0x44>
					q->head = buffer_current->nextItem;
    6694:	6823      	ldr	r3, [r4, #0]
    6696:	603b      	str	r3, [r7, #0]
    6698:	e7f1      	b.n	667e <miQueueReadOrRemove+0x6e>
					q->tail = buffer_previous;
    669a:	607e      	str	r6, [r7, #4]
    669c:	e7f2      	b.n	6684 <miQueueReadOrRemove+0x74>
	miQueueBuffer_t *buffer_current = NULL;
    669e:	2400      	movs	r4, #0
    66a0:	e7d8      	b.n	6654 <miQueueReadOrRemove+0x44>
    66a2:	46c0      	nop			; (mov r8, r8)
    66a4:	2000000a 	.word	0x2000000a

000066a8 <miQueueInit>:
	q->head = NULL;
    66a8:	2300      	movs	r3, #0
    66aa:	6003      	str	r3, [r0, #0]
	q->tail = NULL;
    66ac:	6043      	str	r3, [r0, #4]
	q->size = 0;
    66ae:	7203      	strb	r3, [r0, #8]
}
    66b0:	4770      	bx	lr
	...

000066b4 <miQueueAppend>:
  __ASM volatile ("cpsid i" : : : "memory");
    66b4:	b672      	cpsid	i
    66b6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    66ba:	2200      	movs	r2, #0
    66bc:	4b0a      	ldr	r3, [pc, #40]	; (66e8 <miQueueAppend+0x34>)
    66be:	701a      	strb	r2, [r3, #0]
		if (q->size == 0) {
    66c0:	7a03      	ldrb	r3, [r0, #8]
    66c2:	2b00      	cmp	r3, #0
    66c4:	d00e      	beq.n	66e4 <miQueueAppend+0x30>
			q->tail->nextItem = buf;
    66c6:	6843      	ldr	r3, [r0, #4]
    66c8:	6019      	str	r1, [r3, #0]
		q->tail = buf;
    66ca:	6041      	str	r1, [r0, #4]
		buf->nextItem = NULL;
    66cc:	2300      	movs	r3, #0
    66ce:	600b      	str	r3, [r1, #0]
		q->size++;
    66d0:	7a03      	ldrb	r3, [r0, #8]
    66d2:	3301      	adds	r3, #1
    66d4:	7203      	strb	r3, [r0, #8]
	cpu_irq_enable();
    66d6:	2201      	movs	r2, #1
    66d8:	4b03      	ldr	r3, [pc, #12]	; (66e8 <miQueueAppend+0x34>)
    66da:	701a      	strb	r2, [r3, #0]
    66dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    66e0:	b662      	cpsie	i
} /* miQueueAppend */
    66e2:	4770      	bx	lr
			q->head = buf;
    66e4:	6001      	str	r1, [r0, #0]
    66e6:	e7f0      	b.n	66ca <miQueueAppend+0x16>
    66e8:	2000000a 	.word	0x2000000a

000066ec <miQueueRemove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
miQueueBuffer_t *miQueueRemove(MiQueue_t *q, search_t *search)
{
    66ec:	b510      	push	{r4, lr}
    66ee:	000a      	movs	r2, r1
	return (miQueueReadOrRemove(q, REMOVE_MODE, search));
    66f0:	2100      	movs	r1, #0
    66f2:	4b01      	ldr	r3, [pc, #4]	; (66f8 <miQueueRemove+0xc>)
    66f4:	4798      	blx	r3
}
    66f6:	bd10      	pop	{r4, pc}
    66f8:	00006611 	.word	0x00006611

000066fc <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    66fc:	b530      	push	{r4, r5, lr}
	if (timers) {
    66fe:	4b14      	ldr	r3, [pc, #80]	; (6750 <placeTimer+0x54>)
    6700:	681d      	ldr	r5, [r3, #0]
    6702:	2d00      	cmp	r5, #0
    6704:	d01c      	beq.n	6740 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    6706:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    6708:	6869      	ldr	r1, [r5, #4]
    670a:	428a      	cmp	r2, r1
    670c:	d309      	bcc.n	6722 <placeTimer+0x26>
    670e:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    6710:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    6712:	6823      	ldr	r3, [r4, #0]
    6714:	2b00      	cmp	r3, #0
    6716:	d008      	beq.n	672a <placeTimer+0x2e>
			if (timeout < t->timeout) {
    6718:	6859      	ldr	r1, [r3, #4]
    671a:	4291      	cmp	r1, r2
    671c:	d803      	bhi.n	6726 <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    671e:	001c      	movs	r4, r3
    6720:	e7f6      	b.n	6710 <placeTimer+0x14>
    6722:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    6724:	2400      	movs	r4, #0
				t->timeout -= timeout;
    6726:	1a89      	subs	r1, r1, r2
    6728:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    672a:	6042      	str	r2, [r0, #4]

		if (prev) {
    672c:	2c00      	cmp	r4, #0
    672e:	d003      	beq.n	6738 <placeTimer+0x3c>
			timer->next = prev->next;
    6730:	6823      	ldr	r3, [r4, #0]
    6732:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    6734:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    6736:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    6738:	6005      	str	r5, [r0, #0]
			timers = timer;
    673a:	4b05      	ldr	r3, [pc, #20]	; (6750 <placeTimer+0x54>)
    673c:	6018      	str	r0, [r3, #0]
    673e:	e7fa      	b.n	6736 <placeTimer+0x3a>
		timer->next = NULL;
    6740:	2300      	movs	r3, #0
    6742:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    6744:	6883      	ldr	r3, [r0, #8]
    6746:	6043      	str	r3, [r0, #4]
		timers = timer;
    6748:	4b01      	ldr	r3, [pc, #4]	; (6750 <placeTimer+0x54>)
    674a:	6018      	str	r0, [r3, #0]
}
    674c:	e7f3      	b.n	6736 <placeTimer+0x3a>
    674e:	46c0      	nop			; (mov r8, r8)
    6750:	200003c4 	.word	0x200003c4

00006754 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    6754:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    6756:	4a04      	ldr	r2, [pc, #16]	; (6768 <SYS_HwExpiry_Cb+0x14>)
    6758:	7813      	ldrb	r3, [r2, #0]
    675a:	3301      	adds	r3, #1
    675c:	b2db      	uxtb	r3, r3
    675e:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    6760:	4802      	ldr	r0, [pc, #8]	; (676c <SYS_HwExpiry_Cb+0x18>)
    6762:	4b03      	ldr	r3, [pc, #12]	; (6770 <SYS_HwExpiry_Cb+0x1c>)
    6764:	4798      	blx	r3
}
    6766:	bd10      	pop	{r4, pc}
    6768:	20003300 	.word	0x20003300
    676c:	00002710 	.word	0x00002710
    6770:	00008399 	.word	0x00008399

00006774 <SYS_TimerInit>:
{
    6774:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    6776:	2400      	movs	r4, #0
    6778:	4b06      	ldr	r3, [pc, #24]	; (6794 <SYS_TimerInit+0x20>)
    677a:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    677c:	4806      	ldr	r0, [pc, #24]	; (6798 <SYS_TimerInit+0x24>)
    677e:	4b07      	ldr	r3, [pc, #28]	; (679c <SYS_TimerInit+0x28>)
    6780:	4798      	blx	r3
	common_tc_init();
    6782:	4b07      	ldr	r3, [pc, #28]	; (67a0 <SYS_TimerInit+0x2c>)
    6784:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    6786:	4807      	ldr	r0, [pc, #28]	; (67a4 <SYS_TimerInit+0x30>)
    6788:	4b07      	ldr	r3, [pc, #28]	; (67a8 <SYS_TimerInit+0x34>)
    678a:	4798      	blx	r3
	timers = NULL;
    678c:	4b07      	ldr	r3, [pc, #28]	; (67ac <SYS_TimerInit+0x38>)
    678e:	601c      	str	r4, [r3, #0]
}
    6790:	bd10      	pop	{r4, pc}
    6792:	46c0      	nop			; (mov r8, r8)
    6794:	20003300 	.word	0x20003300
    6798:	00006755 	.word	0x00006755
    679c:	00008489 	.word	0x00008489
    67a0:	00008405 	.word	0x00008405
    67a4:	00002710 	.word	0x00002710
    67a8:	00008399 	.word	0x00008399
    67ac:	200003c4 	.word	0x200003c4

000067b0 <SYS_TimerStop>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67b0:	4b0e      	ldr	r3, [pc, #56]	; (67ec <SYS_TimerStop+0x3c>)
    67b2:	681a      	ldr	r2, [r3, #0]
    67b4:	2a00      	cmp	r2, #0
    67b6:	d014      	beq.n	67e2 <SYS_TimerStop+0x32>
		if (t == timer) {
    67b8:	4282      	cmp	r2, r0
    67ba:	d013      	beq.n	67e4 <SYS_TimerStop+0x34>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67bc:	6813      	ldr	r3, [r2, #0]
    67be:	2b00      	cmp	r3, #0
    67c0:	d00f      	beq.n	67e2 <SYS_TimerStop+0x32>
		if (t == timer) {
    67c2:	4298      	cmp	r0, r3
    67c4:	d001      	beq.n	67ca <SYS_TimerStop+0x1a>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67c6:	001a      	movs	r2, r3
    67c8:	e7f8      	b.n	67bc <SYS_TimerStop+0xc>
			if (prev) {
    67ca:	2a00      	cmp	r2, #0
    67cc:	d00a      	beq.n	67e4 <SYS_TimerStop+0x34>
				prev->next = t->next;
    67ce:	6803      	ldr	r3, [r0, #0]
    67d0:	6013      	str	r3, [r2, #0]
			if (t->next) {
    67d2:	6803      	ldr	r3, [r0, #0]
    67d4:	2b00      	cmp	r3, #0
    67d6:	d004      	beq.n	67e2 <SYS_TimerStop+0x32>
				t->next->timeout += timer->timeout;
    67d8:	6842      	ldr	r2, [r0, #4]
    67da:	6859      	ldr	r1, [r3, #4]
    67dc:	468c      	mov	ip, r1
    67de:	4462      	add	r2, ip
    67e0:	605a      	str	r2, [r3, #4]
}
    67e2:	4770      	bx	lr
				timers = t->next;
    67e4:	4b01      	ldr	r3, [pc, #4]	; (67ec <SYS_TimerStop+0x3c>)
    67e6:	6802      	ldr	r2, [r0, #0]
    67e8:	601a      	str	r2, [r3, #0]
    67ea:	e7f2      	b.n	67d2 <SYS_TimerStop+0x22>
    67ec:	200003c4 	.word	0x200003c4

000067f0 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67f0:	4b09      	ldr	r3, [pc, #36]	; (6818 <SYS_TimerStarted+0x28>)
    67f2:	681b      	ldr	r3, [r3, #0]
    67f4:	2b00      	cmp	r3, #0
    67f6:	d00a      	beq.n	680e <SYS_TimerStarted+0x1e>
		if (t == timer) {
    67f8:	4283      	cmp	r3, r0
    67fa:	d00a      	beq.n	6812 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67fc:	681b      	ldr	r3, [r3, #0]
    67fe:	2b00      	cmp	r3, #0
    6800:	d003      	beq.n	680a <SYS_TimerStarted+0x1a>
		if (t == timer) {
    6802:	4298      	cmp	r0, r3
    6804:	d1fa      	bne.n	67fc <SYS_TimerStarted+0xc>
			return true;
    6806:	2001      	movs	r0, #1
    6808:	e000      	b.n	680c <SYS_TimerStarted+0x1c>
	return false;
    680a:	2000      	movs	r0, #0
}
    680c:	4770      	bx	lr
	return false;
    680e:	2000      	movs	r0, #0
    6810:	e7fc      	b.n	680c <SYS_TimerStarted+0x1c>
			return true;
    6812:	2001      	movs	r0, #1
    6814:	e7fa      	b.n	680c <SYS_TimerStarted+0x1c>
    6816:	46c0      	nop			; (mov r8, r8)
    6818:	200003c4 	.word	0x200003c4

0000681c <SYS_TimerStart>:
{
    681c:	b510      	push	{r4, lr}
    681e:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    6820:	4b04      	ldr	r3, [pc, #16]	; (6834 <SYS_TimerStart+0x18>)
    6822:	4798      	blx	r3
    6824:	2800      	cmp	r0, #0
    6826:	d000      	beq.n	682a <SYS_TimerStart+0xe>
}
    6828:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    682a:	0020      	movs	r0, r4
    682c:	4b02      	ldr	r3, [pc, #8]	; (6838 <SYS_TimerStart+0x1c>)
    682e:	4798      	blx	r3
}
    6830:	e7fa      	b.n	6828 <SYS_TimerStart+0xc>
    6832:	46c0      	nop			; (mov r8, r8)
    6834:	000067f1 	.word	0x000067f1
    6838:	000066fd 	.word	0x000066fd

0000683c <SYS_TimerTaskHandler>:
{
    683c:	b5f0      	push	{r4, r5, r6, r7, lr}
    683e:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    6840:	4b1d      	ldr	r3, [pc, #116]	; (68b8 <SYS_TimerTaskHandler+0x7c>)
    6842:	781b      	ldrb	r3, [r3, #0]
    6844:	2b00      	cmp	r3, #0
    6846:	d035      	beq.n	68b4 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6848:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    684c:	4253      	negs	r3, r2
    684e:	4153      	adcs	r3, r2
    6850:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6852:	b672      	cpsid	i
    6854:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6858:	2100      	movs	r1, #0
    685a:	4b18      	ldr	r3, [pc, #96]	; (68bc <SYS_TimerTaskHandler+0x80>)
    685c:	7019      	strb	r1, [r3, #0]
	return flags;
    685e:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    6860:	4a15      	ldr	r2, [pc, #84]	; (68b8 <SYS_TimerTaskHandler+0x7c>)
    6862:	7813      	ldrb	r3, [r2, #0]
    6864:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    6866:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    6868:	2800      	cmp	r0, #0
    686a:	d005      	beq.n	6878 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    686c:	3101      	adds	r1, #1
    686e:	4a13      	ldr	r2, [pc, #76]	; (68bc <SYS_TimerTaskHandler+0x80>)
    6870:	7011      	strb	r1, [r2, #0]
    6872:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6876:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    6878:	009d      	lsls	r5, r3, #2
    687a:	18ed      	adds	r5, r5, r3
    687c:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    687e:	4e10      	ldr	r6, [pc, #64]	; (68c0 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    6880:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    6882:	e005      	b.n	6890 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    6884:	0020      	movs	r0, r4
    6886:	4b0f      	ldr	r3, [pc, #60]	; (68c4 <SYS_TimerTaskHandler+0x88>)
    6888:	4798      	blx	r3
    688a:	e00d      	b.n	68a8 <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    688c:	0020      	movs	r0, r4
    688e:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    6890:	6834      	ldr	r4, [r6, #0]
    6892:	2c00      	cmp	r4, #0
    6894:	d00e      	beq.n	68b4 <SYS_TimerTaskHandler+0x78>
    6896:	6863      	ldr	r3, [r4, #4]
    6898:	429d      	cmp	r5, r3
    689a:	d309      	bcc.n	68b0 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    689c:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    689e:	6823      	ldr	r3, [r4, #0]
    68a0:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    68a2:	7b23      	ldrb	r3, [r4, #12]
    68a4:	2b01      	cmp	r3, #1
    68a6:	d0ed      	beq.n	6884 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    68a8:	6923      	ldr	r3, [r4, #16]
    68aa:	2b00      	cmp	r3, #0
    68ac:	d1ee      	bne.n	688c <SYS_TimerTaskHandler+0x50>
    68ae:	e7ef      	b.n	6890 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    68b0:	1b5d      	subs	r5, r3, r5
    68b2:	6065      	str	r5, [r4, #4]
}
    68b4:	b003      	add	sp, #12
    68b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    68b8:	20003300 	.word	0x20003300
    68bc:	2000000a 	.word	0x2000000a
    68c0:	200003c4 	.word	0x200003c4
    68c4:	000066fd 	.word	0x000066fd

000068c8 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    68c8:	b510      	push	{r4, lr}
	tmr_cca_callback();
    68ca:	4b01      	ldr	r3, [pc, #4]	; (68d0 <tc_cca_callback+0x8>)
    68cc:	4798      	blx	r3
}
    68ce:	bd10      	pop	{r4, pc}
    68d0:	0000846d 	.word	0x0000846d

000068d4 <tc_ovf_callback>:
{
    68d4:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    68d6:	4b01      	ldr	r3, [pc, #4]	; (68dc <tc_ovf_callback+0x8>)
    68d8:	4798      	blx	r3
}
    68da:	bd10      	pop	{r4, pc}
    68dc:	00008425 	.word	0x00008425

000068e0 <tmr_read_count>:
{
    68e0:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    68e2:	4802      	ldr	r0, [pc, #8]	; (68ec <tmr_read_count+0xc>)
    68e4:	4b02      	ldr	r3, [pc, #8]	; (68f0 <tmr_read_count+0x10>)
    68e6:	4798      	blx	r3
    68e8:	b280      	uxth	r0, r0
}
    68ea:	bd10      	pop	{r4, pc}
    68ec:	20003338 	.word	0x20003338
    68f0:	00005135 	.word	0x00005135

000068f4 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    68f4:	4b03      	ldr	r3, [pc, #12]	; (6904 <tmr_disable_cc_interrupt+0x10>)
    68f6:	2110      	movs	r1, #16
    68f8:	681a      	ldr	r2, [r3, #0]
    68fa:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    68fc:	7e5a      	ldrb	r2, [r3, #25]
    68fe:	438a      	bics	r2, r1
    6900:	765a      	strb	r2, [r3, #25]
}
    6902:	4770      	bx	lr
    6904:	20003338 	.word	0x20003338

00006908 <tmr_enable_cc_interrupt>:
{
    6908:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    690a:	4c0a      	ldr	r4, [pc, #40]	; (6934 <tmr_enable_cc_interrupt+0x2c>)
    690c:	6820      	ldr	r0, [r4, #0]
    690e:	4b0a      	ldr	r3, [pc, #40]	; (6938 <tmr_enable_cc_interrupt+0x30>)
    6910:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    6912:	4b0a      	ldr	r3, [pc, #40]	; (693c <tmr_enable_cc_interrupt+0x34>)
    6914:	5c1b      	ldrb	r3, [r3, r0]
    6916:	221f      	movs	r2, #31
    6918:	401a      	ands	r2, r3
    691a:	2301      	movs	r3, #1
    691c:	4093      	lsls	r3, r2
    691e:	4a08      	ldr	r2, [pc, #32]	; (6940 <tmr_enable_cc_interrupt+0x38>)
    6920:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    6922:	7e63      	ldrb	r3, [r4, #25]
    6924:	2210      	movs	r2, #16
    6926:	4313      	orrs	r3, r2
    6928:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    692a:	6823      	ldr	r3, [r4, #0]
    692c:	2210      	movs	r2, #16
    692e:	735a      	strb	r2, [r3, #13]
}
    6930:	bd10      	pop	{r4, pc}
    6932:	46c0      	nop			; (mov r8, r8)
    6934:	20003338 	.word	0x20003338
    6938:	00004ec1 	.word	0x00004ec1
    693c:	0000ed44 	.word	0x0000ed44
    6940:	e000e100 	.word	0xe000e100

00006944 <tmr_write_cmpreg>:
{
    6944:	b510      	push	{r4, lr}
    6946:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    6948:	2100      	movs	r1, #0
    694a:	4802      	ldr	r0, [pc, #8]	; (6954 <tmr_write_cmpreg+0x10>)
    694c:	4b02      	ldr	r3, [pc, #8]	; (6958 <tmr_write_cmpreg+0x14>)
    694e:	4798      	blx	r3
}
    6950:	bd10      	pop	{r4, pc}
    6952:	46c0      	nop			; (mov r8, r8)
    6954:	20003338 	.word	0x20003338
    6958:	00005161 	.word	0x00005161

0000695c <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    695c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    695e:	46ce      	mov	lr, r9
    6960:	4647      	mov	r7, r8
    6962:	b580      	push	{r7, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    6964:	4a2d      	ldr	r2, [pc, #180]	; (6a1c <tmr_init+0xc0>)
    6966:	2300      	movs	r3, #0
    6968:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    696a:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    696c:	2100      	movs	r1, #0
    696e:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    6970:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    6972:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    6974:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    6976:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    6978:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    697a:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    697c:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    697e:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    6980:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    6982:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    6984:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    6986:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    6988:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    698a:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    698c:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    698e:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    6990:	3b01      	subs	r3, #1
    6992:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    6994:	4c22      	ldr	r4, [pc, #136]	; (6a20 <tmr_init+0xc4>)
    6996:	4923      	ldr	r1, [pc, #140]	; (6a24 <tmr_init+0xc8>)
    6998:	0020      	movs	r0, r4
    699a:	4b23      	ldr	r3, [pc, #140]	; (6a28 <tmr_init+0xcc>)
    699c:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    699e:	2200      	movs	r2, #0
    69a0:	4922      	ldr	r1, [pc, #136]	; (6a2c <tmr_init+0xd0>)
    69a2:	0020      	movs	r0, r4
    69a4:	4d22      	ldr	r5, [pc, #136]	; (6a30 <tmr_init+0xd4>)
    69a6:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    69a8:	2202      	movs	r2, #2
    69aa:	4922      	ldr	r1, [pc, #136]	; (6a34 <tmr_init+0xd8>)
    69ac:	0020      	movs	r0, r4
    69ae:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    69b0:	6820      	ldr	r0, [r4, #0]
    69b2:	4b21      	ldr	r3, [pc, #132]	; (6a38 <tmr_init+0xdc>)
    69b4:	4699      	mov	r9, r3
    69b6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    69b8:	4b20      	ldr	r3, [pc, #128]	; (6a3c <tmr_init+0xe0>)
    69ba:	4698      	mov	r8, r3
    69bc:	5c1b      	ldrb	r3, [r3, r0]
    69be:	261f      	movs	r6, #31
    69c0:	4033      	ands	r3, r6
    69c2:	2501      	movs	r5, #1
    69c4:	002a      	movs	r2, r5
    69c6:	409a      	lsls	r2, r3
    69c8:	4f1d      	ldr	r7, [pc, #116]	; (6a40 <tmr_init+0xe4>)
    69ca:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    69cc:	7e63      	ldrb	r3, [r4, #25]
    69ce:	2201      	movs	r2, #1
    69d0:	4313      	orrs	r3, r2
    69d2:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    69d4:	6823      	ldr	r3, [r4, #0]
    69d6:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    69d8:	0018      	movs	r0, r3
    69da:	47c8      	blx	r9
    69dc:	4643      	mov	r3, r8
    69de:	5c1b      	ldrb	r3, [r3, r0]
    69e0:	401e      	ands	r6, r3
    69e2:	40b5      	lsls	r5, r6
    69e4:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    69e6:	7e63      	ldrb	r3, [r4, #25]
    69e8:	2210      	movs	r2, #16
    69ea:	4313      	orrs	r3, r2
    69ec:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    69ee:	6822      	ldr	r2, [r4, #0]
    69f0:	2310      	movs	r3, #16
    69f2:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    69f4:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    69f6:	b25b      	sxtb	r3, r3
    69f8:	2b00      	cmp	r3, #0
    69fa:	dbfb      	blt.n	69f4 <tmr_init+0x98>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    69fc:	8813      	ldrh	r3, [r2, #0]
    69fe:	2102      	movs	r1, #2
    6a00:	430b      	orrs	r3, r1
    6a02:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    6a04:	2000      	movs	r0, #0
    6a06:	4b0f      	ldr	r3, [pc, #60]	; (6a44 <tmr_init+0xe8>)
    6a08:	4798      	blx	r3
    6a0a:	490f      	ldr	r1, [pc, #60]	; (6a48 <tmr_init+0xec>)
    6a0c:	4b0f      	ldr	r3, [pc, #60]	; (6a4c <tmr_init+0xf0>)
    6a0e:	4798      	blx	r3
	#endif
	return timer_multiplier;
    6a10:	b2c0      	uxtb	r0, r0
}
    6a12:	bc0c      	pop	{r2, r3}
    6a14:	4690      	mov	r8, r2
    6a16:	4699      	mov	r9, r3
    6a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6a1a:	46c0      	nop			; (mov r8, r8)
    6a1c:	20003304 	.word	0x20003304
    6a20:	20003338 	.word	0x20003338
    6a24:	42002c00 	.word	0x42002c00
    6a28:	00004ef9 	.word	0x00004ef9
    6a2c:	000068d5 	.word	0x000068d5
    6a30:	00004df9 	.word	0x00004df9
    6a34:	000068c9 	.word	0x000068c9
    6a38:	00004ec1 	.word	0x00004ec1
    6a3c:	0000ed44 	.word	0x0000ed44
    6a40:	e000e100 	.word	0xe000e100
    6a44:	00004b89 	.word	0x00004b89
    6a48:	000f4240 	.word	0x000f4240
    6a4c:	0000c5ad 	.word	0x0000c5ad

00006a50 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    6a50:	4770      	bx	lr
	...

00006a54 <sal_aes_restart>:
 * When using sal_aes_wrrd(), call sal_aes_read() to get the result
 * of the last AES operation BEFORE you put the transceiver unit to
 * sleep state!
 */
void sal_aes_restart(void)
{
    6a54:	b570      	push	{r4, r5, r6, lr}
	 * This is not required anymore for SPI transceivers beyond
	 * these two mentioned transceivers.
	 */
	uint8_t *keyp;
	uint8_t save_cmd;
	if (last_dir == AES_DIR_ENCRYPT) {
    6a56:	4b0c      	ldr	r3, [pc, #48]	; (6a88 <sal_aes_restart+0x34>)
    6a58:	781b      	ldrb	r3, [r3, #0]
    6a5a:	2b00      	cmp	r3, #0
    6a5c:	d012      	beq.n	6a84 <sal_aes_restart+0x30>
		keyp = enc_key;
	} else {
		keyp = dec_key;
    6a5e:	490b      	ldr	r1, [pc, #44]	; (6a8c <sal_aes_restart+0x38>)
	}

	save_cmd = aes_buf[0];
    6a60:	4c0b      	ldr	r4, [pc, #44]	; (6a90 <sal_aes_restart+0x3c>)
    6a62:	7825      	ldrb	r5, [r4, #0]
	aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6a64:	2310      	movs	r3, #16
    6a66:	7023      	strb	r3, [r4, #0]

	/* Fill in key. */
	memcpy(aes_buf + 1, keyp, AES_KEYSIZE);
    6a68:	1c60      	adds	r0, r4, #1
    6a6a:	2210      	movs	r2, #16
    6a6c:	4b09      	ldr	r3, [pc, #36]	; (6a94 <sal_aes_restart+0x40>)
    6a6e:	4798      	blx	r3

	/* Write to SRAM in one step. */
	trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6a70:	2211      	movs	r2, #17
    6a72:	0021      	movs	r1, r4
    6a74:	2083      	movs	r0, #131	; 0x83
    6a76:	4b08      	ldr	r3, [pc, #32]	; (6a98 <sal_aes_restart+0x44>)
    6a78:	4798      	blx	r3
			AES_BLOCKSIZE + 1);

	aes_buf[0] = save_cmd;
    6a7a:	7025      	strb	r5, [r4, #0]
	setup_flag = true;
    6a7c:	2201      	movs	r2, #1
    6a7e:	4b07      	ldr	r3, [pc, #28]	; (6a9c <sal_aes_restart+0x48>)
    6a80:	701a      	strb	r2, [r3, #0]
}
    6a82:	bd70      	pop	{r4, r5, r6, pc}
		keyp = enc_key;
    6a84:	4906      	ldr	r1, [pc, #24]	; (6aa0 <sal_aes_restart+0x4c>)
    6a86:	e7eb      	b.n	6a60 <sal_aes_restart+0xc>
    6a88:	2000006d 	.word	0x2000006d
    6a8c:	200003dc 	.word	0x200003dc
    6a90:	200003c8 	.word	0x200003c8
    6a94:	0000c953 	.word	0x0000c953
    6a98:	00007211 	.word	0x00007211
    6a9c:	200003fc 	.word	0x200003fc
    6aa0:	200003ec 	.word	0x200003ec

00006aa4 <_sal_aes_clean_up>:
/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
}
    6aa4:	4770      	bx	lr
	...

00006aa8 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    6aa8:	b570      	push	{r4, r5, r6, lr}
    6aaa:	0003      	movs	r3, r0
    6aac:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    6aae:	4c14      	ldr	r4, [pc, #80]	; (6b00 <sal_aes_wrrd+0x58>)
    6ab0:	1c60      	adds	r0, r4, #1
    6ab2:	2210      	movs	r2, #16
    6ab4:	0019      	movs	r1, r3
    6ab6:	4b13      	ldr	r3, [pc, #76]	; (6b04 <sal_aes_wrrd+0x5c>)
    6ab8:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    6aba:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    6abc:	4b12      	ldr	r3, [pc, #72]	; (6b08 <sal_aes_wrrd+0x60>)
    6abe:	781b      	ldrb	r3, [r3, #0]
    6ac0:	2b00      	cmp	r3, #0
    6ac2:	d015      	beq.n	6af0 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6ac4:	2212      	movs	r2, #18
    6ac6:	490e      	ldr	r1, [pc, #56]	; (6b00 <sal_aes_wrrd+0x58>)
    6ac8:	2083      	movs	r0, #131	; 0x83
    6aca:	4b10      	ldr	r3, [pc, #64]	; (6b0c <sal_aes_wrrd+0x64>)
    6acc:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    6ace:	2200      	movs	r2, #0
    6ad0:	4b0d      	ldr	r3, [pc, #52]	; (6b08 <sal_aes_wrrd+0x60>)
    6ad2:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    6ad4:	2d00      	cmp	r5, #0
    6ad6:	d005      	beq.n	6ae4 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    6ad8:	2210      	movs	r2, #16
    6ada:	4909      	ldr	r1, [pc, #36]	; (6b00 <sal_aes_wrrd+0x58>)
    6adc:	3101      	adds	r1, #1
    6ade:	0028      	movs	r0, r5
    6ae0:	4b08      	ldr	r3, [pc, #32]	; (6b04 <sal_aes_wrrd+0x5c>)
    6ae2:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    6ae4:	4b06      	ldr	r3, [pc, #24]	; (6b00 <sal_aes_wrrd+0x58>)
    6ae6:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    6ae8:	2018      	movs	r0, #24
    6aea:	4b09      	ldr	r3, [pc, #36]	; (6b10 <sal_aes_wrrd+0x68>)
    6aec:	4798      	blx	r3
}
    6aee:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    6af0:	2211      	movs	r2, #17
    6af2:	4903      	ldr	r1, [pc, #12]	; (6b00 <sal_aes_wrrd+0x58>)
    6af4:	3101      	adds	r1, #1
    6af6:	2084      	movs	r0, #132	; 0x84
    6af8:	4b04      	ldr	r3, [pc, #16]	; (6b0c <sal_aes_wrrd+0x64>)
    6afa:	4798      	blx	r3
    6afc:	e7ea      	b.n	6ad4 <sal_aes_wrrd+0x2c>
    6afe:	46c0      	nop			; (mov r8, r8)
    6b00:	200003c8 	.word	0x200003c8
    6b04:	0000c953 	.word	0x0000c953
    6b08:	200003fc 	.word	0x200003fc
    6b0c:	00007505 	.word	0x00007505
    6b10:	00000155 	.word	0x00000155

00006b14 <sal_aes_setup>:
{
    6b14:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b16:	46c6      	mov	lr, r8
    6b18:	b500      	push	{lr}
    6b1a:	b084      	sub	sp, #16
    6b1c:	0005      	movs	r5, r0
    6b1e:	000e      	movs	r6, r1
    6b20:	0014      	movs	r4, r2
	if (key != NULL) {
    6b22:	2800      	cmp	r0, #0
    6b24:	d017      	beq.n	6b56 <sal_aes_setup+0x42>
		dec_initialized = false;
    6b26:	2200      	movs	r2, #0
    6b28:	4b3e      	ldr	r3, [pc, #248]	; (6c24 <sal_aes_setup+0x110>)
    6b2a:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    6b2c:	3202      	adds	r2, #2
    6b2e:	4b3e      	ldr	r3, [pc, #248]	; (6c28 <sal_aes_setup+0x114>)
    6b30:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    6b32:	320e      	adds	r2, #14
    6b34:	0001      	movs	r1, r0
    6b36:	483d      	ldr	r0, [pc, #244]	; (6c2c <sal_aes_setup+0x118>)
    6b38:	4b3d      	ldr	r3, [pc, #244]	; (6c30 <sal_aes_setup+0x11c>)
    6b3a:	4698      	mov	r8, r3
    6b3c:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6b3e:	4f3d      	ldr	r7, [pc, #244]	; (6c34 <sal_aes_setup+0x120>)
    6b40:	2310      	movs	r3, #16
    6b42:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    6b44:	1c78      	adds	r0, r7, #1
    6b46:	2210      	movs	r2, #16
    6b48:	0029      	movs	r1, r5
    6b4a:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6b4c:	2211      	movs	r2, #17
    6b4e:	0039      	movs	r1, r7
    6b50:	2083      	movs	r0, #131	; 0x83
    6b52:	4b39      	ldr	r3, [pc, #228]	; (6c38 <sal_aes_setup+0x124>)
    6b54:	4798      	blx	r3
	switch (dir) {
    6b56:	2c00      	cmp	r4, #0
    6b58:	d003      	beq.n	6b62 <sal_aes_setup+0x4e>
    6b5a:	2c01      	cmp	r4, #1
    6b5c:	d02f      	beq.n	6bbe <sal_aes_setup+0xaa>
		return false;
    6b5e:	2000      	movs	r0, #0
    6b60:	e01b      	b.n	6b9a <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    6b62:	4b31      	ldr	r3, [pc, #196]	; (6c28 <sal_aes_setup+0x114>)
    6b64:	781b      	ldrb	r3, [r3, #0]
    6b66:	2b01      	cmp	r3, #1
    6b68:	d01b      	beq.n	6ba2 <sal_aes_setup+0x8e>
	last_dir = dir;
    6b6a:	4b2f      	ldr	r3, [pc, #188]	; (6c28 <sal_aes_setup+0x114>)
    6b6c:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    6b6e:	2e00      	cmp	r6, #0
    6b70:	d002      	beq.n	6b78 <sal_aes_setup+0x64>
		return (false);
    6b72:	2000      	movs	r0, #0
	switch (enc_mode) {
    6b74:	2e02      	cmp	r6, #2
    6b76:	d110      	bne.n	6b9a <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b78:	0136      	lsls	r6, r6, #4
    6b7a:	2370      	movs	r3, #112	; 0x70
    6b7c:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    6b7e:	00e4      	lsls	r4, r4, #3
    6b80:	3b68      	subs	r3, #104	; 0x68
    6b82:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b84:	4334      	orrs	r4, r6
    6b86:	4b2b      	ldr	r3, [pc, #172]	; (6c34 <sal_aes_setup+0x120>)
    6b88:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    6b8a:	2680      	movs	r6, #128	; 0x80
    6b8c:	4276      	negs	r6, r6
    6b8e:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b90:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    6b92:	2201      	movs	r2, #1
    6b94:	4b29      	ldr	r3, [pc, #164]	; (6c3c <sal_aes_setup+0x128>)
    6b96:	701a      	strb	r2, [r3, #0]
	return (true);
    6b98:	2001      	movs	r0, #1
}
    6b9a:	b004      	add	sp, #16
    6b9c:	bc04      	pop	{r2}
    6b9e:	4690      	mov	r8, r2
    6ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6ba2:	4d24      	ldr	r5, [pc, #144]	; (6c34 <sal_aes_setup+0x120>)
    6ba4:	330f      	adds	r3, #15
    6ba6:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    6ba8:	1c68      	adds	r0, r5, #1
    6baa:	2210      	movs	r2, #16
    6bac:	491f      	ldr	r1, [pc, #124]	; (6c2c <sal_aes_setup+0x118>)
    6bae:	4b20      	ldr	r3, [pc, #128]	; (6c30 <sal_aes_setup+0x11c>)
    6bb0:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    6bb2:	2211      	movs	r2, #17
    6bb4:	0029      	movs	r1, r5
    6bb6:	2083      	movs	r0, #131	; 0x83
    6bb8:	4b1f      	ldr	r3, [pc, #124]	; (6c38 <sal_aes_setup+0x124>)
    6bba:	4798      	blx	r3
    6bbc:	e7d5      	b.n	6b6a <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    6bbe:	4b1a      	ldr	r3, [pc, #104]	; (6c28 <sal_aes_setup+0x114>)
    6bc0:	781b      	ldrb	r3, [r3, #0]
    6bc2:	2b01      	cmp	r3, #1
    6bc4:	d0d1      	beq.n	6b6a <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6bc6:	2210      	movs	r2, #16
    6bc8:	4b1a      	ldr	r3, [pc, #104]	; (6c34 <sal_aes_setup+0x120>)
    6bca:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    6bcc:	4b15      	ldr	r3, [pc, #84]	; (6c24 <sal_aes_setup+0x110>)
    6bce:	781b      	ldrb	r3, [r3, #0]
    6bd0:	2b00      	cmp	r3, #0
    6bd2:	d00e      	beq.n	6bf2 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    6bd4:	4d17      	ldr	r5, [pc, #92]	; (6c34 <sal_aes_setup+0x120>)
    6bd6:	1c68      	adds	r0, r5, #1
    6bd8:	2210      	movs	r2, #16
    6bda:	4919      	ldr	r1, [pc, #100]	; (6c40 <sal_aes_setup+0x12c>)
    6bdc:	4b14      	ldr	r3, [pc, #80]	; (6c30 <sal_aes_setup+0x11c>)
    6bde:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    6be0:	2211      	movs	r2, #17
    6be2:	0029      	movs	r1, r5
    6be4:	2083      	movs	r0, #131	; 0x83
    6be6:	4b14      	ldr	r3, [pc, #80]	; (6c38 <sal_aes_setup+0x124>)
    6be8:	4798      	blx	r3
			dec_initialized = true;
    6bea:	4b0e      	ldr	r3, [pc, #56]	; (6c24 <sal_aes_setup+0x110>)
    6bec:	2201      	movs	r2, #1
    6bee:	701a      	strb	r2, [r3, #0]
    6bf0:	e7bb      	b.n	6b6a <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    6bf2:	4d10      	ldr	r5, [pc, #64]	; (6c34 <sal_aes_setup+0x120>)
    6bf4:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    6bf6:	3380      	adds	r3, #128	; 0x80
    6bf8:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    6bfa:	3a0f      	subs	r2, #15
    6bfc:	4b0f      	ldr	r3, [pc, #60]	; (6c3c <sal_aes_setup+0x128>)
    6bfe:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    6c00:	2100      	movs	r1, #0
    6c02:	4668      	mov	r0, sp
    6c04:	4b0f      	ldr	r3, [pc, #60]	; (6c44 <sal_aes_setup+0x130>)
    6c06:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6c08:	2310      	movs	r3, #16
    6c0a:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    6c0c:	2201      	movs	r2, #1
    6c0e:	0029      	movs	r1, r5
    6c10:	2083      	movs	r0, #131	; 0x83
    6c12:	4b09      	ldr	r3, [pc, #36]	; (6c38 <sal_aes_setup+0x124>)
    6c14:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    6c16:	2210      	movs	r2, #16
    6c18:	4909      	ldr	r1, [pc, #36]	; (6c40 <sal_aes_setup+0x12c>)
    6c1a:	2084      	movs	r0, #132	; 0x84
    6c1c:	4b0a      	ldr	r3, [pc, #40]	; (6c48 <sal_aes_setup+0x134>)
    6c1e:	4798      	blx	r3
    6c20:	e7d8      	b.n	6bd4 <sal_aes_setup+0xc0>
    6c22:	46c0      	nop			; (mov r8, r8)
    6c24:	200003da 	.word	0x200003da
    6c28:	2000006d 	.word	0x2000006d
    6c2c:	200003ec 	.word	0x200003ec
    6c30:	0000c953 	.word	0x0000c953
    6c34:	200003c8 	.word	0x200003c8
    6c38:	00007211 	.word	0x00007211
    6c3c:	200003fc 	.word	0x200003fc
    6c40:	200003dc 	.word	0x200003dc
    6c44:	00006aa9 	.word	0x00006aa9
    6c48:	0000737d 	.word	0x0000737d

00006c4c <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    6c4c:	b510      	push	{r4, lr}
    6c4e:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    6c50:	2210      	movs	r2, #16
    6c52:	2084      	movs	r0, #132	; 0x84
    6c54:	4b01      	ldr	r3, [pc, #4]	; (6c5c <sal_aes_read+0x10>)
    6c56:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    6c58:	bd10      	pop	{r4, pc}
    6c5a:	46c0      	nop			; (mov r8, r8)
    6c5c:	0000737d 	.word	0x0000737d

00006c60 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    6c60:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    6c62:	2201      	movs	r2, #1
    6c64:	4b03      	ldr	r3, [pc, #12]	; (6c74 <AT86RFX_ISR+0x14>)
    6c66:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    6c68:	4b03      	ldr	r3, [pc, #12]	; (6c78 <AT86RFX_ISR+0x18>)
    6c6a:	681b      	ldr	r3, [r3, #0]
    6c6c:	2b00      	cmp	r3, #0
    6c6e:	d000      	beq.n	6c72 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    6c70:	4798      	blx	r3
	}
}
    6c72:	bd10      	pop	{r4, pc}
    6c74:	40001800 	.word	0x40001800
    6c78:	20000400 	.word	0x20000400

00006c7c <trx_spi_init>:

void trx_spi_init(void)
{
    6c7c:	b530      	push	{r4, r5, lr}
    6c7e:	b085      	sub	sp, #20
	config->address_enabled = false;
    6c80:	4a34      	ldr	r2, [pc, #208]	; (6d54 <trx_spi_init+0xd8>)
    6c82:	2300      	movs	r3, #0
    6c84:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    6c86:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    6c88:	213f      	movs	r1, #63	; 0x3f
    6c8a:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    6c8c:	4c32      	ldr	r4, [pc, #200]	; (6d58 <trx_spi_init+0xdc>)
    6c8e:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    6c90:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    6c92:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    6c94:	2201      	movs	r2, #1
    6c96:	4669      	mov	r1, sp
    6c98:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    6c9a:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    6c9c:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    6c9e:	203f      	movs	r0, #63	; 0x3f
    6ca0:	4b2e      	ldr	r3, [pc, #184]	; (6d5c <trx_spi_init+0xe0>)
    6ca2:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    6ca4:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    6ca6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    6ca8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    6caa:	2900      	cmp	r1, #0
    6cac:	d104      	bne.n	6cb8 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    6cae:	0953      	lsrs	r3, r2, #5
    6cb0:	01db      	lsls	r3, r3, #7
    6cb2:	492b      	ldr	r1, [pc, #172]	; (6d60 <trx_spi_init+0xe4>)
    6cb4:	468c      	mov	ip, r1
    6cb6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    6cb8:	211f      	movs	r1, #31
    6cba:	4011      	ands	r1, r2
    6cbc:	2201      	movs	r2, #1
    6cbe:	0010      	movs	r0, r2
    6cc0:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    6cc2:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    6cc4:	4c27      	ldr	r4, [pc, #156]	; (6d64 <trx_spi_init+0xe8>)
    6cc6:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    6cc8:	2300      	movs	r3, #0
    6cca:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    6ccc:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    6cce:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    6cd0:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    6cd2:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    6cd4:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    6cd6:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    6cd8:	3223      	adds	r2, #35	; 0x23
    6cda:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    6cdc:	0020      	movs	r0, r4
    6cde:	3018      	adds	r0, #24
    6ce0:	3a18      	subs	r2, #24
    6ce2:	2100      	movs	r1, #0
    6ce4:	4b20      	ldr	r3, [pc, #128]	; (6d68 <trx_spi_init+0xec>)
    6ce6:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    6ce8:	2380      	movs	r3, #128	; 0x80
    6cea:	025b      	lsls	r3, r3, #9
    6cec:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    6cee:	4b1f      	ldr	r3, [pc, #124]	; (6d6c <trx_spi_init+0xf0>)
    6cf0:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    6cf2:	4b1f      	ldr	r3, [pc, #124]	; (6d70 <trx_spi_init+0xf4>)
    6cf4:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    6cf6:	2301      	movs	r3, #1
    6cf8:	425b      	negs	r3, r3
    6cfa:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    6cfc:	4b1d      	ldr	r3, [pc, #116]	; (6d74 <trx_spi_init+0xf8>)
    6cfe:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    6d00:	4b1d      	ldr	r3, [pc, #116]	; (6d78 <trx_spi_init+0xfc>)
    6d02:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    6d04:	4d1d      	ldr	r5, [pc, #116]	; (6d7c <trx_spi_init+0x100>)
    6d06:	0022      	movs	r2, r4
    6d08:	491d      	ldr	r1, [pc, #116]	; (6d80 <trx_spi_init+0x104>)
    6d0a:	0028      	movs	r0, r5
    6d0c:	4b1d      	ldr	r3, [pc, #116]	; (6d84 <trx_spi_init+0x108>)
    6d0e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6d10:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    6d12:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    6d14:	2b00      	cmp	r3, #0
    6d16:	d1fc      	bne.n	6d12 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6d18:	6813      	ldr	r3, [r2, #0]
    6d1a:	2502      	movs	r5, #2
    6d1c:	432b      	orrs	r3, r5
    6d1e:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    6d20:	ac01      	add	r4, sp, #4
    6d22:	0020      	movs	r0, r4
    6d24:	4b18      	ldr	r3, [pc, #96]	; (6d88 <trx_spi_init+0x10c>)
    6d26:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    6d28:	2320      	movs	r3, #32
    6d2a:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    6d2c:	2380      	movs	r3, #128	; 0x80
    6d2e:	039b      	lsls	r3, r3, #14
    6d30:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    6d32:	7225      	strb	r5, [r4, #8]
	#if (SAML21 || SAMR30)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    6d34:	2301      	movs	r3, #1
    6d36:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    6d38:	2200      	movs	r2, #0
    6d3a:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    6d3c:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    6d3e:	0021      	movs	r1, r4
    6d40:	2000      	movs	r0, #0
    6d42:	4b12      	ldr	r3, [pc, #72]	; (6d8c <trx_spi_init+0x110>)
    6d44:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    6d46:	2200      	movs	r2, #0
    6d48:	2100      	movs	r1, #0
    6d4a:	4811      	ldr	r0, [pc, #68]	; (6d90 <trx_spi_init+0x114>)
    6d4c:	4b11      	ldr	r3, [pc, #68]	; (6d94 <trx_spi_init+0x118>)
    6d4e:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    6d50:	b005      	add	sp, #20
    6d52:	bd30      	pop	{r4, r5, pc}
    6d54:	20003358 	.word	0x20003358
    6d58:	2000335c 	.word	0x2000335c
    6d5c:	00003669 	.word	0x00003669
    6d60:	41004400 	.word	0x41004400
    6d64:	20003360 	.word	0x20003360
    6d68:	0000c965 	.word	0x0000c965
    6d6c:	003d0900 	.word	0x003d0900
    6d70:	00530005 	.word	0x00530005
    6d74:	003e0005 	.word	0x003e0005
    6d78:	00520005 	.word	0x00520005
    6d7c:	20000aa0 	.word	0x20000aa0
    6d80:	42001800 	.word	0x42001800
    6d84:	00003ad1 	.word	0x00003ad1
    6d88:	000035dd 	.word	0x000035dd
    6d8c:	000035f1 	.word	0x000035f1
    6d90:	00006c61 	.word	0x00006c61
    6d94:	00003499 	.word	0x00003499

00006d98 <PhyReset>:

void PhyReset(void)
{
    6d98:	b570      	push	{r4, r5, r6, lr}
    6d9a:	4c08      	ldr	r4, [pc, #32]	; (6dbc <PhyReset+0x24>)
    6d9c:	2580      	movs	r5, #128	; 0x80
    6d9e:	022d      	lsls	r5, r5, #8
    6da0:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    6da2:	2280      	movs	r2, #128	; 0x80
    6da4:	0352      	lsls	r2, r2, #13
    6da6:	4b06      	ldr	r3, [pc, #24]	; (6dc0 <PhyReset+0x28>)
    6da8:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    6daa:	20a5      	movs	r0, #165	; 0xa5
    6dac:	0040      	lsls	r0, r0, #1
    6dae:	4e05      	ldr	r6, [pc, #20]	; (6dc4 <PhyReset+0x2c>)
    6db0:	47b0      	blx	r6
    6db2:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    6db4:	200a      	movs	r0, #10
    6db6:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    6db8:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    6dba:	bd70      	pop	{r4, r5, r6, pc}
    6dbc:	41004480 	.word	0x41004480
    6dc0:	41004400 	.word	0x41004400
    6dc4:	00000155 	.word	0x00000155

00006dc8 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    6dc8:	b570      	push	{r4, r5, r6, lr}
    6dca:	b082      	sub	sp, #8
    6dcc:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6dce:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6dd2:	425a      	negs	r2, r3
    6dd4:	4153      	adcs	r3, r2
    6dd6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6dd8:	b672      	cpsid	i
    6dda:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6dde:	2200      	movs	r2, #0
    6de0:	4b33      	ldr	r3, [pc, #204]	; (6eb0 <trx_reg_read+0xe8>)
    6de2:	701a      	strb	r2, [r3, #0]
	return flags;
    6de4:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6de6:	4e33      	ldr	r6, [pc, #204]	; (6eb4 <trx_reg_read+0xec>)
    6de8:	3201      	adds	r2, #1
    6dea:	4933      	ldr	r1, [pc, #204]	; (6eb8 <trx_reg_read+0xf0>)
    6dec:	0030      	movs	r0, r6
    6dee:	4b33      	ldr	r3, [pc, #204]	; (6ebc <trx_reg_read+0xf4>)
    6df0:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6df2:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6df4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6df6:	7e1a      	ldrb	r2, [r3, #24]
    6df8:	420a      	tst	r2, r1
    6dfa:	d0fc      	beq.n	6df6 <trx_reg_read+0x2e>
    6dfc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6dfe:	07d2      	lsls	r2, r2, #31
    6e00:	d502      	bpl.n	6e08 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6e02:	2280      	movs	r2, #128	; 0x80
    6e04:	4315      	orrs	r5, r2
    6e06:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6e08:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6e0a:	7e1a      	ldrb	r2, [r3, #24]
    6e0c:	420a      	tst	r2, r1
    6e0e:	d0fc      	beq.n	6e0a <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6e10:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6e12:	7e1a      	ldrb	r2, [r3, #24]
    6e14:	420a      	tst	r2, r1
    6e16:	d0fc      	beq.n	6e12 <trx_reg_read+0x4a>
    6e18:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6e1a:	0752      	lsls	r2, r2, #29
    6e1c:	d50c      	bpl.n	6e38 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6e1e:	8b5a      	ldrh	r2, [r3, #26]
    6e20:	0752      	lsls	r2, r2, #29
    6e22:	d501      	bpl.n	6e28 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6e24:	2204      	movs	r2, #4
    6e26:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e28:	4a22      	ldr	r2, [pc, #136]	; (6eb4 <trx_reg_read+0xec>)
    6e2a:	7992      	ldrb	r2, [r2, #6]
    6e2c:	2a01      	cmp	r2, #1
    6e2e:	d034      	beq.n	6e9a <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6e30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6e32:	b2d2      	uxtb	r2, r2
    6e34:	4922      	ldr	r1, [pc, #136]	; (6ec0 <trx_reg_read+0xf8>)
    6e36:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    6e38:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6e3a:	7e1a      	ldrb	r2, [r3, #24]
    6e3c:	420a      	tst	r2, r1
    6e3e:	d0fc      	beq.n	6e3a <trx_reg_read+0x72>
    6e40:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6e42:	07d2      	lsls	r2, r2, #31
    6e44:	d501      	bpl.n	6e4a <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6e46:	2200      	movs	r2, #0
    6e48:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    6e4a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6e4c:	7e1a      	ldrb	r2, [r3, #24]
    6e4e:	420a      	tst	r2, r1
    6e50:	d0fc      	beq.n	6e4c <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    6e52:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6e54:	7e1a      	ldrb	r2, [r3, #24]
    6e56:	420a      	tst	r2, r1
    6e58:	d0fc      	beq.n	6e54 <trx_reg_read+0x8c>
    6e5a:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    6e5c:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    6e5e:	0752      	lsls	r2, r2, #29
    6e60:	d50a      	bpl.n	6e78 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6e62:	8b5a      	ldrh	r2, [r3, #26]
    6e64:	0752      	lsls	r2, r2, #29
    6e66:	d501      	bpl.n	6e6c <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6e68:	2204      	movs	r2, #4
    6e6a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e6c:	4a11      	ldr	r2, [pc, #68]	; (6eb4 <trx_reg_read+0xec>)
    6e6e:	7992      	ldrb	r2, [r2, #6]
    6e70:	2a01      	cmp	r2, #1
    6e72:	d018      	beq.n	6ea6 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6e74:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6e76:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6e78:	2200      	movs	r2, #0
    6e7a:	490f      	ldr	r1, [pc, #60]	; (6eb8 <trx_reg_read+0xf0>)
    6e7c:	480d      	ldr	r0, [pc, #52]	; (6eb4 <trx_reg_read+0xec>)
    6e7e:	4b0f      	ldr	r3, [pc, #60]	; (6ebc <trx_reg_read+0xf4>)
    6e80:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6e82:	23ff      	movs	r3, #255	; 0xff
    6e84:	4223      	tst	r3, r4
    6e86:	d005      	beq.n	6e94 <trx_reg_read+0xcc>
		cpu_irq_enable();
    6e88:	2201      	movs	r2, #1
    6e8a:	4b09      	ldr	r3, [pc, #36]	; (6eb0 <trx_reg_read+0xe8>)
    6e8c:	701a      	strb	r2, [r3, #0]
    6e8e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6e92:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    6e94:	b2e8      	uxtb	r0, r5
}
    6e96:	b002      	add	sp, #8
    6e98:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6e9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6e9c:	05d2      	lsls	r2, r2, #23
    6e9e:	0dd2      	lsrs	r2, r2, #23
    6ea0:	4907      	ldr	r1, [pc, #28]	; (6ec0 <trx_reg_read+0xf8>)
    6ea2:	800a      	strh	r2, [r1, #0]
    6ea4:	e7c8      	b.n	6e38 <trx_reg_read+0x70>
    6ea6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6ea8:	05ed      	lsls	r5, r5, #23
    6eaa:	0ded      	lsrs	r5, r5, #23
    6eac:	e7e4      	b.n	6e78 <trx_reg_read+0xb0>
    6eae:	46c0      	nop			; (mov r8, r8)
    6eb0:	2000000a 	.word	0x2000000a
    6eb4:	20000aa0 	.word	0x20000aa0
    6eb8:	2000335c 	.word	0x2000335c
    6ebc:	00003d95 	.word	0x00003d95
    6ec0:	20003354 	.word	0x20003354

00006ec4 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    6ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ec6:	b083      	sub	sp, #12
    6ec8:	0006      	movs	r6, r0
    6eca:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6ecc:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6ed0:	425a      	negs	r2, r3
    6ed2:	4153      	adcs	r3, r2
    6ed4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6ed6:	b672      	cpsid	i
    6ed8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6edc:	2200      	movs	r2, #0
    6ede:	4b34      	ldr	r3, [pc, #208]	; (6fb0 <trx_reg_write+0xec>)
    6ee0:	701a      	strb	r2, [r3, #0]
	return flags;
    6ee2:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6ee4:	4f33      	ldr	r7, [pc, #204]	; (6fb4 <trx_reg_write+0xf0>)
    6ee6:	3201      	adds	r2, #1
    6ee8:	4933      	ldr	r1, [pc, #204]	; (6fb8 <trx_reg_write+0xf4>)
    6eea:	0038      	movs	r0, r7
    6eec:	4b33      	ldr	r3, [pc, #204]	; (6fbc <trx_reg_write+0xf8>)
    6eee:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6ef0:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6ef2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6ef4:	7e1a      	ldrb	r2, [r3, #24]
    6ef6:	420a      	tst	r2, r1
    6ef8:	d0fc      	beq.n	6ef4 <trx_reg_write+0x30>
    6efa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6efc:	07d2      	lsls	r2, r2, #31
    6efe:	d502      	bpl.n	6f06 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6f00:	22c0      	movs	r2, #192	; 0xc0
    6f02:	4316      	orrs	r6, r2
    6f04:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6f06:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6f08:	7e1a      	ldrb	r2, [r3, #24]
    6f0a:	420a      	tst	r2, r1
    6f0c:	d0fc      	beq.n	6f08 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6f0e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6f10:	7e1a      	ldrb	r2, [r3, #24]
    6f12:	420a      	tst	r2, r1
    6f14:	d0fc      	beq.n	6f10 <trx_reg_write+0x4c>
    6f16:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6f18:	0752      	lsls	r2, r2, #29
    6f1a:	d50c      	bpl.n	6f36 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6f1c:	8b5a      	ldrh	r2, [r3, #26]
    6f1e:	0752      	lsls	r2, r2, #29
    6f20:	d501      	bpl.n	6f26 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6f22:	2204      	movs	r2, #4
    6f24:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6f26:	4a23      	ldr	r2, [pc, #140]	; (6fb4 <trx_reg_write+0xf0>)
    6f28:	7992      	ldrb	r2, [r2, #6]
    6f2a:	2a01      	cmp	r2, #1
    6f2c:	d033      	beq.n	6f96 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6f2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6f30:	b2d2      	uxtb	r2, r2
    6f32:	4923      	ldr	r1, [pc, #140]	; (6fc0 <trx_reg_write+0xfc>)
    6f34:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    6f36:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6f38:	7e1a      	ldrb	r2, [r3, #24]
    6f3a:	420a      	tst	r2, r1
    6f3c:	d0fc      	beq.n	6f38 <trx_reg_write+0x74>
    6f3e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6f40:	07d2      	lsls	r2, r2, #31
    6f42:	d500      	bpl.n	6f46 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6f44:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    6f46:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6f48:	7e1a      	ldrb	r2, [r3, #24]
    6f4a:	420a      	tst	r2, r1
    6f4c:	d0fc      	beq.n	6f48 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6f4e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6f50:	7e1a      	ldrb	r2, [r3, #24]
    6f52:	420a      	tst	r2, r1
    6f54:	d0fc      	beq.n	6f50 <trx_reg_write+0x8c>
    6f56:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6f58:	0752      	lsls	r2, r2, #29
    6f5a:	d50c      	bpl.n	6f76 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6f5c:	8b5a      	ldrh	r2, [r3, #26]
    6f5e:	0752      	lsls	r2, r2, #29
    6f60:	d501      	bpl.n	6f66 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6f62:	2204      	movs	r2, #4
    6f64:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6f66:	4a13      	ldr	r2, [pc, #76]	; (6fb4 <trx_reg_write+0xf0>)
    6f68:	7992      	ldrb	r2, [r2, #6]
    6f6a:	2a01      	cmp	r2, #1
    6f6c:	d019      	beq.n	6fa2 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f70:	b2db      	uxtb	r3, r3
    6f72:	4a13      	ldr	r2, [pc, #76]	; (6fc0 <trx_reg_write+0xfc>)
    6f74:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6f76:	2200      	movs	r2, #0
    6f78:	490f      	ldr	r1, [pc, #60]	; (6fb8 <trx_reg_write+0xf4>)
    6f7a:	480e      	ldr	r0, [pc, #56]	; (6fb4 <trx_reg_write+0xf0>)
    6f7c:	4b0f      	ldr	r3, [pc, #60]	; (6fbc <trx_reg_write+0xf8>)
    6f7e:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6f80:	23ff      	movs	r3, #255	; 0xff
    6f82:	422b      	tst	r3, r5
    6f84:	d005      	beq.n	6f92 <trx_reg_write+0xce>
		cpu_irq_enable();
    6f86:	2201      	movs	r2, #1
    6f88:	4b09      	ldr	r3, [pc, #36]	; (6fb0 <trx_reg_write+0xec>)
    6f8a:	701a      	strb	r2, [r3, #0]
    6f8c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6f90:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    6f92:	b003      	add	sp, #12
    6f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6f96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6f98:	05d2      	lsls	r2, r2, #23
    6f9a:	0dd2      	lsrs	r2, r2, #23
    6f9c:	4908      	ldr	r1, [pc, #32]	; (6fc0 <trx_reg_write+0xfc>)
    6f9e:	800a      	strh	r2, [r1, #0]
    6fa0:	e7c9      	b.n	6f36 <trx_reg_write+0x72>
    6fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6fa4:	05db      	lsls	r3, r3, #23
    6fa6:	0ddb      	lsrs	r3, r3, #23
    6fa8:	4a05      	ldr	r2, [pc, #20]	; (6fc0 <trx_reg_write+0xfc>)
    6faa:	8013      	strh	r3, [r2, #0]
    6fac:	e7e3      	b.n	6f76 <trx_reg_write+0xb2>
    6fae:	46c0      	nop			; (mov r8, r8)
    6fb0:	2000000a 	.word	0x2000000a
    6fb4:	20000aa0 	.word	0x20000aa0
    6fb8:	2000335c 	.word	0x2000335c
    6fbc:	00003d95 	.word	0x00003d95
    6fc0:	20003354 	.word	0x20003354

00006fc4 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    6fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fc6:	46d6      	mov	lr, sl
    6fc8:	464f      	mov	r7, r9
    6fca:	4646      	mov	r6, r8
    6fcc:	b5c0      	push	{r6, r7, lr}
    6fce:	b082      	sub	sp, #8
    6fd0:	0005      	movs	r5, r0
    6fd2:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6fd4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6fd8:	425a      	negs	r2, r3
    6fda:	4153      	adcs	r3, r2
    6fdc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6fde:	b672      	cpsid	i
    6fe0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6fe4:	2200      	movs	r2, #0
    6fe6:	4b3e      	ldr	r3, [pc, #248]	; (70e0 <trx_frame_read+0x11c>)
    6fe8:	701a      	strb	r2, [r3, #0]
	return flags;
    6fea:	9b01      	ldr	r3, [sp, #4]
    6fec:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6fee:	4f3d      	ldr	r7, [pc, #244]	; (70e4 <trx_frame_read+0x120>)
    6ff0:	3201      	adds	r2, #1
    6ff2:	493d      	ldr	r1, [pc, #244]	; (70e8 <trx_frame_read+0x124>)
    6ff4:	0038      	movs	r0, r7
    6ff6:	4b3d      	ldr	r3, [pc, #244]	; (70ec <trx_frame_read+0x128>)
    6ff8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6ffa:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    6ffc:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6ffe:	7e1a      	ldrb	r2, [r3, #24]
    7000:	420a      	tst	r2, r1
    7002:	d0fc      	beq.n	6ffe <trx_frame_read+0x3a>
    7004:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7006:	07d2      	lsls	r2, r2, #31
    7008:	d501      	bpl.n	700e <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    700a:	2220      	movs	r2, #32
    700c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    700e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7010:	7e1a      	ldrb	r2, [r3, #24]
    7012:	420a      	tst	r2, r1
    7014:	d0fc      	beq.n	7010 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7016:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7018:	7e1a      	ldrb	r2, [r3, #24]
    701a:	420a      	tst	r2, r1
    701c:	d0fc      	beq.n	7018 <trx_frame_read+0x54>
    701e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7020:	0752      	lsls	r2, r2, #29
    7022:	d50c      	bpl.n	703e <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7024:	8b5a      	ldrh	r2, [r3, #26]
    7026:	0752      	lsls	r2, r2, #29
    7028:	d501      	bpl.n	702e <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    702a:	2204      	movs	r2, #4
    702c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    702e:	4a2d      	ldr	r2, [pc, #180]	; (70e4 <trx_frame_read+0x120>)
    7030:	7992      	ldrb	r2, [r2, #6]
    7032:	2a01      	cmp	r2, #1
    7034:	d013      	beq.n	705e <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7038:	b2db      	uxtb	r3, r3
    703a:	4a2d      	ldr	r2, [pc, #180]	; (70f0 <trx_frame_read+0x12c>)
    703c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    703e:	1e63      	subs	r3, r4, #1
    7040:	b2db      	uxtb	r3, r3
    7042:	2c00      	cmp	r4, #0
    7044:	d036      	beq.n	70b4 <trx_frame_read+0xf0>
    7046:	3301      	adds	r3, #1
    7048:	469c      	mov	ip, r3
    704a:	44ac      	add	ip, r5
    704c:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    704e:	4e25      	ldr	r6, [pc, #148]	; (70e4 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    7050:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7052:	2300      	movs	r3, #0
    7054:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    7056:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    7058:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    705a:	46b1      	mov	r9, r6
    705c:	e00f      	b.n	707e <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    705e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7060:	05db      	lsls	r3, r3, #23
    7062:	0ddb      	lsrs	r3, r3, #23
    7064:	4a22      	ldr	r2, [pc, #136]	; (70f0 <trx_frame_read+0x12c>)
    7066:	8013      	strh	r3, [r2, #0]
    7068:	e7e9      	b.n	703e <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    706a:	464a      	mov	r2, r9
    706c:	7992      	ldrb	r2, [r2, #6]
    706e:	2a01      	cmp	r2, #1
    7070:	d01c      	beq.n	70ac <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7072:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7074:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    7076:	702f      	strb	r7, [r5, #0]
		data++;
    7078:	3501      	adds	r5, #1
	while (length--) {
    707a:	4565      	cmp	r5, ip
    707c:	d01a      	beq.n	70b4 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    707e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7080:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7082:	4202      	tst	r2, r0
    7084:	d0fc      	beq.n	7080 <trx_frame_read+0xbc>
    7086:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7088:	4202      	tst	r2, r0
    708a:	d001      	beq.n	7090 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    708c:	4652      	mov	r2, sl
    708e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7090:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    7092:	4222      	tst	r2, r4
    7094:	d0fc      	beq.n	7090 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7096:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    7098:	420a      	tst	r2, r1
    709a:	d0fc      	beq.n	7096 <trx_frame_read+0xd2>
    709c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    709e:	420a      	tst	r2, r1
    70a0:	d0e9      	beq.n	7076 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    70a2:	8b5a      	ldrh	r2, [r3, #26]
    70a4:	420a      	tst	r2, r1
    70a6:	d0e0      	beq.n	706a <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    70a8:	8359      	strh	r1, [r3, #26]
    70aa:	e7de      	b.n	706a <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    70ac:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    70ae:	05ff      	lsls	r7, r7, #23
    70b0:	0dff      	lsrs	r7, r7, #23
    70b2:	e7e0      	b.n	7076 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    70b4:	2200      	movs	r2, #0
    70b6:	490c      	ldr	r1, [pc, #48]	; (70e8 <trx_frame_read+0x124>)
    70b8:	480a      	ldr	r0, [pc, #40]	; (70e4 <trx_frame_read+0x120>)
    70ba:	4b0c      	ldr	r3, [pc, #48]	; (70ec <trx_frame_read+0x128>)
    70bc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    70be:	23ff      	movs	r3, #255	; 0xff
    70c0:	4642      	mov	r2, r8
    70c2:	4213      	tst	r3, r2
    70c4:	d005      	beq.n	70d2 <trx_frame_read+0x10e>
		cpu_irq_enable();
    70c6:	2201      	movs	r2, #1
    70c8:	4b05      	ldr	r3, [pc, #20]	; (70e0 <trx_frame_read+0x11c>)
    70ca:	701a      	strb	r2, [r3, #0]
    70cc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    70d0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    70d2:	b002      	add	sp, #8
    70d4:	bc1c      	pop	{r2, r3, r4}
    70d6:	4690      	mov	r8, r2
    70d8:	4699      	mov	r9, r3
    70da:	46a2      	mov	sl, r4
    70dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    70de:	46c0      	nop			; (mov r8, r8)
    70e0:	2000000a 	.word	0x2000000a
    70e4:	20000aa0 	.word	0x20000aa0
    70e8:	2000335c 	.word	0x2000335c
    70ec:	00003d95 	.word	0x00003d95
    70f0:	20003354 	.word	0x20003354

000070f4 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    70f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    70f6:	46c6      	mov	lr, r8
    70f8:	b500      	push	{lr}
    70fa:	b082      	sub	sp, #8
    70fc:	0004      	movs	r4, r0
    70fe:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7100:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7104:	425a      	negs	r2, r3
    7106:	4153      	adcs	r3, r2
    7108:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    710a:	b672      	cpsid	i
    710c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7110:	2200      	movs	r2, #0
    7112:	4b3a      	ldr	r3, [pc, #232]	; (71fc <trx_frame_write+0x108>)
    7114:	701a      	strb	r2, [r3, #0]
	return flags;
    7116:	9b01      	ldr	r3, [sp, #4]
    7118:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    711a:	4f39      	ldr	r7, [pc, #228]	; (7200 <trx_frame_write+0x10c>)
    711c:	3201      	adds	r2, #1
    711e:	4939      	ldr	r1, [pc, #228]	; (7204 <trx_frame_write+0x110>)
    7120:	0038      	movs	r0, r7
    7122:	4b39      	ldr	r3, [pc, #228]	; (7208 <trx_frame_write+0x114>)
    7124:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7126:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    7128:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    712a:	7e1a      	ldrb	r2, [r3, #24]
    712c:	420a      	tst	r2, r1
    712e:	d0fc      	beq.n	712a <trx_frame_write+0x36>
    7130:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7132:	07d2      	lsls	r2, r2, #31
    7134:	d501      	bpl.n	713a <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7136:	2260      	movs	r2, #96	; 0x60
    7138:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    713a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    713c:	7e1a      	ldrb	r2, [r3, #24]
    713e:	420a      	tst	r2, r1
    7140:	d0fc      	beq.n	713c <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7142:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7144:	7e1a      	ldrb	r2, [r3, #24]
    7146:	420a      	tst	r2, r1
    7148:	d0fc      	beq.n	7144 <trx_frame_write+0x50>
    714a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    714c:	0752      	lsls	r2, r2, #29
    714e:	d50c      	bpl.n	716a <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7150:	8b5a      	ldrh	r2, [r3, #26]
    7152:	0752      	lsls	r2, r2, #29
    7154:	d501      	bpl.n	715a <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7156:	2204      	movs	r2, #4
    7158:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    715a:	4a29      	ldr	r2, [pc, #164]	; (7200 <trx_frame_write+0x10c>)
    715c:	7992      	ldrb	r2, [r2, #6]
    715e:	2a01      	cmp	r2, #1
    7160:	d00b      	beq.n	717a <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7162:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7164:	b2d2      	uxtb	r2, r2
    7166:	4929      	ldr	r1, [pc, #164]	; (720c <trx_frame_write+0x118>)
    7168:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    716a:	4a25      	ldr	r2, [pc, #148]	; (7200 <trx_frame_write+0x10c>)
    716c:	7992      	ldrb	r2, [r2, #6]
    716e:	4694      	mov	ip, r2
    7170:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    7172:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    7174:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    7176:	2404      	movs	r4, #4
    7178:	e00d      	b.n	7196 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    717a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    717c:	05d2      	lsls	r2, r2, #23
    717e:	0dd2      	lsrs	r2, r2, #23
    7180:	4922      	ldr	r1, [pc, #136]	; (720c <trx_frame_write+0x118>)
    7182:	800a      	strh	r2, [r1, #0]
    7184:	e7f1      	b.n	716a <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7186:	4662      	mov	r2, ip
    7188:	2a01      	cmp	r2, #1
    718a:	d01e      	beq.n	71ca <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    718c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    718e:	b2d2      	uxtb	r2, r2
    7190:	4e1e      	ldr	r6, [pc, #120]	; (720c <trx_frame_write+0x118>)
    7192:	8032      	strh	r2, [r6, #0]
    7194:	3101      	adds	r1, #1
	while (length--) {
    7196:	3d01      	subs	r5, #1
    7198:	b2ed      	uxtb	r5, r5
    719a:	2dff      	cmp	r5, #255	; 0xff
    719c:	d01b      	beq.n	71d6 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    719e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    71a0:	423a      	tst	r2, r7
    71a2:	d0fc      	beq.n	719e <trx_frame_write+0xaa>
    71a4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    71a6:	423a      	tst	r2, r7
    71a8:	d001      	beq.n	71ae <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    71aa:	780a      	ldrb	r2, [r1, #0]
    71ac:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    71ae:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    71b0:	4202      	tst	r2, r0
    71b2:	d0fc      	beq.n	71ae <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    71b4:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    71b6:	4222      	tst	r2, r4
    71b8:	d0fc      	beq.n	71b4 <trx_frame_write+0xc0>
    71ba:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    71bc:	4222      	tst	r2, r4
    71be:	d0e9      	beq.n	7194 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    71c0:	8b5a      	ldrh	r2, [r3, #26]
    71c2:	4222      	tst	r2, r4
    71c4:	d0df      	beq.n	7186 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    71c6:	835c      	strh	r4, [r3, #26]
    71c8:	e7dd      	b.n	7186 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    71ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    71cc:	05d2      	lsls	r2, r2, #23
    71ce:	0dd2      	lsrs	r2, r2, #23
    71d0:	4e0e      	ldr	r6, [pc, #56]	; (720c <trx_frame_write+0x118>)
    71d2:	8032      	strh	r2, [r6, #0]
    71d4:	e7de      	b.n	7194 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    71d6:	2200      	movs	r2, #0
    71d8:	490a      	ldr	r1, [pc, #40]	; (7204 <trx_frame_write+0x110>)
    71da:	4809      	ldr	r0, [pc, #36]	; (7200 <trx_frame_write+0x10c>)
    71dc:	4b0a      	ldr	r3, [pc, #40]	; (7208 <trx_frame_write+0x114>)
    71de:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    71e0:	23ff      	movs	r3, #255	; 0xff
    71e2:	4642      	mov	r2, r8
    71e4:	4213      	tst	r3, r2
    71e6:	d005      	beq.n	71f4 <trx_frame_write+0x100>
		cpu_irq_enable();
    71e8:	2201      	movs	r2, #1
    71ea:	4b04      	ldr	r3, [pc, #16]	; (71fc <trx_frame_write+0x108>)
    71ec:	701a      	strb	r2, [r3, #0]
    71ee:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    71f2:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    71f4:	b002      	add	sp, #8
    71f6:	bc04      	pop	{r2}
    71f8:	4690      	mov	r8, r2
    71fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    71fc:	2000000a 	.word	0x2000000a
    7200:	20000aa0 	.word	0x20000aa0
    7204:	2000335c 	.word	0x2000335c
    7208:	00003d95 	.word	0x00003d95
    720c:	20003354 	.word	0x20003354

00007210 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    7210:	b5f0      	push	{r4, r5, r6, r7, lr}
    7212:	46c6      	mov	lr, r8
    7214:	b500      	push	{lr}
    7216:	b082      	sub	sp, #8
    7218:	0006      	movs	r6, r0
    721a:	000d      	movs	r5, r1
    721c:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    721e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7222:	425a      	negs	r2, r3
    7224:	4153      	adcs	r3, r2
    7226:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    7228:	b672      	cpsid	i
    722a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    722e:	2200      	movs	r2, #0
    7230:	4b4d      	ldr	r3, [pc, #308]	; (7368 <trx_sram_write+0x158>)
    7232:	701a      	strb	r2, [r3, #0]
	return flags;
    7234:	9b01      	ldr	r3, [sp, #4]
    7236:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    7238:	4f4c      	ldr	r7, [pc, #304]	; (736c <trx_sram_write+0x15c>)
    723a:	3201      	adds	r2, #1
    723c:	494c      	ldr	r1, [pc, #304]	; (7370 <trx_sram_write+0x160>)
    723e:	0038      	movs	r0, r7
    7240:	4b4c      	ldr	r3, [pc, #304]	; (7374 <trx_sram_write+0x164>)
    7242:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7244:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    7246:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7248:	7e1a      	ldrb	r2, [r3, #24]
    724a:	420a      	tst	r2, r1
    724c:	d0fc      	beq.n	7248 <trx_sram_write+0x38>
    724e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7250:	07d2      	lsls	r2, r2, #31
    7252:	d501      	bpl.n	7258 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7254:	2240      	movs	r2, #64	; 0x40
    7256:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    7258:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    725a:	7e1a      	ldrb	r2, [r3, #24]
    725c:	420a      	tst	r2, r1
    725e:	d0fc      	beq.n	725a <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7260:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7262:	7e1a      	ldrb	r2, [r3, #24]
    7264:	420a      	tst	r2, r1
    7266:	d0fc      	beq.n	7262 <trx_sram_write+0x52>
    7268:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    726a:	0752      	lsls	r2, r2, #29
    726c:	d50c      	bpl.n	7288 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    726e:	8b5a      	ldrh	r2, [r3, #26]
    7270:	0752      	lsls	r2, r2, #29
    7272:	d501      	bpl.n	7278 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7274:	2204      	movs	r2, #4
    7276:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7278:	4a3c      	ldr	r2, [pc, #240]	; (736c <trx_sram_write+0x15c>)
    727a:	7992      	ldrb	r2, [r2, #6]
    727c:	2a01      	cmp	r2, #1
    727e:	d02b      	beq.n	72d8 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7280:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7282:	b2d2      	uxtb	r2, r2
    7284:	493c      	ldr	r1, [pc, #240]	; (7378 <trx_sram_write+0x168>)
    7286:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    7288:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    728a:	7e1a      	ldrb	r2, [r3, #24]
    728c:	420a      	tst	r2, r1
    728e:	d0fc      	beq.n	728a <trx_sram_write+0x7a>
    7290:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7292:	07d2      	lsls	r2, r2, #31
    7294:	d500      	bpl.n	7298 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7296:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7298:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    729a:	7e1a      	ldrb	r2, [r3, #24]
    729c:	420a      	tst	r2, r1
    729e:	d0fc      	beq.n	729a <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    72a0:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    72a2:	7e1a      	ldrb	r2, [r3, #24]
    72a4:	420a      	tst	r2, r1
    72a6:	d0fc      	beq.n	72a2 <trx_sram_write+0x92>
    72a8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    72aa:	0752      	lsls	r2, r2, #29
    72ac:	d50c      	bpl.n	72c8 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    72ae:	8b5a      	ldrh	r2, [r3, #26]
    72b0:	0752      	lsls	r2, r2, #29
    72b2:	d501      	bpl.n	72b8 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    72b4:	2204      	movs	r2, #4
    72b6:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72b8:	4a2c      	ldr	r2, [pc, #176]	; (736c <trx_sram_write+0x15c>)
    72ba:	7992      	ldrb	r2, [r2, #6]
    72bc:	2a01      	cmp	r2, #1
    72be:	d011      	beq.n	72e4 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    72c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72c2:	b2d2      	uxtb	r2, r2
    72c4:	492c      	ldr	r1, [pc, #176]	; (7378 <trx_sram_write+0x168>)
    72c6:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72c8:	4a28      	ldr	r2, [pc, #160]	; (736c <trx_sram_write+0x15c>)
    72ca:	7992      	ldrb	r2, [r2, #6]
    72cc:	4694      	mov	ip, r2
    72ce:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    72d0:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    72d2:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    72d4:	2104      	movs	r1, #4
    72d6:	e013      	b.n	7300 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    72d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72da:	05d2      	lsls	r2, r2, #23
    72dc:	0dd2      	lsrs	r2, r2, #23
    72de:	4926      	ldr	r1, [pc, #152]	; (7378 <trx_sram_write+0x168>)
    72e0:	800a      	strh	r2, [r1, #0]
    72e2:	e7d1      	b.n	7288 <trx_sram_write+0x78>
    72e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72e6:	05d2      	lsls	r2, r2, #23
    72e8:	0dd2      	lsrs	r2, r2, #23
    72ea:	4923      	ldr	r1, [pc, #140]	; (7378 <trx_sram_write+0x168>)
    72ec:	800a      	strh	r2, [r1, #0]
    72ee:	e7eb      	b.n	72c8 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72f0:	4662      	mov	r2, ip
    72f2:	2a01      	cmp	r2, #1
    72f4:	d01e      	beq.n	7334 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    72f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72f8:	b2d2      	uxtb	r2, r2
    72fa:	4f1f      	ldr	r7, [pc, #124]	; (7378 <trx_sram_write+0x168>)
    72fc:	803a      	strh	r2, [r7, #0]
    72fe:	3001      	adds	r0, #1
	while (length--) {
    7300:	3c01      	subs	r4, #1
    7302:	b2e4      	uxtb	r4, r4
    7304:	2cff      	cmp	r4, #255	; 0xff
    7306:	d01b      	beq.n	7340 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7308:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    730a:	4232      	tst	r2, r6
    730c:	d0fc      	beq.n	7308 <trx_sram_write+0xf8>
    730e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7310:	4232      	tst	r2, r6
    7312:	d001      	beq.n	7318 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7314:	7802      	ldrb	r2, [r0, #0]
    7316:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7318:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    731a:	422a      	tst	r2, r5
    731c:	d0fc      	beq.n	7318 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    731e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    7320:	420a      	tst	r2, r1
    7322:	d0fc      	beq.n	731e <trx_sram_write+0x10e>
    7324:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7326:	420a      	tst	r2, r1
    7328:	d0e9      	beq.n	72fe <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    732a:	8b5a      	ldrh	r2, [r3, #26]
    732c:	420a      	tst	r2, r1
    732e:	d0df      	beq.n	72f0 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7330:	8359      	strh	r1, [r3, #26]
    7332:	e7dd      	b.n	72f0 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7334:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7336:	05d2      	lsls	r2, r2, #23
    7338:	0dd2      	lsrs	r2, r2, #23
    733a:	4f0f      	ldr	r7, [pc, #60]	; (7378 <trx_sram_write+0x168>)
    733c:	803a      	strh	r2, [r7, #0]
    733e:	e7de      	b.n	72fe <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    7340:	2200      	movs	r2, #0
    7342:	490b      	ldr	r1, [pc, #44]	; (7370 <trx_sram_write+0x160>)
    7344:	4809      	ldr	r0, [pc, #36]	; (736c <trx_sram_write+0x15c>)
    7346:	4b0b      	ldr	r3, [pc, #44]	; (7374 <trx_sram_write+0x164>)
    7348:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    734a:	23ff      	movs	r3, #255	; 0xff
    734c:	4642      	mov	r2, r8
    734e:	4213      	tst	r3, r2
    7350:	d005      	beq.n	735e <trx_sram_write+0x14e>
		cpu_irq_enable();
    7352:	2201      	movs	r2, #1
    7354:	4b04      	ldr	r3, [pc, #16]	; (7368 <trx_sram_write+0x158>)
    7356:	701a      	strb	r2, [r3, #0]
    7358:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    735c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    735e:	b002      	add	sp, #8
    7360:	bc04      	pop	{r2}
    7362:	4690      	mov	r8, r2
    7364:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7366:	46c0      	nop			; (mov r8, r8)
    7368:	2000000a 	.word	0x2000000a
    736c:	20000aa0 	.word	0x20000aa0
    7370:	2000335c 	.word	0x2000335c
    7374:	00003d95 	.word	0x00003d95
    7378:	20003354 	.word	0x20003354

0000737c <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    737c:	b5f0      	push	{r4, r5, r6, r7, lr}
    737e:	46d6      	mov	lr, sl
    7380:	464f      	mov	r7, r9
    7382:	4646      	mov	r6, r8
    7384:	b5c0      	push	{r6, r7, lr}
    7386:	b082      	sub	sp, #8
    7388:	0004      	movs	r4, r0
    738a:	000d      	movs	r5, r1
    738c:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    738e:	2001      	movs	r0, #1
    7390:	4b56      	ldr	r3, [pc, #344]	; (74ec <trx_sram_read+0x170>)
    7392:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7394:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7398:	425a      	negs	r2, r3
    739a:	4153      	adcs	r3, r2
    739c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    739e:	b672      	cpsid	i
    73a0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    73a4:	2200      	movs	r2, #0
    73a6:	4b52      	ldr	r3, [pc, #328]	; (74f0 <trx_sram_read+0x174>)
    73a8:	701a      	strb	r2, [r3, #0]
	return flags;
    73aa:	9b01      	ldr	r3, [sp, #4]
    73ac:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    73ae:	4e51      	ldr	r6, [pc, #324]	; (74f4 <trx_sram_read+0x178>)
    73b0:	3201      	adds	r2, #1
    73b2:	4951      	ldr	r1, [pc, #324]	; (74f8 <trx_sram_read+0x17c>)
    73b4:	0030      	movs	r0, r6
    73b6:	4b51      	ldr	r3, [pc, #324]	; (74fc <trx_sram_read+0x180>)
    73b8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    73ba:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    73bc:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    73be:	7e1a      	ldrb	r2, [r3, #24]
    73c0:	420a      	tst	r2, r1
    73c2:	d0fc      	beq.n	73be <trx_sram_read+0x42>
    73c4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    73c6:	07d2      	lsls	r2, r2, #31
    73c8:	d501      	bpl.n	73ce <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    73ca:	2200      	movs	r2, #0
    73cc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    73ce:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    73d0:	7e1a      	ldrb	r2, [r3, #24]
    73d2:	420a      	tst	r2, r1
    73d4:	d0fc      	beq.n	73d0 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    73d6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    73d8:	7e1a      	ldrb	r2, [r3, #24]
    73da:	420a      	tst	r2, r1
    73dc:	d0fc      	beq.n	73d8 <trx_sram_read+0x5c>
    73de:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    73e0:	0752      	lsls	r2, r2, #29
    73e2:	d50c      	bpl.n	73fe <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    73e4:	8b5a      	ldrh	r2, [r3, #26]
    73e6:	0752      	lsls	r2, r2, #29
    73e8:	d501      	bpl.n	73ee <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    73ea:	2204      	movs	r2, #4
    73ec:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    73ee:	4a41      	ldr	r2, [pc, #260]	; (74f4 <trx_sram_read+0x178>)
    73f0:	7992      	ldrb	r2, [r2, #6]
    73f2:	2a01      	cmp	r2, #1
    73f4:	d033      	beq.n	745e <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    73f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    73f8:	b2d2      	uxtb	r2, r2
    73fa:	4941      	ldr	r1, [pc, #260]	; (7500 <trx_sram_read+0x184>)
    73fc:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    73fe:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7400:	7e1a      	ldrb	r2, [r3, #24]
    7402:	420a      	tst	r2, r1
    7404:	d0fc      	beq.n	7400 <trx_sram_read+0x84>
    7406:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7408:	07d2      	lsls	r2, r2, #31
    740a:	d500      	bpl.n	740e <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    740c:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    740e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7410:	7e1a      	ldrb	r2, [r3, #24]
    7412:	420a      	tst	r2, r1
    7414:	d0fc      	beq.n	7410 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7416:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7418:	7e1a      	ldrb	r2, [r3, #24]
    741a:	420a      	tst	r2, r1
    741c:	d0fc      	beq.n	7418 <trx_sram_read+0x9c>
    741e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7420:	0752      	lsls	r2, r2, #29
    7422:	d50c      	bpl.n	743e <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7424:	8b5a      	ldrh	r2, [r3, #26]
    7426:	0752      	lsls	r2, r2, #29
    7428:	d501      	bpl.n	742e <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    742a:	2204      	movs	r2, #4
    742c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    742e:	4a31      	ldr	r2, [pc, #196]	; (74f4 <trx_sram_read+0x178>)
    7430:	7992      	ldrb	r2, [r2, #6]
    7432:	2a01      	cmp	r2, #1
    7434:	d019      	beq.n	746a <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7438:	b2db      	uxtb	r3, r3
    743a:	4a31      	ldr	r2, [pc, #196]	; (7500 <trx_sram_read+0x184>)
    743c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    743e:	1e7b      	subs	r3, r7, #1
    7440:	b2db      	uxtb	r3, r3
    7442:	2f00      	cmp	r7, #0
    7444:	d03c      	beq.n	74c0 <trx_sram_read+0x144>
    7446:	3301      	adds	r3, #1
    7448:	469c      	mov	ip, r3
    744a:	44ac      	add	ip, r5
    744c:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    744e:	4e29      	ldr	r6, [pc, #164]	; (74f4 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    7450:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7452:	2300      	movs	r3, #0
    7454:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    7456:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    7458:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    745a:	46b1      	mov	r9, r6
    745c:	e015      	b.n	748a <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    745e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7460:	05d2      	lsls	r2, r2, #23
    7462:	0dd2      	lsrs	r2, r2, #23
    7464:	4926      	ldr	r1, [pc, #152]	; (7500 <trx_sram_read+0x184>)
    7466:	800a      	strh	r2, [r1, #0]
    7468:	e7c9      	b.n	73fe <trx_sram_read+0x82>
    746a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    746c:	05db      	lsls	r3, r3, #23
    746e:	0ddb      	lsrs	r3, r3, #23
    7470:	4a23      	ldr	r2, [pc, #140]	; (7500 <trx_sram_read+0x184>)
    7472:	8013      	strh	r3, [r2, #0]
    7474:	e7e3      	b.n	743e <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7476:	464a      	mov	r2, r9
    7478:	7992      	ldrb	r2, [r2, #6]
    747a:	2a01      	cmp	r2, #1
    747c:	d01c      	beq.n	74b8 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    747e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7480:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    7482:	702f      	strb	r7, [r5, #0]
		data++;
    7484:	3501      	adds	r5, #1
	while (length--) {
    7486:	4565      	cmp	r5, ip
    7488:	d01a      	beq.n	74c0 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    748a:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    748c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    748e:	4202      	tst	r2, r0
    7490:	d0fc      	beq.n	748c <trx_sram_read+0x110>
    7492:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7494:	4202      	tst	r2, r0
    7496:	d001      	beq.n	749c <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7498:	4652      	mov	r2, sl
    749a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    749c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    749e:	4222      	tst	r2, r4
    74a0:	d0fc      	beq.n	749c <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    74a2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    74a4:	420a      	tst	r2, r1
    74a6:	d0fc      	beq.n	74a2 <trx_sram_read+0x126>
    74a8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    74aa:	420a      	tst	r2, r1
    74ac:	d0e9      	beq.n	7482 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    74ae:	8b5a      	ldrh	r2, [r3, #26]
    74b0:	420a      	tst	r2, r1
    74b2:	d0e0      	beq.n	7476 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    74b4:	8359      	strh	r1, [r3, #26]
    74b6:	e7de      	b.n	7476 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    74b8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    74ba:	05ff      	lsls	r7, r7, #23
    74bc:	0dff      	lsrs	r7, r7, #23
    74be:	e7e0      	b.n	7482 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    74c0:	2200      	movs	r2, #0
    74c2:	490d      	ldr	r1, [pc, #52]	; (74f8 <trx_sram_read+0x17c>)
    74c4:	480b      	ldr	r0, [pc, #44]	; (74f4 <trx_sram_read+0x178>)
    74c6:	4b0d      	ldr	r3, [pc, #52]	; (74fc <trx_sram_read+0x180>)
    74c8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    74ca:	23ff      	movs	r3, #255	; 0xff
    74cc:	4642      	mov	r2, r8
    74ce:	4213      	tst	r3, r2
    74d0:	d005      	beq.n	74de <trx_sram_read+0x162>
		cpu_irq_enable();
    74d2:	2201      	movs	r2, #1
    74d4:	4b06      	ldr	r3, [pc, #24]	; (74f0 <trx_sram_read+0x174>)
    74d6:	701a      	strb	r2, [r3, #0]
    74d8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    74dc:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    74de:	b002      	add	sp, #8
    74e0:	bc1c      	pop	{r2, r3, r4}
    74e2:	4690      	mov	r8, r2
    74e4:	4699      	mov	r9, r3
    74e6:	46a2      	mov	sl, r4
    74e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    74ea:	46c0      	nop			; (mov r8, r8)
    74ec:	00000155 	.word	0x00000155
    74f0:	2000000a 	.word	0x2000000a
    74f4:	20000aa0 	.word	0x20000aa0
    74f8:	2000335c 	.word	0x2000335c
    74fc:	00003d95 	.word	0x00003d95
    7500:	20003354 	.word	0x20003354

00007504 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    7504:	b5f0      	push	{r4, r5, r6, r7, lr}
    7506:	46d6      	mov	lr, sl
    7508:	464f      	mov	r7, r9
    750a:	4646      	mov	r6, r8
    750c:	b5c0      	push	{r6, r7, lr}
    750e:	0006      	movs	r6, r0
    7510:	468a      	mov	sl, r1
    7512:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    7514:	2001      	movs	r0, #1
    7516:	4b76      	ldr	r3, [pc, #472]	; (76f0 <trx_aes_wrrd+0x1ec>)
    7518:	4798      	blx	r3

	ENTER_TRX_REGION();
    751a:	2100      	movs	r1, #0
    751c:	2000      	movs	r0, #0
    751e:	4b75      	ldr	r3, [pc, #468]	; (76f4 <trx_aes_wrrd+0x1f0>)
    7520:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    7522:	4f75      	ldr	r7, [pc, #468]	; (76f8 <trx_aes_wrrd+0x1f4>)
    7524:	2201      	movs	r2, #1
    7526:	4975      	ldr	r1, [pc, #468]	; (76fc <trx_aes_wrrd+0x1f8>)
    7528:	0038      	movs	r0, r7
    752a:	4b75      	ldr	r3, [pc, #468]	; (7700 <trx_aes_wrrd+0x1fc>)
    752c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    752e:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    7530:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7532:	7e1a      	ldrb	r2, [r3, #24]
    7534:	420a      	tst	r2, r1
    7536:	d0fc      	beq.n	7532 <trx_aes_wrrd+0x2e>
    7538:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    753a:	07d2      	lsls	r2, r2, #31
    753c:	d501      	bpl.n	7542 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    753e:	2240      	movs	r2, #64	; 0x40
    7540:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    7542:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7544:	7e1a      	ldrb	r2, [r3, #24]
    7546:	420a      	tst	r2, r1
    7548:	d0fc      	beq.n	7544 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    754a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    754c:	7e1a      	ldrb	r2, [r3, #24]
    754e:	420a      	tst	r2, r1
    7550:	d0fc      	beq.n	754c <trx_aes_wrrd+0x48>
    7552:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7554:	0752      	lsls	r2, r2, #29
    7556:	d50c      	bpl.n	7572 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7558:	8b5a      	ldrh	r2, [r3, #26]
    755a:	0752      	lsls	r2, r2, #29
    755c:	d501      	bpl.n	7562 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    755e:	2204      	movs	r2, #4
    7560:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7562:	4a65      	ldr	r2, [pc, #404]	; (76f8 <trx_aes_wrrd+0x1f4>)
    7564:	7992      	ldrb	r2, [r2, #6]
    7566:	2a01      	cmp	r2, #1
    7568:	d055      	beq.n	7616 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    756a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    756c:	b2d2      	uxtb	r2, r2
    756e:	4965      	ldr	r1, [pc, #404]	; (7704 <trx_aes_wrrd+0x200>)
    7570:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    7572:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7574:	7e1a      	ldrb	r2, [r3, #24]
    7576:	420a      	tst	r2, r1
    7578:	d0fc      	beq.n	7574 <trx_aes_wrrd+0x70>
    757a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    757c:	07d2      	lsls	r2, r2, #31
    757e:	d500      	bpl.n	7582 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7580:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7582:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7584:	7e1a      	ldrb	r2, [r3, #24]
    7586:	420a      	tst	r2, r1
    7588:	d0fc      	beq.n	7584 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    758a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    758c:	7e1a      	ldrb	r2, [r3, #24]
    758e:	420a      	tst	r2, r1
    7590:	d0fc      	beq.n	758c <trx_aes_wrrd+0x88>
    7592:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7594:	0752      	lsls	r2, r2, #29
    7596:	d50c      	bpl.n	75b2 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7598:	8b5a      	ldrh	r2, [r3, #26]
    759a:	0752      	lsls	r2, r2, #29
    759c:	d501      	bpl.n	75a2 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    759e:	2204      	movs	r2, #4
    75a0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    75a2:	4a55      	ldr	r2, [pc, #340]	; (76f8 <trx_aes_wrrd+0x1f4>)
    75a4:	7992      	ldrb	r2, [r2, #6]
    75a6:	2a01      	cmp	r2, #1
    75a8:	d03b      	beq.n	7622 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    75aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    75ac:	b2d2      	uxtb	r2, r2
    75ae:	4955      	ldr	r1, [pc, #340]	; (7704 <trx_aes_wrrd+0x200>)
    75b0:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    75b2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    75b4:	7e1a      	ldrb	r2, [r3, #24]
    75b6:	420a      	tst	r2, r1
    75b8:	d0fc      	beq.n	75b4 <trx_aes_wrrd+0xb0>
    75ba:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    75bc:	07d2      	lsls	r2, r2, #31
    75be:	d502      	bpl.n	75c6 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    75c0:	4652      	mov	r2, sl
    75c2:	7812      	ldrb	r2, [r2, #0]
    75c4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    75c6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    75c8:	7e1a      	ldrb	r2, [r3, #24]
    75ca:	420a      	tst	r2, r1
    75cc:	d0fc      	beq.n	75c8 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    75ce:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    75d0:	7e1a      	ldrb	r2, [r3, #24]
    75d2:	420a      	tst	r2, r1
    75d4:	d0fc      	beq.n	75d0 <trx_aes_wrrd+0xcc>
    75d6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    75d8:	0752      	lsls	r2, r2, #29
    75da:	d50c      	bpl.n	75f6 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    75dc:	8b5a      	ldrh	r2, [r3, #26]
    75de:	0752      	lsls	r2, r2, #29
    75e0:	d501      	bpl.n	75e6 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    75e2:	2204      	movs	r2, #4
    75e4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    75e6:	4a44      	ldr	r2, [pc, #272]	; (76f8 <trx_aes_wrrd+0x1f4>)
    75e8:	7992      	ldrb	r2, [r2, #6]
    75ea:	2a01      	cmp	r2, #1
    75ec:	d01f      	beq.n	762e <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    75ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    75f0:	b2db      	uxtb	r3, r3
    75f2:	4a44      	ldr	r2, [pc, #272]	; (7704 <trx_aes_wrrd+0x200>)
    75f4:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    75f6:	2700      	movs	r7, #0
    75f8:	2c00      	cmp	r4, #0
    75fa:	d043      	beq.n	7684 <trx_aes_wrrd+0x180>
    75fc:	4656      	mov	r6, sl
    75fe:	3c01      	subs	r4, #1
    7600:	b2e4      	uxtb	r4, r4
    7602:	3401      	adds	r4, #1
    7604:	44a2      	add	sl, r4
    7606:	46d0      	mov	r8, sl
    7608:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    760a:	4d3b      	ldr	r5, [pc, #236]	; (76f8 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    760c:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    760e:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    7610:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7612:	46a9      	mov	r9, r5
    7614:	e01b      	b.n	764e <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7616:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7618:	05d2      	lsls	r2, r2, #23
    761a:	0dd2      	lsrs	r2, r2, #23
    761c:	4939      	ldr	r1, [pc, #228]	; (7704 <trx_aes_wrrd+0x200>)
    761e:	800a      	strh	r2, [r1, #0]
    7620:	e7a7      	b.n	7572 <trx_aes_wrrd+0x6e>
    7622:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7624:	05d2      	lsls	r2, r2, #23
    7626:	0dd2      	lsrs	r2, r2, #23
    7628:	4936      	ldr	r1, [pc, #216]	; (7704 <trx_aes_wrrd+0x200>)
    762a:	800a      	strh	r2, [r1, #0]
    762c:	e7c1      	b.n	75b2 <trx_aes_wrrd+0xae>
    762e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7630:	05db      	lsls	r3, r3, #23
    7632:	0ddb      	lsrs	r3, r3, #23
    7634:	4a33      	ldr	r2, [pc, #204]	; (7704 <trx_aes_wrrd+0x200>)
    7636:	8013      	strh	r3, [r2, #0]
    7638:	e7dd      	b.n	75f6 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    763a:	464a      	mov	r2, r9
    763c:	7992      	ldrb	r2, [r2, #6]
    763e:	2a01      	cmp	r2, #1
    7640:	d01c      	beq.n	767c <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7642:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7644:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21 || SAMR30
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    7646:	7037      	strb	r7, [r6, #0]
    7648:	3601      	adds	r6, #1
	while (length > 0) {
    764a:	45b0      	cmp	r8, r6
    764c:	d01a      	beq.n	7684 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    764e:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7650:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7652:	4202      	tst	r2, r0
    7654:	d0fc      	beq.n	7650 <trx_aes_wrrd+0x14c>
    7656:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7658:	4202      	tst	r2, r0
    765a:	d001      	beq.n	7660 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    765c:	7872      	ldrb	r2, [r6, #1]
    765e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7660:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    7662:	4222      	tst	r2, r4
    7664:	d0fc      	beq.n	7660 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7666:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    7668:	420a      	tst	r2, r1
    766a:	d0fc      	beq.n	7666 <trx_aes_wrrd+0x162>
    766c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    766e:	420a      	tst	r2, r1
    7670:	d0e9      	beq.n	7646 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7672:	8b5a      	ldrh	r2, [r3, #26]
    7674:	420a      	tst	r2, r1
    7676:	d0e0      	beq.n	763a <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7678:	8359      	strh	r1, [r3, #26]
    767a:	e7de      	b.n	763a <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    767c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    767e:	05ff      	lsls	r7, r7, #23
    7680:	0dff      	lsrs	r7, r7, #23
    7682:	e7e0      	b.n	7646 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7684:	4b1c      	ldr	r3, [pc, #112]	; (76f8 <trx_aes_wrrd+0x1f4>)
    7686:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    7688:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    768a:	7e1a      	ldrb	r2, [r3, #24]
    768c:	420a      	tst	r2, r1
    768e:	d0fc      	beq.n	768a <trx_aes_wrrd+0x186>
    7690:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7692:	07d2      	lsls	r2, r2, #31
    7694:	d501      	bpl.n	769a <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7696:	2200      	movs	r2, #0
    7698:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    769a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    769c:	7e1a      	ldrb	r2, [r3, #24]
    769e:	420a      	tst	r2, r1
    76a0:	d0fc      	beq.n	769c <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    76a2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    76a4:	7e1a      	ldrb	r2, [r3, #24]
    76a6:	420a      	tst	r2, r1
    76a8:	d0fc      	beq.n	76a4 <trx_aes_wrrd+0x1a0>
    76aa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    76ac:	0752      	lsls	r2, r2, #29
    76ae:	d50a      	bpl.n	76c6 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    76b0:	8b5a      	ldrh	r2, [r3, #26]
    76b2:	0752      	lsls	r2, r2, #29
    76b4:	d501      	bpl.n	76ba <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    76b6:	2204      	movs	r2, #4
    76b8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    76ba:	4a0f      	ldr	r2, [pc, #60]	; (76f8 <trx_aes_wrrd+0x1f4>)
    76bc:	7992      	ldrb	r2, [r2, #6]
    76be:	2a01      	cmp	r2, #1
    76c0:	d011      	beq.n	76e6 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    76c2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    76c4:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    76c6:	4653      	mov	r3, sl
    76c8:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    76ca:	2200      	movs	r2, #0
    76cc:	490b      	ldr	r1, [pc, #44]	; (76fc <trx_aes_wrrd+0x1f8>)
    76ce:	480a      	ldr	r0, [pc, #40]	; (76f8 <trx_aes_wrrd+0x1f4>)
    76d0:	4b0b      	ldr	r3, [pc, #44]	; (7700 <trx_aes_wrrd+0x1fc>)
    76d2:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    76d4:	2100      	movs	r1, #0
    76d6:	2000      	movs	r0, #0
    76d8:	4b0b      	ldr	r3, [pc, #44]	; (7708 <trx_aes_wrrd+0x204>)
    76da:	4798      	blx	r3
}
    76dc:	bc1c      	pop	{r2, r3, r4}
    76de:	4690      	mov	r8, r2
    76e0:	4699      	mov	r9, r3
    76e2:	46a2      	mov	sl, r4
    76e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    76e6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    76e8:	05ff      	lsls	r7, r7, #23
    76ea:	0dff      	lsrs	r7, r7, #23
    76ec:	e7eb      	b.n	76c6 <trx_aes_wrrd+0x1c2>
    76ee:	46c0      	nop			; (mov r8, r8)
    76f0:	00000155 	.word	0x00000155
    76f4:	000034e5 	.word	0x000034e5
    76f8:	20000aa0 	.word	0x20000aa0
    76fc:	2000335c 	.word	0x2000335c
    7700:	00003d95 	.word	0x00003d95
    7704:	20003354 	.word	0x20003354
    7708:	000034c5 	.word	0x000034c5

0000770c <appCmdDataConf>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
}
    770c:	4770      	bx	lr
	...

00007710 <appCmdIdentifyPeriodTimerHandler>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    7710:	2280      	movs	r2, #128	; 0x80
    7712:	0312      	lsls	r2, r2, #12
    7714:	4b01      	ldr	r3, [pc, #4]	; (771c <appCmdIdentifyPeriodTimerHandler+0xc>)
    7716:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    7718:	4770      	bx	lr
    771a:	46c0      	nop			; (mov r8, r8)
    771c:	41004400 	.word	0x41004400

00007720 <appCmdIdentifyDurationTimerHandler>:
{
    7720:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    7722:	2280      	movs	r2, #128	; 0x80
    7724:	0312      	lsls	r2, r2, #12
    7726:	4b03      	ldr	r3, [pc, #12]	; (7734 <appCmdIdentifyDurationTimerHandler+0x14>)
    7728:	619a      	str	r2, [r3, #24]
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    772a:	4803      	ldr	r0, [pc, #12]	; (7738 <appCmdIdentifyDurationTimerHandler+0x18>)
    772c:	4b03      	ldr	r3, [pc, #12]	; (773c <appCmdIdentifyDurationTimerHandler+0x1c>)
    772e:	4798      	blx	r3
}
    7730:	bd10      	pop	{r4, pc}
    7732:	46c0      	nop			; (mov r8, r8)
    7734:	41004400 	.word	0x41004400
    7738:	20000418 	.word	0x20000418
    773c:	000067b1 	.word	0x000067b1

00007740 <appCmdHandle>:
{
    7740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7742:	0004      	movs	r4, r0
		return false;
    7744:	2000      	movs	r0, #0
	if (size < sizeof(AppCmdHeader_t)) {
    7746:	2900      	cmp	r1, #0
    7748:	d002      	beq.n	7750 <appCmdHandle+0x10>
	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    774a:	7823      	ldrb	r3, [r4, #0]
    774c:	2b10      	cmp	r3, #16
    774e:	d000      	beq.n	7752 <appCmdHandle+0x12>
}
    7750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (sizeof(AppCmdIdentify_t) != size) {
    7752:	2905      	cmp	r1, #5
    7754:	d1fc      	bne.n	7750 <appCmdHandle+0x10>
		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    7756:	4e12      	ldr	r6, [pc, #72]	; (77a0 <appCmdHandle+0x60>)
    7758:	0030      	movs	r0, r6
    775a:	4f12      	ldr	r7, [pc, #72]	; (77a4 <appCmdHandle+0x64>)
    775c:	47b8      	blx	r7
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    775e:	4d12      	ldr	r5, [pc, #72]	; (77a8 <appCmdHandle+0x68>)
    7760:	0028      	movs	r0, r5
    7762:	47b8      	blx	r7
		appCmdIdentifyDurationTimer.interval = req->duration;
    7764:	7862      	ldrb	r2, [r4, #1]
    7766:	78a3      	ldrb	r3, [r4, #2]
    7768:	021b      	lsls	r3, r3, #8
    776a:	4313      	orrs	r3, r2
    776c:	60b3      	str	r3, [r6, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    776e:	2300      	movs	r3, #0
    7770:	7333      	strb	r3, [r6, #12]
			= appCmdIdentifyDurationTimerHandler;
    7772:	4b0e      	ldr	r3, [pc, #56]	; (77ac <appCmdHandle+0x6c>)
    7774:	6133      	str	r3, [r6, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    7776:	0030      	movs	r0, r6
    7778:	4e0d      	ldr	r6, [pc, #52]	; (77b0 <appCmdHandle+0x70>)
    777a:	47b0      	blx	r6
		appCmdIdentifyPeriodTimer.interval = req->period;
    777c:	78e2      	ldrb	r2, [r4, #3]
    777e:	7923      	ldrb	r3, [r4, #4]
    7780:	021b      	lsls	r3, r3, #8
    7782:	4313      	orrs	r3, r2
    7784:	60ab      	str	r3, [r5, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    7786:	2301      	movs	r3, #1
    7788:	732b      	strb	r3, [r5, #12]
			= appCmdIdentifyPeriodTimerHandler;
    778a:	4b0a      	ldr	r3, [pc, #40]	; (77b4 <appCmdHandle+0x74>)
    778c:	612b      	str	r3, [r5, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    778e:	0028      	movs	r0, r5
    7790:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
    7792:	2280      	movs	r2, #128	; 0x80
    7794:	0312      	lsls	r2, r2, #12
    7796:	4b08      	ldr	r3, [pc, #32]	; (77b8 <appCmdHandle+0x78>)
    7798:	615a      	str	r2, [r3, #20]
		return true;
    779a:	2001      	movs	r0, #1
    779c:	e7d8      	b.n	7750 <appCmdHandle+0x10>
    779e:	46c0      	nop			; (mov r8, r8)
    77a0:	20000404 	.word	0x20000404
    77a4:	000067b1 	.word	0x000067b1
    77a8:	20000418 	.word	0x20000418
    77ac:	00007721 	.word	0x00007721
    77b0:	0000681d 	.word	0x0000681d
    77b4:	00007711 	.word	0x00007711
    77b8:	41004400 	.word	0x41004400

000077bc <APP_CommandsInit>:
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    77bc:	4b05      	ldr	r3, [pc, #20]	; (77d4 <APP_CommandsInit+0x18>)
    77be:	2200      	movs	r2, #0
    77c0:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler = appCmdIdentifyDurationTimerHandler;
    77c2:	4a05      	ldr	r2, [pc, #20]	; (77d8 <APP_CommandsInit+0x1c>)
    77c4:	611a      	str	r2, [r3, #16]
	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    77c6:	4b05      	ldr	r3, [pc, #20]	; (77dc <APP_CommandsInit+0x20>)
    77c8:	2201      	movs	r2, #1
    77ca:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    77cc:	4a04      	ldr	r2, [pc, #16]	; (77e0 <APP_CommandsInit+0x24>)
    77ce:	611a      	str	r2, [r3, #16]
}
    77d0:	4770      	bx	lr
    77d2:	46c0      	nop			; (mov r8, r8)
    77d4:	20000404 	.word	0x20000404
    77d8:	00007721 	.word	0x00007721
    77dc:	20000418 	.word	0x20000418
    77e0:	00007711 	.word	0x00007711

000077e4 <APP_CommandsByteReceived>:
{
    77e4:	b510      	push	{r4, lr}
    77e6:	b088      	sub	sp, #32
	switch (appCmdUartState) {
    77e8:	4b4b      	ldr	r3, [pc, #300]	; (7918 <APP_CommandsByteReceived+0x134>)
    77ea:	781a      	ldrb	r2, [r3, #0]
    77ec:	2a04      	cmp	r2, #4
    77ee:	d85d      	bhi.n	78ac <APP_CommandsByteReceived+0xc8>
    77f0:	0093      	lsls	r3, r2, #2
    77f2:	4a4a      	ldr	r2, [pc, #296]	; (791c <APP_CommandsByteReceived+0x138>)
    77f4:	58d3      	ldr	r3, [r2, r3]
    77f6:	469f      	mov	pc, r3
		if (0x10 == byte) {
    77f8:	2810      	cmp	r0, #16
    77fa:	d157      	bne.n	78ac <APP_CommandsByteReceived+0xc8>
			appCmdUartPtr = 0;
    77fc:	2200      	movs	r2, #0
    77fe:	4b48      	ldr	r3, [pc, #288]	; (7920 <APP_CommandsByteReceived+0x13c>)
    7800:	701a      	strb	r2, [r3, #0]
			appCmdUartCsum = byte;
    7802:	3210      	adds	r2, #16
    7804:	4b47      	ldr	r3, [pc, #284]	; (7924 <APP_CommandsByteReceived+0x140>)
    7806:	701a      	strb	r2, [r3, #0]
			appCmdUartState = APP_CMD_UART_STATE_SYNC;
    7808:	3a0f      	subs	r2, #15
    780a:	4b43      	ldr	r3, [pc, #268]	; (7918 <APP_CommandsByteReceived+0x134>)
    780c:	701a      	strb	r2, [r3, #0]
    780e:	e04d      	b.n	78ac <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    7810:	4a44      	ldr	r2, [pc, #272]	; (7924 <APP_CommandsByteReceived+0x140>)
    7812:	7813      	ldrb	r3, [r2, #0]
    7814:	18c3      	adds	r3, r0, r3
    7816:	7013      	strb	r3, [r2, #0]
		if (0x02 == byte) {
    7818:	2802      	cmp	r0, #2
    781a:	d003      	beq.n	7824 <APP_CommandsByteReceived+0x40>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    781c:	2200      	movs	r2, #0
    781e:	4b3e      	ldr	r3, [pc, #248]	; (7918 <APP_CommandsByteReceived+0x134>)
    7820:	701a      	strb	r2, [r3, #0]
    7822:	e043      	b.n	78ac <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_DATA;
    7824:	2202      	movs	r2, #2
    7826:	4b3c      	ldr	r3, [pc, #240]	; (7918 <APP_CommandsByteReceived+0x134>)
    7828:	701a      	strb	r2, [r3, #0]
    782a:	e03f      	b.n	78ac <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    782c:	4a3d      	ldr	r2, [pc, #244]	; (7924 <APP_CommandsByteReceived+0x140>)
    782e:	7813      	ldrb	r3, [r2, #0]
    7830:	18c3      	adds	r3, r0, r3
    7832:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7834:	2810      	cmp	r0, #16
    7836:	d00d      	beq.n	7854 <APP_CommandsByteReceived+0x70>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    7838:	4a39      	ldr	r2, [pc, #228]	; (7920 <APP_CommandsByteReceived+0x13c>)
    783a:	7813      	ldrb	r3, [r2, #0]
    783c:	1c59      	adds	r1, r3, #1
    783e:	7011      	strb	r1, [r2, #0]
    7840:	4a39      	ldr	r2, [pc, #228]	; (7928 <APP_CommandsByteReceived+0x144>)
    7842:	54d0      	strb	r0, [r2, r3]
		if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7844:	4b36      	ldr	r3, [pc, #216]	; (7920 <APP_CommandsByteReceived+0x13c>)
    7846:	781b      	ldrb	r3, [r3, #0]
    7848:	2b10      	cmp	r3, #16
    784a:	d12f      	bne.n	78ac <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    784c:	2200      	movs	r2, #0
    784e:	4b32      	ldr	r3, [pc, #200]	; (7918 <APP_CommandsByteReceived+0x134>)
    7850:	701a      	strb	r2, [r3, #0]
    7852:	e02b      	b.n	78ac <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_MARK;
    7854:	2203      	movs	r2, #3
    7856:	4b30      	ldr	r3, [pc, #192]	; (7918 <APP_CommandsByteReceived+0x134>)
    7858:	701a      	strb	r2, [r3, #0]
    785a:	e7f3      	b.n	7844 <APP_CommandsByteReceived+0x60>
		appCmdUartCsum += byte;
    785c:	4a31      	ldr	r2, [pc, #196]	; (7924 <APP_CommandsByteReceived+0x140>)
    785e:	7813      	ldrb	r3, [r2, #0]
    7860:	18c3      	adds	r3, r0, r3
    7862:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7864:	2810      	cmp	r0, #16
    7866:	d005      	beq.n	7874 <APP_CommandsByteReceived+0x90>
		} else if (0x03 == byte) {
    7868:	2803      	cmp	r0, #3
    786a:	d014      	beq.n	7896 <APP_CommandsByteReceived+0xb2>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    786c:	2200      	movs	r2, #0
    786e:	4b2a      	ldr	r3, [pc, #168]	; (7918 <APP_CommandsByteReceived+0x134>)
    7870:	701a      	strb	r2, [r3, #0]
    7872:	e01b      	b.n	78ac <APP_CommandsByteReceived+0xc8>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    7874:	492a      	ldr	r1, [pc, #168]	; (7920 <APP_CommandsByteReceived+0x13c>)
    7876:	780a      	ldrb	r2, [r1, #0]
    7878:	1c53      	adds	r3, r2, #1
    787a:	b2db      	uxtb	r3, r3
    787c:	700b      	strb	r3, [r1, #0]
    787e:	492a      	ldr	r1, [pc, #168]	; (7928 <APP_CommandsByteReceived+0x144>)
    7880:	5488      	strb	r0, [r1, r2]
			if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7882:	2b10      	cmp	r3, #16
    7884:	d003      	beq.n	788e <APP_CommandsByteReceived+0xaa>
				appCmdUartState = APP_CMD_UART_STATE_DATA;
    7886:	2202      	movs	r2, #2
    7888:	4b23      	ldr	r3, [pc, #140]	; (7918 <APP_CommandsByteReceived+0x134>)
    788a:	701a      	strb	r2, [r3, #0]
    788c:	e00e      	b.n	78ac <APP_CommandsByteReceived+0xc8>
				appCmdUartState = APP_CMD_UART_STATE_IDLE;
    788e:	2200      	movs	r2, #0
    7890:	4b21      	ldr	r3, [pc, #132]	; (7918 <APP_CommandsByteReceived+0x134>)
    7892:	701a      	strb	r2, [r3, #0]
    7894:	e00a      	b.n	78ac <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_CSUM;
    7896:	2204      	movs	r2, #4
    7898:	4b1f      	ldr	r3, [pc, #124]	; (7918 <APP_CommandsByteReceived+0x134>)
    789a:	701a      	strb	r2, [r3, #0]
    789c:	e006      	b.n	78ac <APP_CommandsByteReceived+0xc8>
		if (byte == appCmdUartCsum) {
    789e:	4b21      	ldr	r3, [pc, #132]	; (7924 <APP_CommandsByteReceived+0x140>)
    78a0:	781b      	ldrb	r3, [r3, #0]
    78a2:	4283      	cmp	r3, r0
    78a4:	d004      	beq.n	78b0 <APP_CommandsByteReceived+0xcc>
		appCmdUartState = APP_CMD_UART_STATE_IDLE;
    78a6:	2200      	movs	r2, #0
    78a8:	4b1b      	ldr	r3, [pc, #108]	; (7918 <APP_CommandsByteReceived+0x134>)
    78aa:	701a      	strb	r2, [r3, #0]
}
    78ac:	b008      	add	sp, #32
    78ae:	bd10      	pop	{r4, pc}
			appCmdUartProcess(appCmdUartBuf, appCmdUartPtr);
    78b0:	4b1b      	ldr	r3, [pc, #108]	; (7920 <APP_CommandsByteReceived+0x13c>)
	if (size < sizeof(AppCmdUartHeader_t)) {
    78b2:	781b      	ldrb	r3, [r3, #0]
    78b4:	2b08      	cmp	r3, #8
    78b6:	d9f6      	bls.n	78a6 <APP_CommandsByteReceived+0xc2>
	if (APP_COMMAND_ID_IDENTIFY == header->commandId) {
    78b8:	4b1b      	ldr	r3, [pc, #108]	; (7928 <APP_CommandsByteReceived+0x144>)
    78ba:	781b      	ldrb	r3, [r3, #0]
    78bc:	2b10      	cmp	r3, #16
    78be:	d1f2      	bne.n	78a6 <APP_CommandsByteReceived+0xc2>
		cmd.id = APP_COMMAND_ID_IDENTIFY;
    78c0:	2210      	movs	r2, #16
    78c2:	ab06      	add	r3, sp, #24
    78c4:	701a      	strb	r2, [r3, #0]
		cmd.duration = uartCmd->duration;
    78c6:	4a18      	ldr	r2, [pc, #96]	; (7928 <APP_CommandsByteReceived+0x144>)
    78c8:	6893      	ldr	r3, [r2, #8]
    78ca:	021b      	lsls	r3, r3, #8
    78cc:	2119      	movs	r1, #25
    78ce:	4469      	add	r1, sp
    78d0:	0c1b      	lsrs	r3, r3, #16
    78d2:	700b      	strb	r3, [r1, #0]
    78d4:	0a1b      	lsrs	r3, r3, #8
    78d6:	704b      	strb	r3, [r1, #1]
		cmd.period = uartCmd->period;
    78d8:	7ad0      	ldrb	r0, [r2, #11]
    78da:	7b11      	ldrb	r1, [r2, #12]
    78dc:	231b      	movs	r3, #27
    78de:	446b      	add	r3, sp
    78e0:	7018      	strb	r0, [r3, #0]
    78e2:	7059      	strb	r1, [r3, #1]
		appCmdBuffer(header->dstAddr, (uint8_t *)&cmd,
    78e4:	6813      	ldr	r3, [r2, #0]
    78e6:	0a1b      	lsrs	r3, r3, #8
    78e8:	b29b      	uxth	r3, r3
	if (0 == addr)
    78ea:	2b00      	cmp	r3, #0
    78ec:	d00f      	beq.n	790e <APP_CommandsByteReceived+0x12a>
    78ee:	2116      	movs	r1, #22
    78f0:	4469      	add	r1, sp
    78f2:	800b      	strh	r3, [r1, #0]
	MiApp_SendData(SHORT_ADDR_LEN, (uint8_t*)&addr, size, payload, wsnmsghandle, true, appCmdDataConf);
    78f4:	4b0d      	ldr	r3, [pc, #52]	; (792c <APP_CommandsByteReceived+0x148>)
    78f6:	9302      	str	r3, [sp, #8]
    78f8:	2301      	movs	r3, #1
    78fa:	9301      	str	r3, [sp, #4]
    78fc:	4b0c      	ldr	r3, [pc, #48]	; (7930 <APP_CommandsByteReceived+0x14c>)
    78fe:	781b      	ldrb	r3, [r3, #0]
    7900:	9300      	str	r3, [sp, #0]
    7902:	ab06      	add	r3, sp, #24
    7904:	2205      	movs	r2, #5
    7906:	2002      	movs	r0, #2
    7908:	4c0a      	ldr	r4, [pc, #40]	; (7934 <APP_CommandsByteReceived+0x150>)
    790a:	47a0      	blx	r4
    790c:	e7cb      	b.n	78a6 <APP_CommandsByteReceived+0xc2>
		appCmdHandle(data, size);
    790e:	2105      	movs	r1, #5
    7910:	a806      	add	r0, sp, #24
    7912:	4b09      	ldr	r3, [pc, #36]	; (7938 <APP_CommandsByteReceived+0x154>)
    7914:	4798      	blx	r3
    7916:	e7c6      	b.n	78a6 <APP_CommandsByteReceived+0xc2>
    7918:	2000043e 	.word	0x2000043e
    791c:	0000ed48 	.word	0x0000ed48
    7920:	2000043d 	.word	0x2000043d
    7924:	2000043c 	.word	0x2000043c
    7928:	2000042c 	.word	0x2000042c
    792c:	0000770d 	.word	0x0000770d
    7930:	20003398 	.word	0x20003398
    7934:	000089bd 	.word	0x000089bd
    7938:	00007741 	.word	0x00007741

0000793c <tc_isr>:
}

// [callback_funcs]
void tc_isr(struct tc_module *const module_inst)
{
	if(zigbee_setdata){
    793c:	4b0a      	ldr	r3, [pc, #40]	; (7968 <tc_isr+0x2c>)
    793e:	781b      	ldrb	r3, [r3, #0]
    7940:	2b00      	cmp	r3, #0
    7942:	d010      	beq.n	7966 <tc_isr+0x2a>
		clock_count_timer++;
    7944:	4b09      	ldr	r3, [pc, #36]	; (796c <tc_isr+0x30>)
    7946:	681a      	ldr	r2, [r3, #0]
    7948:	3201      	adds	r2, #1
    794a:	601a      	str	r2, [r3, #0]
		if(clock_count_timer>=200) {				
    794c:	681b      	ldr	r3, [r3, #0]
    794e:	2bc7      	cmp	r3, #199	; 0xc7
    7950:	d909      	bls.n	7966 <tc_isr+0x2a>
			clock_count_timer=0;
    7952:	2200      	movs	r2, #0
    7954:	4b05      	ldr	r3, [pc, #20]	; (796c <tc_isr+0x30>)
    7956:	601a      	str	r2, [r3, #0]
			buff[0]=' ';
    7958:	4b05      	ldr	r3, [pc, #20]	; (7970 <tc_isr+0x34>)
    795a:	3220      	adds	r2, #32
    795c:	701a      	strb	r2, [r3, #0]
			buff[1]=' ';
    795e:	705a      	strb	r2, [r3, #1]
			buff[2]=' ';
    7960:	709a      	strb	r2, [r3, #2]
			buff[3]=' ';			
    7962:	70da      	strb	r2, [r3, #3]
			buff[4]=' ';
    7964:	711a      	strb	r2, [r3, #4]
		}
	}
}
    7966:	4770      	bx	lr
    7968:	20000a01 	.word	0x20000a01
    796c:	20000448 	.word	0x20000448
    7970:	20000440 	.word	0x20000440

00007974 <socket_cb>:
{
    7974:	b5f0      	push	{r4, r5, r6, r7, lr}
    7976:	b087      	sub	sp, #28
    7978:	0014      	movs	r4, r2
	switch(u8Msg) 
    797a:	2907      	cmp	r1, #7
    797c:	d86e      	bhi.n	7a5c <socket_cb+0xe8>
    797e:	0089      	lsls	r1, r1, #2
    7980:	4ba5      	ldr	r3, [pc, #660]	; (7c18 <socket_cb+0x2a4>)
    7982:	585b      	ldr	r3, [r3, r1]
    7984:	469f      	mov	pc, r3
			if(pstrBind && pstrBind->status == 0) {
    7986:	2a00      	cmp	r2, #0
    7988:	d003      	beq.n	7992 <socket_cb+0x1e>
    798a:	2300      	movs	r3, #0
    798c:	56d3      	ldrsb	r3, [r2, r3]
    798e:	2b00      	cmp	r3, #0
    7990:	d007      	beq.n	79a2 <socket_cb+0x2e>
				close(tcp_server_socket);
    7992:	4ca2      	ldr	r4, [pc, #648]	; (7c1c <socket_cb+0x2a8>)
    7994:	2000      	movs	r0, #0
    7996:	5620      	ldrsb	r0, [r4, r0]
    7998:	4ba1      	ldr	r3, [pc, #644]	; (7c20 <socket_cb+0x2ac>)
    799a:	4798      	blx	r3
				tcp_server_socket = -1;
    799c:	23ff      	movs	r3, #255	; 0xff
    799e:	7023      	strb	r3, [r4, #0]
    79a0:	e05c      	b.n	7a5c <socket_cb+0xe8>
				listen(tcp_server_socket, 0);				
    79a2:	4b9e      	ldr	r3, [pc, #632]	; (7c1c <socket_cb+0x2a8>)
    79a4:	2000      	movs	r0, #0
    79a6:	5618      	ldrsb	r0, [r3, r0]
    79a8:	2100      	movs	r1, #0
    79aa:	4b9e      	ldr	r3, [pc, #632]	; (7c24 <socket_cb+0x2b0>)
    79ac:	4798      	blx	r3
    79ae:	e055      	b.n	7a5c <socket_cb+0xe8>
			if(pstrListen && pstrListen->status == 0) 
    79b0:	2a00      	cmp	r2, #0
    79b2:	d003      	beq.n	79bc <socket_cb+0x48>
    79b4:	2300      	movs	r3, #0
    79b6:	56d3      	ldrsb	r3, [r2, r3]
    79b8:	2b00      	cmp	r3, #0
    79ba:	d007      	beq.n	79cc <socket_cb+0x58>
				close(tcp_server_socket);
    79bc:	4c97      	ldr	r4, [pc, #604]	; (7c1c <socket_cb+0x2a8>)
    79be:	2000      	movs	r0, #0
    79c0:	5620      	ldrsb	r0, [r4, r0]
    79c2:	4b97      	ldr	r3, [pc, #604]	; (7c20 <socket_cb+0x2ac>)
    79c4:	4798      	blx	r3
				tcp_server_socket = -1;
    79c6:	23ff      	movs	r3, #255	; 0xff
    79c8:	7023      	strb	r3, [r4, #0]
    79ca:	e047      	b.n	7a5c <socket_cb+0xe8>
				accept(tcp_server_socket, NULL, NULL);
    79cc:	4b93      	ldr	r3, [pc, #588]	; (7c1c <socket_cb+0x2a8>)
    79ce:	2000      	movs	r0, #0
    79d0:	5618      	ldrsb	r0, [r3, r0]
    79d2:	2200      	movs	r2, #0
    79d4:	2100      	movs	r1, #0
    79d6:	4b94      	ldr	r3, [pc, #592]	; (7c28 <socket_cb+0x2b4>)
    79d8:	4798      	blx	r3
    79da:	e03f      	b.n	7a5c <socket_cb+0xe8>
			if(pstrAccept) 
    79dc:	2a00      	cmp	r2, #0
    79de:	d011      	beq.n	7a04 <socket_cb+0x90>
				accept(tcp_server_socket, NULL, NULL);
    79e0:	4b8e      	ldr	r3, [pc, #568]	; (7c1c <socket_cb+0x2a8>)
    79e2:	2000      	movs	r0, #0
    79e4:	5618      	ldrsb	r0, [r3, r0]
    79e6:	2200      	movs	r2, #0
    79e8:	2100      	movs	r1, #0
    79ea:	4b8f      	ldr	r3, [pc, #572]	; (7c28 <socket_cb+0x2b4>)
    79ec:	4798      	blx	r3
				tcp_client_socket = pstrAccept->sock;
    79ee:	2000      	movs	r0, #0
    79f0:	5620      	ldrsb	r0, [r4, r0]
    79f2:	4b8e      	ldr	r3, [pc, #568]	; (7c2c <socket_cb+0x2b8>)
    79f4:	7018      	strb	r0, [r3, #0]
				recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 1000);		
    79f6:	23fa      	movs	r3, #250	; 0xfa
    79f8:	009b      	lsls	r3, r3, #2
    79fa:	4a8d      	ldr	r2, [pc, #564]	; (7c30 <socket_cb+0x2bc>)
    79fc:	498d      	ldr	r1, [pc, #564]	; (7c34 <socket_cb+0x2c0>)
    79fe:	4d8e      	ldr	r5, [pc, #568]	; (7c38 <socket_cb+0x2c4>)
    7a00:	47a8      	blx	r5
    7a02:	e010      	b.n	7a26 <socket_cb+0xb2>
				close(tcp_server_socket);
    7a04:	4c85      	ldr	r4, [pc, #532]	; (7c1c <socket_cb+0x2a8>)
    7a06:	2000      	movs	r0, #0
    7a08:	5620      	ldrsb	r0, [r4, r0]
    7a0a:	4b85      	ldr	r3, [pc, #532]	; (7c20 <socket_cb+0x2ac>)
    7a0c:	4798      	blx	r3
				tcp_server_socket = -1;				
    7a0e:	23ff      	movs	r3, #255	; 0xff
    7a10:	7023      	strb	r3, [r4, #0]
				close(tcp_client_socket);
    7a12:	4c86      	ldr	r4, [pc, #536]	; (7c2c <socket_cb+0x2b8>)
    7a14:	2000      	movs	r0, #0
    7a16:	5620      	ldrsb	r0, [r4, r0]
    7a18:	4b81      	ldr	r3, [pc, #516]	; (7c20 <socket_cb+0x2ac>)
    7a1a:	4798      	blx	r3
				tcp_client_socket = -1;
    7a1c:	23ff      	movs	r3, #255	; 0xff
    7a1e:	7023      	strb	r3, [r4, #0]
    7a20:	e01c      	b.n	7a5c <socket_cb+0xe8>
			if(pstrConnect && pstrConnect->s8Error >= 0) 
    7a22:	2a00      	cmp	r2, #0
    7a24:	d0f5      	beq.n	7a12 <socket_cb+0x9e>
    7a26:	7863      	ldrb	r3, [r4, #1]
    7a28:	2b7f      	cmp	r3, #127	; 0x7f
    7a2a:	d8f2      	bhi.n	7a12 <socket_cb+0x9e>
				slaveDef[0]  = 0x00; // transaction id
    7a2c:	4983      	ldr	r1, [pc, #524]	; (7c3c <socket_cb+0x2c8>)
    7a2e:	2300      	movs	r3, #0
    7a30:	700b      	strb	r3, [r1, #0]
				slaveDef[1]  = 0x00; // transaction id
    7a32:	704b      	strb	r3, [r1, #1]
				slaveDef[2]  = 0x00; // protocol id
    7a34:	708b      	strb	r3, [r1, #2]
				slaveDef[3]  = 0x00; // protocol id
    7a36:	70cb      	strb	r3, [r1, #3]
				slaveDef[4]  = 0x00; // length
    7a38:	710b      	strb	r3, [r1, #4]
				slaveDef[5]  = 0x06; // length 4-5  //unit id   
    7a3a:	2206      	movs	r2, #6
    7a3c:	714a      	strb	r2, [r1, #5]
				slaveDef[6]  = 0x01; // unit id
    7a3e:	3a05      	subs	r2, #5
    7a40:	718a      	strb	r2, [r1, #6]
				slaveDef[7]  = 0x01; // function
    7a42:	71ca      	strb	r2, [r1, #7]
				slaveDef[8]  = 0x00; // Data 8byte -> 1 word
    7a44:	720b      	strb	r3, [r1, #8]
				slaveDef[9]  = 0x00; // ..
    7a46:	724b      	strb	r3, [r1, #9]
				slaveDef[10] = 0x00; // ..
    7a48:	728b      	strb	r3, [r1, #10]
				slaveDef[11] = 0xFF; // ..
    7a4a:	33ff      	adds	r3, #255	; 0xff
    7a4c:	72cb      	strb	r3, [r1, #11]
				send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);
    7a4e:	4b77      	ldr	r3, [pc, #476]	; (7c2c <socket_cb+0x2b8>)
    7a50:	2000      	movs	r0, #0
    7a52:	5618      	ldrsb	r0, [r3, r0]
    7a54:	2300      	movs	r3, #0
    7a56:	320b      	adds	r2, #11
    7a58:	4c79      	ldr	r4, [pc, #484]	; (7c40 <socket_cb+0x2cc>)
    7a5a:	47a0      	blx	r4
}
    7a5c:	b007      	add	sp, #28
    7a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
    7a60:	4b72      	ldr	r3, [pc, #456]	; (7c2c <socket_cb+0x2b8>)
    7a62:	2000      	movs	r0, #0
    7a64:	5618      	ldrsb	r0, [r3, r0]
    7a66:	2300      	movs	r3, #0
    7a68:	4a71      	ldr	r2, [pc, #452]	; (7c30 <socket_cb+0x2bc>)
    7a6a:	4972      	ldr	r1, [pc, #456]	; (7c34 <socket_cb+0x2c0>)
    7a6c:	4c72      	ldr	r4, [pc, #456]	; (7c38 <socket_cb+0x2c4>)
    7a6e:	47a0      	blx	r4
		break;
    7a70:	e7f4      	b.n	7a5c <socket_cb+0xe8>
			if(pstrRecv && pstrRecv->s16BufferSize > 0)
    7a72:	2a00      	cmp	r2, #0
    7a74:	d100      	bne.n	7a78 <socket_cb+0x104>
    7a76:	e0c7      	b.n	7c08 <socket_cb+0x294>
    7a78:	2204      	movs	r2, #4
    7a7a:	5ea3      	ldrsh	r3, [r4, r2]
    7a7c:	2b00      	cmp	r3, #0
    7a7e:	dc00      	bgt.n	7a82 <socket_cb+0x10e>
    7a80:	e0c2      	b.n	7c08 <socket_cb+0x294>
				switch(pstrRecv->pu8Buffer[7]) { // read coil
    7a82:	6823      	ldr	r3, [r4, #0]
    7a84:	79db      	ldrb	r3, [r3, #7]
    7a86:	2b01      	cmp	r3, #1
    7a88:	d006      	beq.n	7a98 <socket_cb+0x124>
    7a8a:	4c6e      	ldr	r4, [pc, #440]	; (7c44 <socket_cb+0x2d0>)
					delay_us(10);			
    7a8c:	2200      	movs	r2, #0
    7a8e:	2700      	movs	r7, #0
    7a90:	2500      	movs	r5, #0
					switch((sen_len%8))
    7a92:	2607      	movs	r6, #7
    7a94:	486c      	ldr	r0, [pc, #432]	; (7c48 <socket_cb+0x2d4>)
    7a96:	e06a      	b.n	7b6e <socket_cb+0x1fa>
					delay_us(10);			
    7a98:	200a      	movs	r0, #10
    7a9a:	4b6c      	ldr	r3, [pc, #432]	; (7c4c <socket_cb+0x2d8>)
    7a9c:	4798      	blx	r3
    7a9e:	496c      	ldr	r1, [pc, #432]	; (7c50 <socket_cb+0x2dc>)
    7aa0:	2209      	movs	r2, #9
						bufDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7aa2:	250f      	movs	r5, #15
    7aa4:	e008      	b.n	7ab8 <socket_cb+0x144>
						(bufDout[3+i*2] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2] += '0');
    7aa6:	3330      	adds	r3, #48	; 0x30
    7aa8:	70cb      	strb	r3, [r1, #3]
    7aaa:	e00e      	b.n	7aca <socket_cb+0x156>
						(bufDout[3+i*2+1 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2 + 1] += '0');
    7aac:	3330      	adds	r3, #48	; 0x30
    7aae:	7103      	strb	r3, [r0, #4]
    7ab0:	3201      	adds	r2, #1
    7ab2:	3102      	adds	r1, #2
					for(int i = 0 ; i < 4 ; i++){	
    7ab4:	2a0d      	cmp	r2, #13
    7ab6:	d011      	beq.n	7adc <socket_cb+0x168>
						bufDout[3+i*2] = (( pstrRecv->pu8Buffer[9+i] >> 4 ) & 0x0F );
    7ab8:	6823      	ldr	r3, [r4, #0]
    7aba:	5c9b      	ldrb	r3, [r3, r2]
    7abc:	091b      	lsrs	r3, r3, #4
    7abe:	0008      	movs	r0, r1
    7ac0:	70cb      	strb	r3, [r1, #3]
						(bufDout[3+i*2] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2] += '0');
    7ac2:	2b09      	cmp	r3, #9
    7ac4:	d9ef      	bls.n	7aa6 <socket_cb+0x132>
    7ac6:	3341      	adds	r3, #65	; 0x41
    7ac8:	70cb      	strb	r3, [r1, #3]
						bufDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7aca:	6823      	ldr	r3, [r4, #0]
    7acc:	5c9b      	ldrb	r3, [r3, r2]
    7ace:	402b      	ands	r3, r5
    7ad0:	7103      	strb	r3, [r0, #4]
						(bufDout[3+i*2+1 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2 + 1] += '0');
    7ad2:	2b09      	cmp	r3, #9
    7ad4:	d9ea      	bls.n	7aac <socket_cb+0x138>
    7ad6:	3341      	adds	r3, #65	; 0x41
    7ad8:	7103      	strb	r3, [r0, #4]
    7ada:	e7e9      	b.n	7ab0 <socket_cb+0x13c>
					txd_en;printf("%s",bufDout);rxd_en;
    7adc:	4c5d      	ldr	r4, [pc, #372]	; (7c54 <socket_cb+0x2e0>)
    7ade:	2580      	movs	r5, #128	; 0x80
    7ae0:	052d      	lsls	r5, r5, #20
    7ae2:	61a5      	str	r5, [r4, #24]
    7ae4:	495a      	ldr	r1, [pc, #360]	; (7c50 <socket_cb+0x2dc>)
    7ae6:	485c      	ldr	r0, [pc, #368]	; (7c58 <socket_cb+0x2e4>)
    7ae8:	4b5c      	ldr	r3, [pc, #368]	; (7c5c <socket_cb+0x2e8>)
    7aea:	4798      	blx	r3
    7aec:	6165      	str	r5, [r4, #20]
					break;
    7aee:	e7cc      	b.n	7a8a <socket_cb+0x116>
						case 0: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x01;	}else{ wr_value += 0x00; }break; // 0 8 16 ....
    7af0:	7823      	ldrb	r3, [r4, #0]
    7af2:	2b31      	cmp	r3, #49	; 0x31
    7af4:	d137      	bne.n	7b66 <socket_cb+0x1f2>
    7af6:	3501      	adds	r5, #1
    7af8:	b2ed      	uxtb	r5, r5
    7afa:	e034      	b.n	7b66 <socket_cb+0x1f2>
						case 1: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x02;	}else{ wr_value += 0x00; }break; // 1 9 17
    7afc:	7823      	ldrb	r3, [r4, #0]
    7afe:	2b31      	cmp	r3, #49	; 0x31
    7b00:	d131      	bne.n	7b66 <socket_cb+0x1f2>
    7b02:	3502      	adds	r5, #2
    7b04:	b2ed      	uxtb	r5, r5
    7b06:	e02e      	b.n	7b66 <socket_cb+0x1f2>
						case 2: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x04;	}else{ wr_value += 0x00; }break;
    7b08:	7823      	ldrb	r3, [r4, #0]
    7b0a:	2b31      	cmp	r3, #49	; 0x31
    7b0c:	d12b      	bne.n	7b66 <socket_cb+0x1f2>
    7b0e:	3504      	adds	r5, #4
    7b10:	b2ed      	uxtb	r5, r5
    7b12:	e028      	b.n	7b66 <socket_cb+0x1f2>
						case 3: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x08;	}else{ wr_value += 0x00; }break;
    7b14:	7823      	ldrb	r3, [r4, #0]
    7b16:	2b31      	cmp	r3, #49	; 0x31
    7b18:	d125      	bne.n	7b66 <socket_cb+0x1f2>
    7b1a:	3508      	adds	r5, #8
    7b1c:	b2ed      	uxtb	r5, r5
    7b1e:	e022      	b.n	7b66 <socket_cb+0x1f2>
						case 4: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x10;	}else{ wr_value += 0x00; }break;
    7b20:	7823      	ldrb	r3, [r4, #0]
    7b22:	2b31      	cmp	r3, #49	; 0x31
    7b24:	d11f      	bne.n	7b66 <socket_cb+0x1f2>
    7b26:	3510      	adds	r5, #16
    7b28:	b2ed      	uxtb	r5, r5
    7b2a:	e01c      	b.n	7b66 <socket_cb+0x1f2>
						case 5: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x20;	}else{ wr_value += 0x00; }break;
    7b2c:	7823      	ldrb	r3, [r4, #0]
    7b2e:	2b31      	cmp	r3, #49	; 0x31
    7b30:	d119      	bne.n	7b66 <socket_cb+0x1f2>
    7b32:	3520      	adds	r5, #32
    7b34:	b2ed      	uxtb	r5, r5
    7b36:	e016      	b.n	7b66 <socket_cb+0x1f2>
						case 6: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x40;	}else{ wr_value += 0x00; }break;
    7b38:	7823      	ldrb	r3, [r4, #0]
    7b3a:	2b31      	cmp	r3, #49	; 0x31
    7b3c:	d113      	bne.n	7b66 <socket_cb+0x1f2>
    7b3e:	3540      	adds	r5, #64	; 0x40
    7b40:	b2ed      	uxtb	r5, r5
    7b42:	e010      	b.n	7b66 <socket_cb+0x1f2>
						case 7: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x80;	}else{ wr_value += 0x00; }break;						
    7b44:	7823      	ldrb	r3, [r4, #0]
    7b46:	2b31      	cmp	r3, #49	; 0x31
    7b48:	d104      	bne.n	7b54 <socket_cb+0x1e0>
    7b4a:	3d80      	subs	r5, #128	; 0x80
    7b4c:	b2ed      	uxtb	r5, r5
    7b4e:	e001      	b.n	7b54 <socket_cb+0x1e0>
					if((sen_len%8)==7 && sen_len > 0){						
    7b50:	2b07      	cmp	r3, #7
    7b52:	d108      	bne.n	7b66 <socket_cb+0x1f2>
    7b54:	2a00      	cmp	r2, #0
    7b56:	dd06      	ble.n	7b66 <socket_cb+0x1f2>
						if(byteup<4)	write_plc[13+byteup] = wr_value;						
    7b58:	2f03      	cmp	r7, #3
    7b5a:	dc02      	bgt.n	7b62 <socket_cb+0x1ee>
    7b5c:	ab01      	add	r3, sp, #4
    7b5e:	19db      	adds	r3, r3, r7
    7b60:	735d      	strb	r5, [r3, #13]
						byteup++;
    7b62:	3701      	adds	r7, #1
						wr_value=0x00;
    7b64:	2500      	movs	r5, #0
				for(int sen_len=0; sen_len<128; sen_len++)
    7b66:	3201      	adds	r2, #1
    7b68:	3401      	adds	r4, #1
    7b6a:	2a80      	cmp	r2, #128	; 0x80
    7b6c:	d009      	beq.n	7b82 <socket_cb+0x20e>
					switch((sen_len%8))
    7b6e:	17d1      	asrs	r1, r2, #31
    7b70:	0f49      	lsrs	r1, r1, #29
    7b72:	1853      	adds	r3, r2, r1
    7b74:	4033      	ands	r3, r6
    7b76:	1a5b      	subs	r3, r3, r1
    7b78:	2b07      	cmp	r3, #7
    7b7a:	d8e9      	bhi.n	7b50 <socket_cb+0x1dc>
    7b7c:	009b      	lsls	r3, r3, #2
    7b7e:	58c3      	ldr	r3, [r0, r3]
    7b80:	469f      	mov	pc, r3
				slaveDef[0]  = 0x00; // transaction id
    7b82:	4b2e      	ldr	r3, [pc, #184]	; (7c3c <socket_cb+0x2c8>)
    7b84:	2200      	movs	r2, #0
    7b86:	701a      	strb	r2, [r3, #0]
				slaveDef[1]  = 0x00; // transaction id
    7b88:	705a      	strb	r2, [r3, #1]
				slaveDef[2]  = 0x00; // protocol id
    7b8a:	709a      	strb	r2, [r3, #2]
				slaveDef[3]  = 0x00; // protocol id
    7b8c:	70da      	strb	r2, [r3, #3]
				slaveDef[4]  = 0x00; // length
    7b8e:	711a      	strb	r2, [r3, #4]
				slaveDef[5]  = 0x06; // length 4-5
    7b90:	2106      	movs	r1, #6
    7b92:	7159      	strb	r1, [r3, #5]
				slaveDef[6]  = 0x01; // unit id
    7b94:	3905      	subs	r1, #5
    7b96:	7199      	strb	r1, [r3, #6]
				slaveDef[7]  = 0x01; // function
    7b98:	71d9      	strb	r1, [r3, #7]
				slaveDef[8]  = 0x00; // Data 8byte -> 1 word
    7b9a:	721a      	strb	r2, [r3, #8]
				slaveDef[9]  = 0xA0; // ..
    7b9c:	319f      	adds	r1, #159	; 0x9f
    7b9e:	7259      	strb	r1, [r3, #9]
				slaveDef[10] = 0x00; // ..
    7ba0:	729a      	strb	r2, [r3, #10]
				slaveDef[11] = 0xFF; // ..
    7ba2:	32ff      	adds	r2, #255	; 0xff
    7ba4:	72da      	strb	r2, [r3, #11]
				if(test_flag){
    7ba6:	4b2e      	ldr	r3, [pc, #184]	; (7c60 <socket_cb+0x2ec>)
    7ba8:	781b      	ldrb	r3, [r3, #0]
    7baa:	2b00      	cmp	r3, #0
    7bac:	d00b      	beq.n	7bc6 <socket_cb+0x252>
					send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);	
    7bae:	4b1f      	ldr	r3, [pc, #124]	; (7c2c <socket_cb+0x2b8>)
    7bb0:	2000      	movs	r0, #0
    7bb2:	5618      	ldrsb	r0, [r3, r0]
    7bb4:	2300      	movs	r3, #0
    7bb6:	3af3      	subs	r2, #243	; 0xf3
    7bb8:	4920      	ldr	r1, [pc, #128]	; (7c3c <socket_cb+0x2c8>)
    7bba:	4c21      	ldr	r4, [pc, #132]	; (7c40 <socket_cb+0x2cc>)
    7bbc:	47a0      	blx	r4
					test_flag=false;
    7bbe:	2200      	movs	r2, #0
    7bc0:	4b27      	ldr	r3, [pc, #156]	; (7c60 <socket_cb+0x2ec>)
    7bc2:	701a      	strb	r2, [r3, #0]
    7bc4:	e74a      	b.n	7a5c <socket_cb+0xe8>
					write_plc[0]   = 0x00; // 1   ] transaction id
    7bc6:	a901      	add	r1, sp, #4
    7bc8:	2300      	movs	r3, #0
    7bca:	700b      	strb	r3, [r1, #0]
					write_plc[1]   = 0x00; // 2   ] transaction id
    7bcc:	704b      	strb	r3, [r1, #1]
					write_plc[2]   = 0x00; // 3   ] protocol id
    7bce:	708b      	strb	r3, [r1, #2]
					write_plc[3]   = 0x00; // 4   ] protocol id
    7bd0:	70cb      	strb	r3, [r1, #3]
					write_plc[4]   = 0x00; // 5   ] length
    7bd2:	710b      	strb	r3, [r1, #4]
					write_plc[5]   = 0x0B; // 6	  ] length
    7bd4:	220b      	movs	r2, #11
    7bd6:	714a      	strb	r2, [r1, #5]
					write_plc[6]   = 0x01; // 7-01] unit id
    7bd8:	2401      	movs	r4, #1
    7bda:	718c      	strb	r4, [r1, #6]
					write_plc[7]   = 0x0F; // 7-02] function
    7bdc:	3204      	adds	r2, #4
    7bde:	71ca      	strb	r2, [r1, #7]
					write_plc[8]   = 0x00; // 7-03] Starting Addr
    7be0:	720b      	strb	r3, [r1, #8]
					write_plc[9]   = 0x00; // 7-04] Starting Addr   //0x0000 0  
    7be2:	724b      	strb	r3, [r1, #9]
					write_plc[10]  = 0x00; // 7-05] Quantity of Outputs
    7be4:	728b      	strb	r3, [r1, #10]
					write_plc[11]  = 0x20; // 7-06] Quantity of Outputs  //0x0020 32 
    7be6:	3320      	adds	r3, #32
    7be8:	72cb      	strb	r3, [r1, #11]
					write_plc[12]  = 0x04; // 7-07] byte Count
    7bea:	3b1c      	subs	r3, #28
    7bec:	730b      	strb	r3, [r1, #12]
					send(tcp_client_socket, &write_plc, sizeof(write_plc), 0);					
    7bee:	4b0f      	ldr	r3, [pc, #60]	; (7c2c <socket_cb+0x2b8>)
    7bf0:	2000      	movs	r0, #0
    7bf2:	5618      	ldrsb	r0, [r3, r0]
    7bf4:	2300      	movs	r3, #0
    7bf6:	3202      	adds	r2, #2
    7bf8:	4d11      	ldr	r5, [pc, #68]	; (7c40 <socket_cb+0x2cc>)
    7bfa:	47a8      	blx	r5
					test_flag=true;					
    7bfc:	4b18      	ldr	r3, [pc, #96]	; (7c60 <socket_cb+0x2ec>)
    7bfe:	701c      	strb	r4, [r3, #0]
					delay_ms(75);
    7c00:	204b      	movs	r0, #75	; 0x4b
    7c02:	4b18      	ldr	r3, [pc, #96]	; (7c64 <socket_cb+0x2f0>)
    7c04:	4798      	blx	r3
			{
    7c06:	e729      	b.n	7a5c <socket_cb+0xe8>
				close(tcp_client_socket);
    7c08:	4c08      	ldr	r4, [pc, #32]	; (7c2c <socket_cb+0x2b8>)
    7c0a:	2000      	movs	r0, #0
    7c0c:	5620      	ldrsb	r0, [r4, r0]
    7c0e:	4b04      	ldr	r3, [pc, #16]	; (7c20 <socket_cb+0x2ac>)
    7c10:	4798      	blx	r3
				tcp_client_socket = -1;
    7c12:	23ff      	movs	r3, #255	; 0xff
    7c14:	7023      	strb	r3, [r4, #0]
}
    7c16:	e721      	b.n	7a5c <socket_cb+0xe8>
    7c18:	0000ed5c 	.word	0x0000ed5c
    7c1c:	20000149 	.word	0x20000149
    7c20:	000031d1 	.word	0x000031d1
    7c24:	00002f99 	.word	0x00002f99
    7c28:	00002ff1 	.word	0x00002ff1
    7c2c:	20000148 	.word	0x20000148
    7c30:	000005b4 	.word	0x000005b4
    7c34:	2000044c 	.word	0x2000044c
    7c38:	0000313d 	.word	0x0000313d
    7c3c:	20003778 	.word	0x20003778
    7c40:	000030a5 	.word	0x000030a5
    7c44:	20000080 	.word	0x20000080
    7c48:	0000ed7c 	.word	0x0000ed7c
    7c4c:	00000155 	.word	0x00000155
    7c50:	20000070 	.word	0x20000070
    7c54:	41004400 	.word	0x41004400
    7c58:	0000ed9c 	.word	0x0000ed9c
    7c5c:	0000c975 	.word	0x0000c975
    7c60:	2000014a 	.word	0x2000014a
    7c64:	00000181 	.word	0x00000181

00007c68 <wifi_cb>:
{
    7c68:	b510      	push	{r4, lr}
    7c6a:	b082      	sub	sp, #8
	switch(u8MsgType){
    7c6c:	282c      	cmp	r0, #44	; 0x2c
    7c6e:	d003      	beq.n	7c78 <wifi_cb+0x10>
    7c70:	2832      	cmp	r0, #50	; 0x32
    7c72:	d015      	beq.n	7ca0 <wifi_cb+0x38>
}
    7c74:	b002      	add	sp, #8
    7c76:	bd10      	pop	{r4, pc}
		if(pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    7c78:	780b      	ldrb	r3, [r1, #0]
    7c7a:	2b01      	cmp	r3, #1
    7c7c:	d00d      	beq.n	7c9a <wifi_cb+0x32>
		} else if(pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    7c7e:	2b00      	cmp	r3, #0
    7c80:	d1f8      	bne.n	7c74 <wifi_cb+0xc>
			wifi_connected = 0;
    7c82:	2200      	movs	r2, #0
    7c84:	4b08      	ldr	r3, [pc, #32]	; (7ca8 <wifi_cb+0x40>)
    7c86:	701a      	strb	r2, [r3, #0]
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), 
    7c88:	23ff      	movs	r3, #255	; 0xff
    7c8a:	9300      	str	r3, [sp, #0]
    7c8c:	4b07      	ldr	r3, [pc, #28]	; (7cac <wifi_cb+0x44>)
    7c8e:	3202      	adds	r2, #2
    7c90:	2108      	movs	r1, #8
    7c92:	4807      	ldr	r0, [pc, #28]	; (7cb0 <wifi_cb+0x48>)
    7c94:	4c07      	ldr	r4, [pc, #28]	; (7cb4 <wifi_cb+0x4c>)
    7c96:	47a0      	blx	r4
    7c98:	e7ec      	b.n	7c74 <wifi_cb+0xc>
			m2m_wifi_request_dhcp_client();
    7c9a:	4b07      	ldr	r3, [pc, #28]	; (7cb8 <wifi_cb+0x50>)
    7c9c:	4798      	blx	r3
    7c9e:	e7e9      	b.n	7c74 <wifi_cb+0xc>
		wifi_connected = 1;
    7ca0:	2201      	movs	r2, #1
    7ca2:	4b01      	ldr	r3, [pc, #4]	; (7ca8 <wifi_cb+0x40>)
    7ca4:	701a      	strb	r2, [r3, #0]
}
    7ca6:	e7e5      	b.n	7c74 <wifi_cb+0xc>
    7ca8:	20000a00 	.word	0x20000a00
    7cac:	0000eda4 	.word	0x0000eda4
    7cb0:	0000edb0 	.word	0x0000edb0
    7cb4:	000014dd 	.word	0x000014dd
    7cb8:	000014f9 	.word	0x000014f9

00007cbc <configure_usart>:
{
    7cbc:	b530      	push	{r4, r5, lr}
    7cbe:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    7cc0:	2380      	movs	r3, #128	; 0x80
    7cc2:	05db      	lsls	r3, r3, #23
    7cc4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    7cc6:	2300      	movs	r3, #0
    7cc8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    7cca:	22ff      	movs	r2, #255	; 0xff
    7ccc:	4669      	mov	r1, sp
    7cce:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    7cd0:	2200      	movs	r2, #0
    7cd2:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    7cd4:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    7cd6:	2196      	movs	r1, #150	; 0x96
    7cd8:	0189      	lsls	r1, r1, #6
    7cda:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    7cdc:	2101      	movs	r1, #1
    7cde:	2024      	movs	r0, #36	; 0x24
    7ce0:	466c      	mov	r4, sp
    7ce2:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    7ce4:	3001      	adds	r0, #1
    7ce6:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    7ce8:	3125      	adds	r1, #37	; 0x25
    7cea:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    7cec:	3101      	adds	r1, #1
    7cee:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    7cf0:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    7cf2:	3105      	adds	r1, #5
    7cf4:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    7cf6:	3101      	adds	r1, #1
    7cf8:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    7cfa:	930c      	str	r3, [sp, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    7cfc:	930d      	str	r3, [sp, #52]	; 0x34
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    7cfe:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    7d00:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    7d02:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    7d04:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    7d06:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    7d08:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    7d0a:	2313      	movs	r3, #19
    7d0c:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    7d0e:	7762      	strb	r2, [r4, #29]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    7d10:	23c4      	movs	r3, #196	; 0xc4
    7d12:	039b      	lsls	r3, r3, #14
    7d14:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad2 = PINMUX_PB22D_SERCOM5_PAD2;		// Tx
    7d16:	4b10      	ldr	r3, [pc, #64]	; (7d58 <configure_usart+0x9c>)
    7d18:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PB23D_SERCOM5_PAD3;		// Rx
    7d1a:	4b10      	ldr	r3, [pc, #64]	; (7d5c <configure_usart+0xa0>)
    7d1c:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&usart_instance, SERCOM5, &config_usart) != STATUS_OK) {
    7d1e:	4d10      	ldr	r5, [pc, #64]	; (7d60 <configure_usart+0xa4>)
    7d20:	4c10      	ldr	r4, [pc, #64]	; (7d64 <configure_usart+0xa8>)
    7d22:	466a      	mov	r2, sp
    7d24:	4910      	ldr	r1, [pc, #64]	; (7d68 <configure_usart+0xac>)
    7d26:	0028      	movs	r0, r5
    7d28:	47a0      	blx	r4
    7d2a:	2800      	cmp	r0, #0
    7d2c:	d1f9      	bne.n	7d22 <configure_usart+0x66>
	SercomUsart *const usart_hw = &(module->hw->USART);
    7d2e:	4d0c      	ldr	r5, [pc, #48]	; (7d60 <configure_usart+0xa4>)
    7d30:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    7d32:	0020      	movs	r0, r4
    7d34:	4b0d      	ldr	r3, [pc, #52]	; (7d6c <configure_usart+0xb0>)
    7d36:	4798      	blx	r3
    7d38:	231f      	movs	r3, #31
    7d3a:	4018      	ands	r0, r3
    7d3c:	3b1e      	subs	r3, #30
    7d3e:	4083      	lsls	r3, r0
    7d40:	4a0b      	ldr	r2, [pc, #44]	; (7d70 <configure_usart+0xb4>)
    7d42:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    7d44:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    7d46:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    7d48:	2b00      	cmp	r3, #0
    7d4a:	d1fc      	bne.n	7d46 <configure_usart+0x8a>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    7d4c:	6823      	ldr	r3, [r4, #0]
    7d4e:	2202      	movs	r2, #2
    7d50:	4313      	orrs	r3, r2
    7d52:	6023      	str	r3, [r4, #0]
}
    7d54:	b011      	add	sp, #68	; 0x44
    7d56:	bd30      	pop	{r4, r5, pc}
    7d58:	00360003 	.word	0x00360003
    7d5c:	00370003 	.word	0x00370003
    7d60:	20003410 	.word	0x20003410
    7d64:	00003e89 	.word	0x00003e89
    7d68:	42001c00 	.word	0x42001c00
    7d6c:	00003a41 	.word	0x00003a41
    7d70:	e000e100 	.word	0xe000e100

00007d74 <readMacAddress>:
	myLongAddress[0] = 16;
    7d74:	4b08      	ldr	r3, [pc, #32]	; (7d98 <readMacAddress+0x24>)
    7d76:	2210      	movs	r2, #16
    7d78:	701a      	strb	r2, [r3, #0]
	myLongAddress[1] = 53;
    7d7a:	3225      	adds	r2, #37	; 0x25
    7d7c:	705a      	strb	r2, [r3, #1]
	myLongAddress[2] = 0;
    7d7e:	2200      	movs	r2, #0
    7d80:	709a      	strb	r2, [r3, #2]
	myLongAddress[3] = 32;
    7d82:	3220      	adds	r2, #32
    7d84:	70da      	strb	r2, [r3, #3]
	myLongAddress[4] = 89;
    7d86:	3239      	adds	r2, #57	; 0x39
    7d88:	711a      	strb	r2, [r3, #4]
	myLongAddress[5] = 37;
    7d8a:	3a34      	subs	r2, #52	; 0x34
    7d8c:	715a      	strb	r2, [r3, #5]
	myLongAddress[6] = 128;
    7d8e:	325b      	adds	r2, #91	; 0x5b
    7d90:	719a      	strb	r2, [r3, #6]
	myLongAddress[7] = 127;
    7d92:	3a01      	subs	r2, #1
    7d94:	71da      	strb	r2, [r3, #7]
}
    7d96:	4770      	bx	lr
    7d98:	2000016c 	.word	0x2000016c

00007d9c <configure_tc>:
	config->clock_source               = GCLK_GENERATOR_0;
    7d9c:	4b11      	ldr	r3, [pc, #68]	; (7de4 <configure_tc+0x48>)
    7d9e:	2200      	movs	r2, #0
    7da0:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    7da2:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    7da4:	2100      	movs	r1, #0
    7da6:	809a      	strh	r2, [r3, #4]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    7da8:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    7daa:	7059      	strb	r1, [r3, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    7dac:	7299      	strb	r1, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    7dae:	72d9      	strb	r1, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    7db0:	7319      	strb	r1, [r3, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    7db2:	7399      	strb	r1, [r3, #14]
	config->oneshot                    = false;
    7db4:	7359      	strb	r1, [r3, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    7db6:	7419      	strb	r1, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    7db8:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    7dba:	619a      	str	r2, [r3, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    7dbc:	7719      	strb	r1, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    7dbe:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    7dc0:	625a      	str	r2, [r3, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    7dc2:	851a      	strh	r2, [r3, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    7dc4:	859a      	strh	r2, [r3, #44]	; 0x2c

void configure_tc(void)
{	
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size    = TC_COUNTER_SIZE_16BIT;
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
    7dc6:	3240      	adds	r2, #64	; 0x40
    7dc8:	719a      	strb	r2, [r3, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 0xFFFF;
    7dca:	3a41      	subs	r2, #65	; 0x41
    7dcc:	855a      	strh	r2, [r3, #42]	; 0x2a
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    7dce:	4b06      	ldr	r3, [pc, #24]	; (7de8 <configure_tc+0x4c>)
    7dd0:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    7dd2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    7dd4:	b25b      	sxtb	r3, r3
    7dd6:	2b00      	cmp	r3, #0
    7dd8:	dbfb      	blt.n	7dd2 <configure_tc+0x36>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    7dda:	8813      	ldrh	r3, [r2, #0]
    7ddc:	2102      	movs	r1, #2
    7dde:	430b      	orrs	r3, r1
    7de0:	8013      	strh	r3, [r2, #0]
	// tc_init(&tc_instance, PWM_MODULE, &config_tc);
	tc_enable(&tc_instance);	
}
    7de2:	4770      	bx	lr
    7de4:	20003744 	.word	0x20003744
    7de8:	20003788 	.word	0x20003788

00007dec <configure_tc_callbacks>:

void configure_tc_callbacks(void)
{
    7dec:	b510      	push	{r4, lr}
	//! [setup_register_callback]	
	tc_register_callback(&tc_instance,tc_isr,TC_CALLBACK_CC_CHANNEL0);
    7dee:	4c0c      	ldr	r4, [pc, #48]	; (7e20 <configure_tc_callbacks+0x34>)
    7df0:	2202      	movs	r2, #2
    7df2:	490c      	ldr	r1, [pc, #48]	; (7e24 <configure_tc_callbacks+0x38>)
    7df4:	0020      	movs	r0, r4
    7df6:	4b0c      	ldr	r3, [pc, #48]	; (7e28 <configure_tc_callbacks+0x3c>)
    7df8:	4798      	blx	r3
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    7dfa:	6820      	ldr	r0, [r4, #0]
    7dfc:	4b0b      	ldr	r3, [pc, #44]	; (7e2c <configure_tc_callbacks+0x40>)
    7dfe:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    7e00:	4b0b      	ldr	r3, [pc, #44]	; (7e30 <configure_tc_callbacks+0x44>)
    7e02:	5c1b      	ldrb	r3, [r3, r0]
    7e04:	221f      	movs	r2, #31
    7e06:	401a      	ands	r2, r3
    7e08:	2301      	movs	r3, #1
    7e0a:	4093      	lsls	r3, r2
    7e0c:	4a09      	ldr	r2, [pc, #36]	; (7e34 <configure_tc_callbacks+0x48>)
    7e0e:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    7e10:	7e63      	ldrb	r3, [r4, #25]
    7e12:	2210      	movs	r2, #16
    7e14:	4313      	orrs	r3, r2
    7e16:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    7e18:	6823      	ldr	r3, [r4, #0]
    7e1a:	2210      	movs	r2, #16
    7e1c:	735a      	strb	r2, [r3, #13]
	//! [setup_register_callback]

	//! [setup_enable_callback]
	tc_enable_callback(&tc_instance, TC_CALLBACK_CC_CHANNEL0);
	//! [setup_enable_callback]
}
    7e1e:	bd10      	pop	{r4, pc}
    7e20:	20003788 	.word	0x20003788
    7e24:	0000793d 	.word	0x0000793d
    7e28:	00004df9 	.word	0x00004df9
    7e2c:	00004ec1 	.word	0x00004ec1
    7e30:	0000eda0 	.word	0x0000eda0
    7e34:	e000e100 	.word	0xe000e100

00007e38 <main>:
{	
    7e38:	b5f0      	push	{r4, r5, r6, r7, lr}
    7e3a:	b08d      	sub	sp, #52	; 0x34
	system_init();
    7e3c:	4b3c      	ldr	r3, [pc, #240]	; (7f30 <main+0xf8>)
    7e3e:	4798      	blx	r3
	delay_init();
    7e40:	4b3c      	ldr	r3, [pc, #240]	; (7f34 <main+0xfc>)
    7e42:	4798      	blx	r3
	cpu_irq_enable();	
    7e44:	2201      	movs	r2, #1
    7e46:	4b3c      	ldr	r3, [pc, #240]	; (7f38 <main+0x100>)
    7e48:	701a      	strb	r2, [r3, #0]
    7e4a:	f3bf 8f5f 	dmb	sy
    7e4e:	b662      	cpsie	i
	PORT->Group[0].DIRSET.bit.DIRSET=PORT_PA27;	// RS3485 ENABLE PIN CONTROL PORT
    7e50:	2280      	movs	r2, #128	; 0x80
    7e52:	0512      	lsls	r2, r2, #20
    7e54:	4b39      	ldr	r3, [pc, #228]	; (7f3c <main+0x104>)
    7e56:	609a      	str	r2, [r3, #8]
	configure_tc();
    7e58:	4b39      	ldr	r3, [pc, #228]	; (7f40 <main+0x108>)
    7e5a:	4798      	blx	r3
	configure_tc_callbacks();
    7e5c:	4b39      	ldr	r3, [pc, #228]	; (7f44 <main+0x10c>)
    7e5e:	4798      	blx	r3
	sio2host_init();
    7e60:	4b39      	ldr	r3, [pc, #228]	; (7f48 <main+0x110>)
    7e62:	4798      	blx	r3
	readMacAddress();
    7e64:	4b39      	ldr	r3, [pc, #228]	; (7f4c <main+0x114>)
    7e66:	4798      	blx	r3
	wsndemo_init();
    7e68:	4b39      	ldr	r3, [pc, #228]	; (7f50 <main+0x118>)
    7e6a:	4798      	blx	r3
	nm_bsp_init();		// WINC1500    
    7e6c:	4b39      	ldr	r3, [pc, #228]	; (7f54 <main+0x11c>)
    7e6e:	4798      	blx	r3
	addr.sin_family = AF_INET;
    7e70:	ab02      	add	r3, sp, #8
    7e72:	2202      	movs	r2, #2
    7e74:	801a      	strh	r2, [r3, #0]
	addr.sin_port = _htons(MAIN_WIFI_M2M_SERVER_PORT);
    7e76:	4a38      	ldr	r2, [pc, #224]	; (7f58 <main+0x120>)
    7e78:	805a      	strh	r2, [r3, #2]
	addr.sin_addr.s_addr = _htonl(MAIN_WIFI_M2M_SERVER_IP); // IP
    7e7a:	4a38      	ldr	r2, [pc, #224]	; (7f5c <main+0x124>)
    7e7c:	9203      	str	r2, [sp, #12]
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));	// param 
    7e7e:	2218      	movs	r2, #24
    7e80:	2100      	movs	r1, #0
    7e82:	a806      	add	r0, sp, #24
    7e84:	4b36      	ldr	r3, [pc, #216]	; (7f60 <main+0x128>)
    7e86:	4798      	blx	r3
	param.pfAppWifiCb = wifi_cb;
    7e88:	4b36      	ldr	r3, [pc, #216]	; (7f64 <main+0x12c>)
    7e8a:	9306      	str	r3, [sp, #24]
	ret = m2m_wifi_init(&param);	
    7e8c:	a806      	add	r0, sp, #24
    7e8e:	4b36      	ldr	r3, [pc, #216]	; (7f68 <main+0x130>)
    7e90:	4798      	blx	r3
	if(M2M_SUCCESS != ret){
    7e92:	2800      	cmp	r0, #0
    7e94:	d000      	beq.n	7e98 <main+0x60>
    7e96:	e7fe      	b.n	7e96 <main+0x5e>
	socketInit();
    7e98:	4b34      	ldr	r3, [pc, #208]	; (7f6c <main+0x134>)
    7e9a:	4798      	blx	r3
	registerSocketCallback(socket_cb, NULL);
    7e9c:	2100      	movs	r1, #0
    7e9e:	4834      	ldr	r0, [pc, #208]	; (7f70 <main+0x138>)
    7ea0:	4b34      	ldr	r3, [pc, #208]	; (7f74 <main+0x13c>)
    7ea2:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID,sizeof(MAIN_WLAN_SSID),
    7ea4:	23ff      	movs	r3, #255	; 0xff
    7ea6:	9300      	str	r3, [sp, #0]
    7ea8:	4b33      	ldr	r3, [pc, #204]	; (7f78 <main+0x140>)
    7eaa:	2202      	movs	r2, #2
    7eac:	2108      	movs	r1, #8
    7eae:	4833      	ldr	r0, [pc, #204]	; (7f7c <main+0x144>)
    7eb0:	4c33      	ldr	r4, [pc, #204]	; (7f80 <main+0x148>)
    7eb2:	47a0      	blx	r4
	cpu_irq_enable();
    7eb4:	2201      	movs	r2, #1
    7eb6:	4b20      	ldr	r3, [pc, #128]	; (7f38 <main+0x100>)
    7eb8:	701a      	strb	r2, [r3, #0]
    7eba:	f3bf 8f5f 	dmb	sy
    7ebe:	b662      	cpsie	i
	configure_usart();
    7ec0:	4b30      	ldr	r3, [pc, #192]	; (7f84 <main+0x14c>)
    7ec2:	4798      	blx	r3
		wsndemo_task();
    7ec4:	4e30      	ldr	r6, [pc, #192]	; (7f88 <main+0x150>)
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    7ec6:	4d31      	ldr	r5, [pc, #196]	; (7f8c <main+0x154>)
		if(wifi_connected == M2M_WIFI_CONNECTED){
    7ec8:	4c31      	ldr	r4, [pc, #196]	; (7f90 <main+0x158>)
		wsndemo_task();
    7eca:	47b0      	blx	r6
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    7ecc:	2000      	movs	r0, #0
    7ece:	47a8      	blx	r5
		if(wifi_connected == M2M_WIFI_CONNECTED){
    7ed0:	7823      	ldrb	r3, [r4, #0]
    7ed2:	2b01      	cmp	r3, #1
    7ed4:	d1f9      	bne.n	7eca <main+0x92>
			if(tcp_client_socket < 0){
    7ed6:	4b2f      	ldr	r3, [pc, #188]	; (7f94 <main+0x15c>)
    7ed8:	781b      	ldrb	r3, [r3, #0]
    7eda:	2b7f      	cmp	r3, #127	; 0x7f
    7edc:	d811      	bhi.n	7f02 <main+0xca>
			if(tcp_server_socket < 0) {
    7ede:	4b2e      	ldr	r3, [pc, #184]	; (7f98 <main+0x160>)
    7ee0:	781b      	ldrb	r3, [r3, #0]
    7ee2:	2b7f      	cmp	r3, #127	; 0x7f
    7ee4:	d9f1      	bls.n	7eca <main+0x92>
				if((tcp_server_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    7ee6:	2200      	movs	r2, #0
    7ee8:	2101      	movs	r1, #1
    7eea:	2002      	movs	r0, #2
    7eec:	4b2b      	ldr	r3, [pc, #172]	; (7f9c <main+0x164>)
    7eee:	4798      	blx	r3
    7ef0:	4b29      	ldr	r3, [pc, #164]	; (7f98 <main+0x160>)
    7ef2:	7018      	strb	r0, [r3, #0]
    7ef4:	2800      	cmp	r0, #0
    7ef6:	dbe8      	blt.n	7eca <main+0x92>
				bind(tcp_server_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    7ef8:	2210      	movs	r2, #16
    7efa:	a902      	add	r1, sp, #8
    7efc:	4b28      	ldr	r3, [pc, #160]	; (7fa0 <main+0x168>)
    7efe:	4798      	blx	r3
    7f00:	e7e3      	b.n	7eca <main+0x92>
				if((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    7f02:	2200      	movs	r2, #0
    7f04:	2101      	movs	r1, #1
    7f06:	2002      	movs	r0, #2
    7f08:	4b24      	ldr	r3, [pc, #144]	; (7f9c <main+0x164>)
    7f0a:	4798      	blx	r3
    7f0c:	4b21      	ldr	r3, [pc, #132]	; (7f94 <main+0x15c>)
    7f0e:	7018      	strb	r0, [r3, #0]
    7f10:	2800      	cmp	r0, #0
    7f12:	dbda      	blt.n	7eca <main+0x92>
				ret = connect(tcp_client_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    7f14:	2210      	movs	r2, #16
    7f16:	a902      	add	r1, sp, #8
    7f18:	4b22      	ldr	r3, [pc, #136]	; (7fa4 <main+0x16c>)
    7f1a:	4798      	blx	r3
				if(ret < 0) {
    7f1c:	2800      	cmp	r0, #0
    7f1e:	dade      	bge.n	7ede <main+0xa6>
					close(tcp_client_socket); tcp_client_socket = -1;
    7f20:	4f1c      	ldr	r7, [pc, #112]	; (7f94 <main+0x15c>)
    7f22:	2000      	movs	r0, #0
    7f24:	5638      	ldrsb	r0, [r7, r0]
    7f26:	4b20      	ldr	r3, [pc, #128]	; (7fa8 <main+0x170>)
    7f28:	4798      	blx	r3
    7f2a:	23ff      	movs	r3, #255	; 0xff
    7f2c:	703b      	strb	r3, [r7, #0]
    7f2e:	e7d6      	b.n	7ede <main+0xa6>
    7f30:	00004dcd 	.word	0x00004dcd
    7f34:	00000115 	.word	0x00000115
    7f38:	2000000a 	.word	0x2000000a
    7f3c:	41004400 	.word	0x41004400
    7f40:	00007d9d 	.word	0x00007d9d
    7f44:	00007ded 	.word	0x00007ded
    7f48:	0000540d 	.word	0x0000540d
    7f4c:	00007d75 	.word	0x00007d75
    7f50:	00008109 	.word	0x00008109
    7f54:	00000201 	.word	0x00000201
    7f58:	00000a1a 	.word	0x00000a1a
    7f5c:	6401a8c0 	.word	0x6401a8c0
    7f60:	0000c965 	.word	0x0000c965
    7f64:	00007c69 	.word	0x00007c69
    7f68:	0000110d 	.word	0x0000110d
    7f6c:	00002d35 	.word	0x00002d35
    7f70:	00007975 	.word	0x00007975
    7f74:	00002d79 	.word	0x00002d79
    7f78:	0000eda4 	.word	0x0000eda4
    7f7c:	0000edb0 	.word	0x0000edb0
    7f80:	000014dd 	.word	0x000014dd
    7f84:	00007cbd 	.word	0x00007cbd
    7f88:	00008129 	.word	0x00008129
    7f8c:	00001241 	.word	0x00001241
    7f90:	20000a00 	.word	0x20000a00
    7f94:	20000148 	.word	0x20000148
    7f98:	20000149 	.word	0x20000149
    7f9c:	00002d8d 	.word	0x00002d8d
    7fa0:	00002f11 	.word	0x00002f11
    7fa4:	00003015 	.word	0x00003015
    7fa8:	000031d1 	.word	0x000031d1

00007fac <Connection_Confirm>:
/**
 * Connection confirmation
 */
static void Connection_Confirm(miwi_status_t status)
{
	if (SUCCESS == status)
    7fac:	2800      	cmp	r0, #0
    7fae:	d003      	beq.n	7fb8 <Connection_Confirm+0xc>
        appState = APP_STATE_SEND;
	}
	else
	{
#if defined(PAN_COORDINATOR)
		appState = APP_STATE_START_NETWORK;
    7fb0:	2201      	movs	r2, #1
    7fb2:	4b03      	ldr	r3, [pc, #12]	; (7fc0 <Connection_Confirm+0x14>)
    7fb4:	701a      	strb	r2, [r3, #0]
#else
        appState = APP_STATE_CONNECT_NETWORK;
#endif
	}
}
    7fb6:	4770      	bx	lr
        appState = APP_STATE_SEND;
    7fb8:	2205      	movs	r2, #5
    7fba:	4b01      	ldr	r3, [pc, #4]	; (7fc0 <Connection_Confirm+0x14>)
    7fbc:	701a      	strb	r2, [r3, #0]
    7fbe:	e7fa      	b.n	7fb6 <Connection_Confirm+0xa>
    7fc0:	20000a45 	.word	0x20000a45

00007fc4 <appBroadcastDataConf>:

#if defined(PAN_COORDINATOR) && defined(MIWI_MESH_TOPOLOGY_SIMULATION_MODE)
static void appBroadcastDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
		
}
    7fc4:	4770      	bx	lr
	...

00007fc8 <appUartSendMessage>:
{
    7fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    7fca:	46c6      	mov	lr, r8
    7fcc:	b500      	push	{lr}
    7fce:	0006      	movs	r6, r0
    7fd0:	000d      	movs	r5, r1
	sio2host_putchar(0x10);
    7fd2:	2010      	movs	r0, #16
    7fd4:	4c15      	ldr	r4, [pc, #84]	; (802c <appUartSendMessage+0x64>)
    7fd6:	47a0      	blx	r4
	sio2host_putchar(0x02);
    7fd8:	2002      	movs	r0, #2
    7fda:	47a0      	blx	r4
	for (uint8_t i = 0; i < size; i++) {
    7fdc:	2d00      	cmp	r5, #0
    7fde:	d01a      	beq.n	8016 <appUartSendMessage+0x4e>
    7fe0:	0034      	movs	r4, r6
    7fe2:	3d01      	subs	r5, #1
    7fe4:	b2ef      	uxtb	r7, r5
    7fe6:	3701      	adds	r7, #1
    7fe8:	19f7      	adds	r7, r6, r7
    7fea:	2500      	movs	r5, #0
		sio2host_putchar(data[i]);
    7fec:	4b0f      	ldr	r3, [pc, #60]	; (802c <appUartSendMessage+0x64>)
    7fee:	4698      	mov	r8, r3
    7ff0:	e007      	b.n	8002 <appUartSendMessage+0x3a>
    7ff2:	7830      	ldrb	r0, [r6, #0]
    7ff4:	47c0      	blx	r8
		cs += data[i];
    7ff6:	7831      	ldrb	r1, [r6, #0]
    7ff8:	186d      	adds	r5, r5, r1
    7ffa:	b2ed      	uxtb	r5, r5
    7ffc:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < size; i++) {
    7ffe:	42bc      	cmp	r4, r7
    8000:	d009      	beq.n	8016 <appUartSendMessage+0x4e>
    8002:	0026      	movs	r6, r4
		if (data[i] == 0x10) {
    8004:	7823      	ldrb	r3, [r4, #0]
    8006:	2b10      	cmp	r3, #16
    8008:	d1f3      	bne.n	7ff2 <appUartSendMessage+0x2a>
			sio2host_putchar(0x10);
    800a:	2010      	movs	r0, #16
    800c:	4b07      	ldr	r3, [pc, #28]	; (802c <appUartSendMessage+0x64>)
    800e:	4798      	blx	r3
			cs += 0x10;
    8010:	3510      	adds	r5, #16
    8012:	b2ed      	uxtb	r5, r5
    8014:	e7ed      	b.n	7ff2 <appUartSendMessage+0x2a>
	sio2host_putchar(0x10);
    8016:	2010      	movs	r0, #16
    8018:	4c04      	ldr	r4, [pc, #16]	; (802c <appUartSendMessage+0x64>)
    801a:	47a0      	blx	r4
	sio2host_putchar(0x03);
    801c:	2003      	movs	r0, #3
    801e:	47a0      	blx	r4
	cs += 0x10 + 0x02 + 0x10 + 0x03;
    8020:	3525      	adds	r5, #37	; 0x25
	sio2host_putchar(cs);
    8022:	b2e8      	uxtb	r0, r5
    8024:	47a0      	blx	r4
}
    8026:	bc04      	pop	{r2}
    8028:	4690      	mov	r8, r2
    802a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    802c:	00005621 	.word	0x00005621

00008030 <appDataInd>:
{
    8030:	b570      	push	{r4, r5, r6, lr}
	AppMessage_t *msg = (AppMessage_t *)ind->payload;
    8032:	6841      	ldr	r1, [r0, #4]
	port_base->OUTTGL.reg = pin_mask;
    8034:	2280      	movs	r2, #128	; 0x80
    8036:	0312      	lsls	r2, r2, #12
    8038:	4b1c      	ldr	r3, [pc, #112]	; (80ac <appDataInd+0x7c>)
    803a:	61da      	str	r2, [r3, #28]
	msg->lqi = ind->packetLQI;
    803c:	7a83      	ldrb	r3, [r0, #10]
    803e:	764b      	strb	r3, [r1, #25]
	msg->rssi = ind->packetRSSI;
    8040:	7a43      	ldrb	r3, [r0, #9]
    8042:	768b      	strb	r3, [r1, #26]
	addrId = (*(caption+5)-'0')*10 + *(caption +6)-'0';
    8044:	2330      	movs	r3, #48	; 0x30
    8046:	5cca      	ldrb	r2, [r1, r3]
    8048:	3a30      	subs	r2, #48	; 0x30
    804a:	0093      	lsls	r3, r2, #2
    804c:	189b      	adds	r3, r3, r2
    804e:	005b      	lsls	r3, r3, #1
    8050:	2231      	movs	r2, #49	; 0x31
    8052:	5c8a      	ldrb	r2, [r1, r2]
    8054:	189b      	adds	r3, r3, r2
    8056:	3b30      	subs	r3, #48	; 0x30
	byteNo = addrId / 8;
    8058:	17dc      	asrs	r4, r3, #31
    805a:	2207      	movs	r2, #7
    805c:	4022      	ands	r2, r4
    805e:	18d2      	adds	r2, r2, r3
    8060:	10d2      	asrs	r2, r2, #3
	setValue = (((msg->sensors).light) > 1200 ) ? bitFlag[bitNo] : 0x00;
    8062:	2425      	movs	r4, #37	; 0x25
    8064:	5d0d      	ldrb	r5, [r1, r4]
    8066:	3401      	adds	r4, #1
    8068:	5d0c      	ldrb	r4, [r1, r4]
    806a:	0224      	lsls	r4, r4, #8
    806c:	4325      	orrs	r5, r4
    806e:	2427      	movs	r4, #39	; 0x27
    8070:	5d0c      	ldrb	r4, [r1, r4]
    8072:	0424      	lsls	r4, r4, #16
    8074:	432c      	orrs	r4, r5
    8076:	2528      	movs	r5, #40	; 0x28
    8078:	5d49      	ldrb	r1, [r1, r5]
    807a:	0609      	lsls	r1, r1, #24
    807c:	4321      	orrs	r1, r4
    807e:	2596      	movs	r5, #150	; 0x96
    8080:	00ed      	lsls	r5, r5, #3
    8082:	2400      	movs	r4, #0
    8084:	42a9      	cmp	r1, r5
    8086:	dd07      	ble.n	8098 <appDataInd+0x68>
	bitNo = addrId % 8;		
    8088:	17dc      	asrs	r4, r3, #31
    808a:	0f64      	lsrs	r4, r4, #29
    808c:	191b      	adds	r3, r3, r4
    808e:	2107      	movs	r1, #7
    8090:	400b      	ands	r3, r1
    8092:	1b1b      	subs	r3, r3, r4
	setValue = (((msg->sensors).light) > 1200 ) ? bitFlag[bitNo] : 0x00;
    8094:	4906      	ldr	r1, [pc, #24]	; (80b0 <appDataInd+0x80>)
    8096:	5ccc      	ldrb	r4, [r1, r3]
	write_plc[13+ byteNo] += setValue;
    8098:	320d      	adds	r2, #13
    809a:	4b06      	ldr	r3, [pc, #24]	; (80b4 <appDataInd+0x84>)
    809c:	5c99      	ldrb	r1, [r3, r2]
    809e:	1864      	adds	r4, r4, r1
    80a0:	549c      	strb	r4, [r3, r2]
	appUartSendMessage(ind->payload, ind->payloadSize);
    80a2:	7a01      	ldrb	r1, [r0, #8]
    80a4:	6840      	ldr	r0, [r0, #4]
    80a6:	4b04      	ldr	r3, [pc, #16]	; (80b8 <appDataInd+0x88>)
    80a8:	4798      	blx	r3
}
    80aa:	bd70      	pop	{r4, r5, r6, pc}
    80ac:	41004400 	.word	0x41004400
    80b0:	20000160 	.word	0x20000160
    80b4:	2000014c 	.word	0x2000014c
    80b8:	00007fc9 	.word	0x00007fc9

000080bc <appDataSendingTimerHandler>:
{
    80bc:	b510      	push	{r4, lr}
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
    80be:	4b06      	ldr	r3, [pc, #24]	; (80d8 <appDataSendingTimerHandler+0x1c>)
    80c0:	781b      	ldrb	r3, [r3, #0]
    80c2:	2b08      	cmp	r3, #8
    80c4:	d003      	beq.n	80ce <appDataSendingTimerHandler+0x12>
		SYS_TimerStart(&appDataSendingTimer);
    80c6:	4805      	ldr	r0, [pc, #20]	; (80dc <appDataSendingTimerHandler+0x20>)
    80c8:	4b05      	ldr	r3, [pc, #20]	; (80e0 <appDataSendingTimerHandler+0x24>)
    80ca:	4798      	blx	r3
}
    80cc:	bd10      	pop	{r4, pc}
		appState = APP_STATE_SEND;
    80ce:	2205      	movs	r2, #5
    80d0:	4b01      	ldr	r3, [pc, #4]	; (80d8 <appDataSendingTimerHandler+0x1c>)
    80d2:	701a      	strb	r2, [r3, #0]
    80d4:	e7fa      	b.n	80cc <appDataSendingTimerHandler+0x10>
    80d6:	46c0      	nop			; (mov r8, r8)
    80d8:	20000a45 	.word	0x20000a45
    80dc:	200037a4 	.word	0x200037a4
    80e0:	0000681d 	.word	0x0000681d

000080e4 <UartBytesReceived>:
{
    80e4:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < bytes; i++) {
    80e6:	2800      	cmp	r0, #0
    80e8:	d00a      	beq.n	8100 <UartBytesReceived+0x1c>
    80ea:	000c      	movs	r4, r1
    80ec:	3801      	subs	r0, #1
    80ee:	b285      	uxth	r5, r0
    80f0:	3501      	adds	r5, #1
    80f2:	194d      	adds	r5, r1, r5
		APP_CommandsByteReceived(byte[i]);
    80f4:	4e03      	ldr	r6, [pc, #12]	; (8104 <UartBytesReceived+0x20>)
    80f6:	7820      	ldrb	r0, [r4, #0]
    80f8:	47b0      	blx	r6
    80fa:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < bytes; i++) {
    80fc:	42ac      	cmp	r4, r5
    80fe:	d1fa      	bne.n	80f6 <UartBytesReceived+0x12>
}
    8100:	bd70      	pop	{r4, r5, r6, pc}
    8102:	46c0      	nop			; (mov r8, r8)
    8104:	000077e5 	.word	0x000077e5

00008108 <wsndemo_init>:
{
    8108:	b510      	push	{r4, lr}
	MiApp_ProtocolInit(&defaultParamsRomOrRam, &defaultParamsRamOnly);
    810a:	4903      	ldr	r1, [pc, #12]	; (8118 <wsndemo_init+0x10>)
    810c:	4803      	ldr	r0, [pc, #12]	; (811c <wsndemo_init+0x14>)
    810e:	4b04      	ldr	r3, [pc, #16]	; (8120 <wsndemo_init+0x18>)
    8110:	4798      	blx	r3
	sio2host_init();
    8112:	4b04      	ldr	r3, [pc, #16]	; (8124 <wsndemo_init+0x1c>)
    8114:	4798      	blx	r3
}
    8116:	bd10      	pop	{r4, pc}
    8118:	2000000c 	.word	0x2000000c
    811c:	20000030 	.word	0x20000030
    8120:	000087a5 	.word	0x000087a5
    8124:	0000540d 	.word	0x0000540d

00008128 <wsndemo_task>:
{
    8128:	b5f0      	push	{r4, r5, r6, r7, lr}
    812a:	b087      	sub	sp, #28
	MeshTasks();
    812c:	4b80      	ldr	r3, [pc, #512]	; (8330 <wsndemo_task+0x208>)
    812e:	4798      	blx	r3
	switch (appState) {
    8130:	4b80      	ldr	r3, [pc, #512]	; (8334 <wsndemo_task+0x20c>)
    8132:	781b      	ldrb	r3, [r3, #0]
    8134:	2b01      	cmp	r3, #1
    8136:	d05c      	beq.n	81f2 <wsndemo_task+0xca>
    8138:	2b00      	cmp	r3, #0
    813a:	d013      	beq.n	8164 <wsndemo_task+0x3c>
    813c:	2b05      	cmp	r3, #5
    813e:	d063      	beq.n	8208 <wsndemo_task+0xe0>
    8140:	2b07      	cmp	r3, #7
    8142:	d100      	bne.n	8146 <wsndemo_task+0x1e>
    8144:	e0af      	b.n	82a6 <wsndemo_task+0x17e>
	if ((bytes = sio2host_rx(rx_data, APP_RX_BUF_SIZE)) > 0) {
    8146:	2114      	movs	r1, #20
    8148:	487b      	ldr	r0, [pc, #492]	; (8338 <wsndemo_task+0x210>)
    814a:	4b7c      	ldr	r3, [pc, #496]	; (833c <wsndemo_task+0x214>)
    814c:	4798      	blx	r3
    814e:	b280      	uxth	r0, r0
    8150:	2800      	cmp	r0, #0
    8152:	d000      	beq.n	8156 <wsndemo_task+0x2e>
    8154:	e0ae      	b.n	82b4 <wsndemo_task+0x18c>
	return (port_base->IN.reg & pin_mask);
    8156:	4b7a      	ldr	r3, [pc, #488]	; (8340 <wsndemo_task+0x218>)
    8158:	6a1b      	ldr	r3, [r3, #32]
	if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    815a:	00db      	lsls	r3, r3, #3
    815c:	d400      	bmi.n	8160 <wsndemo_task+0x38>
    815e:	e0ad      	b.n	82bc <wsndemo_task+0x194>
}
    8160:	b007      	add	sp, #28
    8162:	bdf0      	pop	{r4, r5, r6, r7, pc}
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    8164:	4877      	ldr	r0, [pc, #476]	; (8344 <wsndemo_task+0x21c>)
    8166:	2401      	movs	r4, #1
    8168:	7004      	strb	r4, [r0, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    816a:	2200      	movs	r2, #0
    816c:	7042      	strb	r2, [r0, #1]
	appMsg.extAddr              = 0;
    816e:	2500      	movs	r5, #0
    8170:	2100      	movs	r1, #0
    8172:	8041      	strh	r1, [r0, #2]
    8174:	8081      	strh	r1, [r0, #4]
    8176:	80c1      	strh	r1, [r0, #6]
    8178:	8101      	strh	r1, [r0, #8]
	appMsg.shortAddr            = 0;
    817a:	8142      	strh	r2, [r0, #10]
	appMsg.softVersion          = 0x01100000;
    817c:	2388      	movs	r3, #136	; 0x88
    817e:	045b      	lsls	r3, r3, #17
    8180:	60c3      	str	r3, [r0, #12]
	appMsg.channelMask          = CHANNEL_MAP;
    8182:	2380      	movs	r3, #128	; 0x80
    8184:	049b      	lsls	r3, r3, #18
    8186:	6103      	str	r3, [r0, #16]
	appMsg.nextHopAddr          = 0;
    8188:	75c2      	strb	r2, [r0, #23]
    818a:	7602      	strb	r2, [r0, #24]
	appMsg.lqi                  = 0;
    818c:	7645      	strb	r5, [r0, #25]
	appMsg.rssi                 = 0;
    818e:	7685      	strb	r5, [r0, #26]
	appMsg.sensors.type        = 1;
    8190:	76c4      	strb	r4, [r0, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    8192:	230c      	movs	r3, #12
    8194:	7703      	strb	r3, [r0, #28]
	appMsg.sensors.battery     = 0;
    8196:	0003      	movs	r3, r0
    8198:	7742      	strb	r2, [r0, #29]
    819a:	7782      	strb	r2, [r0, #30]
    819c:	77c2      	strb	r2, [r0, #31]
    819e:	331d      	adds	r3, #29
    81a0:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = 0;
    81a2:	0003      	movs	r3, r0
    81a4:	3321      	adds	r3, #33	; 0x21
    81a6:	701a      	strb	r2, [r3, #0]
    81a8:	705a      	strb	r2, [r3, #1]
    81aa:	709a      	strb	r2, [r3, #2]
    81ac:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.light       = 0;
    81ae:	0003      	movs	r3, r0
    81b0:	3325      	adds	r3, #37	; 0x25
    81b2:	701a      	strb	r2, [r3, #0]
    81b4:	705a      	strb	r2, [r3, #1]
    81b6:	709a      	strb	r2, [r3, #2]
    81b8:	70da      	strb	r2, [r3, #3]
	appMsg.caption.type         = 32;
    81ba:	3220      	adds	r2, #32
    81bc:	2329      	movs	r3, #41	; 0x29
    81be:	54c2      	strb	r2, [r0, r3]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    81c0:	3a0a      	subs	r2, #10
    81c2:	3301      	adds	r3, #1
    81c4:	54c2      	strb	r2, [r0, r3]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    81c6:	302b      	adds	r0, #43	; 0x2b
    81c8:	495f      	ldr	r1, [pc, #380]	; (8348 <wsndemo_task+0x220>)
    81ca:	4b60      	ldr	r3, [pc, #384]	; (834c <wsndemo_task+0x224>)
    81cc:	4798      	blx	r3
	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    81ce:	4b60      	ldr	r3, [pc, #384]	; (8350 <wsndemo_task+0x228>)
    81d0:	4a60      	ldr	r2, [pc, #384]	; (8354 <wsndemo_task+0x22c>)
    81d2:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    81d4:	731d      	strb	r5, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    81d6:	4a60      	ldr	r2, [pc, #384]	; (8358 <wsndemo_task+0x230>)
    81d8:	611a      	str	r2, [r3, #16]
		port_base->OUTCLR.reg = pin_mask;
    81da:	2280      	movs	r2, #128	; 0x80
    81dc:	0312      	lsls	r2, r2, #12
    81de:	4b58      	ldr	r3, [pc, #352]	; (8340 <wsndemo_task+0x218>)
    81e0:	615a      	str	r2, [r3, #20]
	APP_CommandsInit();
    81e2:	4b5e      	ldr	r3, [pc, #376]	; (835c <wsndemo_task+0x234>)
    81e4:	4798      	blx	r3
	MiApp_SubscribeDataIndicationCallback(appDataInd);
    81e6:	485e      	ldr	r0, [pc, #376]	; (8360 <wsndemo_task+0x238>)
    81e8:	4b5e      	ldr	r3, [pc, #376]	; (8364 <wsndemo_task+0x23c>)
    81ea:	4798      	blx	r3
    appState = APP_STATE_START_NETWORK;
    81ec:	4b51      	ldr	r3, [pc, #324]	; (8334 <wsndemo_task+0x20c>)
    81ee:	701c      	strb	r4, [r3, #0]
    81f0:	e7a9      	b.n	8146 <wsndemo_task+0x1e>
		MiApp_StartConnection(START_CONN_DIRECT, APP_SCAN_DURATION, CHANNEL_MAP, Connection_Confirm);
    81f2:	4b5d      	ldr	r3, [pc, #372]	; (8368 <wsndemo_task+0x240>)
    81f4:	2280      	movs	r2, #128	; 0x80
    81f6:	0492      	lsls	r2, r2, #18
    81f8:	210a      	movs	r1, #10
    81fa:	2000      	movs	r0, #0
    81fc:	4c5b      	ldr	r4, [pc, #364]	; (836c <wsndemo_task+0x244>)
    81fe:	47a0      	blx	r4
		appState = APP_STATE_SEND;
    8200:	2205      	movs	r2, #5
    8202:	4b4c      	ldr	r3, [pc, #304]	; (8334 <wsndemo_task+0x20c>)
    8204:	701a      	strb	r2, [r3, #0]
    8206:	e79e      	b.n	8146 <wsndemo_task+0x1e>
    uint16_t shortAddressLocal = 0xFFFF;
    8208:	ad05      	add	r5, sp, #20
    820a:	2301      	movs	r3, #1
    820c:	425b      	negs	r3, r3
    820e:	802b      	strh	r3, [r5, #0]
    uint16_t shortAddressPanId = 0xFFFF;
    8210:	2616      	movs	r6, #22
    8212:	446e      	add	r6, sp
    8214:	8033      	strh	r3, [r6, #0]
	appMsg.sensors.battery     = rand() & 0xffff;
    8216:	4f56      	ldr	r7, [pc, #344]	; (8370 <wsndemo_task+0x248>)
    8218:	47b8      	blx	r7
    821a:	4c4a      	ldr	r4, [pc, #296]	; (8344 <wsndemo_task+0x21c>)
    821c:	0023      	movs	r3, r4
    821e:	7760      	strb	r0, [r4, #29]
    8220:	0a00      	lsrs	r0, r0, #8
    8222:	77a0      	strb	r0, [r4, #30]
    8224:	2200      	movs	r2, #0
    8226:	77e2      	strb	r2, [r4, #31]
    8228:	331d      	adds	r3, #29
    822a:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = rand() & 0x7f;
    822c:	47b8      	blx	r7
    822e:	237f      	movs	r3, #127	; 0x7f
    8230:	4018      	ands	r0, r3
    8232:	0023      	movs	r3, r4
    8234:	3321      	adds	r3, #33	; 0x21
    8236:	7018      	strb	r0, [r3, #0]
    8238:	2200      	movs	r2, #0
    823a:	705a      	strb	r2, [r3, #1]
    823c:	709a      	strb	r2, [r3, #2]
    823e:	0e00      	lsrs	r0, r0, #24
    8240:	70d8      	strb	r0, [r3, #3]
	appMsg.sensors.light       = rand() & 0xff;
    8242:	47b8      	blx	r7
    8244:	23ff      	movs	r3, #255	; 0xff
    8246:	4018      	ands	r0, r3
    8248:	0023      	movs	r3, r4
    824a:	3325      	adds	r3, #37	; 0x25
    824c:	7018      	strb	r0, [r3, #0]
    824e:	0a02      	lsrs	r2, r0, #8
    8250:	705a      	strb	r2, [r3, #1]
    8252:	0c02      	lsrs	r2, r0, #16
    8254:	709a      	strb	r2, [r3, #2]
    8256:	0e00      	lsrs	r0, r0, #24
    8258:	70d8      	strb	r0, [r3, #3]
	MiApp_Get(SHORT_ADDRESS, (uint8_t *)&shortAddressLocal);
    825a:	0029      	movs	r1, r5
    825c:	2002      	movs	r0, #2
    825e:	4f45      	ldr	r7, [pc, #276]	; (8374 <wsndemo_task+0x24c>)
    8260:	47b8      	blx	r7
        appMsg.shortAddr = shortAddressLocal;
    8262:	882b      	ldrh	r3, [r5, #0]
    8264:	8163      	strh	r3, [r4, #10]
	appMsg.extAddr   = appMsg.shortAddr;
    8266:	8063      	strh	r3, [r4, #2]
    8268:	0c1b      	lsrs	r3, r3, #16
    826a:	80a3      	strh	r3, [r4, #4]
    826c:	2300      	movs	r3, #0
    826e:	80e3      	strh	r3, [r4, #6]
    8270:	8123      	strh	r3, [r4, #8]
	MiApp_Get(CHANNEL, (uint8_t *)&appMsg.workingChannel);
    8272:	0021      	movs	r1, r4
    8274:	3116      	adds	r1, #22
    8276:	2000      	movs	r0, #0
    8278:	47b8      	blx	r7
	MiApp_Get(PANID, (uint8_t *)&shortAddressPanId);
    827a:	0031      	movs	r1, r6
    827c:	2001      	movs	r0, #1
    827e:	47b8      	blx	r7
        appMsg.panId = shortAddressPanId;
    8280:	8833      	ldrh	r3, [r6, #0]
    8282:	82a3      	strh	r3, [r4, #20]
	sprintf(&(appMsg.caption.text[APP_CAPTION_SIZE - SHORT_ADDRESS_CAPTION_SIZE]), "-0x%04X", shortAddressLocal);
    8284:	882a      	ldrh	r2, [r5, #0]
    8286:	0020      	movs	r0, r4
    8288:	303a      	adds	r0, #58	; 0x3a
    828a:	493b      	ldr	r1, [pc, #236]	; (8378 <wsndemo_task+0x250>)
    828c:	4b3b      	ldr	r3, [pc, #236]	; (837c <wsndemo_task+0x254>)
    828e:	4798      	blx	r3
	appUartSendMessage((uint8_t *)&appMsg, sizeof(appMsg));
    8290:	2141      	movs	r1, #65	; 0x41
    8292:	0020      	movs	r0, r4
    8294:	4b3a      	ldr	r3, [pc, #232]	; (8380 <wsndemo_task+0x258>)
    8296:	4798      	blx	r3
	SYS_TimerStart(&appDataSendingTimer);
    8298:	482d      	ldr	r0, [pc, #180]	; (8350 <wsndemo_task+0x228>)
    829a:	4b3a      	ldr	r3, [pc, #232]	; (8384 <wsndemo_task+0x25c>)
    829c:	4798      	blx	r3
	appState = APP_STATE_WAIT_SEND_TIMER;
    829e:	2208      	movs	r2, #8
    82a0:	4b24      	ldr	r3, [pc, #144]	; (8334 <wsndemo_task+0x20c>)
    82a2:	701a      	strb	r2, [r3, #0]
    82a4:	e74f      	b.n	8146 <wsndemo_task+0x1e>
		SYS_TimerStart(&appDataSendingTimer);
    82a6:	482a      	ldr	r0, [pc, #168]	; (8350 <wsndemo_task+0x228>)
    82a8:	4b36      	ldr	r3, [pc, #216]	; (8384 <wsndemo_task+0x25c>)
    82aa:	4798      	blx	r3
		appState = APP_STATE_WAIT_SEND_TIMER;
    82ac:	2208      	movs	r2, #8
    82ae:	4b21      	ldr	r3, [pc, #132]	; (8334 <wsndemo_task+0x20c>)
    82b0:	701a      	strb	r2, [r3, #0]
    82b2:	e748      	b.n	8146 <wsndemo_task+0x1e>
		UartBytesReceived(bytes, (uint8_t *)&rx_data);
    82b4:	4920      	ldr	r1, [pc, #128]	; (8338 <wsndemo_task+0x210>)
    82b6:	4b34      	ldr	r3, [pc, #208]	; (8388 <wsndemo_task+0x260>)
    82b8:	4798      	blx	r3
    82ba:	e74c      	b.n	8156 <wsndemo_task+0x2e>
		uint16_t dstAddr = MESH_BROADCAST_TO_COORDINATORS;
    82bc:	2203      	movs	r2, #3
    82be:	4252      	negs	r2, r2
    82c0:	2316      	movs	r3, #22
    82c2:	446b      	add	r3, sp
    82c4:	801a      	strh	r2, [r3, #0]
		delay_ms(50);
    82c6:	2032      	movs	r0, #50	; 0x32
    82c8:	4b30      	ldr	r3, [pc, #192]	; (838c <wsndemo_task+0x264>)
    82ca:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    82cc:	4b1c      	ldr	r3, [pc, #112]	; (8340 <wsndemo_task+0x218>)
    82ce:	6a1b      	ldr	r3, [r3, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    82d0:	00db      	lsls	r3, r3, #3
    82d2:	d41c      	bmi.n	830e <wsndemo_task+0x1e6>
    82d4:	2400      	movs	r4, #0
			delay_ms(500);
    82d6:	25fa      	movs	r5, #250	; 0xfa
    82d8:	006d      	lsls	r5, r5, #1
    82da:	4f2c      	ldr	r7, [pc, #176]	; (838c <wsndemo_task+0x264>)
    82dc:	4e18      	ldr	r6, [pc, #96]	; (8340 <wsndemo_task+0x218>)
    82de:	0028      	movs	r0, r5
    82e0:	47b8      	blx	r7
			count += 1;
    82e2:	3401      	adds	r4, #1
    82e4:	b2e4      	uxtb	r4, r4
    82e6:	6a33      	ldr	r3, [r6, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    82e8:	00db      	lsls	r3, r3, #3
    82ea:	d5f8      	bpl.n	82de <wsndemo_task+0x1b6>
		if (count > 5)
    82ec:	2c05      	cmp	r4, #5
    82ee:	d90e      	bls.n	830e <wsndemo_task+0x1e6>
			commandId = APP_COMMAND_ID_TOPOLOGY_SIMULATION_RESET;
    82f0:	ab05      	add	r3, sp, #20
    82f2:	2220      	movs	r2, #32
    82f4:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 1, false, appBroadcastDataConf);
    82f6:	4a26      	ldr	r2, [pc, #152]	; (8390 <wsndemo_task+0x268>)
    82f8:	9202      	str	r2, [sp, #8]
    82fa:	2200      	movs	r2, #0
    82fc:	9201      	str	r2, [sp, #4]
    82fe:	3201      	adds	r2, #1
    8300:	9200      	str	r2, [sp, #0]
    8302:	2116      	movs	r1, #22
    8304:	4469      	add	r1, sp
    8306:	2002      	movs	r0, #2
    8308:	4c22      	ldr	r4, [pc, #136]	; (8394 <wsndemo_task+0x26c>)
    830a:	47a0      	blx	r4
    830c:	e728      	b.n	8160 <wsndemo_task+0x38>
			commandId = APP_COMMAND_ID_SIMULATE_LINE_TOPOLOGY;
    830e:	ab05      	add	r3, sp, #20
    8310:	2221      	movs	r2, #33	; 0x21
    8312:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 2, false, appBroadcastDataConf);
    8314:	4a1e      	ldr	r2, [pc, #120]	; (8390 <wsndemo_task+0x268>)
    8316:	9202      	str	r2, [sp, #8]
    8318:	2200      	movs	r2, #0
    831a:	9201      	str	r2, [sp, #4]
    831c:	3202      	adds	r2, #2
    831e:	9200      	str	r2, [sp, #0]
    8320:	3a01      	subs	r2, #1
    8322:	2116      	movs	r1, #22
    8324:	4469      	add	r1, sp
    8326:	2002      	movs	r0, #2
    8328:	4c1a      	ldr	r4, [pc, #104]	; (8394 <wsndemo_task+0x26c>)
    832a:	47a0      	blx	r4
}
    832c:	e718      	b.n	8160 <wsndemo_task+0x38>
    832e:	46c0      	nop			; (mov r8, r8)
    8330:	00008929 	.word	0x00008929
    8334:	20000a45 	.word	0x20000a45
    8338:	20000a48 	.word	0x20000a48
    833c:	00005589 	.word	0x00005589
    8340:	41004400 	.word	0x41004400
    8344:	20000a04 	.word	0x20000a04
    8348:	0000edb8 	.word	0x0000edb8
    834c:	0000c953 	.word	0x0000c953
    8350:	200037a4 	.word	0x200037a4
    8354:	00002710 	.word	0x00002710
    8358:	000080bd 	.word	0x000080bd
    835c:	000077bd 	.word	0x000077bd
    8360:	00008031 	.word	0x00008031
    8364:	00009ca5 	.word	0x00009ca5
    8368:	00007fad 	.word	0x00007fad
    836c:	0000b1b1 	.word	0x0000b1b1
    8370:	0000caa5 	.word	0x0000caa5
    8374:	00008bd1 	.word	0x00008bd1
    8378:	0000edc8 	.word	0x0000edc8
    837c:	0000cc89 	.word	0x0000cc89
    8380:	00007fc9 	.word	0x00007fc9
    8384:	0000681d 	.word	0x0000681d
    8388:	000080e5 	.word	0x000080e5
    838c:	00000181 	.word	0x00000181
    8390:	00007fc5 	.word	0x00007fc5
    8394:	000089bd 	.word	0x000089bd

00008398 <common_tc_delay>:
    8398:	b510      	push	{r4, lr}
    839a:	1c04      	adds	r4, r0, #0
    839c:	4b13      	ldr	r3, [pc, #76]	; (83ec <common_tc_delay+0x54>)
    839e:	4798      	blx	r3
    83a0:	4b13      	ldr	r3, [pc, #76]	; (83f0 <common_tc_delay+0x58>)
    83a2:	781a      	ldrb	r2, [r3, #0]
    83a4:	4362      	muls	r2, r4
    83a6:	1881      	adds	r1, r0, r2
    83a8:	4b12      	ldr	r3, [pc, #72]	; (83f4 <common_tc_delay+0x5c>)
    83aa:	6059      	str	r1, [r3, #4]
    83ac:	6859      	ldr	r1, [r3, #4]
    83ae:	0c09      	lsrs	r1, r1, #16
    83b0:	6059      	str	r1, [r3, #4]
    83b2:	685b      	ldr	r3, [r3, #4]
    83b4:	2b00      	cmp	r3, #0
    83b6:	d007      	beq.n	83c8 <common_tc_delay+0x30>
    83b8:	4b0e      	ldr	r3, [pc, #56]	; (83f4 <common_tc_delay+0x5c>)
    83ba:	6859      	ldr	r1, [r3, #4]
    83bc:	3201      	adds	r2, #1
    83be:	1880      	adds	r0, r0, r2
    83c0:	8118      	strh	r0, [r3, #8]
    83c2:	4b0d      	ldr	r3, [pc, #52]	; (83f8 <common_tc_delay+0x60>)
    83c4:	4798      	blx	r3
    83c6:	e004      	b.n	83d2 <common_tc_delay+0x3a>
    83c8:	1882      	adds	r2, r0, r2
    83ca:	4b0a      	ldr	r3, [pc, #40]	; (83f4 <common_tc_delay+0x5c>)
    83cc:	811a      	strh	r2, [r3, #8]
    83ce:	4b0b      	ldr	r3, [pc, #44]	; (83fc <common_tc_delay+0x64>)
    83d0:	4798      	blx	r3
    83d2:	4b08      	ldr	r3, [pc, #32]	; (83f4 <common_tc_delay+0x5c>)
    83d4:	891b      	ldrh	r3, [r3, #8]
    83d6:	2b63      	cmp	r3, #99	; 0x63
    83d8:	d802      	bhi.n	83e0 <common_tc_delay+0x48>
    83da:	3364      	adds	r3, #100	; 0x64
    83dc:	4a05      	ldr	r2, [pc, #20]	; (83f4 <common_tc_delay+0x5c>)
    83de:	8113      	strh	r3, [r2, #8]
    83e0:	4b04      	ldr	r3, [pc, #16]	; (83f4 <common_tc_delay+0x5c>)
    83e2:	8918      	ldrh	r0, [r3, #8]
    83e4:	4b06      	ldr	r3, [pc, #24]	; (8400 <common_tc_delay+0x68>)
    83e6:	4798      	blx	r3
    83e8:	bd10      	pop	{r4, pc}
    83ea:	46c0      	nop			; (mov r8, r8)
    83ec:	000068e1 	.word	0x000068e1
    83f0:	200037b8 	.word	0x200037b8
    83f4:	20000a5c 	.word	0x20000a5c
    83f8:	000068f5 	.word	0x000068f5
    83fc:	00006909 	.word	0x00006909
    8400:	00006945 	.word	0x00006945

00008404 <common_tc_init>:
    8404:	b508      	push	{r3, lr}
    8406:	2200      	movs	r2, #0
    8408:	4b03      	ldr	r3, [pc, #12]	; (8418 <common_tc_init+0x14>)
    840a:	701a      	strb	r2, [r3, #0]
    840c:	4b03      	ldr	r3, [pc, #12]	; (841c <common_tc_init+0x18>)
    840e:	4798      	blx	r3
    8410:	4b03      	ldr	r3, [pc, #12]	; (8420 <common_tc_init+0x1c>)
    8412:	7018      	strb	r0, [r3, #0]
    8414:	bd08      	pop	{r3, pc}
    8416:	46c0      	nop			; (mov r8, r8)
    8418:	20000a5c 	.word	0x20000a5c
    841c:	0000695d 	.word	0x0000695d
    8420:	200037b8 	.word	0x200037b8

00008424 <tmr_ovf_callback>:
    8424:	b508      	push	{r3, lr}
    8426:	4b0e      	ldr	r3, [pc, #56]	; (8460 <tmr_ovf_callback+0x3c>)
    8428:	685b      	ldr	r3, [r3, #4]
    842a:	2b00      	cmp	r3, #0
    842c:	d007      	beq.n	843e <tmr_ovf_callback+0x1a>
    842e:	4a0c      	ldr	r2, [pc, #48]	; (8460 <tmr_ovf_callback+0x3c>)
    8430:	6853      	ldr	r3, [r2, #4]
    8432:	3b01      	subs	r3, #1
    8434:	6053      	str	r3, [r2, #4]
    8436:	2b00      	cmp	r3, #0
    8438:	d101      	bne.n	843e <tmr_ovf_callback+0x1a>
    843a:	4b0a      	ldr	r3, [pc, #40]	; (8464 <tmr_ovf_callback+0x40>)
    843c:	4798      	blx	r3
    843e:	4a08      	ldr	r2, [pc, #32]	; (8460 <tmr_ovf_callback+0x3c>)
    8440:	7813      	ldrb	r3, [r2, #0]
    8442:	3301      	adds	r3, #1
    8444:	b2db      	uxtb	r3, r3
    8446:	7013      	strb	r3, [r2, #0]
    8448:	4a07      	ldr	r2, [pc, #28]	; (8468 <tmr_ovf_callback+0x44>)
    844a:	7812      	ldrb	r2, [r2, #0]
    844c:	429a      	cmp	r2, r3
    844e:	d806      	bhi.n	845e <tmr_ovf_callback+0x3a>
    8450:	4b03      	ldr	r3, [pc, #12]	; (8460 <tmr_ovf_callback+0x3c>)
    8452:	2200      	movs	r2, #0
    8454:	701a      	strb	r2, [r3, #0]
    8456:	68db      	ldr	r3, [r3, #12]
    8458:	2b00      	cmp	r3, #0
    845a:	d000      	beq.n	845e <tmr_ovf_callback+0x3a>
    845c:	4798      	blx	r3
    845e:	bd08      	pop	{r3, pc}
    8460:	20000a5c 	.word	0x20000a5c
    8464:	00006909 	.word	0x00006909
    8468:	200037b8 	.word	0x200037b8

0000846c <tmr_cca_callback>:
    846c:	b508      	push	{r3, lr}
    846e:	4b04      	ldr	r3, [pc, #16]	; (8480 <tmr_cca_callback+0x14>)
    8470:	4798      	blx	r3
    8472:	4b04      	ldr	r3, [pc, #16]	; (8484 <tmr_cca_callback+0x18>)
    8474:	691b      	ldr	r3, [r3, #16]
    8476:	2b00      	cmp	r3, #0
    8478:	d000      	beq.n	847c <tmr_cca_callback+0x10>
    847a:	4798      	blx	r3
    847c:	bd08      	pop	{r3, pc}
    847e:	46c0      	nop			; (mov r8, r8)
    8480:	000068f5 	.word	0x000068f5
    8484:	20000a5c 	.word	0x20000a5c

00008488 <set_common_tc_expiry_callback>:
    8488:	4b01      	ldr	r3, [pc, #4]	; (8490 <set_common_tc_expiry_callback+0x8>)
    848a:	6118      	str	r0, [r3, #16]
    848c:	4770      	bx	lr
    848e:	46c0      	nop			; (mov r8, r8)
    8490:	20000a5c 	.word	0x20000a5c

00008494 <frameTxCallback>:
    8494:	b570      	push	{r4, r5, r6, lr}
    8496:	2401      	movs	r4, #1
    8498:	4b07      	ldr	r3, [pc, #28]	; (84b8 <frameTxCallback+0x24>)
    849a:	701c      	strb	r4, [r3, #0]
    849c:	4c07      	ldr	r4, [pc, #28]	; (84bc <frameTxCallback+0x28>)
    849e:	6823      	ldr	r3, [r4, #0]
    84a0:	691b      	ldr	r3, [r3, #16]
    84a2:	2b00      	cmp	r3, #0
    84a4:	d004      	beq.n	84b0 <frameTxCallback+0x1c>
    84a6:	4798      	blx	r3
    84a8:	4d05      	ldr	r5, [pc, #20]	; (84c0 <frameTxCallback+0x2c>)
    84aa:	6820      	ldr	r0, [r4, #0]
    84ac:	47a8      	blx	r5
    84ae:	bd70      	pop	{r4, r5, r6, pc}
    84b0:	0010      	movs	r0, r2
    84b2:	4d03      	ldr	r5, [pc, #12]	; (84c0 <frameTxCallback+0x2c>)
    84b4:	47a8      	blx	r5
    84b6:	e7f8      	b.n	84aa <frameTxCallback+0x16>
    84b8:	20000168 	.word	0x20000168
    84bc:	200037ec 	.word	0x200037ec
    84c0:	00006599 	.word	0x00006599

000084c4 <nonAckDataCallback>:
    84c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    84c6:	46c6      	mov	lr, r8
    84c8:	0007      	movs	r7, r0
    84ca:	b500      	push	{lr}
    84cc:	0010      	movs	r0, r2
    84ce:	4e0f      	ldr	r6, [pc, #60]	; (850c <nonAckDataCallback+0x48>)
    84d0:	4688      	mov	r8, r1
    84d2:	0015      	movs	r5, r2
    84d4:	47b0      	blx	r6
    84d6:	2100      	movs	r1, #0
    84d8:	480d      	ldr	r0, [pc, #52]	; (8510 <nonAckDataCallback+0x4c>)
    84da:	4b0e      	ldr	r3, [pc, #56]	; (8514 <nonAckDataCallback+0x50>)
    84dc:	4798      	blx	r3
    84de:	1e04      	subs	r4, r0, #0
    84e0:	d00e      	beq.n	8500 <nonAckDataCallback+0x3c>
    84e2:	68a3      	ldr	r3, [r4, #8]
    84e4:	2b00      	cmp	r3, #0
    84e6:	d003      	beq.n	84f0 <nonAckDataCallback+0x2c>
    84e8:	002a      	movs	r2, r5
    84ea:	4641      	mov	r1, r8
    84ec:	0038      	movs	r0, r7
    84ee:	4798      	blx	r3
    84f0:	7d23      	ldrb	r3, [r4, #20]
    84f2:	2b00      	cmp	r3, #0
    84f4:	d101      	bne.n	84fa <nonAckDataCallback+0x36>
    84f6:	0020      	movs	r0, r4
    84f8:	47b0      	blx	r6
    84fa:	bc04      	pop	{r2}
    84fc:	4690      	mov	r8, r2
    84fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8500:	4b05      	ldr	r3, [pc, #20]	; (8518 <nonAckDataCallback+0x54>)
    8502:	781b      	ldrb	r3, [r3, #0]
    8504:	2b08      	cmp	r3, #8
    8506:	d1f8      	bne.n	84fa <nonAckDataCallback+0x36>
    8508:	e7eb      	b.n	84e2 <nonAckDataCallback+0x1e>
    850a:	46c0      	nop			; (mov r8, r8)
    850c:	00006599 	.word	0x00006599
    8510:	200037bc 	.word	0x200037bc
    8514:	000066ed 	.word	0x000066ed
    8518:	20000a70 	.word	0x20000a70

0000851c <dataTimerHandler>:
    851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    851e:	464e      	mov	r6, r9
    8520:	46de      	mov	lr, fp
    8522:	4657      	mov	r7, sl
    8524:	4645      	mov	r5, r8
    8526:	b5e0      	push	{r5, r6, r7, lr}
    8528:	4e40      	ldr	r6, [pc, #256]	; (862c <dataTimerHandler+0x110>)
    852a:	7a33      	ldrb	r3, [r6, #8]
    852c:	2b00      	cmp	r3, #0
    852e:	d049      	beq.n	85c4 <dataTimerHandler+0xa8>
    8530:	4b3f      	ldr	r3, [pc, #252]	; (8630 <dataTimerHandler+0x114>)
    8532:	2500      	movs	r5, #0
    8534:	4698      	mov	r8, r3
    8536:	4b3f      	ldr	r3, [pc, #252]	; (8634 <dataTimerHandler+0x118>)
    8538:	46c1      	mov	r9, r8
    853a:	469a      	mov	sl, r3
    853c:	4f3e      	ldr	r7, [pc, #248]	; (8638 <dataTimerHandler+0x11c>)
    853e:	2100      	movs	r1, #0
    8540:	0030      	movs	r0, r6
    8542:	47b8      	blx	r7
    8544:	1e04      	subs	r4, r0, #0
    8546:	d03d      	beq.n	85c4 <dataTimerHandler+0xa8>
    8548:	7c03      	ldrb	r3, [r0, #16]
    854a:	2b00      	cmp	r3, #0
    854c:	d046      	beq.n	85dc <dataTimerHandler+0xc0>
    854e:	3b01      	subs	r3, #1
    8550:	b2db      	uxtb	r3, r3
    8552:	7403      	strb	r3, [r0, #16]
    8554:	2b00      	cmp	r3, #0
    8556:	d141      	bne.n	85dc <dataTimerHandler+0xc0>
    8558:	7c43      	ldrb	r3, [r0, #17]
    855a:	2b00      	cmp	r3, #0
    855c:	d047      	beq.n	85ee <dataTimerHandler+0xd2>
    855e:	3b01      	subs	r3, #1
    8560:	b2db      	uxtb	r3, r3
    8562:	7443      	strb	r3, [r0, #17]
    8564:	2b00      	cmp	r3, #0
    8566:	d142      	bne.n	85ee <dataTimerHandler+0xd2>
    8568:	6883      	ldr	r3, [r0, #8]
    856a:	2b00      	cmp	r3, #0
    856c:	d003      	beq.n	8576 <dataTimerHandler+0x5a>
    856e:	7c80      	ldrb	r0, [r0, #18]
    8570:	0022      	movs	r2, r4
    8572:	2103      	movs	r1, #3
    8574:	4798      	blx	r3
    8576:	4b31      	ldr	r3, [pc, #196]	; (863c <dataTimerHandler+0x120>)
    8578:	0020      	movs	r0, r4
    857a:	4798      	blx	r3
    857c:	23ff      	movs	r3, #255	; 0xff
    857e:	8ba0      	ldrh	r0, [r4, #28]
    8580:	4398      	bics	r0, r3
    8582:	4b2f      	ldr	r3, [pc, #188]	; (8640 <dataTimerHandler+0x124>)
    8584:	881b      	ldrh	r3, [r3, #0]
    8586:	4298      	cmp	r0, r3
    8588:	d017      	beq.n	85ba <dataTimerHandler+0x9e>
    858a:	4b2a      	ldr	r3, [pc, #168]	; (8634 <dataTimerHandler+0x118>)
    858c:	0a02      	lsrs	r2, r0, #8
    858e:	681b      	ldr	r3, [r3, #0]
    8590:	0052      	lsls	r2, r2, #1
    8592:	691b      	ldr	r3, [r3, #16]
    8594:	189a      	adds	r2, r3, r2
    8596:	7854      	ldrb	r4, [r2, #1]
    8598:	230f      	movs	r3, #15
    859a:	0021      	movs	r1, r4
    859c:	469b      	mov	fp, r3
    859e:	4399      	bics	r1, r3
    85a0:	d00b      	beq.n	85ba <dataTimerHandler+0x9e>
    85a2:	0921      	lsrs	r1, r4, #4
    85a4:	310f      	adds	r1, #15
    85a6:	4019      	ands	r1, r3
    85a8:	010b      	lsls	r3, r1, #4
    85aa:	469c      	mov	ip, r3
    85ac:	465b      	mov	r3, fp
    85ae:	4023      	ands	r3, r4
    85b0:	4664      	mov	r4, ip
    85b2:	4323      	orrs	r3, r4
    85b4:	7053      	strb	r3, [r2, #1]
    85b6:	2900      	cmp	r1, #0
    85b8:	d028      	beq.n	860c <dataTimerHandler+0xf0>
    85ba:	3501      	adds	r5, #1
    85bc:	7a33      	ldrb	r3, [r6, #8]
    85be:	b2ed      	uxtb	r5, r5
    85c0:	42ab      	cmp	r3, r5
    85c2:	d8bc      	bhi.n	853e <dataTimerHandler+0x22>
    85c4:	4b1f      	ldr	r3, [pc, #124]	; (8644 <dataTimerHandler+0x128>)
    85c6:	781b      	ldrb	r3, [r3, #0]
    85c8:	2b06      	cmp	r3, #6
    85ca:	d028      	beq.n	861e <dataTimerHandler+0x102>
    85cc:	4b1e      	ldr	r3, [pc, #120]	; (8648 <dataTimerHandler+0x12c>)
    85ce:	4798      	blx	r3
    85d0:	bc3c      	pop	{r2, r3, r4, r5}
    85d2:	4690      	mov	r8, r2
    85d4:	4699      	mov	r9, r3
    85d6:	46a2      	mov	sl, r4
    85d8:	46ab      	mov	fp, r5
    85da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    85dc:	0021      	movs	r1, r4
    85de:	0030      	movs	r0, r6
    85e0:	47c0      	blx	r8
    85e2:	3501      	adds	r5, #1
    85e4:	7a33      	ldrb	r3, [r6, #8]
    85e6:	b2ed      	uxtb	r5, r5
    85e8:	42ab      	cmp	r3, r5
    85ea:	d8a8      	bhi.n	853e <dataTimerHandler+0x22>
    85ec:	e7ea      	b.n	85c4 <dataTimerHandler+0xa8>
    85ee:	4652      	mov	r2, sl
    85f0:	2337      	movs	r3, #55	; 0x37
    85f2:	6812      	ldr	r2, [r2, #0]
    85f4:	0021      	movs	r1, r4
    85f6:	5cd3      	ldrb	r3, [r2, r3]
    85f8:	0030      	movs	r0, r6
    85fa:	3301      	adds	r3, #1
    85fc:	7423      	strb	r3, [r4, #16]
    85fe:	47c8      	blx	r9
    8600:	3501      	adds	r5, #1
    8602:	7a33      	ldrb	r3, [r6, #8]
    8604:	b2ed      	uxtb	r5, r5
    8606:	42ab      	cmp	r3, r5
    8608:	d899      	bhi.n	853e <dataTimerHandler+0x22>
    860a:	e7db      	b.n	85c4 <dataTimerHandler+0xa8>
    860c:	4b0f      	ldr	r3, [pc, #60]	; (864c <dataTimerHandler+0x130>)
    860e:	4798      	blx	r3
    8610:	3501      	adds	r5, #1
    8612:	7a33      	ldrb	r3, [r6, #8]
    8614:	b2ed      	uxtb	r5, r5
    8616:	42ab      	cmp	r3, r5
    8618:	d900      	bls.n	861c <dataTimerHandler+0x100>
    861a:	e790      	b.n	853e <dataTimerHandler+0x22>
    861c:	e7d2      	b.n	85c4 <dataTimerHandler+0xa8>
    861e:	4b0c      	ldr	r3, [pc, #48]	; (8650 <dataTimerHandler+0x134>)
    8620:	4798      	blx	r3
    8622:	4b0c      	ldr	r3, [pc, #48]	; (8654 <dataTimerHandler+0x138>)
    8624:	4798      	blx	r3
    8626:	4b0c      	ldr	r3, [pc, #48]	; (8658 <dataTimerHandler+0x13c>)
    8628:	4798      	blx	r3
    862a:	e7cf      	b.n	85cc <dataTimerHandler+0xb0>
    862c:	200037dc 	.word	0x200037dc
    8630:	000066b5 	.word	0x000066b5
    8634:	200037d4 	.word	0x200037d4
    8638:	000066ed 	.word	0x000066ed
    863c:	00006599 	.word	0x00006599
    8640:	2000381c 	.word	0x2000381c
    8644:	20000a70 	.word	0x20000a70
    8648:	0000ba19 	.word	0x0000ba19
    864c:	0000c0b9 	.word	0x0000c0b9
    8650:	0000c13d 	.word	0x0000c13d
    8654:	0000a2d5 	.word	0x0000a2d5
    8658:	0000ad81 	.word	0x0000ad81

0000865c <ackReqDataConfcb>:
    865c:	b5f0      	push	{r4, r5, r6, r7, lr}
    865e:	46de      	mov	lr, fp
    8660:	464e      	mov	r6, r9
    8662:	4645      	mov	r5, r8
    8664:	4657      	mov	r7, sl
    8666:	0013      	movs	r3, r2
    8668:	b5e0      	push	{r5, r6, r7, lr}
    866a:	b085      	sub	sp, #20
    866c:	9202      	str	r2, [sp, #8]
    866e:	7892      	ldrb	r2, [r2, #2]
    8670:	4683      	mov	fp, r0
    8672:	0018      	movs	r0, r3
    8674:	4b41      	ldr	r3, [pc, #260]	; (877c <ackReqDataConfcb+0x120>)
    8676:	9101      	str	r1, [sp, #4]
    8678:	4690      	mov	r8, r2
    867a:	4798      	blx	r3
    867c:	4e40      	ldr	r6, [pc, #256]	; (8780 <ackReqDataConfcb+0x124>)
    867e:	7a33      	ldrb	r3, [r6, #8]
    8680:	2b00      	cmp	r3, #0
    8682:	d035      	beq.n	86f0 <ackReqDataConfcb+0x94>
    8684:	4b3f      	ldr	r3, [pc, #252]	; (8784 <ackReqDataConfcb+0x128>)
    8686:	2400      	movs	r4, #0
    8688:	4f3f      	ldr	r7, [pc, #252]	; (8788 <ackReqDataConfcb+0x12c>)
    868a:	4699      	mov	r9, r3
    868c:	e007      	b.n	869e <ackReqDataConfcb+0x42>
    868e:	0029      	movs	r1, r5
    8690:	0030      	movs	r0, r6
    8692:	47c8      	blx	r9
    8694:	3401      	adds	r4, #1
    8696:	7a33      	ldrb	r3, [r6, #8]
    8698:	b2e4      	uxtb	r4, r4
    869a:	42a3      	cmp	r3, r4
    869c:	d928      	bls.n	86f0 <ackReqDataConfcb+0x94>
    869e:	2100      	movs	r1, #0
    86a0:	0030      	movs	r0, r6
    86a2:	47b8      	blx	r7
    86a4:	1e05      	subs	r5, r0, #0
    86a6:	d023      	beq.n	86f0 <ackReqDataConfcb+0x94>
    86a8:	2320      	movs	r3, #32
    86aa:	5cc3      	ldrb	r3, [r0, r3]
    86ac:	4543      	cmp	r3, r8
    86ae:	d1ee      	bne.n	868e <ackReqDataConfcb+0x32>
    86b0:	7c83      	ldrb	r3, [r0, #18]
    86b2:	469a      	mov	sl, r3
    86b4:	455b      	cmp	r3, fp
    86b6:	d1ea      	bne.n	868e <ackReqDataConfcb+0x32>
    86b8:	9b01      	ldr	r3, [sp, #4]
    86ba:	2b00      	cmp	r3, #0
    86bc:	d02d      	beq.n	871a <ackReqDataConfcb+0xbe>
    86be:	2b03      	cmp	r3, #3
    86c0:	d039      	beq.n	8736 <ackReqDataConfcb+0xda>
    86c2:	7c6b      	ldrb	r3, [r5, #17]
    86c4:	2b00      	cmp	r3, #0
    86c6:	d01a      	beq.n	86fe <ackReqDataConfcb+0xa2>
    86c8:	3b01      	subs	r3, #1
    86ca:	b2db      	uxtb	r3, r3
    86cc:	746b      	strb	r3, [r5, #17]
    86ce:	2b00      	cmp	r3, #0
    86d0:	d115      	bne.n	86fe <ackReqDataConfcb+0xa2>
    86d2:	68ab      	ldr	r3, [r5, #8]
    86d4:	2b00      	cmp	r3, #0
    86d6:	d003      	beq.n	86e0 <ackReqDataConfcb+0x84>
    86d8:	9a02      	ldr	r2, [sp, #8]
    86da:	9901      	ldr	r1, [sp, #4]
    86dc:	4650      	mov	r0, sl
    86de:	4798      	blx	r3
    86e0:	4b26      	ldr	r3, [pc, #152]	; (877c <ackReqDataConfcb+0x120>)
    86e2:	0028      	movs	r0, r5
    86e4:	4798      	blx	r3
    86e6:	3401      	adds	r4, #1
    86e8:	7a33      	ldrb	r3, [r6, #8]
    86ea:	b2e4      	uxtb	r4, r4
    86ec:	42a3      	cmp	r3, r4
    86ee:	d8d6      	bhi.n	869e <ackReqDataConfcb+0x42>
    86f0:	b005      	add	sp, #20
    86f2:	bc3c      	pop	{r2, r3, r4, r5}
    86f4:	4690      	mov	r8, r2
    86f6:	4699      	mov	r9, r3
    86f8:	46a2      	mov	sl, r4
    86fa:	46ab      	mov	fp, r5
    86fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    86fe:	4b23      	ldr	r3, [pc, #140]	; (878c <ackReqDataConfcb+0x130>)
    8700:	781b      	ldrb	r3, [r3, #0]
    8702:	2b08      	cmp	r3, #8
    8704:	d0e5      	beq.n	86d2 <ackReqDataConfcb+0x76>
    8706:	0029      	movs	r1, r5
    8708:	0030      	movs	r0, r6
    870a:	4b1e      	ldr	r3, [pc, #120]	; (8784 <ackReqDataConfcb+0x128>)
    870c:	4798      	blx	r3
    870e:	89a9      	ldrh	r1, [r5, #12]
    8710:	4a1f      	ldr	r2, [pc, #124]	; (8790 <ackReqDataConfcb+0x134>)
    8712:	0028      	movs	r0, r5
    8714:	4b1f      	ldr	r3, [pc, #124]	; (8794 <ackReqDataConfcb+0x138>)
    8716:	4798      	blx	r3
    8718:	e7bc      	b.n	8694 <ackReqDataConfcb+0x38>
    871a:	4b1f      	ldr	r3, [pc, #124]	; (8798 <ackReqDataConfcb+0x13c>)
    871c:	0001      	movs	r1, r0
    871e:	681a      	ldr	r2, [r3, #0]
    8720:	2337      	movs	r3, #55	; 0x37
    8722:	5cd3      	ldrb	r3, [r2, r3]
    8724:	3301      	adds	r3, #1
    8726:	7403      	strb	r3, [r0, #16]
    8728:	2338      	movs	r3, #56	; 0x38
    872a:	5cd3      	ldrb	r3, [r2, r3]
    872c:	7443      	strb	r3, [r0, #17]
    872e:	0030      	movs	r0, r6
    8730:	4b14      	ldr	r3, [pc, #80]	; (8784 <ackReqDataConfcb+0x128>)
    8732:	4798      	blx	r3
    8734:	e7ae      	b.n	8694 <ackReqDataConfcb+0x38>
    8736:	8b80      	ldrh	r0, [r0, #28]
    8738:	33fc      	adds	r3, #252	; 0xfc
    873a:	4398      	bics	r0, r3
    873c:	4b17      	ldr	r3, [pc, #92]	; (879c <ackReqDataConfcb+0x140>)
    873e:	4684      	mov	ip, r0
    8740:	881b      	ldrh	r3, [r3, #0]
    8742:	4298      	cmp	r0, r3
    8744:	d0bd      	beq.n	86c2 <ackReqDataConfcb+0x66>
    8746:	4b14      	ldr	r3, [pc, #80]	; (8798 <ackReqDataConfcb+0x13c>)
    8748:	0a02      	lsrs	r2, r0, #8
    874a:	681b      	ldr	r3, [r3, #0]
    874c:	0052      	lsls	r2, r2, #1
    874e:	691b      	ldr	r3, [r3, #16]
    8750:	189a      	adds	r2, r3, r2
    8752:	7850      	ldrb	r0, [r2, #1]
    8754:	230f      	movs	r3, #15
    8756:	0001      	movs	r1, r0
    8758:	9203      	str	r2, [sp, #12]
    875a:	4399      	bics	r1, r3
    875c:	d0b1      	beq.n	86c2 <ackReqDataConfcb+0x66>
    875e:	0901      	lsrs	r1, r0, #4
    8760:	310f      	adds	r1, #15
    8762:	4019      	ands	r1, r3
    8764:	010a      	lsls	r2, r1, #4
    8766:	4003      	ands	r3, r0
    8768:	4313      	orrs	r3, r2
    876a:	9a03      	ldr	r2, [sp, #12]
    876c:	7053      	strb	r3, [r2, #1]
    876e:	2900      	cmp	r1, #0
    8770:	d1a7      	bne.n	86c2 <ackReqDataConfcb+0x66>
    8772:	4660      	mov	r0, ip
    8774:	4b0a      	ldr	r3, [pc, #40]	; (87a0 <ackReqDataConfcb+0x144>)
    8776:	4798      	blx	r3
    8778:	e7a3      	b.n	86c2 <ackReqDataConfcb+0x66>
    877a:	46c0      	nop			; (mov r8, r8)
    877c:	00006599 	.word	0x00006599
    8780:	200037dc 	.word	0x200037dc
    8784:	000066b5 	.word	0x000066b5
    8788:	000066ed 	.word	0x000066ed
    878c:	20000a70 	.word	0x20000a70
    8790:	0000865d 	.word	0x0000865d
    8794:	00009ed5 	.word	0x00009ed5
    8798:	200037d4 	.word	0x200037d4
    879c:	2000381c 	.word	0x2000381c
    87a0:	0000c0b9 	.word	0x0000c0b9

000087a4 <MiApp_ProtocolInit>:
    87a4:	b570      	push	{r4, r5, r6, lr}
    87a6:	4b25      	ldr	r3, [pc, #148]	; (883c <MiApp_ProtocolInit+0x98>)
    87a8:	b084      	sub	sp, #16
    87aa:	6018      	str	r0, [r3, #0]
    87ac:	4b24      	ldr	r3, [pc, #144]	; (8840 <MiApp_ProtocolInit+0x9c>)
    87ae:	2501      	movs	r5, #1
    87b0:	6019      	str	r1, [r3, #0]
    87b2:	4b24      	ldr	r3, [pc, #144]	; (8844 <MiApp_ProtocolInit+0xa0>)
    87b4:	4798      	blx	r3
    87b6:	2102      	movs	r1, #2
    87b8:	4c23      	ldr	r4, [pc, #140]	; (8848 <MiApp_ProtocolInit+0xa4>)
    87ba:	4b24      	ldr	r3, [pc, #144]	; (884c <MiApp_ProtocolInit+0xa8>)
    87bc:	aa02      	add	r2, sp, #8
    87be:	8023      	strh	r3, [r4, #0]
    87c0:	7813      	ldrb	r3, [r2, #0]
    87c2:	2601      	movs	r6, #1
    87c4:	430b      	orrs	r3, r1
    87c6:	2187      	movs	r1, #135	; 0x87
    87c8:	400b      	ands	r3, r1
    87ca:	2140      	movs	r1, #64	; 0x40
    87cc:	430b      	orrs	r3, r1
    87ce:	21c3      	movs	r1, #195	; 0xc3
    87d0:	400b      	ands	r3, r1
    87d2:	43ab      	bics	r3, r5
    87d4:	7013      	strb	r3, [r2, #0]
    87d6:	491e      	ldr	r1, [pc, #120]	; (8850 <MiApp_ProtocolInit+0xac>)
    87d8:	9802      	ldr	r0, [sp, #8]
    87da:	4b1e      	ldr	r3, [pc, #120]	; (8854 <MiApp_ProtocolInit+0xb0>)
    87dc:	4798      	blx	r3
    87de:	4b1e      	ldr	r3, [pc, #120]	; (8858 <MiApp_ProtocolInit+0xb4>)
    87e0:	4798      	blx	r3
    87e2:	466b      	mov	r3, sp
    87e4:	4276      	negs	r6, r6
    87e6:	1d98      	adds	r0, r3, #6
    87e8:	0021      	movs	r1, r4
    87ea:	4b1c      	ldr	r3, [pc, #112]	; (885c <MiApp_ProtocolInit+0xb8>)
    87ec:	8006      	strh	r6, [r0, #0]
    87ee:	4798      	blx	r3
    87f0:	491b      	ldr	r1, [pc, #108]	; (8860 <MiApp_ProtocolInit+0xbc>)
    87f2:	4b1c      	ldr	r3, [pc, #112]	; (8864 <MiApp_ProtocolInit+0xc0>)
    87f4:	2000      	movs	r0, #0
    87f6:	4798      	blx	r3
    87f8:	4b1b      	ldr	r3, [pc, #108]	; (8868 <MiApp_ProtocolInit+0xc4>)
    87fa:	4798      	blx	r3
    87fc:	4b1b      	ldr	r3, [pc, #108]	; (886c <MiApp_ProtocolInit+0xc8>)
    87fe:	4798      	blx	r3
    8800:	4b1b      	ldr	r3, [pc, #108]	; (8870 <MiApp_ProtocolInit+0xcc>)
    8802:	4798      	blx	r3
    8804:	4b1b      	ldr	r3, [pc, #108]	; (8874 <MiApp_ProtocolInit+0xd0>)
    8806:	4798      	blx	r3
    8808:	4b1b      	ldr	r3, [pc, #108]	; (8878 <MiApp_ProtocolInit+0xd4>)
    880a:	4c1c      	ldr	r4, [pc, #112]	; (887c <MiApp_ProtocolInit+0xd8>)
    880c:	701d      	strb	r5, [r3, #0]
    880e:	4b1c      	ldr	r3, [pc, #112]	; (8880 <MiApp_ProtocolInit+0xdc>)
    8810:	481c      	ldr	r0, [pc, #112]	; (8884 <MiApp_ProtocolInit+0xe0>)
    8812:	801e      	strh	r6, [r3, #0]
    8814:	47a0      	blx	r4
    8816:	481c      	ldr	r0, [pc, #112]	; (8888 <MiApp_ProtocolInit+0xe4>)
    8818:	47a0      	blx	r4
    881a:	481c      	ldr	r0, [pc, #112]	; (888c <MiApp_ProtocolInit+0xe8>)
    881c:	47a0      	blx	r4
    881e:	481c      	ldr	r0, [pc, #112]	; (8890 <MiApp_ProtocolInit+0xec>)
    8820:	47a0      	blx	r4
    8822:	23fa      	movs	r3, #250	; 0xfa
    8824:	481b      	ldr	r0, [pc, #108]	; (8894 <MiApp_ProtocolInit+0xf0>)
    8826:	009b      	lsls	r3, r3, #2
    8828:	6083      	str	r3, [r0, #8]
    882a:	4b1b      	ldr	r3, [pc, #108]	; (8898 <MiApp_ProtocolInit+0xf4>)
    882c:	7305      	strb	r5, [r0, #12]
    882e:	6103      	str	r3, [r0, #16]
    8830:	4b1a      	ldr	r3, [pc, #104]	; (889c <MiApp_ProtocolInit+0xf8>)
    8832:	4798      	blx	r3
    8834:	2001      	movs	r0, #1
    8836:	b004      	add	sp, #16
    8838:	bd70      	pop	{r4, r5, r6, pc}
    883a:	46c0      	nop			; (mov r8, r8)
    883c:	200037d4 	.word	0x200037d4
    8840:	200037d8 	.word	0x200037d8
    8844:	00006775 	.word	0x00006775
    8848:	20003808 	.word	0x20003808
    884c:	00001234 	.word	0x00001234
    8850:	2000016c 	.word	0x2000016c
    8854:	0000569d 	.word	0x0000569d
    8858:	00006129 	.word	0x00006129
    885c:	0000563d 	.word	0x0000563d
    8860:	200037e8 	.word	0x200037e8
    8864:	00005675 	.word	0x00005675
    8868:	0000b865 	.word	0x0000b865
    886c:	0000bc39 	.word	0x0000bc39
    8870:	0000b8c5 	.word	0x0000b8c5
    8874:	0000a2a5 	.word	0x0000a2a5
    8878:	20000a70 	.word	0x20000a70
    887c:	000066a9 	.word	0x000066a9
    8880:	2000381c 	.word	0x2000381c
    8884:	200037dc 	.word	0x200037dc
    8888:	200037bc 	.word	0x200037bc
    888c:	200037c8 	.word	0x200037c8
    8890:	20003810 	.word	0x20003810
    8894:	20000a74 	.word	0x20000a74
    8898:	0000851d 	.word	0x0000851d
    889c:	0000681d 	.word	0x0000681d

000088a0 <MiApp_Set>:
    88a0:	b530      	push	{r4, r5, lr}
    88a2:	000c      	movs	r4, r1
    88a4:	b083      	sub	sp, #12
    88a6:	2802      	cmp	r0, #2
    88a8:	d020      	beq.n	88ec <MiApp_Set+0x4c>
    88aa:	d912      	bls.n	88d2 <MiApp_Set+0x32>
    88ac:	2880      	cmp	r0, #128	; 0x80
    88ae:	d009      	beq.n	88c4 <MiApp_Set+0x24>
    88b0:	2881      	cmp	r0, #129	; 0x81
    88b2:	d119      	bne.n	88e8 <MiApp_Set+0x48>
    88b4:	780b      	ldrb	r3, [r1, #0]
    88b6:	2001      	movs	r0, #1
    88b8:	1e5a      	subs	r2, r3, #1
    88ba:	4193      	sbcs	r3, r2
    88bc:	4a13      	ldr	r2, [pc, #76]	; (890c <MiApp_Set+0x6c>)
    88be:	7013      	strb	r3, [r2, #0]
    88c0:	b003      	add	sp, #12
    88c2:	bd30      	pop	{r4, r5, pc}
    88c4:	780b      	ldrb	r3, [r1, #0]
    88c6:	2001      	movs	r0, #1
    88c8:	1e5a      	subs	r2, r3, #1
    88ca:	4193      	sbcs	r3, r2
    88cc:	4a10      	ldr	r2, [pc, #64]	; (8910 <MiApp_Set+0x70>)
    88ce:	7013      	strb	r3, [r2, #0]
    88d0:	e7f6      	b.n	88c0 <MiApp_Set+0x20>
    88d2:	2800      	cmp	r0, #0
    88d4:	d108      	bne.n	88e8 <MiApp_Set+0x48>
    88d6:	2000      	movs	r0, #0
    88d8:	4b0e      	ldr	r3, [pc, #56]	; (8914 <MiApp_Set+0x74>)
    88da:	4798      	blx	r3
    88dc:	2800      	cmp	r0, #0
    88de:	d0ef      	beq.n	88c0 <MiApp_Set+0x20>
    88e0:	7822      	ldrb	r2, [r4, #0]
    88e2:	4b0d      	ldr	r3, [pc, #52]	; (8918 <MiApp_Set+0x78>)
    88e4:	701a      	strb	r2, [r3, #0]
    88e6:	e7eb      	b.n	88c0 <MiApp_Set+0x20>
    88e8:	2000      	movs	r0, #0
    88ea:	e7e9      	b.n	88c0 <MiApp_Set+0x20>
    88ec:	780b      	ldrb	r3, [r1, #0]
    88ee:	ad01      	add	r5, sp, #4
    88f0:	702b      	strb	r3, [r5, #0]
    88f2:	784b      	ldrb	r3, [r1, #1]
    88f4:	0028      	movs	r0, r5
    88f6:	706b      	strb	r3, [r5, #1]
    88f8:	4908      	ldr	r1, [pc, #32]	; (891c <MiApp_Set+0x7c>)
    88fa:	4b09      	ldr	r3, [pc, #36]	; (8920 <MiApp_Set+0x80>)
    88fc:	4798      	blx	r3
    88fe:	2800      	cmp	r0, #0
    8900:	d0de      	beq.n	88c0 <MiApp_Set+0x20>
    8902:	882a      	ldrh	r2, [r5, #0]
    8904:	4b07      	ldr	r3, [pc, #28]	; (8924 <MiApp_Set+0x84>)
    8906:	801a      	strh	r2, [r3, #0]
    8908:	e7da      	b.n	88c0 <MiApp_Set+0x20>
    890a:	46c0      	nop			; (mov r8, r8)
    890c:	20000a90 	.word	0x20000a90
    8910:	20000169 	.word	0x20000169
    8914:	00005675 	.word	0x00005675
    8918:	200037e8 	.word	0x200037e8
    891c:	20003808 	.word	0x20003808
    8920:	0000563d 	.word	0x0000563d
    8924:	2000381c 	.word	0x2000381c

00008928 <MeshTasks>:
    8928:	b530      	push	{r4, r5, lr}
    892a:	4b18      	ldr	r3, [pc, #96]	; (898c <MeshTasks+0x64>)
    892c:	b085      	sub	sp, #20
    892e:	4798      	blx	r3
    8930:	4817      	ldr	r0, [pc, #92]	; (8990 <MeshTasks+0x68>)
    8932:	7a03      	ldrb	r3, [r0, #8]
    8934:	2b00      	cmp	r3, #0
    8936:	d003      	beq.n	8940 <MeshTasks+0x18>
    8938:	4c16      	ldr	r4, [pc, #88]	; (8994 <MeshTasks+0x6c>)
    893a:	7823      	ldrb	r3, [r4, #0]
    893c:	2b00      	cmp	r3, #0
    893e:	d10c      	bne.n	895a <MeshTasks+0x32>
    8940:	4b15      	ldr	r3, [pc, #84]	; (8998 <MeshTasks+0x70>)
    8942:	4798      	blx	r3
    8944:	2800      	cmp	r0, #0
    8946:	d004      	beq.n	8952 <MeshTasks+0x2a>
    8948:	4b14      	ldr	r3, [pc, #80]	; (899c <MeshTasks+0x74>)
    894a:	4815      	ldr	r0, [pc, #84]	; (89a0 <MeshTasks+0x78>)
    894c:	4798      	blx	r3
    894e:	4b15      	ldr	r3, [pc, #84]	; (89a4 <MeshTasks+0x7c>)
    8950:	4798      	blx	r3
    8952:	4b15      	ldr	r3, [pc, #84]	; (89a8 <MeshTasks+0x80>)
    8954:	4798      	blx	r3
    8956:	b005      	add	sp, #20
    8958:	bd30      	pop	{r4, r5, pc}
    895a:	2100      	movs	r1, #0
    895c:	4b13      	ldr	r3, [pc, #76]	; (89ac <MeshTasks+0x84>)
    895e:	4798      	blx	r3
    8960:	1e02      	subs	r2, r0, #0
    8962:	d0ed      	beq.n	8940 <MeshTasks+0x18>
    8964:	4b12      	ldr	r3, [pc, #72]	; (89b0 <MeshTasks+0x88>)
    8966:	4913      	ldr	r1, [pc, #76]	; (89b4 <MeshTasks+0x8c>)
    8968:	6018      	str	r0, [r3, #0]
    896a:	6943      	ldr	r3, [r0, #20]
    896c:	9102      	str	r1, [sp, #8]
    896e:	2125      	movs	r1, #37	; 0x25
    8970:	5c41      	ldrb	r1, [r0, r1]
    8972:	4d11      	ldr	r5, [pc, #68]	; (89b8 <MeshTasks+0x90>)
    8974:	9101      	str	r1, [sp, #4]
    8976:	2124      	movs	r1, #36	; 0x24
    8978:	5c41      	ldrb	r1, [r0, r1]
    897a:	9100      	str	r1, [sp, #0]
    897c:	69d1      	ldr	r1, [r2, #28]
    897e:	6980      	ldr	r0, [r0, #24]
    8980:	6a12      	ldr	r2, [r2, #32]
    8982:	47a8      	blx	r5
    8984:	2300      	movs	r3, #0
    8986:	7023      	strb	r3, [r4, #0]
    8988:	e7da      	b.n	8940 <MeshTasks+0x18>
    898a:	46c0      	nop			; (mov r8, r8)
    898c:	00005d61 	.word	0x00005d61
    8990:	20003810 	.word	0x20003810
    8994:	20000168 	.word	0x20000168
    8998:	00005985 	.word	0x00005985
    899c:	0000a50d 	.word	0x0000a50d
    89a0:	200037f4 	.word	0x200037f4
    89a4:	00005969 	.word	0x00005969
    89a8:	0000683d 	.word	0x0000683d
    89ac:	000066ed 	.word	0x000066ed
    89b0:	200037ec 	.word	0x200037ec
    89b4:	00008495 	.word	0x00008495
    89b8:	00005709 	.word	0x00005709

000089bc <MiApp_SendData>:
    89bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    89be:	4657      	mov	r7, sl
    89c0:	464e      	mov	r6, r9
    89c2:	4645      	mov	r5, r8
    89c4:	46de      	mov	lr, fp
    89c6:	b5e0      	push	{r5, r6, r7, lr}
    89c8:	b083      	sub	sp, #12
    89ca:	001e      	movs	r6, r3
    89cc:	ab0c      	add	r3, sp, #48	; 0x30
    89ce:	781f      	ldrb	r7, [r3, #0]
    89d0:	ab0d      	add	r3, sp, #52	; 0x34
    89d2:	781c      	ldrb	r4, [r3, #0]
    89d4:	4b6b      	ldr	r3, [pc, #428]	; (8b84 <MiApp_SendData+0x1c8>)
    89d6:	0015      	movs	r5, r2
    89d8:	781b      	ldrb	r3, [r3, #0]
    89da:	3b06      	subs	r3, #6
    89dc:	2b01      	cmp	r3, #1
    89de:	d907      	bls.n	89f0 <MiApp_SendData+0x34>
    89e0:	2000      	movs	r0, #0
    89e2:	b003      	add	sp, #12
    89e4:	bc3c      	pop	{r2, r3, r4, r5}
    89e6:	4690      	mov	r8, r2
    89e8:	4699      	mov	r9, r3
    89ea:	46a2      	mov	sl, r4
    89ec:	46ab      	mov	fp, r5
    89ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89f0:	2802      	cmp	r0, #2
    89f2:	d1f5      	bne.n	89e0 <MiApp_SendData+0x24>
    89f4:	23ff      	movs	r3, #255	; 0xff
    89f6:	469a      	mov	sl, r3
    89f8:	784b      	ldrb	r3, [r1, #1]
    89fa:	780a      	ldrb	r2, [r1, #0]
    89fc:	021b      	lsls	r3, r3, #8
    89fe:	431a      	orrs	r2, r3
    8a00:	4b61      	ldr	r3, [pc, #388]	; (8b88 <MiApp_SendData+0x1cc>)
    8a02:	308e      	adds	r0, #142	; 0x8e
    8a04:	4691      	mov	r9, r2
    8a06:	469b      	mov	fp, r3
    8a08:	4798      	blx	r3
    8a0a:	4680      	mov	r8, r0
    8a0c:	2800      	cmp	r0, #0
    8a0e:	d0e7      	beq.n	89e0 <MiApp_SendData+0x24>
    8a10:	2203      	movs	r2, #3
    8a12:	7e43      	ldrb	r3, [r0, #25]
    8a14:	2110      	movs	r1, #16
    8a16:	4393      	bics	r3, r2
    8a18:	7643      	strb	r3, [r0, #25]
    8a1a:	466a      	mov	r2, sp
    8a1c:	464b      	mov	r3, r9
    8a1e:	80d3      	strh	r3, [r2, #6]
    8a20:	88d3      	ldrh	r3, [r2, #6]
    8a22:	4699      	mov	r9, r3
    8a24:	464a      	mov	r2, r9
    8a26:	8382      	strh	r2, [r0, #28]
    8a28:	2201      	movs	r2, #1
    8a2a:	4b58      	ldr	r3, [pc, #352]	; (8b8c <MiApp_SendData+0x1d0>)
    8a2c:	4022      	ands	r2, r4
    8a2e:	881b      	ldrh	r3, [r3, #0]
    8a30:	0112      	lsls	r2, r2, #4
    8a32:	83c3      	strh	r3, [r0, #30]
    8a34:	7e43      	ldrb	r3, [r0, #25]
    8a36:	438b      	bics	r3, r1
    8a38:	4313      	orrs	r3, r2
    8a3a:	2238      	movs	r2, #56	; 0x38
    8a3c:	7643      	strb	r3, [r0, #25]
    8a3e:	5485      	strb	r5, [r0, r2]
    8a40:	7487      	strb	r7, [r0, #18]
    8a42:	2700      	movs	r7, #0
    8a44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8a46:	74c7      	strb	r7, [r0, #19]
    8a48:	6082      	str	r2, [r0, #8]
    8a4a:	7507      	strb	r7, [r0, #20]
    8a4c:	002a      	movs	r2, r5
    8a4e:	0031      	movs	r1, r6
    8a50:	3039      	adds	r0, #57	; 0x39
    8a52:	4d4f      	ldr	r5, [pc, #316]	; (8b90 <MiApp_SendData+0x1d4>)
    8a54:	47a8      	blx	r5
    8a56:	4b4f      	ldr	r3, [pc, #316]	; (8b94 <MiApp_SendData+0x1d8>)
    8a58:	4599      	cmp	r9, r3
    8a5a:	d821      	bhi.n	8aa0 <MiApp_SendData+0xe4>
    8a5c:	4653      	mov	r3, sl
    8a5e:	464a      	mov	r2, r9
    8a60:	4213      	tst	r3, r2
    8a62:	d031      	beq.n	8ac8 <MiApp_SendData+0x10c>
    8a64:	4648      	mov	r0, r9
    8a66:	4652      	mov	r2, sl
    8a68:	4b48      	ldr	r3, [pc, #288]	; (8b8c <MiApp_SendData+0x1d0>)
    8a6a:	4390      	bics	r0, r2
    8a6c:	881b      	ldrh	r3, [r3, #0]
    8a6e:	4298      	cmp	r0, r3
    8a70:	d043      	beq.n	8afa <MiApp_SendData+0x13e>
    8a72:	4b49      	ldr	r3, [pc, #292]	; (8b98 <MiApp_SendData+0x1dc>)
    8a74:	4798      	blx	r3
    8a76:	4643      	mov	r3, r8
    8a78:	8198      	strh	r0, [r3, #12]
    8a7a:	4b48      	ldr	r3, [pc, #288]	; (8b9c <MiApp_SendData+0x1e0>)
    8a7c:	4298      	cmp	r0, r3
    8a7e:	d070      	beq.n	8b62 <MiApp_SendData+0x1a6>
    8a80:	2c00      	cmp	r4, #0
    8a82:	d125      	bne.n	8ad0 <MiApp_SendData+0x114>
    8a84:	4643      	mov	r3, r8
    8a86:	4641      	mov	r1, r8
    8a88:	745c      	strb	r4, [r3, #17]
    8a8a:	4845      	ldr	r0, [pc, #276]	; (8ba0 <MiApp_SendData+0x1e4>)
    8a8c:	4b45      	ldr	r3, [pc, #276]	; (8ba4 <MiApp_SendData+0x1e8>)
    8a8e:	4798      	blx	r3
    8a90:	4643      	mov	r3, r8
    8a92:	4a45      	ldr	r2, [pc, #276]	; (8ba8 <MiApp_SendData+0x1ec>)
    8a94:	8999      	ldrh	r1, [r3, #12]
    8a96:	4640      	mov	r0, r8
    8a98:	4b44      	ldr	r3, [pc, #272]	; (8bac <MiApp_SendData+0x1f0>)
    8a9a:	4798      	blx	r3
    8a9c:	2001      	movs	r0, #1
    8a9e:	e7a0      	b.n	89e2 <MiApp_SendData+0x26>
    8aa0:	4643      	mov	r3, r8
    8aa2:	2210      	movs	r2, #16
    8aa4:	7e5b      	ldrb	r3, [r3, #25]
    8aa6:	4641      	mov	r1, r8
    8aa8:	4393      	bics	r3, r2
    8aaa:	4642      	mov	r2, r8
    8aac:	483c      	ldr	r0, [pc, #240]	; (8ba0 <MiApp_SendData+0x1e4>)
    8aae:	7653      	strb	r3, [r2, #25]
    8ab0:	4c3c      	ldr	r4, [pc, #240]	; (8ba4 <MiApp_SendData+0x1e8>)
    8ab2:	47a0      	blx	r4
    8ab4:	4b39      	ldr	r3, [pc, #228]	; (8b9c <MiApp_SendData+0x1e0>)
    8ab6:	4599      	cmp	r9, r3
    8ab8:	d034      	beq.n	8b24 <MiApp_SendData+0x168>
    8aba:	4a3b      	ldr	r2, [pc, #236]	; (8ba8 <MiApp_SendData+0x1ec>)
    8abc:	4937      	ldr	r1, [pc, #220]	; (8b9c <MiApp_SendData+0x1e0>)
    8abe:	4640      	mov	r0, r8
    8ac0:	4b3a      	ldr	r3, [pc, #232]	; (8bac <MiApp_SendData+0x1f0>)
    8ac2:	4798      	blx	r3
    8ac4:	2001      	movs	r0, #1
    8ac6:	e78c      	b.n	89e2 <MiApp_SendData+0x26>
    8ac8:	4648      	mov	r0, r9
    8aca:	4653      	mov	r3, sl
    8acc:	4398      	bics	r0, r3
    8ace:	e7d0      	b.n	8a72 <MiApp_SendData+0xb6>
    8ad0:	4b37      	ldr	r3, [pc, #220]	; (8bb0 <MiApp_SendData+0x1f4>)
    8ad2:	4641      	mov	r1, r8
    8ad4:	681a      	ldr	r2, [r3, #0]
    8ad6:	2337      	movs	r3, #55	; 0x37
    8ad8:	5cd3      	ldrb	r3, [r2, r3]
    8ada:	4836      	ldr	r0, [pc, #216]	; (8bb4 <MiApp_SendData+0x1f8>)
    8adc:	3301      	adds	r3, #1
    8ade:	740b      	strb	r3, [r1, #16]
    8ae0:	2338      	movs	r3, #56	; 0x38
    8ae2:	5cd3      	ldrb	r3, [r2, r3]
    8ae4:	744b      	strb	r3, [r1, #17]
    8ae6:	4b2f      	ldr	r3, [pc, #188]	; (8ba4 <MiApp_SendData+0x1e8>)
    8ae8:	4798      	blx	r3
    8aea:	4643      	mov	r3, r8
    8aec:	4a32      	ldr	r2, [pc, #200]	; (8bb8 <MiApp_SendData+0x1fc>)
    8aee:	8999      	ldrh	r1, [r3, #12]
    8af0:	4640      	mov	r0, r8
    8af2:	4b2e      	ldr	r3, [pc, #184]	; (8bac <MiApp_SendData+0x1f0>)
    8af4:	4798      	blx	r3
    8af6:	0020      	movs	r0, r4
    8af8:	e773      	b.n	89e2 <MiApp_SendData+0x26>
    8afa:	4643      	mov	r3, r8
    8afc:	464a      	mov	r2, r9
    8afe:	819a      	strh	r2, [r3, #12]
    8b00:	464b      	mov	r3, r9
    8b02:	061b      	lsls	r3, r3, #24
    8b04:	d4bc      	bmi.n	8a80 <MiApp_SendData+0xc4>
    8b06:	4b2a      	ldr	r3, [pc, #168]	; (8bb0 <MiApp_SendData+0x1f4>)
    8b08:	4641      	mov	r1, r8
    8b0a:	681a      	ldr	r2, [r3, #0]
    8b0c:	2327      	movs	r3, #39	; 0x27
    8b0e:	5cd3      	ldrb	r3, [r2, r3]
    8b10:	482a      	ldr	r0, [pc, #168]	; (8bbc <MiApp_SendData+0x200>)
    8b12:	3301      	adds	r3, #1
    8b14:	740b      	strb	r3, [r1, #16]
    8b16:	2338      	movs	r3, #56	; 0x38
    8b18:	5cd3      	ldrb	r3, [r2, r3]
    8b1a:	744b      	strb	r3, [r1, #17]
    8b1c:	4b21      	ldr	r3, [pc, #132]	; (8ba4 <MiApp_SendData+0x1e8>)
    8b1e:	4798      	blx	r3
    8b20:	2001      	movs	r0, #1
    8b22:	e75e      	b.n	89e2 <MiApp_SendData+0x26>
    8b24:	4b26      	ldr	r3, [pc, #152]	; (8bc0 <MiApp_SendData+0x204>)
    8b26:	4798      	blx	r3
    8b28:	2800      	cmp	r0, #0
    8b2a:	d0c6      	beq.n	8aba <MiApp_SendData+0xfe>
    8b2c:	4b25      	ldr	r3, [pc, #148]	; (8bc4 <MiApp_SendData+0x208>)
    8b2e:	4798      	blx	r3
    8b30:	2832      	cmp	r0, #50	; 0x32
    8b32:	d9c2      	bls.n	8aba <MiApp_SendData+0xfe>
    8b34:	2090      	movs	r0, #144	; 0x90
    8b36:	47d8      	blx	fp
    8b38:	0006      	movs	r6, r0
    8b3a:	42b8      	cmp	r0, r7
    8b3c:	d0bd      	beq.n	8aba <MiApp_SendData+0xfe>
    8b3e:	4641      	mov	r1, r8
    8b40:	2290      	movs	r2, #144	; 0x90
    8b42:	47a8      	blx	r5
    8b44:	4b1a      	ldr	r3, [pc, #104]	; (8bb0 <MiApp_SendData+0x1f4>)
    8b46:	0031      	movs	r1, r6
    8b48:	681a      	ldr	r2, [r3, #0]
    8b4a:	2327      	movs	r3, #39	; 0x27
    8b4c:	5cd3      	ldrb	r3, [r2, r3]
    8b4e:	2201      	movs	r2, #1
    8b50:	3301      	adds	r3, #1
    8b52:	7433      	strb	r3, [r6, #16]
    8b54:	4643      	mov	r3, r8
    8b56:	7477      	strb	r7, [r6, #17]
    8b58:	4818      	ldr	r0, [pc, #96]	; (8bbc <MiApp_SendData+0x200>)
    8b5a:	751a      	strb	r2, [r3, #20]
    8b5c:	60b7      	str	r7, [r6, #8]
    8b5e:	47a0      	blx	r4
    8b60:	e7ab      	b.n	8aba <MiApp_SendData+0xfe>
    8b62:	4b19      	ldr	r3, [pc, #100]	; (8bc8 <MiApp_SendData+0x20c>)
    8b64:	4648      	mov	r0, r9
    8b66:	4798      	blx	r3
    8b68:	4b11      	ldr	r3, [pc, #68]	; (8bb0 <MiApp_SendData+0x1f4>)
    8b6a:	4818      	ldr	r0, [pc, #96]	; (8bcc <MiApp_SendData+0x210>)
    8b6c:	681a      	ldr	r2, [r3, #0]
    8b6e:	2326      	movs	r3, #38	; 0x26
    8b70:	5cd3      	ldrb	r3, [r2, r3]
    8b72:	4642      	mov	r2, r8
    8b74:	3301      	adds	r3, #1
    8b76:	7413      	strb	r3, [r2, #16]
    8b78:	4641      	mov	r1, r8
    8b7a:	4b0a      	ldr	r3, [pc, #40]	; (8ba4 <MiApp_SendData+0x1e8>)
    8b7c:	4798      	blx	r3
    8b7e:	2001      	movs	r0, #1
    8b80:	e72f      	b.n	89e2 <MiApp_SendData+0x26>
    8b82:	46c0      	nop			; (mov r8, r8)
    8b84:	20000a70 	.word	0x20000a70
    8b88:	00006549 	.word	0x00006549
    8b8c:	2000381c 	.word	0x2000381c
    8b90:	0000c953 	.word	0x0000c953
    8b94:	0000fffc 	.word	0x0000fffc
    8b98:	0000c115 	.word	0x0000c115
    8b9c:	0000ffff 	.word	0x0000ffff
    8ba0:	200037bc 	.word	0x200037bc
    8ba4:	000066b5 	.word	0x000066b5
    8ba8:	000084c5 	.word	0x000084c5
    8bac:	00009ed5 	.word	0x00009ed5
    8bb0:	200037d4 	.word	0x200037d4
    8bb4:	200037dc 	.word	0x200037dc
    8bb8:	0000865d 	.word	0x0000865d
    8bbc:	200037c8 	.word	0x200037c8
    8bc0:	0000bb89 	.word	0x0000bb89
    8bc4:	000065d5 	.word	0x000065d5
    8bc8:	0000c31d 	.word	0x0000c31d
    8bcc:	20003858 	.word	0x20003858

00008bd0 <MiApp_Get>:
    8bd0:	2801      	cmp	r0, #1
    8bd2:	d012      	beq.n	8bfa <MiApp_Get+0x2a>
    8bd4:	2800      	cmp	r0, #0
    8bd6:	d00b      	beq.n	8bf0 <MiApp_Get+0x20>
    8bd8:	2802      	cmp	r0, #2
    8bda:	d107      	bne.n	8bec <MiApp_Get+0x1c>
    8bdc:	4b08      	ldr	r3, [pc, #32]	; (8c00 <MiApp_Get+0x30>)
    8bde:	881a      	ldrh	r2, [r3, #0]
    8be0:	2001      	movs	r0, #1
    8be2:	700a      	strb	r2, [r1, #0]
    8be4:	881b      	ldrh	r3, [r3, #0]
    8be6:	0a1b      	lsrs	r3, r3, #8
    8be8:	704b      	strb	r3, [r1, #1]
    8bea:	e000      	b.n	8bee <MiApp_Get+0x1e>
    8bec:	2000      	movs	r0, #0
    8bee:	4770      	bx	lr
    8bf0:	4b04      	ldr	r3, [pc, #16]	; (8c04 <MiApp_Get+0x34>)
    8bf2:	2001      	movs	r0, #1
    8bf4:	781b      	ldrb	r3, [r3, #0]
    8bf6:	700b      	strb	r3, [r1, #0]
    8bf8:	e7f9      	b.n	8bee <MiApp_Get+0x1e>
    8bfa:	4b03      	ldr	r3, [pc, #12]	; (8c08 <MiApp_Get+0x38>)
    8bfc:	e7ef      	b.n	8bde <MiApp_Get+0xe>
    8bfe:	46c0      	nop			; (mov r8, r8)
    8c00:	2000381c 	.word	0x2000381c
    8c04:	200037e8 	.word	0x200037e8
    8c08:	20003808 	.word	0x20003808

00008c0c <bloomFilterAddressCheck>:
    8c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c0e:	464e      	mov	r6, r9
    8c10:	46de      	mov	lr, fp
    8c12:	4657      	mov	r7, sl
    8c14:	4645      	mov	r5, r8
    8c16:	b5e0      	push	{r5, r6, r7, lr}
    8c18:	4bf5      	ldr	r3, [pc, #980]	; (8ff0 <bloomFilterAddressCheck+0x3e4>)
    8c1a:	b087      	sub	sp, #28
    8c1c:	781b      	ldrb	r3, [r3, #0]
    8c1e:	9003      	str	r0, [sp, #12]
    8c20:	000e      	movs	r6, r1
    8c22:	9300      	str	r3, [sp, #0]
    8c24:	2b00      	cmp	r3, #0
    8c26:	d001      	beq.n	8c2c <bloomFilterAddressCheck+0x20>
    8c28:	f000 fe65 	bl	98f6 <bloomFilterAddressCheck+0xcea>
    8c2c:	7811      	ldrb	r1, [r2, #0]
    8c2e:	020b      	lsls	r3, r1, #8
    8c30:	0249      	lsls	r1, r1, #9
    8c32:	b209      	sxth	r1, r1
    8c34:	b218      	sxth	r0, r3
    8c36:	468c      	mov	ip, r1
    8c38:	4680      	mov	r8, r0
    8c3a:	4660      	mov	r0, ip
    8c3c:	4644      	mov	r4, r8
    8c3e:	49ed      	ldr	r1, [pc, #948]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8c40:	005b      	lsls	r3, r3, #1
    8c42:	4041      	eors	r1, r0
    8c44:	b29b      	uxth	r3, r3
    8c46:	b289      	uxth	r1, r1
    8c48:	9304      	str	r3, [sp, #16]
    8c4a:	1c18      	adds	r0, r3, #0
    8c4c:	2c00      	cmp	r4, #0
    8c4e:	da01      	bge.n	8c54 <bloomFilterAddressCheck+0x48>
    8c50:	f000 fe5b 	bl	990a <bloomFilterAddressCheck+0xcfe>
    8c54:	b284      	uxth	r4, r0
    8c56:	49e7      	ldr	r1, [pc, #924]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8c58:	0064      	lsls	r4, r4, #1
    8c5a:	4061      	eors	r1, r4
    8c5c:	b209      	sxth	r1, r1
    8c5e:	b289      	uxth	r1, r1
    8c60:	0044      	lsls	r4, r0, #1
    8c62:	0403      	lsls	r3, r0, #16
    8c64:	d501      	bpl.n	8c6a <bloomFilterAddressCheck+0x5e>
    8c66:	f000 fe53 	bl	9910 <bloomFilterAddressCheck+0xd04>
    8c6a:	b2a0      	uxth	r0, r4
    8c6c:	49e1      	ldr	r1, [pc, #900]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8c6e:	0040      	lsls	r0, r0, #1
    8c70:	4041      	eors	r1, r0
    8c72:	b289      	uxth	r1, r1
    8c74:	0060      	lsls	r0, r4, #1
    8c76:	0423      	lsls	r3, r4, #16
    8c78:	d501      	bpl.n	8c7e <bloomFilterAddressCheck+0x72>
    8c7a:	f000 fe54 	bl	9926 <bloomFilterAddressCheck+0xd1a>
    8c7e:	b284      	uxth	r4, r0
    8c80:	49dc      	ldr	r1, [pc, #880]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8c82:	0064      	lsls	r4, r4, #1
    8c84:	4061      	eors	r1, r4
    8c86:	b289      	uxth	r1, r1
    8c88:	0044      	lsls	r4, r0, #1
    8c8a:	0403      	lsls	r3, r0, #16
    8c8c:	d501      	bpl.n	8c92 <bloomFilterAddressCheck+0x86>
    8c8e:	f000 fe55 	bl	993c <bloomFilterAddressCheck+0xd30>
    8c92:	b2a0      	uxth	r0, r4
    8c94:	49d7      	ldr	r1, [pc, #860]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8c96:	0040      	lsls	r0, r0, #1
    8c98:	4041      	eors	r1, r0
    8c9a:	b289      	uxth	r1, r1
    8c9c:	0060      	lsls	r0, r4, #1
    8c9e:	0423      	lsls	r3, r4, #16
    8ca0:	d501      	bpl.n	8ca6 <bloomFilterAddressCheck+0x9a>
    8ca2:	f000 fe56 	bl	9952 <bloomFilterAddressCheck+0xd46>
    8ca6:	b284      	uxth	r4, r0
    8ca8:	49d2      	ldr	r1, [pc, #840]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8caa:	0064      	lsls	r4, r4, #1
    8cac:	4061      	eors	r1, r4
    8cae:	b289      	uxth	r1, r1
    8cb0:	0044      	lsls	r4, r0, #1
    8cb2:	0403      	lsls	r3, r0, #16
    8cb4:	d501      	bpl.n	8cba <bloomFilterAddressCheck+0xae>
    8cb6:	f000 fe57 	bl	9968 <bloomFilterAddressCheck+0xd5c>
    8cba:	b2a0      	uxth	r0, r4
    8cbc:	49cd      	ldr	r1, [pc, #820]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8cbe:	0040      	lsls	r0, r0, #1
    8cc0:	4041      	eors	r1, r0
    8cc2:	b289      	uxth	r1, r1
    8cc4:	0060      	lsls	r0, r4, #1
    8cc6:	0423      	lsls	r3, r4, #16
    8cc8:	d501      	bpl.n	8cce <bloomFilterAddressCheck+0xc2>
    8cca:	f000 fe58 	bl	997e <bloomFilterAddressCheck+0xd72>
    8cce:	b284      	uxth	r4, r0
    8cd0:	49c8      	ldr	r1, [pc, #800]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8cd2:	0064      	lsls	r4, r4, #1
    8cd4:	4061      	eors	r1, r4
    8cd6:	2401      	movs	r4, #1
    8cd8:	5714      	ldrsb	r4, [r2, r4]
    8cda:	b289      	uxth	r1, r1
    8cdc:	0224      	lsls	r4, r4, #8
    8cde:	0045      	lsls	r5, r0, #1
    8ce0:	0403      	lsls	r3, r0, #16
    8ce2:	d501      	bpl.n	8ce8 <bloomFilterAddressCheck+0xdc>
    8ce4:	f000 fe4e 	bl	9984 <bloomFilterAddressCheck+0xd78>
    8ce8:	4065      	eors	r5, r4
    8cea:	b22d      	sxth	r5, r5
    8cec:	b2a9      	uxth	r1, r5
    8cee:	48c1      	ldr	r0, [pc, #772]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8cf0:	0049      	lsls	r1, r1, #1
    8cf2:	4048      	eors	r0, r1
    8cf4:	b280      	uxth	r0, r0
    8cf6:	2d00      	cmp	r5, #0
    8cf8:	da01      	bge.n	8cfe <bloomFilterAddressCheck+0xf2>
    8cfa:	f000 fe46 	bl	998a <bloomFilterAddressCheck+0xd7e>
    8cfe:	48bd      	ldr	r0, [pc, #756]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8d00:	b28d      	uxth	r5, r1
    8d02:	006d      	lsls	r5, r5, #1
    8d04:	4045      	eors	r5, r0
    8d06:	b2ad      	uxth	r5, r5
    8d08:	0048      	lsls	r0, r1, #1
    8d0a:	040b      	lsls	r3, r1, #16
    8d0c:	d501      	bpl.n	8d12 <bloomFilterAddressCheck+0x106>
    8d0e:	f000 fe47 	bl	99a0 <bloomFilterAddressCheck+0xd94>
    8d12:	b285      	uxth	r5, r0
    8d14:	49b7      	ldr	r1, [pc, #732]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8d16:	006d      	lsls	r5, r5, #1
    8d18:	4069      	eors	r1, r5
    8d1a:	b289      	uxth	r1, r1
    8d1c:	0045      	lsls	r5, r0, #1
    8d1e:	0403      	lsls	r3, r0, #16
    8d20:	d501      	bpl.n	8d26 <bloomFilterAddressCheck+0x11a>
    8d22:	f000 fe48 	bl	99b6 <bloomFilterAddressCheck+0xdaa>
    8d26:	b2a8      	uxth	r0, r5
    8d28:	49b2      	ldr	r1, [pc, #712]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8d2a:	0040      	lsls	r0, r0, #1
    8d2c:	4041      	eors	r1, r0
    8d2e:	b289      	uxth	r1, r1
    8d30:	0068      	lsls	r0, r5, #1
    8d32:	042b      	lsls	r3, r5, #16
    8d34:	d501      	bpl.n	8d3a <bloomFilterAddressCheck+0x12e>
    8d36:	f000 fe49 	bl	99cc <bloomFilterAddressCheck+0xdc0>
    8d3a:	b285      	uxth	r5, r0
    8d3c:	49ad      	ldr	r1, [pc, #692]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8d3e:	006d      	lsls	r5, r5, #1
    8d40:	4069      	eors	r1, r5
    8d42:	b289      	uxth	r1, r1
    8d44:	0045      	lsls	r5, r0, #1
    8d46:	0403      	lsls	r3, r0, #16
    8d48:	d501      	bpl.n	8d4e <bloomFilterAddressCheck+0x142>
    8d4a:	f000 fe4a 	bl	99e2 <bloomFilterAddressCheck+0xdd6>
    8d4e:	b2a8      	uxth	r0, r5
    8d50:	49a8      	ldr	r1, [pc, #672]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8d52:	0040      	lsls	r0, r0, #1
    8d54:	4041      	eors	r1, r0
    8d56:	b289      	uxth	r1, r1
    8d58:	0068      	lsls	r0, r5, #1
    8d5a:	042b      	lsls	r3, r5, #16
    8d5c:	d501      	bpl.n	8d62 <bloomFilterAddressCheck+0x156>
    8d5e:	f000 fe4b 	bl	99f8 <bloomFilterAddressCheck+0xdec>
    8d62:	b285      	uxth	r5, r0
    8d64:	49a3      	ldr	r1, [pc, #652]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8d66:	006d      	lsls	r5, r5, #1
    8d68:	4069      	eors	r1, r5
    8d6a:	b289      	uxth	r1, r1
    8d6c:	0045      	lsls	r5, r0, #1
    8d6e:	0403      	lsls	r3, r0, #16
    8d70:	d501      	bpl.n	8d76 <bloomFilterAddressCheck+0x16a>
    8d72:	f000 fe4c 	bl	9a0e <bloomFilterAddressCheck+0xe02>
    8d76:	b2a8      	uxth	r0, r5
    8d78:	499e      	ldr	r1, [pc, #632]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8d7a:	0040      	lsls	r0, r0, #1
    8d7c:	4041      	eors	r1, r0
    8d7e:	2002      	movs	r0, #2
    8d80:	5610      	ldrsb	r0, [r2, r0]
    8d82:	006f      	lsls	r7, r5, #1
    8d84:	b289      	uxth	r1, r1
    8d86:	0200      	lsls	r0, r0, #8
    8d88:	46b9      	mov	r9, r7
    8d8a:	042b      	lsls	r3, r5, #16
    8d8c:	d501      	bpl.n	8d92 <bloomFilterAddressCheck+0x186>
    8d8e:	f000 fe41 	bl	9a14 <bloomFilterAddressCheck+0xe08>
    8d92:	464d      	mov	r5, r9
    8d94:	4045      	eors	r5, r0
    8d96:	b22d      	sxth	r5, r5
    8d98:	b2a9      	uxth	r1, r5
    8d9a:	0049      	lsls	r1, r1, #1
    8d9c:	4689      	mov	r9, r1
    8d9e:	464f      	mov	r7, r9
    8da0:	4994      	ldr	r1, [pc, #592]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8da2:	4079      	eors	r1, r7
    8da4:	b289      	uxth	r1, r1
    8da6:	468a      	mov	sl, r1
    8da8:	4649      	mov	r1, r9
    8daa:	2d00      	cmp	r5, #0
    8dac:	da01      	bge.n	8db2 <bloomFilterAddressCheck+0x1a6>
    8dae:	f000 fe34 	bl	9a1a <bloomFilterAddressCheck+0xe0e>
    8db2:	b28d      	uxth	r5, r1
    8db4:	006d      	lsls	r5, r5, #1
    8db6:	46a9      	mov	r9, r5
    8db8:	464f      	mov	r7, r9
    8dba:	4d8e      	ldr	r5, [pc, #568]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8dbc:	407d      	eors	r5, r7
    8dbe:	b2ad      	uxth	r5, r5
    8dc0:	46a9      	mov	r9, r5
    8dc2:	004d      	lsls	r5, r1, #1
    8dc4:	040b      	lsls	r3, r1, #16
    8dc6:	d501      	bpl.n	8dcc <bloomFilterAddressCheck+0x1c0>
    8dc8:	f000 fe2a 	bl	9a20 <bloomFilterAddressCheck+0xe14>
    8dcc:	b2a9      	uxth	r1, r5
    8dce:	0049      	lsls	r1, r1, #1
    8dd0:	4689      	mov	r9, r1
    8dd2:	464f      	mov	r7, r9
    8dd4:	4987      	ldr	r1, [pc, #540]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8dd6:	4079      	eors	r1, r7
    8dd8:	006f      	lsls	r7, r5, #1
    8dda:	b289      	uxth	r1, r1
    8ddc:	46b9      	mov	r9, r7
    8dde:	042b      	lsls	r3, r5, #16
    8de0:	d501      	bpl.n	8de6 <bloomFilterAddressCheck+0x1da>
    8de2:	f000 fe20 	bl	9a26 <bloomFilterAddressCheck+0xe1a>
    8de6:	4649      	mov	r1, r9
    8de8:	466b      	mov	r3, sp
    8dea:	b28d      	uxth	r5, r1
    8dec:	8099      	strh	r1, [r3, #4]
    8dee:	4981      	ldr	r1, [pc, #516]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8df0:	006d      	lsls	r5, r5, #1
    8df2:	4069      	eors	r1, r5
    8df4:	464f      	mov	r7, r9
    8df6:	464d      	mov	r5, r9
    8df8:	b289      	uxth	r1, r1
    8dfa:	006d      	lsls	r5, r5, #1
    8dfc:	043b      	lsls	r3, r7, #16
    8dfe:	d501      	bpl.n	8e04 <bloomFilterAddressCheck+0x1f8>
    8e00:	f000 fe14 	bl	9a2c <bloomFilterAddressCheck+0xe20>
    8e04:	b2a9      	uxth	r1, r5
    8e06:	0049      	lsls	r1, r1, #1
    8e08:	4689      	mov	r9, r1
    8e0a:	464f      	mov	r7, r9
    8e0c:	4979      	ldr	r1, [pc, #484]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8e0e:	4079      	eors	r1, r7
    8e10:	006f      	lsls	r7, r5, #1
    8e12:	b289      	uxth	r1, r1
    8e14:	46b9      	mov	r9, r7
    8e16:	042b      	lsls	r3, r5, #16
    8e18:	d501      	bpl.n	8e1e <bloomFilterAddressCheck+0x212>
    8e1a:	f000 fe0a 	bl	9a32 <bloomFilterAddressCheck+0xe26>
    8e1e:	4649      	mov	r1, r9
    8e20:	466b      	mov	r3, sp
    8e22:	b28d      	uxth	r5, r1
    8e24:	8099      	strh	r1, [r3, #4]
    8e26:	4973      	ldr	r1, [pc, #460]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8e28:	006d      	lsls	r5, r5, #1
    8e2a:	4069      	eors	r1, r5
    8e2c:	464f      	mov	r7, r9
    8e2e:	464d      	mov	r5, r9
    8e30:	b289      	uxth	r1, r1
    8e32:	006d      	lsls	r5, r5, #1
    8e34:	043b      	lsls	r3, r7, #16
    8e36:	d501      	bpl.n	8e3c <bloomFilterAddressCheck+0x230>
    8e38:	f000 fdfe 	bl	9a38 <bloomFilterAddressCheck+0xe2c>
    8e3c:	b2a9      	uxth	r1, r5
    8e3e:	0049      	lsls	r1, r1, #1
    8e40:	4689      	mov	r9, r1
    8e42:	464f      	mov	r7, r9
    8e44:	496b      	ldr	r1, [pc, #428]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8e46:	4079      	eors	r1, r7
    8e48:	006f      	lsls	r7, r5, #1
    8e4a:	b289      	uxth	r1, r1
    8e4c:	46ba      	mov	sl, r7
    8e4e:	042b      	lsls	r3, r5, #16
    8e50:	d501      	bpl.n	8e56 <bloomFilterAddressCheck+0x24a>
    8e52:	f000 fdf4 	bl	9a3e <bloomFilterAddressCheck+0xe32>
    8e56:	4651      	mov	r1, sl
    8e58:	466b      	mov	r3, sp
    8e5a:	b28d      	uxth	r5, r1
    8e5c:	8099      	strh	r1, [r3, #4]
    8e5e:	4965      	ldr	r1, [pc, #404]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8e60:	006d      	lsls	r5, r5, #1
    8e62:	4069      	eors	r1, r5
    8e64:	b289      	uxth	r1, r1
    8e66:	4689      	mov	r9, r1
    8e68:	2103      	movs	r1, #3
    8e6a:	4655      	mov	r5, sl
    8e6c:	4657      	mov	r7, sl
    8e6e:	5651      	ldrsb	r1, [r2, r1]
    8e70:	006d      	lsls	r5, r5, #1
    8e72:	0209      	lsls	r1, r1, #8
    8e74:	043b      	lsls	r3, r7, #16
    8e76:	d501      	bpl.n	8e7c <bloomFilterAddressCheck+0x270>
    8e78:	f000 fde4 	bl	9a44 <bloomFilterAddressCheck+0xe38>
    8e7c:	404d      	eors	r5, r1
    8e7e:	b22d      	sxth	r5, r5
    8e80:	466b      	mov	r3, sp
    8e82:	46a9      	mov	r9, r5
    8e84:	4f5b      	ldr	r7, [pc, #364]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8e86:	b2ad      	uxth	r5, r5
    8e88:	006d      	lsls	r5, r5, #1
    8e8a:	406f      	eors	r7, r5
    8e8c:	809f      	strh	r7, [r3, #4]
    8e8e:	b2bf      	uxth	r7, r7
    8e90:	46ba      	mov	sl, r7
    8e92:	464f      	mov	r7, r9
    8e94:	2f00      	cmp	r7, #0
    8e96:	da01      	bge.n	8e9c <bloomFilterAddressCheck+0x290>
    8e98:	f000 fdd7 	bl	9a4a <bloomFilterAddressCheck+0xe3e>
    8e9c:	b2af      	uxth	r7, r5
    8e9e:	007f      	lsls	r7, r7, #1
    8ea0:	46ba      	mov	sl, r7
    8ea2:	4f54      	ldr	r7, [pc, #336]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8ea4:	46b9      	mov	r9, r7
    8ea6:	4657      	mov	r7, sl
    8ea8:	464b      	mov	r3, r9
    8eaa:	405f      	eors	r7, r3
    8eac:	1c3b      	adds	r3, r7, #0
    8eae:	466f      	mov	r7, sp
    8eb0:	80bb      	strh	r3, [r7, #4]
    8eb2:	88bb      	ldrh	r3, [r7, #4]
    8eb4:	469a      	mov	sl, r3
    8eb6:	006b      	lsls	r3, r5, #1
    8eb8:	4699      	mov	r9, r3
    8eba:	042b      	lsls	r3, r5, #16
    8ebc:	d501      	bpl.n	8ec2 <bloomFilterAddressCheck+0x2b6>
    8ebe:	f000 fdc7 	bl	9a50 <bloomFilterAddressCheck+0xe44>
    8ec2:	464b      	mov	r3, r9
    8ec4:	466d      	mov	r5, sp
    8ec6:	80ab      	strh	r3, [r5, #4]
    8ec8:	88ad      	ldrh	r5, [r5, #4]
    8eca:	006b      	lsls	r3, r5, #1
    8ecc:	4d49      	ldr	r5, [pc, #292]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8ece:	405d      	eors	r5, r3
    8ed0:	464b      	mov	r3, r9
    8ed2:	005b      	lsls	r3, r3, #1
    8ed4:	469a      	mov	sl, r3
    8ed6:	464b      	mov	r3, r9
    8ed8:	b2ad      	uxth	r5, r5
    8eda:	041b      	lsls	r3, r3, #16
    8edc:	d501      	bpl.n	8ee2 <bloomFilterAddressCheck+0x2d6>
    8ede:	f000 fdba 	bl	9a56 <bloomFilterAddressCheck+0xe4a>
    8ee2:	4653      	mov	r3, sl
    8ee4:	466d      	mov	r5, sp
    8ee6:	80ab      	strh	r3, [r5, #4]
    8ee8:	88ad      	ldrh	r5, [r5, #4]
    8eea:	006b      	lsls	r3, r5, #1
    8eec:	4d41      	ldr	r5, [pc, #260]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8eee:	405d      	eors	r5, r3
    8ef0:	4653      	mov	r3, sl
    8ef2:	005b      	lsls	r3, r3, #1
    8ef4:	4699      	mov	r9, r3
    8ef6:	4653      	mov	r3, sl
    8ef8:	b2ad      	uxth	r5, r5
    8efa:	041b      	lsls	r3, r3, #16
    8efc:	d501      	bpl.n	8f02 <bloomFilterAddressCheck+0x2f6>
    8efe:	f000 fdad 	bl	9a5c <bloomFilterAddressCheck+0xe50>
    8f02:	464b      	mov	r3, r9
    8f04:	466d      	mov	r5, sp
    8f06:	80ab      	strh	r3, [r5, #4]
    8f08:	88ad      	ldrh	r5, [r5, #4]
    8f0a:	006b      	lsls	r3, r5, #1
    8f0c:	4d39      	ldr	r5, [pc, #228]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8f0e:	405d      	eors	r5, r3
    8f10:	464b      	mov	r3, r9
    8f12:	005b      	lsls	r3, r3, #1
    8f14:	469a      	mov	sl, r3
    8f16:	464b      	mov	r3, r9
    8f18:	b2ad      	uxth	r5, r5
    8f1a:	041b      	lsls	r3, r3, #16
    8f1c:	d501      	bpl.n	8f22 <bloomFilterAddressCheck+0x316>
    8f1e:	f000 fda0 	bl	9a62 <bloomFilterAddressCheck+0xe56>
    8f22:	4653      	mov	r3, sl
    8f24:	466d      	mov	r5, sp
    8f26:	80ab      	strh	r3, [r5, #4]
    8f28:	88ad      	ldrh	r5, [r5, #4]
    8f2a:	006b      	lsls	r3, r5, #1
    8f2c:	4d31      	ldr	r5, [pc, #196]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8f2e:	405d      	eors	r5, r3
    8f30:	4653      	mov	r3, sl
    8f32:	005b      	lsls	r3, r3, #1
    8f34:	4699      	mov	r9, r3
    8f36:	4653      	mov	r3, sl
    8f38:	b2ad      	uxth	r5, r5
    8f3a:	041b      	lsls	r3, r3, #16
    8f3c:	d501      	bpl.n	8f42 <bloomFilterAddressCheck+0x336>
    8f3e:	f000 fd93 	bl	9a68 <bloomFilterAddressCheck+0xe5c>
    8f42:	464b      	mov	r3, r9
    8f44:	466d      	mov	r5, sp
    8f46:	80ab      	strh	r3, [r5, #4]
    8f48:	88ad      	ldrh	r5, [r5, #4]
    8f4a:	006b      	lsls	r3, r5, #1
    8f4c:	4d29      	ldr	r5, [pc, #164]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8f4e:	405d      	eors	r5, r3
    8f50:	464b      	mov	r3, r9
    8f52:	005b      	lsls	r3, r3, #1
    8f54:	469a      	mov	sl, r3
    8f56:	464b      	mov	r3, r9
    8f58:	b2ad      	uxth	r5, r5
    8f5a:	041b      	lsls	r3, r3, #16
    8f5c:	d501      	bpl.n	8f62 <bloomFilterAddressCheck+0x356>
    8f5e:	f000 fd86 	bl	9a6e <bloomFilterAddressCheck+0xe62>
    8f62:	4653      	mov	r3, sl
    8f64:	466d      	mov	r5, sp
    8f66:	80ab      	strh	r3, [r5, #4]
    8f68:	88ad      	ldrh	r5, [r5, #4]
    8f6a:	006b      	lsls	r3, r5, #1
    8f6c:	4d21      	ldr	r5, [pc, #132]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8f6e:	405d      	eors	r5, r3
    8f70:	b2ab      	uxth	r3, r5
    8f72:	2504      	movs	r5, #4
    8f74:	5755      	ldrsb	r5, [r2, r5]
    8f76:	4699      	mov	r9, r3
    8f78:	022b      	lsls	r3, r5, #8
    8f7a:	469b      	mov	fp, r3
    8f7c:	4653      	mov	r3, sl
    8f7e:	005d      	lsls	r5, r3, #1
    8f80:	041b      	lsls	r3, r3, #16
    8f82:	d501      	bpl.n	8f88 <bloomFilterAddressCheck+0x37c>
    8f84:	f000 fd76 	bl	9a74 <bloomFilterAddressCheck+0xe68>
    8f88:	465b      	mov	r3, fp
    8f8a:	405d      	eors	r5, r3
    8f8c:	b22b      	sxth	r3, r5
    8f8e:	466d      	mov	r5, sp
    8f90:	4699      	mov	r9, r3
    8f92:	80ab      	strh	r3, [r5, #4]
    8f94:	4b17      	ldr	r3, [pc, #92]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8f96:	88ad      	ldrh	r5, [r5, #4]
    8f98:	001f      	movs	r7, r3
    8f9a:	006d      	lsls	r5, r5, #1
    8f9c:	406f      	eors	r7, r5
    8f9e:	1c3b      	adds	r3, r7, #0
    8fa0:	466f      	mov	r7, sp
    8fa2:	80bb      	strh	r3, [r7, #4]
    8fa4:	88bb      	ldrh	r3, [r7, #4]
    8fa6:	469a      	mov	sl, r3
    8fa8:	464b      	mov	r3, r9
    8faa:	2b00      	cmp	r3, #0
    8fac:	da01      	bge.n	8fb2 <bloomFilterAddressCheck+0x3a6>
    8fae:	f000 fd64 	bl	9a7a <bloomFilterAddressCheck+0xe6e>
    8fb2:	b2ab      	uxth	r3, r5
    8fb4:	005b      	lsls	r3, r3, #1
    8fb6:	469a      	mov	sl, r3
    8fb8:	4657      	mov	r7, sl
    8fba:	4b0e      	ldr	r3, [pc, #56]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8fbc:	405f      	eors	r7, r3
    8fbe:	1c3b      	adds	r3, r7, #0
    8fc0:	466f      	mov	r7, sp
    8fc2:	80bb      	strh	r3, [r7, #4]
    8fc4:	88bb      	ldrh	r3, [r7, #4]
    8fc6:	469a      	mov	sl, r3
    8fc8:	006b      	lsls	r3, r5, #1
    8fca:	4699      	mov	r9, r3
    8fcc:	042b      	lsls	r3, r5, #16
    8fce:	d501      	bpl.n	8fd4 <bloomFilterAddressCheck+0x3c8>
    8fd0:	f000 fd56 	bl	9a80 <bloomFilterAddressCheck+0xe74>
    8fd4:	464b      	mov	r3, r9
    8fd6:	466d      	mov	r5, sp
    8fd8:	80ab      	strh	r3, [r5, #4]
    8fda:	88ad      	ldrh	r5, [r5, #4]
    8fdc:	006b      	lsls	r3, r5, #1
    8fde:	4d05      	ldr	r5, [pc, #20]	; (8ff4 <bloomFilterAddressCheck+0x3e8>)
    8fe0:	405d      	eors	r5, r3
    8fe2:	464b      	mov	r3, r9
    8fe4:	005b      	lsls	r3, r3, #1
    8fe6:	469a      	mov	sl, r3
    8fe8:	464b      	mov	r3, r9
    8fea:	b2ad      	uxth	r5, r5
    8fec:	e004      	b.n	8ff8 <bloomFilterAddressCheck+0x3ec>
    8fee:	46c0      	nop			; (mov r8, r8)
    8ff0:	20000169 	.word	0x20000169
    8ff4:	00001021 	.word	0x00001021
    8ff8:	041b      	lsls	r3, r3, #16
    8ffa:	d501      	bpl.n	9000 <bloomFilterAddressCheck+0x3f4>
    8ffc:	f000 fd43 	bl	9a86 <bloomFilterAddressCheck+0xe7a>
    9000:	4653      	mov	r3, sl
    9002:	466d      	mov	r5, sp
    9004:	80ab      	strh	r3, [r5, #4]
    9006:	88ad      	ldrh	r5, [r5, #4]
    9008:	006b      	lsls	r3, r5, #1
    900a:	4de9      	ldr	r5, [pc, #932]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    900c:	405d      	eors	r5, r3
    900e:	4653      	mov	r3, sl
    9010:	005b      	lsls	r3, r3, #1
    9012:	4699      	mov	r9, r3
    9014:	4653      	mov	r3, sl
    9016:	b2ad      	uxth	r5, r5
    9018:	041b      	lsls	r3, r3, #16
    901a:	d501      	bpl.n	9020 <bloomFilterAddressCheck+0x414>
    901c:	f000 fd36 	bl	9a8c <bloomFilterAddressCheck+0xe80>
    9020:	464b      	mov	r3, r9
    9022:	466d      	mov	r5, sp
    9024:	80ab      	strh	r3, [r5, #4]
    9026:	88ad      	ldrh	r5, [r5, #4]
    9028:	006b      	lsls	r3, r5, #1
    902a:	4de1      	ldr	r5, [pc, #900]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    902c:	405d      	eors	r5, r3
    902e:	464b      	mov	r3, r9
    9030:	005b      	lsls	r3, r3, #1
    9032:	469a      	mov	sl, r3
    9034:	464b      	mov	r3, r9
    9036:	b2ad      	uxth	r5, r5
    9038:	041b      	lsls	r3, r3, #16
    903a:	d501      	bpl.n	9040 <bloomFilterAddressCheck+0x434>
    903c:	f000 fd29 	bl	9a92 <bloomFilterAddressCheck+0xe86>
    9040:	4653      	mov	r3, sl
    9042:	466d      	mov	r5, sp
    9044:	80ab      	strh	r3, [r5, #4]
    9046:	88ad      	ldrh	r5, [r5, #4]
    9048:	006b      	lsls	r3, r5, #1
    904a:	4dd9      	ldr	r5, [pc, #868]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    904c:	405d      	eors	r5, r3
    904e:	4653      	mov	r3, sl
    9050:	005b      	lsls	r3, r3, #1
    9052:	4699      	mov	r9, r3
    9054:	4653      	mov	r3, sl
    9056:	b2ad      	uxth	r5, r5
    9058:	041b      	lsls	r3, r3, #16
    905a:	d501      	bpl.n	9060 <bloomFilterAddressCheck+0x454>
    905c:	f000 fd1c 	bl	9a98 <bloomFilterAddressCheck+0xe8c>
    9060:	464b      	mov	r3, r9
    9062:	466d      	mov	r5, sp
    9064:	80ab      	strh	r3, [r5, #4]
    9066:	88ad      	ldrh	r5, [r5, #4]
    9068:	006b      	lsls	r3, r5, #1
    906a:	4dd1      	ldr	r5, [pc, #836]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    906c:	405d      	eors	r5, r3
    906e:	464b      	mov	r3, r9
    9070:	005b      	lsls	r3, r3, #1
    9072:	469a      	mov	sl, r3
    9074:	464b      	mov	r3, r9
    9076:	b2ad      	uxth	r5, r5
    9078:	041b      	lsls	r3, r3, #16
    907a:	d501      	bpl.n	9080 <bloomFilterAddressCheck+0x474>
    907c:	f000 fd0f 	bl	9a9e <bloomFilterAddressCheck+0xe92>
    9080:	4653      	mov	r3, sl
    9082:	466d      	mov	r5, sp
    9084:	80ab      	strh	r3, [r5, #4]
    9086:	88ad      	ldrh	r5, [r5, #4]
    9088:	006b      	lsls	r3, r5, #1
    908a:	4dc9      	ldr	r5, [pc, #804]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    908c:	405d      	eors	r5, r3
    908e:	b2ab      	uxth	r3, r5
    9090:	2505      	movs	r5, #5
    9092:	5755      	ldrsb	r5, [r2, r5]
    9094:	4699      	mov	r9, r3
    9096:	022b      	lsls	r3, r5, #8
    9098:	9301      	str	r3, [sp, #4]
    909a:	4653      	mov	r3, sl
    909c:	005d      	lsls	r5, r3, #1
    909e:	041b      	lsls	r3, r3, #16
    90a0:	d501      	bpl.n	90a6 <bloomFilterAddressCheck+0x49a>
    90a2:	f000 fcff 	bl	9aa4 <bloomFilterAddressCheck+0xe98>
    90a6:	9b01      	ldr	r3, [sp, #4]
    90a8:	405d      	eors	r5, r3
    90aa:	b22b      	sxth	r3, r5
    90ac:	466d      	mov	r5, sp
    90ae:	4699      	mov	r9, r3
    90b0:	812b      	strh	r3, [r5, #8]
    90b2:	4bbf      	ldr	r3, [pc, #764]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    90b4:	892d      	ldrh	r5, [r5, #8]
    90b6:	001f      	movs	r7, r3
    90b8:	006d      	lsls	r5, r5, #1
    90ba:	406f      	eors	r7, r5
    90bc:	1c3b      	adds	r3, r7, #0
    90be:	466f      	mov	r7, sp
    90c0:	813b      	strh	r3, [r7, #8]
    90c2:	893b      	ldrh	r3, [r7, #8]
    90c4:	469a      	mov	sl, r3
    90c6:	464b      	mov	r3, r9
    90c8:	2b00      	cmp	r3, #0
    90ca:	da01      	bge.n	90d0 <bloomFilterAddressCheck+0x4c4>
    90cc:	f000 fced 	bl	9aaa <bloomFilterAddressCheck+0xe9e>
    90d0:	b2ab      	uxth	r3, r5
    90d2:	005b      	lsls	r3, r3, #1
    90d4:	469a      	mov	sl, r3
    90d6:	4657      	mov	r7, sl
    90d8:	4bb5      	ldr	r3, [pc, #724]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    90da:	405f      	eors	r7, r3
    90dc:	1c3b      	adds	r3, r7, #0
    90de:	466f      	mov	r7, sp
    90e0:	813b      	strh	r3, [r7, #8]
    90e2:	893b      	ldrh	r3, [r7, #8]
    90e4:	469a      	mov	sl, r3
    90e6:	006b      	lsls	r3, r5, #1
    90e8:	4699      	mov	r9, r3
    90ea:	042b      	lsls	r3, r5, #16
    90ec:	d501      	bpl.n	90f2 <bloomFilterAddressCheck+0x4e6>
    90ee:	f000 fcdf 	bl	9ab0 <bloomFilterAddressCheck+0xea4>
    90f2:	464b      	mov	r3, r9
    90f4:	466d      	mov	r5, sp
    90f6:	812b      	strh	r3, [r5, #8]
    90f8:	892d      	ldrh	r5, [r5, #8]
    90fa:	006b      	lsls	r3, r5, #1
    90fc:	4dac      	ldr	r5, [pc, #688]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    90fe:	405d      	eors	r5, r3
    9100:	464b      	mov	r3, r9
    9102:	005b      	lsls	r3, r3, #1
    9104:	469a      	mov	sl, r3
    9106:	464b      	mov	r3, r9
    9108:	b2ad      	uxth	r5, r5
    910a:	041b      	lsls	r3, r3, #16
    910c:	d501      	bpl.n	9112 <bloomFilterAddressCheck+0x506>
    910e:	f000 fcd2 	bl	9ab6 <bloomFilterAddressCheck+0xeaa>
    9112:	4653      	mov	r3, sl
    9114:	466d      	mov	r5, sp
    9116:	812b      	strh	r3, [r5, #8]
    9118:	892d      	ldrh	r5, [r5, #8]
    911a:	006b      	lsls	r3, r5, #1
    911c:	4da4      	ldr	r5, [pc, #656]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    911e:	405d      	eors	r5, r3
    9120:	4653      	mov	r3, sl
    9122:	005b      	lsls	r3, r3, #1
    9124:	4699      	mov	r9, r3
    9126:	4653      	mov	r3, sl
    9128:	b2ad      	uxth	r5, r5
    912a:	041b      	lsls	r3, r3, #16
    912c:	d501      	bpl.n	9132 <bloomFilterAddressCheck+0x526>
    912e:	f000 fcc5 	bl	9abc <bloomFilterAddressCheck+0xeb0>
    9132:	464b      	mov	r3, r9
    9134:	466d      	mov	r5, sp
    9136:	812b      	strh	r3, [r5, #8]
    9138:	892d      	ldrh	r5, [r5, #8]
    913a:	006b      	lsls	r3, r5, #1
    913c:	4d9c      	ldr	r5, [pc, #624]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    913e:	405d      	eors	r5, r3
    9140:	464b      	mov	r3, r9
    9142:	005b      	lsls	r3, r3, #1
    9144:	469a      	mov	sl, r3
    9146:	464b      	mov	r3, r9
    9148:	b2ad      	uxth	r5, r5
    914a:	041b      	lsls	r3, r3, #16
    914c:	d501      	bpl.n	9152 <bloomFilterAddressCheck+0x546>
    914e:	f000 fcb8 	bl	9ac2 <bloomFilterAddressCheck+0xeb6>
    9152:	4653      	mov	r3, sl
    9154:	466d      	mov	r5, sp
    9156:	812b      	strh	r3, [r5, #8]
    9158:	892d      	ldrh	r5, [r5, #8]
    915a:	006b      	lsls	r3, r5, #1
    915c:	4d94      	ldr	r5, [pc, #592]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    915e:	405d      	eors	r5, r3
    9160:	4653      	mov	r3, sl
    9162:	005b      	lsls	r3, r3, #1
    9164:	4699      	mov	r9, r3
    9166:	4653      	mov	r3, sl
    9168:	b2ad      	uxth	r5, r5
    916a:	041b      	lsls	r3, r3, #16
    916c:	d501      	bpl.n	9172 <bloomFilterAddressCheck+0x566>
    916e:	f000 fcab 	bl	9ac8 <bloomFilterAddressCheck+0xebc>
    9172:	464b      	mov	r3, r9
    9174:	466d      	mov	r5, sp
    9176:	812b      	strh	r3, [r5, #8]
    9178:	892d      	ldrh	r5, [r5, #8]
    917a:	006b      	lsls	r3, r5, #1
    917c:	4d8c      	ldr	r5, [pc, #560]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    917e:	405d      	eors	r5, r3
    9180:	464b      	mov	r3, r9
    9182:	005b      	lsls	r3, r3, #1
    9184:	469a      	mov	sl, r3
    9186:	464b      	mov	r3, r9
    9188:	b2ad      	uxth	r5, r5
    918a:	041b      	lsls	r3, r3, #16
    918c:	d501      	bpl.n	9192 <bloomFilterAddressCheck+0x586>
    918e:	f000 fc9e 	bl	9ace <bloomFilterAddressCheck+0xec2>
    9192:	4653      	mov	r3, sl
    9194:	466d      	mov	r5, sp
    9196:	812b      	strh	r3, [r5, #8]
    9198:	892d      	ldrh	r5, [r5, #8]
    919a:	006b      	lsls	r3, r5, #1
    919c:	4d84      	ldr	r5, [pc, #528]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    919e:	405d      	eors	r5, r3
    91a0:	b2ab      	uxth	r3, r5
    91a2:	2506      	movs	r5, #6
    91a4:	5755      	ldrsb	r5, [r2, r5]
    91a6:	4699      	mov	r9, r3
    91a8:	022b      	lsls	r3, r5, #8
    91aa:	9302      	str	r3, [sp, #8]
    91ac:	4653      	mov	r3, sl
    91ae:	005d      	lsls	r5, r3, #1
    91b0:	041b      	lsls	r3, r3, #16
    91b2:	d501      	bpl.n	91b8 <bloomFilterAddressCheck+0x5ac>
    91b4:	f000 fc8e 	bl	9ad4 <bloomFilterAddressCheck+0xec8>
    91b8:	9b02      	ldr	r3, [sp, #8]
    91ba:	405d      	eors	r5, r3
    91bc:	b22b      	sxth	r3, r5
    91be:	466d      	mov	r5, sp
    91c0:	4699      	mov	r9, r3
    91c2:	82ab      	strh	r3, [r5, #20]
    91c4:	4b7a      	ldr	r3, [pc, #488]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    91c6:	8aad      	ldrh	r5, [r5, #20]
    91c8:	001f      	movs	r7, r3
    91ca:	006d      	lsls	r5, r5, #1
    91cc:	406f      	eors	r7, r5
    91ce:	1c3b      	adds	r3, r7, #0
    91d0:	466f      	mov	r7, sp
    91d2:	82bb      	strh	r3, [r7, #20]
    91d4:	8abb      	ldrh	r3, [r7, #20]
    91d6:	469a      	mov	sl, r3
    91d8:	464b      	mov	r3, r9
    91da:	2b00      	cmp	r3, #0
    91dc:	da01      	bge.n	91e2 <bloomFilterAddressCheck+0x5d6>
    91de:	f000 fc7c 	bl	9ada <bloomFilterAddressCheck+0xece>
    91e2:	b2ab      	uxth	r3, r5
    91e4:	005b      	lsls	r3, r3, #1
    91e6:	469a      	mov	sl, r3
    91e8:	4657      	mov	r7, sl
    91ea:	4b71      	ldr	r3, [pc, #452]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    91ec:	405f      	eors	r7, r3
    91ee:	1c3b      	adds	r3, r7, #0
    91f0:	466f      	mov	r7, sp
    91f2:	82bb      	strh	r3, [r7, #20]
    91f4:	8abb      	ldrh	r3, [r7, #20]
    91f6:	4699      	mov	r9, r3
    91f8:	006b      	lsls	r3, r5, #1
    91fa:	469a      	mov	sl, r3
    91fc:	042b      	lsls	r3, r5, #16
    91fe:	d501      	bpl.n	9204 <bloomFilterAddressCheck+0x5f8>
    9200:	f000 fc6e 	bl	9ae0 <bloomFilterAddressCheck+0xed4>
    9204:	4653      	mov	r3, sl
    9206:	466d      	mov	r5, sp
    9208:	82ab      	strh	r3, [r5, #20]
    920a:	8aad      	ldrh	r5, [r5, #20]
    920c:	006b      	lsls	r3, r5, #1
    920e:	4d68      	ldr	r5, [pc, #416]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9210:	405d      	eors	r5, r3
    9212:	4653      	mov	r3, sl
    9214:	005b      	lsls	r3, r3, #1
    9216:	4699      	mov	r9, r3
    9218:	4653      	mov	r3, sl
    921a:	b2ad      	uxth	r5, r5
    921c:	041b      	lsls	r3, r3, #16
    921e:	d501      	bpl.n	9224 <bloomFilterAddressCheck+0x618>
    9220:	f000 fc61 	bl	9ae6 <bloomFilterAddressCheck+0xeda>
    9224:	464b      	mov	r3, r9
    9226:	466d      	mov	r5, sp
    9228:	82ab      	strh	r3, [r5, #20]
    922a:	8aad      	ldrh	r5, [r5, #20]
    922c:	006b      	lsls	r3, r5, #1
    922e:	4d60      	ldr	r5, [pc, #384]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9230:	405d      	eors	r5, r3
    9232:	464b      	mov	r3, r9
    9234:	005b      	lsls	r3, r3, #1
    9236:	469a      	mov	sl, r3
    9238:	464b      	mov	r3, r9
    923a:	b2ad      	uxth	r5, r5
    923c:	041b      	lsls	r3, r3, #16
    923e:	d501      	bpl.n	9244 <bloomFilterAddressCheck+0x638>
    9240:	f000 fc54 	bl	9aec <bloomFilterAddressCheck+0xee0>
    9244:	4653      	mov	r3, sl
    9246:	466d      	mov	r5, sp
    9248:	82ab      	strh	r3, [r5, #20]
    924a:	8aad      	ldrh	r5, [r5, #20]
    924c:	006b      	lsls	r3, r5, #1
    924e:	4d58      	ldr	r5, [pc, #352]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9250:	405d      	eors	r5, r3
    9252:	4653      	mov	r3, sl
    9254:	005b      	lsls	r3, r3, #1
    9256:	4699      	mov	r9, r3
    9258:	4653      	mov	r3, sl
    925a:	b2ad      	uxth	r5, r5
    925c:	041b      	lsls	r3, r3, #16
    925e:	d501      	bpl.n	9264 <bloomFilterAddressCheck+0x658>
    9260:	f000 fc47 	bl	9af2 <bloomFilterAddressCheck+0xee6>
    9264:	464b      	mov	r3, r9
    9266:	466d      	mov	r5, sp
    9268:	82ab      	strh	r3, [r5, #20]
    926a:	8aad      	ldrh	r5, [r5, #20]
    926c:	006b      	lsls	r3, r5, #1
    926e:	4d50      	ldr	r5, [pc, #320]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9270:	405d      	eors	r5, r3
    9272:	464b      	mov	r3, r9
    9274:	005b      	lsls	r3, r3, #1
    9276:	469a      	mov	sl, r3
    9278:	464b      	mov	r3, r9
    927a:	b2ad      	uxth	r5, r5
    927c:	041b      	lsls	r3, r3, #16
    927e:	d501      	bpl.n	9284 <bloomFilterAddressCheck+0x678>
    9280:	f000 fc3a 	bl	9af8 <bloomFilterAddressCheck+0xeec>
    9284:	4653      	mov	r3, sl
    9286:	466d      	mov	r5, sp
    9288:	82ab      	strh	r3, [r5, #20]
    928a:	8aad      	ldrh	r5, [r5, #20]
    928c:	006b      	lsls	r3, r5, #1
    928e:	4d48      	ldr	r5, [pc, #288]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9290:	405d      	eors	r5, r3
    9292:	4653      	mov	r3, sl
    9294:	005b      	lsls	r3, r3, #1
    9296:	4699      	mov	r9, r3
    9298:	4653      	mov	r3, sl
    929a:	b2ad      	uxth	r5, r5
    929c:	041b      	lsls	r3, r3, #16
    929e:	d501      	bpl.n	92a4 <bloomFilterAddressCheck+0x698>
    92a0:	f000 fc2d 	bl	9afe <bloomFilterAddressCheck+0xef2>
    92a4:	464b      	mov	r3, r9
    92a6:	466d      	mov	r5, sp
    92a8:	82ab      	strh	r3, [r5, #20]
    92aa:	8aad      	ldrh	r5, [r5, #20]
    92ac:	79d2      	ldrb	r2, [r2, #7]
    92ae:	006b      	lsls	r3, r5, #1
    92b0:	4d3f      	ldr	r5, [pc, #252]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    92b2:	b252      	sxtb	r2, r2
    92b4:	405d      	eors	r5, r3
    92b6:	0213      	lsls	r3, r2, #8
    92b8:	469a      	mov	sl, r3
    92ba:	464b      	mov	r3, r9
    92bc:	b2ad      	uxth	r5, r5
    92be:	005a      	lsls	r2, r3, #1
    92c0:	041b      	lsls	r3, r3, #16
    92c2:	d501      	bpl.n	92c8 <bloomFilterAddressCheck+0x6bc>
    92c4:	f000 fc1e 	bl	9b04 <bloomFilterAddressCheck+0xef8>
    92c8:	4653      	mov	r3, sl
    92ca:	405a      	eors	r2, r3
    92cc:	4b38      	ldr	r3, [pc, #224]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    92ce:	b212      	sxth	r2, r2
    92d0:	001f      	movs	r7, r3
    92d2:	b295      	uxth	r5, r2
    92d4:	006d      	lsls	r5, r5, #1
    92d6:	406f      	eors	r7, r5
    92d8:	1c3b      	adds	r3, r7, #0
    92da:	466f      	mov	r7, sp
    92dc:	82bb      	strh	r3, [r7, #20]
    92de:	8abb      	ldrh	r3, [r7, #20]
    92e0:	b2ad      	uxth	r5, r5
    92e2:	2a00      	cmp	r2, #0
    92e4:	da00      	bge.n	92e8 <bloomFilterAddressCheck+0x6dc>
    92e6:	e30e      	b.n	9906 <bloomFilterAddressCheck+0xcfa>
    92e8:	1c2a      	adds	r2, r5, #0
    92ea:	466f      	mov	r7, sp
    92ec:	b295      	uxth	r5, r2
    92ee:	006b      	lsls	r3, r5, #1
    92f0:	4d2f      	ldr	r5, [pc, #188]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    92f2:	405d      	eors	r5, r3
    92f4:	0053      	lsls	r3, r2, #1
    92f6:	82bb      	strh	r3, [r7, #20]
    92f8:	8abb      	ldrh	r3, [r7, #20]
    92fa:	b2ad      	uxth	r5, r5
    92fc:	4699      	mov	r9, r3
    92fe:	0413      	lsls	r3, r2, #16
    9300:	d501      	bpl.n	9306 <bloomFilterAddressCheck+0x6fa>
    9302:	f000 fcb4 	bl	9c6e <bloomFilterAddressCheck+0x1062>
    9306:	464a      	mov	r2, r9
    9308:	466f      	mov	r7, sp
    930a:	b295      	uxth	r5, r2
    930c:	006b      	lsls	r3, r5, #1
    930e:	4d28      	ldr	r5, [pc, #160]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9310:	405d      	eors	r5, r3
    9312:	0053      	lsls	r3, r2, #1
    9314:	82bb      	strh	r3, [r7, #20]
    9316:	8abb      	ldrh	r3, [r7, #20]
    9318:	b2ad      	uxth	r5, r5
    931a:	4699      	mov	r9, r3
    931c:	0413      	lsls	r3, r2, #16
    931e:	d400      	bmi.n	9322 <bloomFilterAddressCheck+0x716>
    9320:	464d      	mov	r5, r9
    9322:	466f      	mov	r7, sp
    9324:	b2aa      	uxth	r2, r5
    9326:	0053      	lsls	r3, r2, #1
    9328:	4a21      	ldr	r2, [pc, #132]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    932a:	405a      	eors	r2, r3
    932c:	006b      	lsls	r3, r5, #1
    932e:	82bb      	strh	r3, [r7, #20]
    9330:	8abb      	ldrh	r3, [r7, #20]
    9332:	b292      	uxth	r2, r2
    9334:	4699      	mov	r9, r3
    9336:	042b      	lsls	r3, r5, #16
    9338:	d400      	bmi.n	933c <bloomFilterAddressCheck+0x730>
    933a:	464a      	mov	r2, r9
    933c:	466f      	mov	r7, sp
    933e:	b295      	uxth	r5, r2
    9340:	006b      	lsls	r3, r5, #1
    9342:	4d1b      	ldr	r5, [pc, #108]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9344:	405d      	eors	r5, r3
    9346:	0053      	lsls	r3, r2, #1
    9348:	82bb      	strh	r3, [r7, #20]
    934a:	8abb      	ldrh	r3, [r7, #20]
    934c:	b2ad      	uxth	r5, r5
    934e:	4699      	mov	r9, r3
    9350:	0413      	lsls	r3, r2, #16
    9352:	d400      	bmi.n	9356 <bloomFilterAddressCheck+0x74a>
    9354:	464d      	mov	r5, r9
    9356:	466f      	mov	r7, sp
    9358:	b2aa      	uxth	r2, r5
    935a:	0053      	lsls	r3, r2, #1
    935c:	4a14      	ldr	r2, [pc, #80]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    935e:	405a      	eors	r2, r3
    9360:	006b      	lsls	r3, r5, #1
    9362:	82bb      	strh	r3, [r7, #20]
    9364:	8abb      	ldrh	r3, [r7, #20]
    9366:	b292      	uxth	r2, r2
    9368:	4699      	mov	r9, r3
    936a:	042b      	lsls	r3, r5, #16
    936c:	d400      	bmi.n	9370 <bloomFilterAddressCheck+0x764>
    936e:	464a      	mov	r2, r9
    9370:	b295      	uxth	r5, r2
    9372:	006b      	lsls	r3, r5, #1
    9374:	4d0e      	ldr	r5, [pc, #56]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9376:	405d      	eors	r5, r3
    9378:	b2ab      	uxth	r3, r5
    937a:	0055      	lsls	r5, r2, #1
    937c:	4699      	mov	r9, r3
    937e:	b2ad      	uxth	r5, r5
    9380:	0413      	lsls	r3, r2, #16
    9382:	d501      	bpl.n	9388 <bloomFilterAddressCheck+0x77c>
    9384:	f000 fc70 	bl	9c68 <bloomFilterAddressCheck+0x105c>
    9388:	1c2a      	adds	r2, r5, #0
    938a:	b295      	uxth	r5, r2
    938c:	b213      	sxth	r3, r2
    938e:	001f      	movs	r7, r3
    9390:	006b      	lsls	r3, r5, #1
    9392:	4d07      	ldr	r5, [pc, #28]	; (93b0 <bloomFilterAddressCheck+0x7a4>)
    9394:	0052      	lsls	r2, r2, #1
    9396:	405d      	eors	r5, r3
    9398:	b2ab      	uxth	r3, r5
    939a:	9305      	str	r3, [sp, #20]
    939c:	b293      	uxth	r3, r2
    939e:	4699      	mov	r9, r3
    93a0:	4663      	mov	r3, ip
    93a2:	4a04      	ldr	r2, [pc, #16]	; (93b4 <bloomFilterAddressCheck+0x7a8>)
    93a4:	4645      	mov	r5, r8
    93a6:	405a      	eors	r2, r3
    93a8:	466b      	mov	r3, sp
    93aa:	b292      	uxth	r2, r2
    93ac:	8a1b      	ldrh	r3, [r3, #16]
    93ae:	e003      	b.n	93b8 <bloomFilterAddressCheck+0x7ac>
    93b0:	00001021 	.word	0x00001021
    93b4:	ffff8005 	.word	0xffff8005
    93b8:	2d00      	cmp	r5, #0
    93ba:	da01      	bge.n	93c0 <bloomFilterAddressCheck+0x7b4>
    93bc:	f000 fc51 	bl	9c62 <bloomFilterAddressCheck+0x1056>
    93c0:	b29d      	uxth	r5, r3
    93c2:	4ae9      	ldr	r2, [pc, #932]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    93c4:	006d      	lsls	r5, r5, #1
    93c6:	406a      	eors	r2, r5
    93c8:	b212      	sxth	r2, r2
    93ca:	b295      	uxth	r5, r2
    93cc:	005a      	lsls	r2, r3, #1
    93ce:	b292      	uxth	r2, r2
    93d0:	041b      	lsls	r3, r3, #16
    93d2:	d501      	bpl.n	93d8 <bloomFilterAddressCheck+0x7cc>
    93d4:	f000 fc42 	bl	9c5c <bloomFilterAddressCheck+0x1050>
    93d8:	4be3      	ldr	r3, [pc, #908]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    93da:	b295      	uxth	r5, r2
    93dc:	006d      	lsls	r5, r5, #1
    93de:	405d      	eors	r5, r3
    93e0:	0053      	lsls	r3, r2, #1
    93e2:	b2ad      	uxth	r5, r5
    93e4:	b29b      	uxth	r3, r3
    93e6:	0412      	lsls	r2, r2, #16
    93e8:	d501      	bpl.n	93ee <bloomFilterAddressCheck+0x7e2>
    93ea:	f000 fc34 	bl	9c56 <bloomFilterAddressCheck+0x104a>
    93ee:	4ade      	ldr	r2, [pc, #888]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    93f0:	b29d      	uxth	r5, r3
    93f2:	006d      	lsls	r5, r5, #1
    93f4:	4055      	eors	r5, r2
    93f6:	005a      	lsls	r2, r3, #1
    93f8:	b2ad      	uxth	r5, r5
    93fa:	b292      	uxth	r2, r2
    93fc:	041b      	lsls	r3, r3, #16
    93fe:	d501      	bpl.n	9404 <bloomFilterAddressCheck+0x7f8>
    9400:	f000 fc26 	bl	9c50 <bloomFilterAddressCheck+0x1044>
    9404:	4bd8      	ldr	r3, [pc, #864]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9406:	b295      	uxth	r5, r2
    9408:	006d      	lsls	r5, r5, #1
    940a:	405d      	eors	r5, r3
    940c:	0053      	lsls	r3, r2, #1
    940e:	b2ad      	uxth	r5, r5
    9410:	b29b      	uxth	r3, r3
    9412:	0412      	lsls	r2, r2, #16
    9414:	d501      	bpl.n	941a <bloomFilterAddressCheck+0x80e>
    9416:	f000 fc18 	bl	9c4a <bloomFilterAddressCheck+0x103e>
    941a:	4ad3      	ldr	r2, [pc, #844]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    941c:	b29d      	uxth	r5, r3
    941e:	006d      	lsls	r5, r5, #1
    9420:	4055      	eors	r5, r2
    9422:	005a      	lsls	r2, r3, #1
    9424:	b2ad      	uxth	r5, r5
    9426:	b292      	uxth	r2, r2
    9428:	041b      	lsls	r3, r3, #16
    942a:	d501      	bpl.n	9430 <bloomFilterAddressCheck+0x824>
    942c:	f000 fc0a 	bl	9c44 <bloomFilterAddressCheck+0x1038>
    9430:	4bcd      	ldr	r3, [pc, #820]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9432:	b295      	uxth	r5, r2
    9434:	006d      	lsls	r5, r5, #1
    9436:	405d      	eors	r5, r3
    9438:	0053      	lsls	r3, r2, #1
    943a:	b2ad      	uxth	r5, r5
    943c:	b29b      	uxth	r3, r3
    943e:	0412      	lsls	r2, r2, #16
    9440:	d500      	bpl.n	9444 <bloomFilterAddressCheck+0x838>
    9442:	e3c1      	b.n	9bc8 <bloomFilterAddressCheck+0xfbc>
    9444:	b29a      	uxth	r2, r3
    9446:	4dc8      	ldr	r5, [pc, #800]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9448:	0052      	lsls	r2, r2, #1
    944a:	4055      	eors	r5, r2
    944c:	005a      	lsls	r2, r3, #1
    944e:	b2ad      	uxth	r5, r5
    9450:	b292      	uxth	r2, r2
    9452:	041b      	lsls	r3, r3, #16
    9454:	d500      	bpl.n	9458 <bloomFilterAddressCheck+0x84c>
    9456:	e3b5      	b.n	9bc4 <bloomFilterAddressCheck+0xfb8>
    9458:	4054      	eors	r4, r2
    945a:	b224      	sxth	r4, r4
    945c:	b2a2      	uxth	r2, r4
    945e:	4bc2      	ldr	r3, [pc, #776]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9460:	0052      	lsls	r2, r2, #1
    9462:	4053      	eors	r3, r2
    9464:	b29d      	uxth	r5, r3
    9466:	b293      	uxth	r3, r2
    9468:	2c00      	cmp	r4, #0
    946a:	da00      	bge.n	946e <bloomFilterAddressCheck+0x862>
    946c:	e3a8      	b.n	9bc0 <bloomFilterAddressCheck+0xfb4>
    946e:	4abe      	ldr	r2, [pc, #760]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9470:	b29c      	uxth	r4, r3
    9472:	0064      	lsls	r4, r4, #1
    9474:	4054      	eors	r4, r2
    9476:	005a      	lsls	r2, r3, #1
    9478:	b2a4      	uxth	r4, r4
    947a:	b292      	uxth	r2, r2
    947c:	041b      	lsls	r3, r3, #16
    947e:	d500      	bpl.n	9482 <bloomFilterAddressCheck+0x876>
    9480:	e39c      	b.n	9bbc <bloomFilterAddressCheck+0xfb0>
    9482:	4bb9      	ldr	r3, [pc, #740]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9484:	b294      	uxth	r4, r2
    9486:	0064      	lsls	r4, r4, #1
    9488:	405c      	eors	r4, r3
    948a:	0053      	lsls	r3, r2, #1
    948c:	b2a4      	uxth	r4, r4
    948e:	b29b      	uxth	r3, r3
    9490:	0412      	lsls	r2, r2, #16
    9492:	d500      	bpl.n	9496 <bloomFilterAddressCheck+0x88a>
    9494:	e390      	b.n	9bb8 <bloomFilterAddressCheck+0xfac>
    9496:	4ab4      	ldr	r2, [pc, #720]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9498:	b29c      	uxth	r4, r3
    949a:	0064      	lsls	r4, r4, #1
    949c:	4054      	eors	r4, r2
    949e:	005a      	lsls	r2, r3, #1
    94a0:	b2a4      	uxth	r4, r4
    94a2:	b292      	uxth	r2, r2
    94a4:	041b      	lsls	r3, r3, #16
    94a6:	d500      	bpl.n	94aa <bloomFilterAddressCheck+0x89e>
    94a8:	e384      	b.n	9bb4 <bloomFilterAddressCheck+0xfa8>
    94aa:	4baf      	ldr	r3, [pc, #700]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    94ac:	b294      	uxth	r4, r2
    94ae:	0064      	lsls	r4, r4, #1
    94b0:	405c      	eors	r4, r3
    94b2:	0053      	lsls	r3, r2, #1
    94b4:	b2a4      	uxth	r4, r4
    94b6:	b29b      	uxth	r3, r3
    94b8:	0412      	lsls	r2, r2, #16
    94ba:	d500      	bpl.n	94be <bloomFilterAddressCheck+0x8b2>
    94bc:	e378      	b.n	9bb0 <bloomFilterAddressCheck+0xfa4>
    94be:	4aaa      	ldr	r2, [pc, #680]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    94c0:	b29c      	uxth	r4, r3
    94c2:	0064      	lsls	r4, r4, #1
    94c4:	4054      	eors	r4, r2
    94c6:	005a      	lsls	r2, r3, #1
    94c8:	b2a4      	uxth	r4, r4
    94ca:	b292      	uxth	r2, r2
    94cc:	041b      	lsls	r3, r3, #16
    94ce:	d500      	bpl.n	94d2 <bloomFilterAddressCheck+0x8c6>
    94d0:	e36c      	b.n	9bac <bloomFilterAddressCheck+0xfa0>
    94d2:	4ba5      	ldr	r3, [pc, #660]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    94d4:	b294      	uxth	r4, r2
    94d6:	0064      	lsls	r4, r4, #1
    94d8:	405c      	eors	r4, r3
    94da:	0053      	lsls	r3, r2, #1
    94dc:	b2a4      	uxth	r4, r4
    94de:	b29b      	uxth	r3, r3
    94e0:	0412      	lsls	r2, r2, #16
    94e2:	d500      	bpl.n	94e6 <bloomFilterAddressCheck+0x8da>
    94e4:	e360      	b.n	9ba8 <bloomFilterAddressCheck+0xf9c>
    94e6:	b29a      	uxth	r2, r3
    94e8:	4c9f      	ldr	r4, [pc, #636]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    94ea:	0052      	lsls	r2, r2, #1
    94ec:	4054      	eors	r4, r2
    94ee:	005a      	lsls	r2, r3, #1
    94f0:	b2a4      	uxth	r4, r4
    94f2:	b292      	uxth	r2, r2
    94f4:	041b      	lsls	r3, r3, #16
    94f6:	d500      	bpl.n	94fa <bloomFilterAddressCheck+0x8ee>
    94f8:	e354      	b.n	9ba4 <bloomFilterAddressCheck+0xf98>
    94fa:	4050      	eors	r0, r2
    94fc:	b200      	sxth	r0, r0
    94fe:	b282      	uxth	r2, r0
    9500:	4b99      	ldr	r3, [pc, #612]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9502:	0052      	lsls	r2, r2, #1
    9504:	4053      	eors	r3, r2
    9506:	b29c      	uxth	r4, r3
    9508:	b293      	uxth	r3, r2
    950a:	2800      	cmp	r0, #0
    950c:	da00      	bge.n	9510 <bloomFilterAddressCheck+0x904>
    950e:	e347      	b.n	9ba0 <bloomFilterAddressCheck+0xf94>
    9510:	4a95      	ldr	r2, [pc, #596]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9512:	b298      	uxth	r0, r3
    9514:	0040      	lsls	r0, r0, #1
    9516:	4050      	eors	r0, r2
    9518:	005a      	lsls	r2, r3, #1
    951a:	b280      	uxth	r0, r0
    951c:	b292      	uxth	r2, r2
    951e:	041b      	lsls	r3, r3, #16
    9520:	d500      	bpl.n	9524 <bloomFilterAddressCheck+0x918>
    9522:	e33b      	b.n	9b9c <bloomFilterAddressCheck+0xf90>
    9524:	4b90      	ldr	r3, [pc, #576]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9526:	b290      	uxth	r0, r2
    9528:	0040      	lsls	r0, r0, #1
    952a:	4058      	eors	r0, r3
    952c:	0053      	lsls	r3, r2, #1
    952e:	b280      	uxth	r0, r0
    9530:	b29b      	uxth	r3, r3
    9532:	0412      	lsls	r2, r2, #16
    9534:	d500      	bpl.n	9538 <bloomFilterAddressCheck+0x92c>
    9536:	e32f      	b.n	9b98 <bloomFilterAddressCheck+0xf8c>
    9538:	4a8b      	ldr	r2, [pc, #556]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    953a:	b298      	uxth	r0, r3
    953c:	0040      	lsls	r0, r0, #1
    953e:	4050      	eors	r0, r2
    9540:	005a      	lsls	r2, r3, #1
    9542:	b280      	uxth	r0, r0
    9544:	b292      	uxth	r2, r2
    9546:	041b      	lsls	r3, r3, #16
    9548:	d500      	bpl.n	954c <bloomFilterAddressCheck+0x940>
    954a:	e323      	b.n	9b94 <bloomFilterAddressCheck+0xf88>
    954c:	4b86      	ldr	r3, [pc, #536]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    954e:	b290      	uxth	r0, r2
    9550:	0040      	lsls	r0, r0, #1
    9552:	4058      	eors	r0, r3
    9554:	0053      	lsls	r3, r2, #1
    9556:	b280      	uxth	r0, r0
    9558:	b29b      	uxth	r3, r3
    955a:	0412      	lsls	r2, r2, #16
    955c:	d500      	bpl.n	9560 <bloomFilterAddressCheck+0x954>
    955e:	e317      	b.n	9b90 <bloomFilterAddressCheck+0xf84>
    9560:	4a81      	ldr	r2, [pc, #516]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9562:	b298      	uxth	r0, r3
    9564:	0040      	lsls	r0, r0, #1
    9566:	4050      	eors	r0, r2
    9568:	005a      	lsls	r2, r3, #1
    956a:	b280      	uxth	r0, r0
    956c:	b292      	uxth	r2, r2
    956e:	041b      	lsls	r3, r3, #16
    9570:	d500      	bpl.n	9574 <bloomFilterAddressCheck+0x968>
    9572:	e30b      	b.n	9b8c <bloomFilterAddressCheck+0xf80>
    9574:	4b7c      	ldr	r3, [pc, #496]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9576:	b290      	uxth	r0, r2
    9578:	0040      	lsls	r0, r0, #1
    957a:	4058      	eors	r0, r3
    957c:	0053      	lsls	r3, r2, #1
    957e:	b280      	uxth	r0, r0
    9580:	b29b      	uxth	r3, r3
    9582:	0412      	lsls	r2, r2, #16
    9584:	d500      	bpl.n	9588 <bloomFilterAddressCheck+0x97c>
    9586:	e2ff      	b.n	9b88 <bloomFilterAddressCheck+0xf7c>
    9588:	b29a      	uxth	r2, r3
    958a:	4877      	ldr	r0, [pc, #476]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    958c:	0052      	lsls	r2, r2, #1
    958e:	4050      	eors	r0, r2
    9590:	005a      	lsls	r2, r3, #1
    9592:	b280      	uxth	r0, r0
    9594:	b292      	uxth	r2, r2
    9596:	041b      	lsls	r3, r3, #16
    9598:	d500      	bpl.n	959c <bloomFilterAddressCheck+0x990>
    959a:	e2f3      	b.n	9b84 <bloomFilterAddressCheck+0xf78>
    959c:	4051      	eors	r1, r2
    959e:	b209      	sxth	r1, r1
    95a0:	b28b      	uxth	r3, r1
    95a2:	4a71      	ldr	r2, [pc, #452]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    95a4:	005b      	lsls	r3, r3, #1
    95a6:	405a      	eors	r2, r3
    95a8:	b292      	uxth	r2, r2
    95aa:	2900      	cmp	r1, #0
    95ac:	da00      	bge.n	95b0 <bloomFilterAddressCheck+0x9a4>
    95ae:	e2e7      	b.n	9b80 <bloomFilterAddressCheck+0xf74>
    95b0:	4a6d      	ldr	r2, [pc, #436]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    95b2:	b299      	uxth	r1, r3
    95b4:	0049      	lsls	r1, r1, #1
    95b6:	4051      	eors	r1, r2
    95b8:	b289      	uxth	r1, r1
    95ba:	005a      	lsls	r2, r3, #1
    95bc:	041b      	lsls	r3, r3, #16
    95be:	d500      	bpl.n	95c2 <bloomFilterAddressCheck+0x9b6>
    95c0:	e2dc      	b.n	9b7c <bloomFilterAddressCheck+0xf70>
    95c2:	b291      	uxth	r1, r2
    95c4:	4b68      	ldr	r3, [pc, #416]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    95c6:	0049      	lsls	r1, r1, #1
    95c8:	404b      	eors	r3, r1
    95ca:	b29b      	uxth	r3, r3
    95cc:	0051      	lsls	r1, r2, #1
    95ce:	0412      	lsls	r2, r2, #16
    95d0:	d500      	bpl.n	95d4 <bloomFilterAddressCheck+0x9c8>
    95d2:	e2d1      	b.n	9b78 <bloomFilterAddressCheck+0xf6c>
    95d4:	b28a      	uxth	r2, r1
    95d6:	4b64      	ldr	r3, [pc, #400]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    95d8:	0052      	lsls	r2, r2, #1
    95da:	4053      	eors	r3, r2
    95dc:	b29b      	uxth	r3, r3
    95de:	004a      	lsls	r2, r1, #1
    95e0:	0409      	lsls	r1, r1, #16
    95e2:	d500      	bpl.n	95e6 <bloomFilterAddressCheck+0x9da>
    95e4:	e2c6      	b.n	9b74 <bloomFilterAddressCheck+0xf68>
    95e6:	b291      	uxth	r1, r2
    95e8:	4b5f      	ldr	r3, [pc, #380]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    95ea:	0049      	lsls	r1, r1, #1
    95ec:	404b      	eors	r3, r1
    95ee:	b29b      	uxth	r3, r3
    95f0:	0051      	lsls	r1, r2, #1
    95f2:	0412      	lsls	r2, r2, #16
    95f4:	d500      	bpl.n	95f8 <bloomFilterAddressCheck+0x9ec>
    95f6:	e2bb      	b.n	9b70 <bloomFilterAddressCheck+0xf64>
    95f8:	b28a      	uxth	r2, r1
    95fa:	4b5b      	ldr	r3, [pc, #364]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    95fc:	0052      	lsls	r2, r2, #1
    95fe:	4053      	eors	r3, r2
    9600:	b29b      	uxth	r3, r3
    9602:	004a      	lsls	r2, r1, #1
    9604:	0409      	lsls	r1, r1, #16
    9606:	d500      	bpl.n	960a <bloomFilterAddressCheck+0x9fe>
    9608:	e2b0      	b.n	9b6c <bloomFilterAddressCheck+0xf60>
    960a:	b291      	uxth	r1, r2
    960c:	4b56      	ldr	r3, [pc, #344]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    960e:	0049      	lsls	r1, r1, #1
    9610:	404b      	eors	r3, r1
    9612:	b29b      	uxth	r3, r3
    9614:	0051      	lsls	r1, r2, #1
    9616:	0412      	lsls	r2, r2, #16
    9618:	d500      	bpl.n	961c <bloomFilterAddressCheck+0xa10>
    961a:	e2a5      	b.n	9b68 <bloomFilterAddressCheck+0xf5c>
    961c:	b28a      	uxth	r2, r1
    961e:	4b52      	ldr	r3, [pc, #328]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9620:	0052      	lsls	r2, r2, #1
    9622:	4053      	eors	r3, r2
    9624:	b29b      	uxth	r3, r3
    9626:	004a      	lsls	r2, r1, #1
    9628:	0409      	lsls	r1, r1, #16
    962a:	d500      	bpl.n	962e <bloomFilterAddressCheck+0xa22>
    962c:	e29a      	b.n	9b64 <bloomFilterAddressCheck+0xf58>
    962e:	465b      	mov	r3, fp
    9630:	4053      	eors	r3, r2
    9632:	b21a      	sxth	r2, r3
    9634:	b293      	uxth	r3, r2
    9636:	494c      	ldr	r1, [pc, #304]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9638:	005b      	lsls	r3, r3, #1
    963a:	4059      	eors	r1, r3
    963c:	b289      	uxth	r1, r1
    963e:	2a00      	cmp	r2, #0
    9640:	da00      	bge.n	9644 <bloomFilterAddressCheck+0xa38>
    9642:	e28d      	b.n	9b60 <bloomFilterAddressCheck+0xf54>
    9644:	b299      	uxth	r1, r3
    9646:	4a48      	ldr	r2, [pc, #288]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9648:	0049      	lsls	r1, r1, #1
    964a:	404a      	eors	r2, r1
    964c:	b292      	uxth	r2, r2
    964e:	0059      	lsls	r1, r3, #1
    9650:	041b      	lsls	r3, r3, #16
    9652:	d500      	bpl.n	9656 <bloomFilterAddressCheck+0xa4a>
    9654:	e282      	b.n	9b5c <bloomFilterAddressCheck+0xf50>
    9656:	b28a      	uxth	r2, r1
    9658:	4b43      	ldr	r3, [pc, #268]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    965a:	0052      	lsls	r2, r2, #1
    965c:	4053      	eors	r3, r2
    965e:	b29b      	uxth	r3, r3
    9660:	004a      	lsls	r2, r1, #1
    9662:	0409      	lsls	r1, r1, #16
    9664:	d500      	bpl.n	9668 <bloomFilterAddressCheck+0xa5c>
    9666:	e277      	b.n	9b58 <bloomFilterAddressCheck+0xf4c>
    9668:	b291      	uxth	r1, r2
    966a:	4b3f      	ldr	r3, [pc, #252]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    966c:	0049      	lsls	r1, r1, #1
    966e:	404b      	eors	r3, r1
    9670:	b29b      	uxth	r3, r3
    9672:	0051      	lsls	r1, r2, #1
    9674:	0412      	lsls	r2, r2, #16
    9676:	d500      	bpl.n	967a <bloomFilterAddressCheck+0xa6e>
    9678:	e26c      	b.n	9b54 <bloomFilterAddressCheck+0xf48>
    967a:	b28a      	uxth	r2, r1
    967c:	4b3a      	ldr	r3, [pc, #232]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    967e:	0052      	lsls	r2, r2, #1
    9680:	4053      	eors	r3, r2
    9682:	b29b      	uxth	r3, r3
    9684:	004a      	lsls	r2, r1, #1
    9686:	0409      	lsls	r1, r1, #16
    9688:	d500      	bpl.n	968c <bloomFilterAddressCheck+0xa80>
    968a:	e261      	b.n	9b50 <bloomFilterAddressCheck+0xf44>
    968c:	b291      	uxth	r1, r2
    968e:	4b36      	ldr	r3, [pc, #216]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9690:	0049      	lsls	r1, r1, #1
    9692:	404b      	eors	r3, r1
    9694:	b29b      	uxth	r3, r3
    9696:	0051      	lsls	r1, r2, #1
    9698:	0412      	lsls	r2, r2, #16
    969a:	d500      	bpl.n	969e <bloomFilterAddressCheck+0xa92>
    969c:	e242      	b.n	9b24 <bloomFilterAddressCheck+0xf18>
    969e:	b28a      	uxth	r2, r1
    96a0:	4b31      	ldr	r3, [pc, #196]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    96a2:	0052      	lsls	r2, r2, #1
    96a4:	4053      	eors	r3, r2
    96a6:	b29b      	uxth	r3, r3
    96a8:	004a      	lsls	r2, r1, #1
    96aa:	0409      	lsls	r1, r1, #16
    96ac:	d500      	bpl.n	96b0 <bloomFilterAddressCheck+0xaa4>
    96ae:	e243      	b.n	9b38 <bloomFilterAddressCheck+0xf2c>
    96b0:	b291      	uxth	r1, r2
    96b2:	4b2d      	ldr	r3, [pc, #180]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    96b4:	0049      	lsls	r1, r1, #1
    96b6:	404b      	eors	r3, r1
    96b8:	b29b      	uxth	r3, r3
    96ba:	0055      	lsls	r5, r2, #1
    96bc:	0412      	lsls	r2, r2, #16
    96be:	d500      	bpl.n	96c2 <bloomFilterAddressCheck+0xab6>
    96c0:	e244      	b.n	9b4c <bloomFilterAddressCheck+0xf40>
    96c2:	9b01      	ldr	r3, [sp, #4]
    96c4:	4a28      	ldr	r2, [pc, #160]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    96c6:	406b      	eors	r3, r5
    96c8:	b21d      	sxth	r5, r3
    96ca:	b2ab      	uxth	r3, r5
    96cc:	005b      	lsls	r3, r3, #1
    96ce:	405a      	eors	r2, r3
    96d0:	b292      	uxth	r2, r2
    96d2:	2d00      	cmp	r5, #0
    96d4:	da00      	bge.n	96d8 <bloomFilterAddressCheck+0xacc>
    96d6:	e2a7      	b.n	9c28 <bloomFilterAddressCheck+0x101c>
    96d8:	b299      	uxth	r1, r3
    96da:	4a23      	ldr	r2, [pc, #140]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    96dc:	0049      	lsls	r1, r1, #1
    96de:	404a      	eors	r2, r1
    96e0:	b292      	uxth	r2, r2
    96e2:	0059      	lsls	r1, r3, #1
    96e4:	041b      	lsls	r3, r3, #16
    96e6:	d500      	bpl.n	96ea <bloomFilterAddressCheck+0xade>
    96e8:	e29c      	b.n	9c24 <bloomFilterAddressCheck+0x1018>
    96ea:	b28a      	uxth	r2, r1
    96ec:	4b1e      	ldr	r3, [pc, #120]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    96ee:	0052      	lsls	r2, r2, #1
    96f0:	4053      	eors	r3, r2
    96f2:	b29b      	uxth	r3, r3
    96f4:	004a      	lsls	r2, r1, #1
    96f6:	0409      	lsls	r1, r1, #16
    96f8:	d500      	bpl.n	96fc <bloomFilterAddressCheck+0xaf0>
    96fa:	e291      	b.n	9c20 <bloomFilterAddressCheck+0x1014>
    96fc:	b291      	uxth	r1, r2
    96fe:	4b1a      	ldr	r3, [pc, #104]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9700:	0049      	lsls	r1, r1, #1
    9702:	404b      	eors	r3, r1
    9704:	b29b      	uxth	r3, r3
    9706:	0051      	lsls	r1, r2, #1
    9708:	0412      	lsls	r2, r2, #16
    970a:	d500      	bpl.n	970e <bloomFilterAddressCheck+0xb02>
    970c:	e286      	b.n	9c1c <bloomFilterAddressCheck+0x1010>
    970e:	b28a      	uxth	r2, r1
    9710:	4b15      	ldr	r3, [pc, #84]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9712:	0052      	lsls	r2, r2, #1
    9714:	4053      	eors	r3, r2
    9716:	b29b      	uxth	r3, r3
    9718:	004a      	lsls	r2, r1, #1
    971a:	0409      	lsls	r1, r1, #16
    971c:	d500      	bpl.n	9720 <bloomFilterAddressCheck+0xb14>
    971e:	e27b      	b.n	9c18 <bloomFilterAddressCheck+0x100c>
    9720:	b291      	uxth	r1, r2
    9722:	4b11      	ldr	r3, [pc, #68]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9724:	0049      	lsls	r1, r1, #1
    9726:	404b      	eors	r3, r1
    9728:	b29b      	uxth	r3, r3
    972a:	0051      	lsls	r1, r2, #1
    972c:	0412      	lsls	r2, r2, #16
    972e:	d500      	bpl.n	9732 <bloomFilterAddressCheck+0xb26>
    9730:	e270      	b.n	9c14 <bloomFilterAddressCheck+0x1008>
    9732:	b28a      	uxth	r2, r1
    9734:	4b0c      	ldr	r3, [pc, #48]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9736:	0052      	lsls	r2, r2, #1
    9738:	4053      	eors	r3, r2
    973a:	b29b      	uxth	r3, r3
    973c:	004a      	lsls	r2, r1, #1
    973e:	0409      	lsls	r1, r1, #16
    9740:	d500      	bpl.n	9744 <bloomFilterAddressCheck+0xb38>
    9742:	e265      	b.n	9c10 <bloomFilterAddressCheck+0x1004>
    9744:	b291      	uxth	r1, r2
    9746:	4b08      	ldr	r3, [pc, #32]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    9748:	0049      	lsls	r1, r1, #1
    974a:	404b      	eors	r3, r1
    974c:	b29b      	uxth	r3, r3
    974e:	0055      	lsls	r5, r2, #1
    9750:	0412      	lsls	r2, r2, #16
    9752:	d500      	bpl.n	9756 <bloomFilterAddressCheck+0xb4a>
    9754:	e25a      	b.n	9c0c <bloomFilterAddressCheck+0x1000>
    9756:	9b02      	ldr	r3, [sp, #8]
    9758:	4a03      	ldr	r2, [pc, #12]	; (9768 <bloomFilterAddressCheck+0xb5c>)
    975a:	406b      	eors	r3, r5
    975c:	b21d      	sxth	r5, r3
    975e:	b2ab      	uxth	r3, r5
    9760:	005b      	lsls	r3, r3, #1
    9762:	405a      	eors	r2, r3
    9764:	b292      	uxth	r2, r2
    9766:	e001      	b.n	976c <bloomFilterAddressCheck+0xb60>
    9768:	ffff8005 	.word	0xffff8005
    976c:	2d00      	cmp	r5, #0
    976e:	da00      	bge.n	9772 <bloomFilterAddressCheck+0xb66>
    9770:	e24a      	b.n	9c08 <bloomFilterAddressCheck+0xffc>
    9772:	b299      	uxth	r1, r3
    9774:	4ae8      	ldr	r2, [pc, #928]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    9776:	0049      	lsls	r1, r1, #1
    9778:	404a      	eors	r2, r1
    977a:	b292      	uxth	r2, r2
    977c:	0059      	lsls	r1, r3, #1
    977e:	041b      	lsls	r3, r3, #16
    9780:	d500      	bpl.n	9784 <bloomFilterAddressCheck+0xb78>
    9782:	e23f      	b.n	9c04 <bloomFilterAddressCheck+0xff8>
    9784:	b28a      	uxth	r2, r1
    9786:	4be4      	ldr	r3, [pc, #912]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    9788:	0052      	lsls	r2, r2, #1
    978a:	4053      	eors	r3, r2
    978c:	b29b      	uxth	r3, r3
    978e:	004a      	lsls	r2, r1, #1
    9790:	0409      	lsls	r1, r1, #16
    9792:	d500      	bpl.n	9796 <bloomFilterAddressCheck+0xb8a>
    9794:	e234      	b.n	9c00 <bloomFilterAddressCheck+0xff4>
    9796:	b291      	uxth	r1, r2
    9798:	4bdf      	ldr	r3, [pc, #892]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    979a:	0049      	lsls	r1, r1, #1
    979c:	404b      	eors	r3, r1
    979e:	b29b      	uxth	r3, r3
    97a0:	0051      	lsls	r1, r2, #1
    97a2:	0412      	lsls	r2, r2, #16
    97a4:	d500      	bpl.n	97a8 <bloomFilterAddressCheck+0xb9c>
    97a6:	e229      	b.n	9bfc <bloomFilterAddressCheck+0xff0>
    97a8:	b28a      	uxth	r2, r1
    97aa:	4bdb      	ldr	r3, [pc, #876]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    97ac:	0052      	lsls	r2, r2, #1
    97ae:	4053      	eors	r3, r2
    97b0:	b29b      	uxth	r3, r3
    97b2:	004a      	lsls	r2, r1, #1
    97b4:	0409      	lsls	r1, r1, #16
    97b6:	d500      	bpl.n	97ba <bloomFilterAddressCheck+0xbae>
    97b8:	e21e      	b.n	9bf8 <bloomFilterAddressCheck+0xfec>
    97ba:	b291      	uxth	r1, r2
    97bc:	4bd6      	ldr	r3, [pc, #856]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    97be:	0049      	lsls	r1, r1, #1
    97c0:	404b      	eors	r3, r1
    97c2:	b29b      	uxth	r3, r3
    97c4:	0051      	lsls	r1, r2, #1
    97c6:	0412      	lsls	r2, r2, #16
    97c8:	d500      	bpl.n	97cc <bloomFilterAddressCheck+0xbc0>
    97ca:	e1ff      	b.n	9bcc <bloomFilterAddressCheck+0xfc0>
    97cc:	b28a      	uxth	r2, r1
    97ce:	4bd2      	ldr	r3, [pc, #840]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    97d0:	0052      	lsls	r2, r2, #1
    97d2:	4053      	eors	r3, r2
    97d4:	b29b      	uxth	r3, r3
    97d6:	0048      	lsls	r0, r1, #1
    97d8:	040a      	lsls	r2, r1, #16
    97da:	d500      	bpl.n	97de <bloomFilterAddressCheck+0xbd2>
    97dc:	e200      	b.n	9be0 <bloomFilterAddressCheck+0xfd4>
    97de:	b282      	uxth	r2, r0
    97e0:	4bcd      	ldr	r3, [pc, #820]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    97e2:	0052      	lsls	r2, r2, #1
    97e4:	4053      	eors	r3, r2
    97e6:	b29b      	uxth	r3, r3
    97e8:	0042      	lsls	r2, r0, #1
    97ea:	0401      	lsls	r1, r0, #16
    97ec:	d500      	bpl.n	97f0 <bloomFilterAddressCheck+0xbe4>
    97ee:	e201      	b.n	9bf4 <bloomFilterAddressCheck+0xfe8>
    97f0:	4653      	mov	r3, sl
    97f2:	4053      	eors	r3, r2
    97f4:	b21a      	sxth	r2, r3
    97f6:	b291      	uxth	r1, r2
    97f8:	4bc7      	ldr	r3, [pc, #796]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    97fa:	0049      	lsls	r1, r1, #1
    97fc:	404b      	eors	r3, r1
    97fe:	b298      	uxth	r0, r3
    9800:	b28b      	uxth	r3, r1
    9802:	2a00      	cmp	r2, #0
    9804:	da00      	bge.n	9808 <bloomFilterAddressCheck+0xbfc>
    9806:	e21b      	b.n	9c40 <bloomFilterAddressCheck+0x1034>
    9808:	4ac3      	ldr	r2, [pc, #780]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    980a:	b299      	uxth	r1, r3
    980c:	0049      	lsls	r1, r1, #1
    980e:	4051      	eors	r1, r2
    9810:	005a      	lsls	r2, r3, #1
    9812:	b289      	uxth	r1, r1
    9814:	b292      	uxth	r2, r2
    9816:	041b      	lsls	r3, r3, #16
    9818:	d500      	bpl.n	981c <bloomFilterAddressCheck+0xc10>
    981a:	e20f      	b.n	9c3c <bloomFilterAddressCheck+0x1030>
    981c:	4bbe      	ldr	r3, [pc, #760]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    981e:	b291      	uxth	r1, r2
    9820:	0049      	lsls	r1, r1, #1
    9822:	4059      	eors	r1, r3
    9824:	0053      	lsls	r3, r2, #1
    9826:	b289      	uxth	r1, r1
    9828:	b29b      	uxth	r3, r3
    982a:	0412      	lsls	r2, r2, #16
    982c:	d500      	bpl.n	9830 <bloomFilterAddressCheck+0xc24>
    982e:	e203      	b.n	9c38 <bloomFilterAddressCheck+0x102c>
    9830:	4ab9      	ldr	r2, [pc, #740]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    9832:	b299      	uxth	r1, r3
    9834:	0049      	lsls	r1, r1, #1
    9836:	4051      	eors	r1, r2
    9838:	005a      	lsls	r2, r3, #1
    983a:	b289      	uxth	r1, r1
    983c:	b292      	uxth	r2, r2
    983e:	041b      	lsls	r3, r3, #16
    9840:	d500      	bpl.n	9844 <bloomFilterAddressCheck+0xc38>
    9842:	e1f7      	b.n	9c34 <bloomFilterAddressCheck+0x1028>
    9844:	4bb4      	ldr	r3, [pc, #720]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    9846:	b291      	uxth	r1, r2
    9848:	0049      	lsls	r1, r1, #1
    984a:	4059      	eors	r1, r3
    984c:	0053      	lsls	r3, r2, #1
    984e:	b289      	uxth	r1, r1
    9850:	b29b      	uxth	r3, r3
    9852:	0412      	lsls	r2, r2, #16
    9854:	d500      	bpl.n	9858 <bloomFilterAddressCheck+0xc4c>
    9856:	e1eb      	b.n	9c30 <bloomFilterAddressCheck+0x1024>
    9858:	4aaf      	ldr	r2, [pc, #700]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    985a:	b299      	uxth	r1, r3
    985c:	0049      	lsls	r1, r1, #1
    985e:	4051      	eors	r1, r2
    9860:	005a      	lsls	r2, r3, #1
    9862:	b289      	uxth	r1, r1
    9864:	b292      	uxth	r2, r2
    9866:	041b      	lsls	r3, r3, #16
    9868:	d500      	bpl.n	986c <bloomFilterAddressCheck+0xc60>
    986a:	e1df      	b.n	9c2c <bloomFilterAddressCheck+0x1020>
    986c:	b293      	uxth	r3, r2
    986e:	4caa      	ldr	r4, [pc, #680]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    9870:	005b      	lsls	r3, r3, #1
    9872:	405c      	eors	r4, r3
    9874:	b2a1      	uxth	r1, r4
    9876:	0054      	lsls	r4, r2, #1
    9878:	b2a4      	uxth	r4, r4
    987a:	0413      	lsls	r3, r2, #16
    987c:	d500      	bpl.n	9880 <bloomFilterAddressCheck+0xc74>
    987e:	e149      	b.n	9b14 <bloomFilterAddressCheck+0xf08>
    9880:	b223      	sxth	r3, r4
    9882:	b2a2      	uxth	r2, r4
    9884:	469b      	mov	fp, r3
    9886:	4ba4      	ldr	r3, [pc, #656]	; (9b18 <bloomFilterAddressCheck+0xf0c>)
    9888:	0052      	lsls	r2, r2, #1
    988a:	4053      	eors	r3, r2
    988c:	00f5      	lsls	r5, r6, #3
    988e:	b29b      	uxth	r3, r3
    9890:	0064      	lsls	r4, r4, #1
    9892:	3d01      	subs	r5, #1
    9894:	4698      	mov	r8, r3
    9896:	b2a4      	uxth	r4, r4
    9898:	b2ed      	uxtb	r5, r5
    989a:	2f00      	cmp	r7, #0
    989c:	da00      	bge.n	98a0 <bloomFilterAddressCheck+0xc94>
    989e:	e136      	b.n	9b0e <bloomFilterAddressCheck+0xf02>
    98a0:	4648      	mov	r0, r9
    98a2:	4b9e      	ldr	r3, [pc, #632]	; (9b1c <bloomFilterAddressCheck+0xf10>)
    98a4:	b280      	uxth	r0, r0
    98a6:	0029      	movs	r1, r5
    98a8:	469a      	mov	sl, r3
    98aa:	4798      	blx	r3
    98ac:	465b      	mov	r3, fp
    98ae:	4689      	mov	r9, r1
    98b0:	2b00      	cmp	r3, #0
    98b2:	da00      	bge.n	98b6 <bloomFilterAddressCheck+0xcaa>
    98b4:	e129      	b.n	9b0a <bloomFilterAddressCheck+0xefe>
    98b6:	b2a0      	uxth	r0, r4
    98b8:	0029      	movs	r1, r5
    98ba:	47d0      	blx	sl
    98bc:	b2cb      	uxtb	r3, r1
    98be:	08db      	lsrs	r3, r3, #3
    98c0:	9f03      	ldr	r7, [sp, #12]
    98c2:	3301      	adds	r3, #1
    98c4:	1af3      	subs	r3, r6, r3
    98c6:	466a      	mov	r2, sp
    98c8:	5cf8      	ldrb	r0, [r7, r3]
    98ca:	464b      	mov	r3, r9
    98cc:	7113      	strb	r3, [r2, #4]
    98ce:	7913      	ldrb	r3, [r2, #4]
    98d0:	2201      	movs	r2, #1
    98d2:	08db      	lsrs	r3, r3, #3
    98d4:	3301      	adds	r3, #1
    98d6:	1af6      	subs	r6, r6, r3
    98d8:	2407      	movs	r4, #7
    98da:	464b      	mov	r3, r9
    98dc:	0015      	movs	r5, r2
    98de:	4023      	ands	r3, r4
    98e0:	409d      	lsls	r5, r3
    98e2:	5dbb      	ldrb	r3, [r7, r6]
    98e4:	421d      	tst	r5, r3
    98e6:	d006      	beq.n	98f6 <bloomFilterAddressCheck+0xcea>
    98e8:	4021      	ands	r1, r4
    98ea:	408a      	lsls	r2, r1
    98ec:	4002      	ands	r2, r0
    98ee:	1e50      	subs	r0, r2, #1
    98f0:	4182      	sbcs	r2, r0
    98f2:	b2d3      	uxtb	r3, r2
    98f4:	9300      	str	r3, [sp, #0]
    98f6:	9800      	ldr	r0, [sp, #0]
    98f8:	b007      	add	sp, #28
    98fa:	bc3c      	pop	{r2, r3, r4, r5}
    98fc:	4690      	mov	r8, r2
    98fe:	4699      	mov	r9, r3
    9900:	46a2      	mov	sl, r4
    9902:	46ab      	mov	fp, r5
    9904:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9906:	1c1a      	adds	r2, r3, #0
    9908:	e4ef      	b.n	92ea <bloomFilterAddressCheck+0x6de>
    990a:	1c08      	adds	r0, r1, #0
    990c:	f7ff f9a2 	bl	8c54 <bloomFilterAddressCheck+0x48>
    9910:	1c0c      	adds	r4, r1, #0
    9912:	b2a0      	uxth	r0, r4
    9914:	4982      	ldr	r1, [pc, #520]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    9916:	0040      	lsls	r0, r0, #1
    9918:	4041      	eors	r1, r0
    991a:	b289      	uxth	r1, r1
    991c:	0060      	lsls	r0, r4, #1
    991e:	0423      	lsls	r3, r4, #16
    9920:	d401      	bmi.n	9926 <bloomFilterAddressCheck+0xd1a>
    9922:	f7ff f9ac 	bl	8c7e <bloomFilterAddressCheck+0x72>
    9926:	1c08      	adds	r0, r1, #0
    9928:	b284      	uxth	r4, r0
    992a:	497d      	ldr	r1, [pc, #500]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    992c:	0064      	lsls	r4, r4, #1
    992e:	4061      	eors	r1, r4
    9930:	b289      	uxth	r1, r1
    9932:	0044      	lsls	r4, r0, #1
    9934:	0403      	lsls	r3, r0, #16
    9936:	d401      	bmi.n	993c <bloomFilterAddressCheck+0xd30>
    9938:	f7ff f9ab 	bl	8c92 <bloomFilterAddressCheck+0x86>
    993c:	1c0c      	adds	r4, r1, #0
    993e:	b2a0      	uxth	r0, r4
    9940:	4977      	ldr	r1, [pc, #476]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    9942:	0040      	lsls	r0, r0, #1
    9944:	4041      	eors	r1, r0
    9946:	b289      	uxth	r1, r1
    9948:	0060      	lsls	r0, r4, #1
    994a:	0423      	lsls	r3, r4, #16
    994c:	d401      	bmi.n	9952 <bloomFilterAddressCheck+0xd46>
    994e:	f7ff f9aa 	bl	8ca6 <bloomFilterAddressCheck+0x9a>
    9952:	1c08      	adds	r0, r1, #0
    9954:	b284      	uxth	r4, r0
    9956:	4972      	ldr	r1, [pc, #456]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    9958:	0064      	lsls	r4, r4, #1
    995a:	4061      	eors	r1, r4
    995c:	b289      	uxth	r1, r1
    995e:	0044      	lsls	r4, r0, #1
    9960:	0403      	lsls	r3, r0, #16
    9962:	d401      	bmi.n	9968 <bloomFilterAddressCheck+0xd5c>
    9964:	f7ff f9a9 	bl	8cba <bloomFilterAddressCheck+0xae>
    9968:	1c0c      	adds	r4, r1, #0
    996a:	b2a0      	uxth	r0, r4
    996c:	496c      	ldr	r1, [pc, #432]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    996e:	0040      	lsls	r0, r0, #1
    9970:	4041      	eors	r1, r0
    9972:	b289      	uxth	r1, r1
    9974:	0060      	lsls	r0, r4, #1
    9976:	0423      	lsls	r3, r4, #16
    9978:	d401      	bmi.n	997e <bloomFilterAddressCheck+0xd72>
    997a:	f7ff f9a8 	bl	8cce <bloomFilterAddressCheck+0xc2>
    997e:	1c08      	adds	r0, r1, #0
    9980:	f7ff f9a5 	bl	8cce <bloomFilterAddressCheck+0xc2>
    9984:	1c0d      	adds	r5, r1, #0
    9986:	f7ff f9af 	bl	8ce8 <bloomFilterAddressCheck+0xdc>
    998a:	1c01      	adds	r1, r0, #0
    998c:	b28d      	uxth	r5, r1
    998e:	4864      	ldr	r0, [pc, #400]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    9990:	006d      	lsls	r5, r5, #1
    9992:	4045      	eors	r5, r0
    9994:	b2ad      	uxth	r5, r5
    9996:	0048      	lsls	r0, r1, #1
    9998:	040b      	lsls	r3, r1, #16
    999a:	d401      	bmi.n	99a0 <bloomFilterAddressCheck+0xd94>
    999c:	f7ff f9b9 	bl	8d12 <bloomFilterAddressCheck+0x106>
    99a0:	1c28      	adds	r0, r5, #0
    99a2:	b285      	uxth	r5, r0
    99a4:	495e      	ldr	r1, [pc, #376]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    99a6:	006d      	lsls	r5, r5, #1
    99a8:	4069      	eors	r1, r5
    99aa:	b289      	uxth	r1, r1
    99ac:	0045      	lsls	r5, r0, #1
    99ae:	0403      	lsls	r3, r0, #16
    99b0:	d401      	bmi.n	99b6 <bloomFilterAddressCheck+0xdaa>
    99b2:	f7ff f9b8 	bl	8d26 <bloomFilterAddressCheck+0x11a>
    99b6:	1c0d      	adds	r5, r1, #0
    99b8:	b2a8      	uxth	r0, r5
    99ba:	4959      	ldr	r1, [pc, #356]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    99bc:	0040      	lsls	r0, r0, #1
    99be:	4041      	eors	r1, r0
    99c0:	b289      	uxth	r1, r1
    99c2:	0068      	lsls	r0, r5, #1
    99c4:	042b      	lsls	r3, r5, #16
    99c6:	d401      	bmi.n	99cc <bloomFilterAddressCheck+0xdc0>
    99c8:	f7ff f9b7 	bl	8d3a <bloomFilterAddressCheck+0x12e>
    99cc:	1c08      	adds	r0, r1, #0
    99ce:	b285      	uxth	r5, r0
    99d0:	4953      	ldr	r1, [pc, #332]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    99d2:	006d      	lsls	r5, r5, #1
    99d4:	4069      	eors	r1, r5
    99d6:	b289      	uxth	r1, r1
    99d8:	0045      	lsls	r5, r0, #1
    99da:	0403      	lsls	r3, r0, #16
    99dc:	d401      	bmi.n	99e2 <bloomFilterAddressCheck+0xdd6>
    99de:	f7ff f9b6 	bl	8d4e <bloomFilterAddressCheck+0x142>
    99e2:	1c0d      	adds	r5, r1, #0
    99e4:	b2a8      	uxth	r0, r5
    99e6:	494e      	ldr	r1, [pc, #312]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    99e8:	0040      	lsls	r0, r0, #1
    99ea:	4041      	eors	r1, r0
    99ec:	b289      	uxth	r1, r1
    99ee:	0068      	lsls	r0, r5, #1
    99f0:	042b      	lsls	r3, r5, #16
    99f2:	d401      	bmi.n	99f8 <bloomFilterAddressCheck+0xdec>
    99f4:	f7ff f9b5 	bl	8d62 <bloomFilterAddressCheck+0x156>
    99f8:	1c08      	adds	r0, r1, #0
    99fa:	b285      	uxth	r5, r0
    99fc:	4948      	ldr	r1, [pc, #288]	; (9b20 <bloomFilterAddressCheck+0xf14>)
    99fe:	006d      	lsls	r5, r5, #1
    9a00:	4069      	eors	r1, r5
    9a02:	b289      	uxth	r1, r1
    9a04:	0045      	lsls	r5, r0, #1
    9a06:	0403      	lsls	r3, r0, #16
    9a08:	d401      	bmi.n	9a0e <bloomFilterAddressCheck+0xe02>
    9a0a:	f7ff f9b4 	bl	8d76 <bloomFilterAddressCheck+0x16a>
    9a0e:	1c0d      	adds	r5, r1, #0
    9a10:	f7ff f9b1 	bl	8d76 <bloomFilterAddressCheck+0x16a>
    9a14:	4689      	mov	r9, r1
    9a16:	f7ff f9bc 	bl	8d92 <bloomFilterAddressCheck+0x186>
    9a1a:	4651      	mov	r1, sl
    9a1c:	f7ff f9c9 	bl	8db2 <bloomFilterAddressCheck+0x1a6>
    9a20:	464d      	mov	r5, r9
    9a22:	f7ff f9d3 	bl	8dcc <bloomFilterAddressCheck+0x1c0>
    9a26:	4689      	mov	r9, r1
    9a28:	f7ff f9dd 	bl	8de6 <bloomFilterAddressCheck+0x1da>
    9a2c:	1c0d      	adds	r5, r1, #0
    9a2e:	f7ff f9e9 	bl	8e04 <bloomFilterAddressCheck+0x1f8>
    9a32:	4689      	mov	r9, r1
    9a34:	f7ff f9f3 	bl	8e1e <bloomFilterAddressCheck+0x212>
    9a38:	1c0d      	adds	r5, r1, #0
    9a3a:	f7ff f9ff 	bl	8e3c <bloomFilterAddressCheck+0x230>
    9a3e:	468a      	mov	sl, r1
    9a40:	f7ff fa09 	bl	8e56 <bloomFilterAddressCheck+0x24a>
    9a44:	464d      	mov	r5, r9
    9a46:	f7ff fa19 	bl	8e7c <bloomFilterAddressCheck+0x270>
    9a4a:	4655      	mov	r5, sl
    9a4c:	f7ff fa26 	bl	8e9c <bloomFilterAddressCheck+0x290>
    9a50:	46d1      	mov	r9, sl
    9a52:	f7ff fa36 	bl	8ec2 <bloomFilterAddressCheck+0x2b6>
    9a56:	46aa      	mov	sl, r5
    9a58:	f7ff fa43 	bl	8ee2 <bloomFilterAddressCheck+0x2d6>
    9a5c:	46a9      	mov	r9, r5
    9a5e:	f7ff fa50 	bl	8f02 <bloomFilterAddressCheck+0x2f6>
    9a62:	46aa      	mov	sl, r5
    9a64:	f7ff fa5d 	bl	8f22 <bloomFilterAddressCheck+0x316>
    9a68:	46a9      	mov	r9, r5
    9a6a:	f7ff fa6a 	bl	8f42 <bloomFilterAddressCheck+0x336>
    9a6e:	46aa      	mov	sl, r5
    9a70:	f7ff fa77 	bl	8f62 <bloomFilterAddressCheck+0x356>
    9a74:	464d      	mov	r5, r9
    9a76:	f7ff fa87 	bl	8f88 <bloomFilterAddressCheck+0x37c>
    9a7a:	4655      	mov	r5, sl
    9a7c:	f7ff fa99 	bl	8fb2 <bloomFilterAddressCheck+0x3a6>
    9a80:	46d1      	mov	r9, sl
    9a82:	f7ff faa7 	bl	8fd4 <bloomFilterAddressCheck+0x3c8>
    9a86:	46aa      	mov	sl, r5
    9a88:	f7ff faba 	bl	9000 <bloomFilterAddressCheck+0x3f4>
    9a8c:	46a9      	mov	r9, r5
    9a8e:	f7ff fac7 	bl	9020 <bloomFilterAddressCheck+0x414>
    9a92:	46aa      	mov	sl, r5
    9a94:	f7ff fad4 	bl	9040 <bloomFilterAddressCheck+0x434>
    9a98:	46a9      	mov	r9, r5
    9a9a:	f7ff fae1 	bl	9060 <bloomFilterAddressCheck+0x454>
    9a9e:	46aa      	mov	sl, r5
    9aa0:	f7ff faee 	bl	9080 <bloomFilterAddressCheck+0x474>
    9aa4:	464d      	mov	r5, r9
    9aa6:	f7ff fafe 	bl	90a6 <bloomFilterAddressCheck+0x49a>
    9aaa:	4655      	mov	r5, sl
    9aac:	f7ff fb10 	bl	90d0 <bloomFilterAddressCheck+0x4c4>
    9ab0:	46d1      	mov	r9, sl
    9ab2:	f7ff fb1e 	bl	90f2 <bloomFilterAddressCheck+0x4e6>
    9ab6:	46aa      	mov	sl, r5
    9ab8:	f7ff fb2b 	bl	9112 <bloomFilterAddressCheck+0x506>
    9abc:	46a9      	mov	r9, r5
    9abe:	f7ff fb38 	bl	9132 <bloomFilterAddressCheck+0x526>
    9ac2:	46aa      	mov	sl, r5
    9ac4:	f7ff fb45 	bl	9152 <bloomFilterAddressCheck+0x546>
    9ac8:	46a9      	mov	r9, r5
    9aca:	f7ff fb52 	bl	9172 <bloomFilterAddressCheck+0x566>
    9ace:	46aa      	mov	sl, r5
    9ad0:	f7ff fb5f 	bl	9192 <bloomFilterAddressCheck+0x586>
    9ad4:	464d      	mov	r5, r9
    9ad6:	f7ff fb6f 	bl	91b8 <bloomFilterAddressCheck+0x5ac>
    9ada:	4655      	mov	r5, sl
    9adc:	f7ff fb81 	bl	91e2 <bloomFilterAddressCheck+0x5d6>
    9ae0:	46ca      	mov	sl, r9
    9ae2:	f7ff fb8f 	bl	9204 <bloomFilterAddressCheck+0x5f8>
    9ae6:	46a9      	mov	r9, r5
    9ae8:	f7ff fb9c 	bl	9224 <bloomFilterAddressCheck+0x618>
    9aec:	46aa      	mov	sl, r5
    9aee:	f7ff fba9 	bl	9244 <bloomFilterAddressCheck+0x638>
    9af2:	46a9      	mov	r9, r5
    9af4:	f7ff fbb6 	bl	9264 <bloomFilterAddressCheck+0x658>
    9af8:	46aa      	mov	sl, r5
    9afa:	f7ff fbc3 	bl	9284 <bloomFilterAddressCheck+0x678>
    9afe:	46a9      	mov	r9, r5
    9b00:	f7ff fbd0 	bl	92a4 <bloomFilterAddressCheck+0x698>
    9b04:	1c2a      	adds	r2, r5, #0
    9b06:	f7ff fbdf 	bl	92c8 <bloomFilterAddressCheck+0x6bc>
    9b0a:	4644      	mov	r4, r8
    9b0c:	e6d3      	b.n	98b6 <bloomFilterAddressCheck+0xcaa>
    9b0e:	466b      	mov	r3, sp
    9b10:	8a98      	ldrh	r0, [r3, #20]
    9b12:	e6c6      	b.n	98a2 <bloomFilterAddressCheck+0xc96>
    9b14:	1c0c      	adds	r4, r1, #0
    9b16:	e6b3      	b.n	9880 <bloomFilterAddressCheck+0xc74>
    9b18:	ffff8005 	.word	0xffff8005
    9b1c:	0000c88d 	.word	0x0000c88d
    9b20:	00001021 	.word	0x00001021
    9b24:	1c19      	adds	r1, r3, #0
    9b26:	b28a      	uxth	r2, r1
    9b28:	4b52      	ldr	r3, [pc, #328]	; (9c74 <bloomFilterAddressCheck+0x1068>)
    9b2a:	0052      	lsls	r2, r2, #1
    9b2c:	4053      	eors	r3, r2
    9b2e:	b29b      	uxth	r3, r3
    9b30:	004a      	lsls	r2, r1, #1
    9b32:	0409      	lsls	r1, r1, #16
    9b34:	d400      	bmi.n	9b38 <bloomFilterAddressCheck+0xf2c>
    9b36:	e5bb      	b.n	96b0 <bloomFilterAddressCheck+0xaa4>
    9b38:	1c1a      	adds	r2, r3, #0
    9b3a:	b291      	uxth	r1, r2
    9b3c:	4b4d      	ldr	r3, [pc, #308]	; (9c74 <bloomFilterAddressCheck+0x1068>)
    9b3e:	0049      	lsls	r1, r1, #1
    9b40:	404b      	eors	r3, r1
    9b42:	b29b      	uxth	r3, r3
    9b44:	0055      	lsls	r5, r2, #1
    9b46:	0412      	lsls	r2, r2, #16
    9b48:	d400      	bmi.n	9b4c <bloomFilterAddressCheck+0xf40>
    9b4a:	e5ba      	b.n	96c2 <bloomFilterAddressCheck+0xab6>
    9b4c:	1c1d      	adds	r5, r3, #0
    9b4e:	e5b8      	b.n	96c2 <bloomFilterAddressCheck+0xab6>
    9b50:	1c1a      	adds	r2, r3, #0
    9b52:	e59b      	b.n	968c <bloomFilterAddressCheck+0xa80>
    9b54:	1c19      	adds	r1, r3, #0
    9b56:	e590      	b.n	967a <bloomFilterAddressCheck+0xa6e>
    9b58:	1c1a      	adds	r2, r3, #0
    9b5a:	e585      	b.n	9668 <bloomFilterAddressCheck+0xa5c>
    9b5c:	1c11      	adds	r1, r2, #0
    9b5e:	e57a      	b.n	9656 <bloomFilterAddressCheck+0xa4a>
    9b60:	1c0b      	adds	r3, r1, #0
    9b62:	e56f      	b.n	9644 <bloomFilterAddressCheck+0xa38>
    9b64:	1c1a      	adds	r2, r3, #0
    9b66:	e562      	b.n	962e <bloomFilterAddressCheck+0xa22>
    9b68:	1c19      	adds	r1, r3, #0
    9b6a:	e557      	b.n	961c <bloomFilterAddressCheck+0xa10>
    9b6c:	1c1a      	adds	r2, r3, #0
    9b6e:	e54c      	b.n	960a <bloomFilterAddressCheck+0x9fe>
    9b70:	1c19      	adds	r1, r3, #0
    9b72:	e541      	b.n	95f8 <bloomFilterAddressCheck+0x9ec>
    9b74:	1c1a      	adds	r2, r3, #0
    9b76:	e536      	b.n	95e6 <bloomFilterAddressCheck+0x9da>
    9b78:	1c19      	adds	r1, r3, #0
    9b7a:	e52b      	b.n	95d4 <bloomFilterAddressCheck+0x9c8>
    9b7c:	1c0a      	adds	r2, r1, #0
    9b7e:	e520      	b.n	95c2 <bloomFilterAddressCheck+0x9b6>
    9b80:	1c13      	adds	r3, r2, #0
    9b82:	e515      	b.n	95b0 <bloomFilterAddressCheck+0x9a4>
    9b84:	1c02      	adds	r2, r0, #0
    9b86:	e509      	b.n	959c <bloomFilterAddressCheck+0x990>
    9b88:	1c03      	adds	r3, r0, #0
    9b8a:	e4fd      	b.n	9588 <bloomFilterAddressCheck+0x97c>
    9b8c:	1c02      	adds	r2, r0, #0
    9b8e:	e4f1      	b.n	9574 <bloomFilterAddressCheck+0x968>
    9b90:	1c03      	adds	r3, r0, #0
    9b92:	e4e5      	b.n	9560 <bloomFilterAddressCheck+0x954>
    9b94:	1c02      	adds	r2, r0, #0
    9b96:	e4d9      	b.n	954c <bloomFilterAddressCheck+0x940>
    9b98:	1c03      	adds	r3, r0, #0
    9b9a:	e4cd      	b.n	9538 <bloomFilterAddressCheck+0x92c>
    9b9c:	1c02      	adds	r2, r0, #0
    9b9e:	e4c1      	b.n	9524 <bloomFilterAddressCheck+0x918>
    9ba0:	1c23      	adds	r3, r4, #0
    9ba2:	e4b5      	b.n	9510 <bloomFilterAddressCheck+0x904>
    9ba4:	1c22      	adds	r2, r4, #0
    9ba6:	e4a8      	b.n	94fa <bloomFilterAddressCheck+0x8ee>
    9ba8:	1c23      	adds	r3, r4, #0
    9baa:	e49c      	b.n	94e6 <bloomFilterAddressCheck+0x8da>
    9bac:	1c22      	adds	r2, r4, #0
    9bae:	e490      	b.n	94d2 <bloomFilterAddressCheck+0x8c6>
    9bb0:	1c23      	adds	r3, r4, #0
    9bb2:	e484      	b.n	94be <bloomFilterAddressCheck+0x8b2>
    9bb4:	1c22      	adds	r2, r4, #0
    9bb6:	e478      	b.n	94aa <bloomFilterAddressCheck+0x89e>
    9bb8:	1c23      	adds	r3, r4, #0
    9bba:	e46c      	b.n	9496 <bloomFilterAddressCheck+0x88a>
    9bbc:	1c22      	adds	r2, r4, #0
    9bbe:	e460      	b.n	9482 <bloomFilterAddressCheck+0x876>
    9bc0:	1c2b      	adds	r3, r5, #0
    9bc2:	e454      	b.n	946e <bloomFilterAddressCheck+0x862>
    9bc4:	1c2a      	adds	r2, r5, #0
    9bc6:	e447      	b.n	9458 <bloomFilterAddressCheck+0x84c>
    9bc8:	1c2b      	adds	r3, r5, #0
    9bca:	e43b      	b.n	9444 <bloomFilterAddressCheck+0x838>
    9bcc:	1c19      	adds	r1, r3, #0
    9bce:	b28a      	uxth	r2, r1
    9bd0:	4b28      	ldr	r3, [pc, #160]	; (9c74 <bloomFilterAddressCheck+0x1068>)
    9bd2:	0052      	lsls	r2, r2, #1
    9bd4:	4053      	eors	r3, r2
    9bd6:	b29b      	uxth	r3, r3
    9bd8:	0048      	lsls	r0, r1, #1
    9bda:	040a      	lsls	r2, r1, #16
    9bdc:	d400      	bmi.n	9be0 <bloomFilterAddressCheck+0xfd4>
    9bde:	e5fe      	b.n	97de <bloomFilterAddressCheck+0xbd2>
    9be0:	1c18      	adds	r0, r3, #0
    9be2:	b282      	uxth	r2, r0
    9be4:	4b23      	ldr	r3, [pc, #140]	; (9c74 <bloomFilterAddressCheck+0x1068>)
    9be6:	0052      	lsls	r2, r2, #1
    9be8:	4053      	eors	r3, r2
    9bea:	b29b      	uxth	r3, r3
    9bec:	0042      	lsls	r2, r0, #1
    9bee:	0401      	lsls	r1, r0, #16
    9bf0:	d400      	bmi.n	9bf4 <bloomFilterAddressCheck+0xfe8>
    9bf2:	e5fd      	b.n	97f0 <bloomFilterAddressCheck+0xbe4>
    9bf4:	1c1a      	adds	r2, r3, #0
    9bf6:	e5fb      	b.n	97f0 <bloomFilterAddressCheck+0xbe4>
    9bf8:	1c1a      	adds	r2, r3, #0
    9bfa:	e5de      	b.n	97ba <bloomFilterAddressCheck+0xbae>
    9bfc:	1c19      	adds	r1, r3, #0
    9bfe:	e5d3      	b.n	97a8 <bloomFilterAddressCheck+0xb9c>
    9c00:	1c1a      	adds	r2, r3, #0
    9c02:	e5c8      	b.n	9796 <bloomFilterAddressCheck+0xb8a>
    9c04:	1c11      	adds	r1, r2, #0
    9c06:	e5bd      	b.n	9784 <bloomFilterAddressCheck+0xb78>
    9c08:	1c13      	adds	r3, r2, #0
    9c0a:	e5b2      	b.n	9772 <bloomFilterAddressCheck+0xb66>
    9c0c:	1c1d      	adds	r5, r3, #0
    9c0e:	e5a2      	b.n	9756 <bloomFilterAddressCheck+0xb4a>
    9c10:	1c1a      	adds	r2, r3, #0
    9c12:	e597      	b.n	9744 <bloomFilterAddressCheck+0xb38>
    9c14:	1c19      	adds	r1, r3, #0
    9c16:	e58c      	b.n	9732 <bloomFilterAddressCheck+0xb26>
    9c18:	1c1a      	adds	r2, r3, #0
    9c1a:	e581      	b.n	9720 <bloomFilterAddressCheck+0xb14>
    9c1c:	1c19      	adds	r1, r3, #0
    9c1e:	e576      	b.n	970e <bloomFilterAddressCheck+0xb02>
    9c20:	1c1a      	adds	r2, r3, #0
    9c22:	e56b      	b.n	96fc <bloomFilterAddressCheck+0xaf0>
    9c24:	1c11      	adds	r1, r2, #0
    9c26:	e560      	b.n	96ea <bloomFilterAddressCheck+0xade>
    9c28:	1c13      	adds	r3, r2, #0
    9c2a:	e555      	b.n	96d8 <bloomFilterAddressCheck+0xacc>
    9c2c:	1c0a      	adds	r2, r1, #0
    9c2e:	e61d      	b.n	986c <bloomFilterAddressCheck+0xc60>
    9c30:	1c0b      	adds	r3, r1, #0
    9c32:	e611      	b.n	9858 <bloomFilterAddressCheck+0xc4c>
    9c34:	1c0a      	adds	r2, r1, #0
    9c36:	e605      	b.n	9844 <bloomFilterAddressCheck+0xc38>
    9c38:	1c0b      	adds	r3, r1, #0
    9c3a:	e5f9      	b.n	9830 <bloomFilterAddressCheck+0xc24>
    9c3c:	1c0a      	adds	r2, r1, #0
    9c3e:	e5ed      	b.n	981c <bloomFilterAddressCheck+0xc10>
    9c40:	1c03      	adds	r3, r0, #0
    9c42:	e5e1      	b.n	9808 <bloomFilterAddressCheck+0xbfc>
    9c44:	1c2a      	adds	r2, r5, #0
    9c46:	f7ff fbf3 	bl	9430 <bloomFilterAddressCheck+0x824>
    9c4a:	1c2b      	adds	r3, r5, #0
    9c4c:	f7ff fbe5 	bl	941a <bloomFilterAddressCheck+0x80e>
    9c50:	1c2a      	adds	r2, r5, #0
    9c52:	f7ff fbd7 	bl	9404 <bloomFilterAddressCheck+0x7f8>
    9c56:	1c2b      	adds	r3, r5, #0
    9c58:	f7ff fbc9 	bl	93ee <bloomFilterAddressCheck+0x7e2>
    9c5c:	1c2a      	adds	r2, r5, #0
    9c5e:	f7ff fbbb 	bl	93d8 <bloomFilterAddressCheck+0x7cc>
    9c62:	1c13      	adds	r3, r2, #0
    9c64:	f7ff fbac 	bl	93c0 <bloomFilterAddressCheck+0x7b4>
    9c68:	464a      	mov	r2, r9
    9c6a:	f7ff fb8e 	bl	938a <bloomFilterAddressCheck+0x77e>
    9c6e:	1c2a      	adds	r2, r5, #0
    9c70:	f7ff fb4a 	bl	9308 <bloomFilterAddressCheck+0x6fc>
    9c74:	ffff8005 	.word	0xffff8005

00009c78 <handleCommissiongMessage>:
    9c78:	b510      	push	{r4, lr}
    9c7a:	780b      	ldrb	r3, [r1, #0]
    9c7c:	2b21      	cmp	r3, #33	; 0x21
    9c7e:	d105      	bne.n	9c8c <handleCommissiongMessage+0x14>
    9c80:	88c3      	ldrh	r3, [r0, #6]
    9c82:	2b00      	cmp	r3, #0
    9c84:	d102      	bne.n	9c8c <handleCommissiongMessage+0x14>
    9c86:	784b      	ldrb	r3, [r1, #1]
    9c88:	2b08      	cmp	r3, #8
    9c8a:	d000      	beq.n	9c8e <handleCommissiongMessage+0x16>
    9c8c:	bd10      	pop	{r4, pc}
    9c8e:	3102      	adds	r1, #2
    9c90:	2208      	movs	r2, #8
    9c92:	4b02      	ldr	r3, [pc, #8]	; (9c9c <handleCommissiongMessage+0x24>)
    9c94:	4802      	ldr	r0, [pc, #8]	; (9ca0 <handleCommissiongMessage+0x28>)
    9c96:	4798      	blx	r3
    9c98:	e7f8      	b.n	9c8c <handleCommissiongMessage+0x14>
    9c9a:	46c0      	nop			; (mov r8, r8)
    9c9c:	0000c953 	.word	0x0000c953
    9ca0:	2000384c 	.word	0x2000384c

00009ca4 <MiApp_SubscribeDataIndicationCallback>:
    9ca4:	2800      	cmp	r0, #0
    9ca6:	d003      	beq.n	9cb0 <MiApp_SubscribeDataIndicationCallback+0xc>
    9ca8:	4b02      	ldr	r3, [pc, #8]	; (9cb4 <MiApp_SubscribeDataIndicationCallback+0x10>)
    9caa:	6018      	str	r0, [r3, #0]
    9cac:	2001      	movs	r0, #1
    9cae:	4770      	bx	lr
    9cb0:	2000      	movs	r0, #0
    9cb2:	e7fc      	b.n	9cae <MiApp_SubscribeDataIndicationCallback+0xa>
    9cb4:	20000a88 	.word	0x20000a88

00009cb8 <prepareGenericHeader>:
    9cb8:	b510      	push	{r4, lr}
    9cba:	2403      	movs	r4, #3
    9cbc:	7018      	strb	r0, [r3, #0]
    9cbe:	7858      	ldrb	r0, [r3, #1]
    9cc0:	809a      	strh	r2, [r3, #4]
    9cc2:	43a0      	bics	r0, r4
    9cc4:	2401      	movs	r4, #1
    9cc6:	4304      	orrs	r4, r0
    9cc8:	20f7      	movs	r0, #247	; 0xf7
    9cca:	4020      	ands	r0, r4
    9ccc:	2404      	movs	r4, #4
    9cce:	4320      	orrs	r0, r4
    9cd0:	2447      	movs	r4, #71	; 0x47
    9cd2:	4020      	ands	r0, r4
    9cd4:	7058      	strb	r0, [r3, #1]
    9cd6:	4802      	ldr	r0, [pc, #8]	; (9ce0 <prepareGenericHeader+0x28>)
    9cd8:	80d9      	strh	r1, [r3, #6]
    9cda:	8800      	ldrh	r0, [r0, #0]
    9cdc:	8058      	strh	r0, [r3, #2]
    9cde:	bd10      	pop	{r4, pc}
    9ce0:	20003808 	.word	0x20003808

00009ce4 <generalFrameConstruct>:
    9ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9ce6:	000c      	movs	r4, r1
    9ce8:	7802      	ldrb	r2, [r0, #0]
    9cea:	0003      	movs	r3, r0
    9cec:	700a      	strb	r2, [r1, #0]
    9cee:	7842      	ldrb	r2, [r0, #1]
    9cf0:	704a      	strb	r2, [r1, #1]
    9cf2:	491d      	ldr	r1, [pc, #116]	; (9d68 <generalFrameConstruct+0x84>)
    9cf4:	780a      	ldrb	r2, [r1, #0]
    9cf6:	3201      	adds	r2, #1
    9cf8:	b2d2      	uxtb	r2, r2
    9cfa:	70a2      	strb	r2, [r4, #2]
    9cfc:	700a      	strb	r2, [r1, #0]
    9cfe:	7842      	ldrb	r2, [r0, #1]
    9d00:	0691      	lsls	r1, r2, #26
    9d02:	d42b      	bmi.n	9d5c <generalFrameConstruct+0x78>
    9d04:	8842      	ldrh	r2, [r0, #2]
    9d06:	2516      	movs	r5, #22
    9d08:	70e2      	strb	r2, [r4, #3]
    9d0a:	8842      	ldrh	r2, [r0, #2]
    9d0c:	260e      	movs	r6, #14
    9d0e:	0a12      	lsrs	r2, r2, #8
    9d10:	7122      	strb	r2, [r4, #4]
    9d12:	8882      	ldrh	r2, [r0, #4]
    9d14:	210a      	movs	r1, #10
    9d16:	7162      	strb	r2, [r4, #5]
    9d18:	8882      	ldrh	r2, [r0, #4]
    9d1a:	2709      	movs	r7, #9
    9d1c:	0a12      	lsrs	r2, r2, #8
    9d1e:	71a2      	strb	r2, [r4, #6]
    9d20:	88c2      	ldrh	r2, [r0, #6]
    9d22:	71e2      	strb	r2, [r4, #7]
    9d24:	88c2      	ldrh	r2, [r0, #6]
    9d26:	0a12      	lsrs	r2, r2, #8
    9d28:	7222      	strb	r2, [r4, #8]
    9d2a:	7842      	ldrb	r2, [r0, #1]
    9d2c:	2009      	movs	r0, #9
    9d2e:	0752      	lsls	r2, r2, #29
    9d30:	d513      	bpl.n	9d5a <generalFrameConstruct+0x76>
    9d32:	4a0e      	ldr	r2, [pc, #56]	; (9d6c <generalFrameConstruct+0x88>)
    9d34:	6810      	ldr	r0, [r2, #0]
    9d36:	2220      	movs	r2, #32
    9d38:	5c82      	ldrb	r2, [r0, r2]
    9d3a:	480d      	ldr	r0, [pc, #52]	; (9d70 <generalFrameConstruct+0x8c>)
    9d3c:	741a      	strb	r2, [r3, #16]
    9d3e:	6800      	ldr	r0, [r0, #0]
    9d40:	3314      	adds	r3, #20
    9d42:	6018      	str	r0, [r3, #0]
    9d44:	55e2      	strb	r2, [r4, r7]
    9d46:	1860      	adds	r0, r4, r1
    9d48:	2204      	movs	r2, #4
    9d4a:	0019      	movs	r1, r3
    9d4c:	4f09      	ldr	r7, [pc, #36]	; (9d74 <generalFrameConstruct+0x90>)
    9d4e:	47b8      	blx	r7
    9d50:	19a0      	adds	r0, r4, r6
    9d52:	2208      	movs	r2, #8
    9d54:	4908      	ldr	r1, [pc, #32]	; (9d78 <generalFrameConstruct+0x94>)
    9d56:	47b8      	blx	r7
    9d58:	0028      	movs	r0, r5
    9d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9d5c:	2510      	movs	r5, #16
    9d5e:	2608      	movs	r6, #8
    9d60:	2104      	movs	r1, #4
    9d62:	2703      	movs	r7, #3
    9d64:	2003      	movs	r0, #3
    9d66:	e7e2      	b.n	9d2e <generalFrameConstruct+0x4a>
    9d68:	200037f0 	.word	0x200037f0
    9d6c:	200037d8 	.word	0x200037d8
    9d70:	20003864 	.word	0x20003864
    9d74:	0000c953 	.word	0x0000c953
    9d78:	2000016c 	.word	0x2000016c

00009d7c <frameTransmit>:
    9d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9d7e:	4657      	mov	r7, sl
    9d80:	464e      	mov	r6, r9
    9d82:	46de      	mov	lr, fp
    9d84:	4645      	mov	r5, r8
    9d86:	b5e0      	push	{r5, r6, r7, lr}
    9d88:	b085      	sub	sp, #20
    9d8a:	4699      	mov	r9, r3
    9d8c:	ab0e      	add	r3, sp, #56	; 0x38
    9d8e:	781e      	ldrb	r6, [r3, #0]
    9d90:	ab10      	add	r3, sp, #64	; 0x40
    9d92:	781b      	ldrb	r3, [r3, #0]
    9d94:	0007      	movs	r7, r0
    9d96:	469a      	mov	sl, r3
    9d98:	2028      	movs	r0, #40	; 0x28
    9d9a:	4b45      	ldr	r3, [pc, #276]	; (9eb0 <frameTransmit+0x134>)
    9d9c:	4688      	mov	r8, r1
    9d9e:	9203      	str	r2, [sp, #12]
    9da0:	4798      	blx	r3
    9da2:	1e04      	subs	r4, r0, #0
    9da4:	d100      	bne.n	9da8 <frameTransmit+0x2c>
    9da6:	e081      	b.n	9eac <frameTransmit+0x130>
    9da8:	2300      	movs	r3, #0
    9daa:	7603      	strb	r3, [r0, #24]
    9dac:	787b      	ldrb	r3, [r7, #1]
    9dae:	075b      	lsls	r3, r3, #29
    9db0:	d45b      	bmi.n	9e6a <frameTransmit+0xee>
    9db2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9db4:	781a      	ldrb	r2, [r3, #0]
    9db6:	785b      	ldrb	r3, [r3, #1]
    9db8:	2e02      	cmp	r6, #2
    9dba:	d06b      	beq.n	9e94 <frameTransmit+0x118>
    9dbc:	2101      	movs	r1, #1
    9dbe:	2200      	movs	r2, #0
    9dc0:	2020      	movs	r0, #32
    9dc2:	7e23      	ldrb	r3, [r4, #24]
    9dc4:	0149      	lsls	r1, r1, #5
    9dc6:	4383      	bics	r3, r0
    9dc8:	430b      	orrs	r3, r1
    9dca:	2104      	movs	r1, #4
    9dcc:	0092      	lsls	r2, r2, #2
    9dce:	438b      	bics	r3, r1
    9dd0:	4313      	orrs	r3, r2
    9dd2:	2208      	movs	r2, #8
    9dd4:	4393      	bics	r3, r2
    9dd6:	7623      	strb	r3, [r4, #24]
    9dd8:	4b36      	ldr	r3, [pc, #216]	; (9eb4 <frameTransmit+0x138>)
    9dda:	881a      	ldrh	r2, [r3, #0]
    9ddc:	4b36      	ldr	r3, [pc, #216]	; (9eb8 <frameTransmit+0x13c>)
    9dde:	429a      	cmp	r2, r3
    9de0:	d062      	beq.n	9ea8 <frameTransmit+0x12c>
    9de2:	787a      	ldrb	r2, [r7, #1]
    9de4:	2301      	movs	r3, #1
    9de6:	4211      	tst	r1, r2
    9de8:	d136      	bne.n	9e58 <frameTransmit+0xdc>
    9dea:	2221      	movs	r2, #33	; 0x21
    9dec:	54a3      	strb	r3, [r4, r2]
    9dee:	1eb3      	subs	r3, r6, #2
    9df0:	425a      	negs	r2, r3
    9df2:	4153      	adcs	r3, r2
    9df4:	2220      	movs	r2, #32
    9df6:	2101      	movs	r1, #1
    9df8:	54a3      	strb	r3, [r4, r2]
    9dfa:	7e23      	ldrb	r3, [r4, #24]
    9dfc:	089a      	lsrs	r2, r3, #2
    9dfe:	4051      	eors	r1, r2
    9e00:	2201      	movs	r2, #1
    9e02:	400a      	ands	r2, r1
    9e04:	2140      	movs	r1, #64	; 0x40
    9e06:	0192      	lsls	r2, r2, #6
    9e08:	438b      	bics	r3, r1
    9e0a:	4313      	orrs	r3, r2
    9e0c:	2280      	movs	r2, #128	; 0x80
    9e0e:	4252      	negs	r2, r2
    9e10:	4313      	orrs	r3, r2
    9e12:	7623      	strb	r3, [r4, #24]
    9e14:	887b      	ldrh	r3, [r7, #2]
    9e16:	0027      	movs	r7, r4
    9e18:	8463      	strh	r3, [r4, #34]	; 0x22
    9e1a:	464b      	mov	r3, r9
    9e1c:	3708      	adds	r7, #8
    9e1e:	6163      	str	r3, [r4, #20]
    9e20:	0032      	movs	r2, r6
    9e22:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9e24:	4b25      	ldr	r3, [pc, #148]	; (9ebc <frameTransmit+0x140>)
    9e26:	0038      	movs	r0, r7
    9e28:	4798      	blx	r3
    9e2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    9e2c:	4652      	mov	r2, sl
    9e2e:	6123      	str	r3, [r4, #16]
    9e30:	2325      	movs	r3, #37	; 0x25
    9e32:	61e7      	str	r7, [r4, #28]
    9e34:	54e2      	strb	r2, [r4, r3]
    9e36:	9b03      	ldr	r3, [sp, #12]
    9e38:	4821      	ldr	r0, [pc, #132]	; (9ec0 <frameTransmit+0x144>)
    9e3a:	4443      	add	r3, r8
    9e3c:	001d      	movs	r5, r3
    9e3e:	2324      	movs	r3, #36	; 0x24
    9e40:	0021      	movs	r1, r4
    9e42:	54e5      	strb	r5, [r4, r3]
    9e44:	4b1f      	ldr	r3, [pc, #124]	; (9ec4 <frameTransmit+0x148>)
    9e46:	4798      	blx	r3
    9e48:	2001      	movs	r0, #1
    9e4a:	b005      	add	sp, #20
    9e4c:	bc3c      	pop	{r2, r3, r4, r5}
    9e4e:	4690      	mov	r8, r2
    9e50:	4699      	mov	r9, r3
    9e52:	46a2      	mov	sl, r4
    9e54:	46ab      	mov	fp, r5
    9e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9e58:	2100      	movs	r1, #0
    9e5a:	4a1b      	ldr	r2, [pc, #108]	; (9ec8 <frameTransmit+0x14c>)
    9e5c:	7812      	ldrb	r2, [r2, #0]
    9e5e:	3a06      	subs	r2, #6
    9e60:	b2d2      	uxtb	r2, r2
    9e62:	4293      	cmp	r3, r2
    9e64:	4149      	adcs	r1, r1
    9e66:	b2cb      	uxtb	r3, r1
    9e68:	e7bf      	b.n	9dea <frameTransmit+0x6e>
    9e6a:	4b18      	ldr	r3, [pc, #96]	; (9ecc <frameTransmit+0x150>)
    9e6c:	0030      	movs	r0, r6
    9e6e:	4798      	blx	r3
    9e70:	464b      	mov	r3, r9
    9e72:	9000      	str	r0, [sp, #0]
    9e74:	9a03      	ldr	r2, [sp, #12]
    9e76:	4641      	mov	r1, r8
    9e78:	0038      	movs	r0, r7
    9e7a:	4d15      	ldr	r5, [pc, #84]	; (9ed0 <frameTransmit+0x154>)
    9e7c:	47a8      	blx	r5
    9e7e:	28ff      	cmp	r0, #255	; 0xff
    9e80:	d014      	beq.n	9eac <frameTransmit+0x130>
    9e82:	9b03      	ldr	r3, [sp, #12]
    9e84:	181d      	adds	r5, r3, r0
    9e86:	b2eb      	uxtb	r3, r5
    9e88:	9303      	str	r3, [sp, #12]
    9e8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9e8c:	781a      	ldrb	r2, [r3, #0]
    9e8e:	785b      	ldrb	r3, [r3, #1]
    9e90:	2e02      	cmp	r6, #2
    9e92:	d193      	bne.n	9dbc <frameTransmit+0x40>
    9e94:	021b      	lsls	r3, r3, #8
    9e96:	189b      	adds	r3, r3, r2
    9e98:	4a07      	ldr	r2, [pc, #28]	; (9eb8 <frameTransmit+0x13c>)
    9e9a:	b29b      	uxth	r3, r3
    9e9c:	4293      	cmp	r3, r2
    9e9e:	d000      	beq.n	9ea2 <frameTransmit+0x126>
    9ea0:	e78c      	b.n	9dbc <frameTransmit+0x40>
    9ea2:	2100      	movs	r1, #0
    9ea4:	2201      	movs	r2, #1
    9ea6:	e78b      	b.n	9dc0 <frameTransmit+0x44>
    9ea8:	2300      	movs	r3, #0
    9eaa:	e79e      	b.n	9dea <frameTransmit+0x6e>
    9eac:	2000      	movs	r0, #0
    9eae:	e7cc      	b.n	9e4a <frameTransmit+0xce>
    9eb0:	00006549 	.word	0x00006549
    9eb4:	2000381c 	.word	0x2000381c
    9eb8:	0000ffff 	.word	0x0000ffff
    9ebc:	0000c953 	.word	0x0000c953
    9ec0:	20003810 	.word	0x20003810
    9ec4:	000066b5 	.word	0x000066b5
    9ec8:	20000a70 	.word	0x20000a70
    9ecc:	0000c3c9 	.word	0x0000c3c9
    9ed0:	0000c3ed 	.word	0x0000c3ed

00009ed4 <sendDataFrame>:
    9ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ed6:	464e      	mov	r6, r9
    9ed8:	4657      	mov	r7, sl
    9eda:	4645      	mov	r5, r8
    9edc:	46de      	mov	lr, fp
    9ede:	b5e0      	push	{r5, r6, r7, lr}
    9ee0:	b091      	sub	sp, #68	; 0x44
    9ee2:	ab04      	add	r3, sp, #16
    9ee4:	469c      	mov	ip, r3
    9ee6:	270e      	movs	r7, #14
    9ee8:	4bc3      	ldr	r3, [pc, #780]	; (a1f8 <sendDataFrame+0x324>)
    9eea:	4467      	add	r7, ip
    9eec:	4699      	mov	r9, r3
    9eee:	881b      	ldrh	r3, [r3, #0]
    9ef0:	b28d      	uxth	r5, r1
    9ef2:	0006      	movs	r6, r0
    9ef4:	9202      	str	r2, [sp, #8]
    9ef6:	9703      	str	r7, [sp, #12]
    9ef8:	8039      	strh	r1, [r7, #0]
    9efa:	42ab      	cmp	r3, r5
    9efc:	d100      	bne.n	9f00 <sendDataFrame+0x2c>
    9efe:	e119      	b.n	a134 <sendDataFrame+0x260>
    9f00:	2800      	cmp	r0, #0
    9f02:	d100      	bne.n	9f06 <sendDataFrame+0x32>
    9f04:	e114      	b.n	a130 <sendDataFrame+0x25c>
    9f06:	2078      	movs	r0, #120	; 0x78
    9f08:	4bbc      	ldr	r3, [pc, #752]	; (a1fc <sendDataFrame+0x328>)
    9f0a:	4798      	blx	r3
    9f0c:	4680      	mov	r8, r0
    9f0e:	2800      	cmp	r0, #0
    9f10:	d100      	bne.n	9f14 <sendDataFrame+0x40>
    9f12:	e108      	b.n	a126 <sendDataFrame+0x252>
    9f14:	2108      	movs	r1, #8
    9f16:	8bb2      	ldrh	r2, [r6, #28]
    9f18:	ac08      	add	r4, sp, #32
    9f1a:	4694      	mov	ip, r2
    9f1c:	7862      	ldrb	r2, [r4, #1]
    9f1e:	8bf3      	ldrh	r3, [r6, #30]
    9f20:	438a      	bics	r2, r1
    9f22:	2104      	movs	r1, #4
    9f24:	430a      	orrs	r2, r1
    9f26:	49b6      	ldr	r1, [pc, #728]	; (a200 <sendDataFrame+0x32c>)
    9f28:	80e3      	strh	r3, [r4, #6]
    9f2a:	8809      	ldrh	r1, [r1, #0]
    9f2c:	7e73      	ldrb	r3, [r6, #25]
    9f2e:	8061      	strh	r1, [r4, #2]
    9f30:	4661      	mov	r1, ip
    9f32:	469c      	mov	ip, r3
    9f34:	2303      	movs	r3, #3
    9f36:	469a      	mov	sl, r3
    9f38:	80a1      	strh	r1, [r4, #4]
    9f3a:	4663      	mov	r3, ip
    9f3c:	4651      	mov	r1, sl
    9f3e:	2720      	movs	r7, #32
    9f40:	400b      	ands	r3, r1
    9f42:	469b      	mov	fp, r3
    9f44:	237f      	movs	r3, #127	; 0x7f
    9f46:	b2d2      	uxtb	r2, r2
    9f48:	43ba      	bics	r2, r7
    9f4a:	4013      	ands	r3, r2
    9f4c:	4652      	mov	r2, sl
    9f4e:	438b      	bics	r3, r1
    9f50:	4661      	mov	r1, ip
    9f52:	320d      	adds	r2, #13
    9f54:	400a      	ands	r2, r1
    9f56:	4659      	mov	r1, fp
    9f58:	430b      	orrs	r3, r1
    9f5a:	2110      	movs	r1, #16
    9f5c:	438b      	bics	r3, r1
    9f5e:	431a      	orrs	r2, r3
    9f60:	20ff      	movs	r0, #255	; 0xff
    9f62:	4643      	mov	r3, r8
    9f64:	7062      	strb	r2, [r4, #1]
    9f66:	4642      	mov	r2, r8
    9f68:	7020      	strb	r0, [r4, #0]
    9f6a:	7018      	strb	r0, [r3, #0]
    9f6c:	7863      	ldrb	r3, [r4, #1]
    9f6e:	7053      	strb	r3, [r2, #1]
    9f70:	4ba4      	ldr	r3, [pc, #656]	; (a204 <sendDataFrame+0x330>)
    9f72:	469a      	mov	sl, r3
    9f74:	4652      	mov	r2, sl
    9f76:	781b      	ldrb	r3, [r3, #0]
    9f78:	3301      	adds	r3, #1
    9f7a:	b2db      	uxtb	r3, r3
    9f7c:	7013      	strb	r3, [r2, #0]
    9f7e:	4642      	mov	r2, r8
    9f80:	7093      	strb	r3, [r2, #2]
    9f82:	7863      	ldrb	r3, [r4, #1]
    9f84:	421f      	tst	r7, r3
    9f86:	d100      	bne.n	9f8a <sendDataFrame+0xb6>
    9f88:	e08e      	b.n	a0a8 <sendDataFrame+0x1d4>
    9f8a:	2210      	movs	r2, #16
    9f8c:	2103      	movs	r1, #3
    9f8e:	0017      	movs	r7, r2
    9f90:	9206      	str	r2, [sp, #24]
    9f92:	3a08      	subs	r2, #8
    9f94:	4693      	mov	fp, r2
    9f96:	2003      	movs	r0, #3
    9f98:	3a04      	subs	r2, #4
    9f9a:	9105      	str	r1, [sp, #20]
    9f9c:	075b      	lsls	r3, r3, #29
    9f9e:	d500      	bpl.n	9fa2 <sendDataFrame+0xce>
    9fa0:	e09e      	b.n	a0e0 <sendDataFrame+0x20c>
    9fa2:	4b99      	ldr	r3, [pc, #612]	; (a208 <sendDataFrame+0x334>)
    9fa4:	9304      	str	r3, [sp, #16]
    9fa6:	7cf3      	ldrb	r3, [r6, #19]
    9fa8:	2b00      	cmp	r3, #0
    9faa:	d100      	bne.n	9fae <sendDataFrame+0xda>
    9fac:	e0b6      	b.n	a11c <sendDataFrame+0x248>
    9fae:	2320      	movs	r3, #32
    9fb0:	4642      	mov	r2, r8
    9fb2:	5cf3      	ldrb	r3, [r6, r3]
    9fb4:	7093      	strb	r3, [r2, #2]
    9fb6:	4653      	mov	r3, sl
    9fb8:	4652      	mov	r2, sl
    9fba:	781b      	ldrb	r3, [r3, #0]
    9fbc:	3b01      	subs	r3, #1
    9fbe:	7013      	strb	r3, [r2, #0]
    9fc0:	2338      	movs	r3, #56	; 0x38
    9fc2:	0031      	movs	r1, r6
    9fc4:	469a      	mov	sl, r3
    9fc6:	5cf2      	ldrb	r2, [r6, r3]
    9fc8:	4440      	add	r0, r8
    9fca:	9b04      	ldr	r3, [sp, #16]
    9fcc:	3139      	adds	r1, #57	; 0x39
    9fce:	4798      	blx	r3
    9fd0:	4653      	mov	r3, sl
    9fd2:	5cf3      	ldrb	r3, [r6, r3]
    9fd4:	469b      	mov	fp, r3
    9fd6:	4b8d      	ldr	r3, [pc, #564]	; (a20c <sendDataFrame+0x338>)
    9fd8:	429d      	cmp	r5, r3
    9fda:	d100      	bne.n	9fde <sendDataFrame+0x10a>
    9fdc:	e0d1      	b.n	a182 <sendDataFrame+0x2ae>
    9fde:	7cb3      	ldrb	r3, [r6, #18]
    9fe0:	2028      	movs	r0, #40	; 0x28
    9fe2:	469a      	mov	sl, r3
    9fe4:	4b85      	ldr	r3, [pc, #532]	; (a1fc <sendDataFrame+0x328>)
    9fe6:	4798      	blx	r3
    9fe8:	1e05      	subs	r5, r0, #0
    9fea:	d100      	bne.n	9fee <sendDataFrame+0x11a>
    9fec:	e09b      	b.n	a126 <sendDataFrame+0x252>
    9fee:	2300      	movs	r3, #0
    9ff0:	7603      	strb	r3, [r0, #24]
    9ff2:	7863      	ldrb	r3, [r4, #1]
    9ff4:	075b      	lsls	r3, r3, #29
    9ff6:	d500      	bpl.n	9ffa <sendDataFrame+0x126>
    9ff8:	e0ae      	b.n	a158 <sendDataFrame+0x284>
    9ffa:	9b03      	ldr	r3, [sp, #12]
    9ffc:	785a      	ldrb	r2, [r3, #1]
    9ffe:	781b      	ldrb	r3, [r3, #0]
    a000:	0212      	lsls	r2, r2, #8
    a002:	189b      	adds	r3, r3, r2
    a004:	4a81      	ldr	r2, [pc, #516]	; (a20c <sendDataFrame+0x338>)
    a006:	b29b      	uxth	r3, r3
    a008:	4293      	cmp	r3, r2
    a00a:	d100      	bne.n	a00e <sendDataFrame+0x13a>
    a00c:	e0b4      	b.n	a178 <sendDataFrame+0x2a4>
    a00e:	2201      	movs	r2, #1
    a010:	2100      	movs	r1, #0
    a012:	2020      	movs	r0, #32
    a014:	7e2b      	ldrb	r3, [r5, #24]
    a016:	0152      	lsls	r2, r2, #5
    a018:	4383      	bics	r3, r0
    a01a:	4313      	orrs	r3, r2
    a01c:	2204      	movs	r2, #4
    a01e:	0089      	lsls	r1, r1, #2
    a020:	4393      	bics	r3, r2
    a022:	430b      	orrs	r3, r1
    a024:	2108      	movs	r1, #8
    a026:	438b      	bics	r3, r1
    a028:	762b      	strb	r3, [r5, #24]
    a02a:	464b      	mov	r3, r9
    a02c:	8819      	ldrh	r1, [r3, #0]
    a02e:	4b77      	ldr	r3, [pc, #476]	; (a20c <sendDataFrame+0x338>)
    a030:	4299      	cmp	r1, r3
    a032:	d100      	bne.n	a036 <sendDataFrame+0x162>
    a034:	e0a3      	b.n	a17e <sendDataFrame+0x2aa>
    a036:	7861      	ldrb	r1, [r4, #1]
    a038:	2301      	movs	r3, #1
    a03a:	420a      	tst	r2, r1
    a03c:	d000      	beq.n	a040 <sendDataFrame+0x16c>
    a03e:	e082      	b.n	a146 <sendDataFrame+0x272>
    a040:	2221      	movs	r2, #33	; 0x21
    a042:	54ab      	strb	r3, [r5, r2]
    a044:	2320      	movs	r3, #32
    a046:	2001      	movs	r0, #1
    a048:	3a20      	subs	r2, #32
    a04a:	54ea      	strb	r2, [r5, r3]
    a04c:	7e2b      	ldrb	r3, [r5, #24]
    a04e:	0899      	lsrs	r1, r3, #2
    a050:	4041      	eors	r1, r0
    a052:	400a      	ands	r2, r1
    a054:	2140      	movs	r1, #64	; 0x40
    a056:	0192      	lsls	r2, r2, #6
    a058:	438b      	bics	r3, r1
    a05a:	4313      	orrs	r3, r2
    a05c:	2280      	movs	r2, #128	; 0x80
    a05e:	4252      	negs	r2, r2
    a060:	4313      	orrs	r3, r2
    a062:	762b      	strb	r3, [r5, #24]
    a064:	8863      	ldrh	r3, [r4, #2]
    a066:	002c      	movs	r4, r5
    a068:	846b      	strh	r3, [r5, #34]	; 0x22
    a06a:	4643      	mov	r3, r8
    a06c:	3408      	adds	r4, #8
    a06e:	616b      	str	r3, [r5, #20]
    a070:	3282      	adds	r2, #130	; 0x82
    a072:	9903      	ldr	r1, [sp, #12]
    a074:	9b04      	ldr	r3, [sp, #16]
    a076:	0020      	movs	r0, r4
    a078:	4798      	blx	r3
    a07a:	9b02      	ldr	r3, [sp, #8]
    a07c:	4652      	mov	r2, sl
    a07e:	612b      	str	r3, [r5, #16]
    a080:	2325      	movs	r3, #37	; 0x25
    a082:	61ec      	str	r4, [r5, #28]
    a084:	54ea      	strb	r2, [r5, r3]
    a086:	9b05      	ldr	r3, [sp, #20]
    a088:	0029      	movs	r1, r5
    a08a:	445b      	add	r3, fp
    a08c:	0018      	movs	r0, r3
    a08e:	2324      	movs	r3, #36	; 0x24
    a090:	54e8      	strb	r0, [r5, r3]
    a092:	485f      	ldr	r0, [pc, #380]	; (a210 <sendDataFrame+0x33c>)
    a094:	4b5f      	ldr	r3, [pc, #380]	; (a214 <sendDataFrame+0x340>)
    a096:	4798      	blx	r3
    a098:	2001      	movs	r0, #1
    a09a:	b011      	add	sp, #68	; 0x44
    a09c:	bc3c      	pop	{r2, r3, r4, r5}
    a09e:	4690      	mov	r8, r2
    a0a0:	4699      	mov	r9, r3
    a0a2:	46a2      	mov	sl, r4
    a0a4:	46ab      	mov	fp, r5
    a0a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a0a8:	4641      	mov	r1, r8
    a0aa:	8862      	ldrh	r2, [r4, #2]
    a0ac:	38f6      	subs	r0, #246	; 0xf6
    a0ae:	70ca      	strb	r2, [r1, #3]
    a0b0:	8862      	ldrh	r2, [r4, #2]
    a0b2:	0a12      	lsrs	r2, r2, #8
    a0b4:	710a      	strb	r2, [r1, #4]
    a0b6:	88a2      	ldrh	r2, [r4, #4]
    a0b8:	714a      	strb	r2, [r1, #5]
    a0ba:	88a2      	ldrh	r2, [r4, #4]
    a0bc:	0a12      	lsrs	r2, r2, #8
    a0be:	718a      	strb	r2, [r1, #6]
    a0c0:	88e2      	ldrh	r2, [r4, #6]
    a0c2:	71ca      	strb	r2, [r1, #7]
    a0c4:	88e2      	ldrh	r2, [r4, #6]
    a0c6:	0a12      	lsrs	r2, r2, #8
    a0c8:	720a      	strb	r2, [r1, #8]
    a0ca:	2216      	movs	r2, #22
    a0cc:	2109      	movs	r1, #9
    a0ce:	0017      	movs	r7, r2
    a0d0:	9206      	str	r2, [sp, #24]
    a0d2:	3a08      	subs	r2, #8
    a0d4:	4693      	mov	fp, r2
    a0d6:	9105      	str	r1, [sp, #20]
    a0d8:	3a04      	subs	r2, #4
    a0da:	075b      	lsls	r3, r3, #29
    a0dc:	d400      	bmi.n	a0e0 <sendDataFrame+0x20c>
    a0de:	e760      	b.n	9fa2 <sendDataFrame+0xce>
    a0e0:	4b4d      	ldr	r3, [pc, #308]	; (a218 <sendDataFrame+0x344>)
    a0e2:	4442      	add	r2, r8
    a0e4:	6819      	ldr	r1, [r3, #0]
    a0e6:	2320      	movs	r3, #32
    a0e8:	5ccb      	ldrb	r3, [r1, r3]
    a0ea:	494c      	ldr	r1, [pc, #304]	; (a21c <sendDataFrame+0x348>)
    a0ec:	7423      	strb	r3, [r4, #16]
    a0ee:	6809      	ldr	r1, [r1, #0]
    a0f0:	6161      	str	r1, [r4, #20]
    a0f2:	4641      	mov	r1, r8
    a0f4:	540b      	strb	r3, [r1, r0]
    a0f6:	4b44      	ldr	r3, [pc, #272]	; (a208 <sendDataFrame+0x334>)
    a0f8:	0010      	movs	r0, r2
    a0fa:	a90d      	add	r1, sp, #52	; 0x34
    a0fc:	2204      	movs	r2, #4
    a0fe:	9304      	str	r3, [sp, #16]
    a100:	4798      	blx	r3
    a102:	4658      	mov	r0, fp
    a104:	9b04      	ldr	r3, [sp, #16]
    a106:	4440      	add	r0, r8
    a108:	2208      	movs	r2, #8
    a10a:	4945      	ldr	r1, [pc, #276]	; (a220 <sendDataFrame+0x34c>)
    a10c:	4798      	blx	r3
    a10e:	9b06      	ldr	r3, [sp, #24]
    a110:	0038      	movs	r0, r7
    a112:	9305      	str	r3, [sp, #20]
    a114:	7cf3      	ldrb	r3, [r6, #19]
    a116:	2b00      	cmp	r3, #0
    a118:	d000      	beq.n	a11c <sendDataFrame+0x248>
    a11a:	e748      	b.n	9fae <sendDataFrame+0xda>
    a11c:	4643      	mov	r3, r8
    a11e:	789a      	ldrb	r2, [r3, #2]
    a120:	2320      	movs	r3, #32
    a122:	54f2      	strb	r2, [r6, r3]
    a124:	e74c      	b.n	9fc0 <sendDataFrame+0xec>
    a126:	7cb0      	ldrb	r0, [r6, #18]
    a128:	0032      	movs	r2, r6
    a12a:	2101      	movs	r1, #1
    a12c:	9b02      	ldr	r3, [sp, #8]
    a12e:	4798      	blx	r3
    a130:	2000      	movs	r0, #0
    a132:	e7b2      	b.n	a09a <sendDataFrame+0x1c6>
    a134:	9b02      	ldr	r3, [sp, #8]
    a136:	2b00      	cmp	r3, #0
    a138:	d0fa      	beq.n	a130 <sendDataFrame+0x25c>
    a13a:	7c80      	ldrb	r0, [r0, #18]
    a13c:	0032      	movs	r2, r6
    a13e:	2101      	movs	r1, #1
    a140:	4798      	blx	r3
    a142:	2000      	movs	r0, #0
    a144:	e7a9      	b.n	a09a <sendDataFrame+0x1c6>
    a146:	2100      	movs	r1, #0
    a148:	4a36      	ldr	r2, [pc, #216]	; (a224 <sendDataFrame+0x350>)
    a14a:	7812      	ldrb	r2, [r2, #0]
    a14c:	3a06      	subs	r2, #6
    a14e:	b2d2      	uxtb	r2, r2
    a150:	4293      	cmp	r3, r2
    a152:	4149      	adcs	r1, r1
    a154:	b2cb      	uxtb	r3, r1
    a156:	e773      	b.n	a040 <sendDataFrame+0x16c>
    a158:	4b33      	ldr	r3, [pc, #204]	; (a228 <sendDataFrame+0x354>)
    a15a:	2002      	movs	r0, #2
    a15c:	4798      	blx	r3
    a15e:	4643      	mov	r3, r8
    a160:	9000      	str	r0, [sp, #0]
    a162:	465a      	mov	r2, fp
    a164:	9905      	ldr	r1, [sp, #20]
    a166:	0020      	movs	r0, r4
    a168:	4f30      	ldr	r7, [pc, #192]	; (a22c <sendDataFrame+0x358>)
    a16a:	47b8      	blx	r7
    a16c:	28ff      	cmp	r0, #255	; 0xff
    a16e:	d0da      	beq.n	a126 <sendDataFrame+0x252>
    a170:	4458      	add	r0, fp
    a172:	b2c3      	uxtb	r3, r0
    a174:	469b      	mov	fp, r3
    a176:	e740      	b.n	9ffa <sendDataFrame+0x126>
    a178:	2200      	movs	r2, #0
    a17a:	2101      	movs	r1, #1
    a17c:	e749      	b.n	a012 <sendDataFrame+0x13e>
    a17e:	2300      	movs	r3, #0
    a180:	e75e      	b.n	a040 <sendDataFrame+0x16c>
    a182:	464b      	mov	r3, r9
    a184:	2228      	movs	r2, #40	; 0x28
    a186:	881b      	ldrh	r3, [r3, #0]
    a188:	b29b      	uxth	r3, r3
    a18a:	001f      	movs	r7, r3
    a18c:	4b28      	ldr	r3, [pc, #160]	; (a230 <sendDataFrame+0x35c>)
    a18e:	681b      	ldr	r3, [r3, #0]
    a190:	5c9a      	ldrb	r2, [r3, r2]
    a192:	2a00      	cmp	r2, #0
    a194:	d100      	bne.n	a198 <sendDataFrame+0x2c4>
    a196:	e722      	b.n	9fde <sendDataFrame+0x10a>
    a198:	6998      	ldr	r0, [r3, #24]
    a19a:	8803      	ldrh	r3, [r0, #0]
    a19c:	42ab      	cmp	r3, r5
    a19e:	d028      	beq.n	a1f2 <sendDataFrame+0x31e>
    a1a0:	3a01      	subs	r2, #1
    a1a2:	b2d2      	uxtb	r2, r2
    a1a4:	3201      	adds	r2, #1
    a1a6:	0092      	lsls	r2, r2, #2
    a1a8:	1d03      	adds	r3, r0, #4
    a1aa:	1882      	adds	r2, r0, r2
    a1ac:	46ac      	mov	ip, r5
    a1ae:	46b2      	mov	sl, r6
    a1b0:	e006      	b.n	a1c0 <sendDataFrame+0x2ec>
    a1b2:	1a1e      	subs	r6, r3, r0
    a1b4:	001d      	movs	r5, r3
    a1b6:	3304      	adds	r3, #4
    a1b8:	1f19      	subs	r1, r3, #4
    a1ba:	8809      	ldrh	r1, [r1, #0]
    a1bc:	4561      	cmp	r1, ip
    a1be:	d003      	beq.n	a1c8 <sendDataFrame+0x2f4>
    a1c0:	429a      	cmp	r2, r3
    a1c2:	d1f6      	bne.n	a1b2 <sendDataFrame+0x2de>
    a1c4:	4656      	mov	r6, sl
    a1c6:	e70a      	b.n	9fde <sendDataFrame+0x10a>
    a1c8:	4653      	mov	r3, sl
    a1ca:	46aa      	mov	sl, r5
    a1cc:	0035      	movs	r5, r6
    a1ce:	001e      	movs	r6, r3
    a1d0:	4652      	mov	r2, sl
    a1d2:	4643      	mov	r3, r8
    a1d4:	789b      	ldrb	r3, [r3, #2]
    a1d6:	8017      	strh	r7, [r2, #0]
    a1d8:	4a15      	ldr	r2, [pc, #84]	; (a230 <sendDataFrame+0x35c>)
    a1da:	6812      	ldr	r2, [r2, #0]
    a1dc:	6992      	ldr	r2, [r2, #24]
    a1de:	1952      	adds	r2, r2, r5
    a1e0:	7093      	strb	r3, [r2, #2]
    a1e2:	2229      	movs	r2, #41	; 0x29
    a1e4:	4b12      	ldr	r3, [pc, #72]	; (a230 <sendDataFrame+0x35c>)
    a1e6:	681b      	ldr	r3, [r3, #0]
    a1e8:	5c9a      	ldrb	r2, [r3, r2]
    a1ea:	699b      	ldr	r3, [r3, #24]
    a1ec:	195d      	adds	r5, r3, r5
    a1ee:	70ea      	strb	r2, [r5, #3]
    a1f0:	e6f5      	b.n	9fde <sendDataFrame+0x10a>
    a1f2:	4682      	mov	sl, r0
    a1f4:	2500      	movs	r5, #0
    a1f6:	e7eb      	b.n	a1d0 <sendDataFrame+0x2fc>
    a1f8:	2000381c 	.word	0x2000381c
    a1fc:	00006549 	.word	0x00006549
    a200:	20003808 	.word	0x20003808
    a204:	200037f0 	.word	0x200037f0
    a208:	0000c953 	.word	0x0000c953
    a20c:	0000ffff 	.word	0x0000ffff
    a210:	20003810 	.word	0x20003810
    a214:	000066b5 	.word	0x000066b5
    a218:	200037d8 	.word	0x200037d8
    a21c:	20003864 	.word	0x20003864
    a220:	2000016c 	.word	0x2000016c
    a224:	20000a70 	.word	0x20000a70
    a228:	0000c3c9 	.word	0x0000c3c9
    a22c:	0000c3ed 	.word	0x0000c3ed
    a230:	200037d4 	.word	0x200037d4

0000a234 <addRebroadcastTableEntry>:
    a234:	b5f0      	push	{r4, r5, r6, r7, lr}
    a236:	46c6      	mov	lr, r8
    a238:	2228      	movs	r2, #40	; 0x28
    a23a:	b500      	push	{lr}
    a23c:	4e17      	ldr	r6, [pc, #92]	; (a29c <addRebroadcastTableEntry+0x68>)
    a23e:	4684      	mov	ip, r0
    a240:	6833      	ldr	r3, [r6, #0]
    a242:	4688      	mov	r8, r1
    a244:	5c9a      	ldrb	r2, [r3, r2]
    a246:	2a00      	cmp	r2, #0
    a248:	d014      	beq.n	a274 <addRebroadcastTableEntry+0x40>
    a24a:	699d      	ldr	r5, [r3, #24]
    a24c:	4f14      	ldr	r7, [pc, #80]	; (a2a0 <addRebroadcastTableEntry+0x6c>)
    a24e:	882b      	ldrh	r3, [r5, #0]
    a250:	42bb      	cmp	r3, r7
    a252:	d012      	beq.n	a27a <addRebroadcastTableEntry+0x46>
    a254:	3a01      	subs	r2, #1
    a256:	b2d2      	uxtb	r2, r2
    a258:	3201      	adds	r2, #1
    a25a:	0092      	lsls	r2, r2, #2
    a25c:	1d2b      	adds	r3, r5, #4
    a25e:	18aa      	adds	r2, r5, r2
    a260:	e006      	b.n	a270 <addRebroadcastTableEntry+0x3c>
    a262:	1b59      	subs	r1, r3, r5
    a264:	0018      	movs	r0, r3
    a266:	3304      	adds	r3, #4
    a268:	1f1c      	subs	r4, r3, #4
    a26a:	8824      	ldrh	r4, [r4, #0]
    a26c:	42bc      	cmp	r4, r7
    a26e:	d006      	beq.n	a27e <addRebroadcastTableEntry+0x4a>
    a270:	4293      	cmp	r3, r2
    a272:	d1f6      	bne.n	a262 <addRebroadcastTableEntry+0x2e>
    a274:	bc04      	pop	{r2}
    a276:	4690      	mov	r8, r2
    a278:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a27a:	0028      	movs	r0, r5
    a27c:	2100      	movs	r1, #0
    a27e:	4663      	mov	r3, ip
    a280:	4642      	mov	r2, r8
    a282:	8003      	strh	r3, [r0, #0]
    a284:	6833      	ldr	r3, [r6, #0]
    a286:	699b      	ldr	r3, [r3, #24]
    a288:	185b      	adds	r3, r3, r1
    a28a:	709a      	strb	r2, [r3, #2]
    a28c:	2229      	movs	r2, #41	; 0x29
    a28e:	6833      	ldr	r3, [r6, #0]
    a290:	5c9a      	ldrb	r2, [r3, r2]
    a292:	699b      	ldr	r3, [r3, #24]
    a294:	185b      	adds	r3, r3, r1
    a296:	70da      	strb	r2, [r3, #3]
    a298:	e7ec      	b.n	a274 <addRebroadcastTableEntry+0x40>
    a29a:	46c0      	nop			; (mov r8, r8)
    a29c:	200037d4 	.word	0x200037d4
    a2a0:	0000ffff 	.word	0x0000ffff

0000a2a4 <initRebroadcastTable>:
    a2a4:	2328      	movs	r3, #40	; 0x28
    a2a6:	b530      	push	{r4, r5, lr}
    a2a8:	4809      	ldr	r0, [pc, #36]	; (a2d0 <initRebroadcastTable+0x2c>)
    a2aa:	6802      	ldr	r2, [r0, #0]
    a2ac:	5cd1      	ldrb	r1, [r2, r3]
    a2ae:	2300      	movs	r3, #0
    a2b0:	2900      	cmp	r1, #0
    a2b2:	d00b      	beq.n	a2cc <initRebroadcastTable+0x28>
    a2b4:	2501      	movs	r5, #1
    a2b6:	2428      	movs	r4, #40	; 0x28
    a2b8:	426d      	negs	r5, r5
    a2ba:	6992      	ldr	r2, [r2, #24]
    a2bc:	0099      	lsls	r1, r3, #2
    a2be:	528d      	strh	r5, [r1, r2]
    a2c0:	6802      	ldr	r2, [r0, #0]
    a2c2:	3301      	adds	r3, #1
    a2c4:	5d11      	ldrb	r1, [r2, r4]
    a2c6:	b2db      	uxtb	r3, r3
    a2c8:	4299      	cmp	r1, r3
    a2ca:	d8f6      	bhi.n	a2ba <initRebroadcastTable+0x16>
    a2cc:	bd30      	pop	{r4, r5, pc}
    a2ce:	46c0      	nop			; (mov r8, r8)
    a2d0:	200037d4 	.word	0x200037d4

0000a2d4 <rebroadcastTimerHandler>:
    a2d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a2d6:	46c6      	mov	lr, r8
    a2d8:	2328      	movs	r3, #40	; 0x28
    a2da:	b500      	push	{lr}
    a2dc:	4e13      	ldr	r6, [pc, #76]	; (a32c <rebroadcastTimerHandler+0x58>)
    a2de:	6834      	ldr	r4, [r6, #0]
    a2e0:	5ce7      	ldrb	r7, [r4, r3]
    a2e2:	2300      	movs	r3, #0
    a2e4:	2f00      	cmp	r7, #0
    a2e6:	d01e      	beq.n	a326 <rebroadcastTimerHandler+0x52>
    a2e8:	2201      	movs	r2, #1
    a2ea:	4252      	negs	r2, r2
    a2ec:	4694      	mov	ip, r2
    a2ee:	3229      	adds	r2, #41	; 0x29
    a2f0:	4690      	mov	r8, r2
    a2f2:	4d0f      	ldr	r5, [pc, #60]	; (a330 <rebroadcastTimerHandler+0x5c>)
    a2f4:	69a2      	ldr	r2, [r4, #24]
    a2f6:	0098      	lsls	r0, r3, #2
    a2f8:	1812      	adds	r2, r2, r0
    a2fa:	8811      	ldrh	r1, [r2, #0]
    a2fc:	42a9      	cmp	r1, r5
    a2fe:	d00e      	beq.n	a31e <rebroadcastTimerHandler+0x4a>
    a300:	78d1      	ldrb	r1, [r2, #3]
    a302:	2900      	cmp	r1, #0
    a304:	d00b      	beq.n	a31e <rebroadcastTimerHandler+0x4a>
    a306:	3901      	subs	r1, #1
    a308:	b2c9      	uxtb	r1, r1
    a30a:	70d1      	strb	r1, [r2, #3]
    a30c:	2900      	cmp	r1, #0
    a30e:	d103      	bne.n	a318 <rebroadcastTimerHandler+0x44>
    a310:	4661      	mov	r1, ip
    a312:	6832      	ldr	r2, [r6, #0]
    a314:	6992      	ldr	r2, [r2, #24]
    a316:	5211      	strh	r1, [r2, r0]
    a318:	4642      	mov	r2, r8
    a31a:	6834      	ldr	r4, [r6, #0]
    a31c:	5ca7      	ldrb	r7, [r4, r2]
    a31e:	3301      	adds	r3, #1
    a320:	b2db      	uxtb	r3, r3
    a322:	42bb      	cmp	r3, r7
    a324:	d3e6      	bcc.n	a2f4 <rebroadcastTimerHandler+0x20>
    a326:	bc04      	pop	{r2}
    a328:	4690      	mov	r8, r2
    a32a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a32c:	200037d4 	.word	0x200037d4
    a330:	0000ffff 	.word	0x0000ffff

0000a334 <handleDataMessage>:
    a334:	b5f0      	push	{r4, r5, r6, r7, lr}
    a336:	46de      	mov	lr, fp
    a338:	4657      	mov	r7, sl
    a33a:	464e      	mov	r6, r9
    a33c:	4645      	mov	r5, r8
    a33e:	b5e0      	push	{r5, r6, r7, lr}
    a340:	780b      	ldrb	r3, [r1, #0]
    a342:	b083      	sub	sp, #12
    a344:	0004      	movs	r4, r0
    a346:	2b31      	cmp	r3, #49	; 0x31
    a348:	d04d      	beq.n	a3e6 <handleDataMessage+0xb2>
    a34a:	2b32      	cmp	r3, #50	; 0x32
    a34c:	d144      	bne.n	a3d8 <handleDataMessage+0xa4>
    a34e:	4d61      	ldr	r5, [pc, #388]	; (a4d4 <handleDataMessage+0x1a0>)
    a350:	7a2b      	ldrb	r3, [r5, #8]
    a352:	2b00      	cmp	r3, #0
    a354:	d040      	beq.n	a3d8 <handleDataMessage+0xa4>
    a356:	4a60      	ldr	r2, [pc, #384]	; (a4d8 <handleDataMessage+0x1a4>)
    a358:	4b60      	ldr	r3, [pc, #384]	; (a4dc <handleDataMessage+0x1a8>)
    a35a:	4691      	mov	r9, r2
    a35c:	4a60      	ldr	r2, [pc, #384]	; (a4e0 <handleDataMessage+0x1ac>)
    a35e:	2600      	movs	r6, #0
    a360:	4693      	mov	fp, r2
    a362:	4a60      	ldr	r2, [pc, #384]	; (a4e4 <handleDataMessage+0x1b0>)
    a364:	4698      	mov	r8, r3
    a366:	4692      	mov	sl, r2
    a368:	e007      	b.n	a37a <handleDataMessage+0x46>
    a36a:	0039      	movs	r1, r7
    a36c:	0028      	movs	r0, r5
    a36e:	47c8      	blx	r9
    a370:	3601      	adds	r6, #1
    a372:	7a2b      	ldrb	r3, [r5, #8]
    a374:	b2f6      	uxtb	r6, r6
    a376:	42b3      	cmp	r3, r6
    a378:	d92e      	bls.n	a3d8 <handleDataMessage+0xa4>
    a37a:	2100      	movs	r1, #0
    a37c:	0028      	movs	r0, r5
    a37e:	47c0      	blx	r8
    a380:	1e07      	subs	r7, r0, #0
    a382:	d029      	beq.n	a3d8 <handleDataMessage+0xa4>
    a384:	2320      	movs	r3, #32
    a386:	7a22      	ldrb	r2, [r4, #8]
    a388:	5cc3      	ldrb	r3, [r0, r3]
    a38a:	429a      	cmp	r2, r3
    a38c:	d1ed      	bne.n	a36a <handleDataMessage+0x36>
    a38e:	88e2      	ldrh	r2, [r4, #6]
    a390:	8b83      	ldrh	r3, [r0, #28]
    a392:	429a      	cmp	r2, r3
    a394:	d1e9      	bne.n	a36a <handleDataMessage+0x36>
    a396:	6883      	ldr	r3, [r0, #8]
    a398:	2b00      	cmp	r3, #0
    a39a:	d003      	beq.n	a3a4 <handleDataMessage+0x70>
    a39c:	7c80      	ldrb	r0, [r0, #18]
    a39e:	003a      	movs	r2, r7
    a3a0:	2100      	movs	r1, #0
    a3a2:	4798      	blx	r3
    a3a4:	0038      	movs	r0, r7
    a3a6:	47d8      	blx	fp
    a3a8:	22ff      	movs	r2, #255	; 0xff
    a3aa:	8bbb      	ldrh	r3, [r7, #28]
    a3ac:	4393      	bics	r3, r2
    a3ae:	4652      	mov	r2, sl
    a3b0:	8812      	ldrh	r2, [r2, #0]
    a3b2:	4293      	cmp	r3, r2
    a3b4:	d0dc      	beq.n	a370 <handleDataMessage+0x3c>
    a3b6:	4a4c      	ldr	r2, [pc, #304]	; (a4e8 <handleDataMessage+0x1b4>)
    a3b8:	0a1b      	lsrs	r3, r3, #8
    a3ba:	6812      	ldr	r2, [r2, #0]
    a3bc:	005b      	lsls	r3, r3, #1
    a3be:	6912      	ldr	r2, [r2, #16]
    a3c0:	3601      	adds	r6, #1
    a3c2:	18d3      	adds	r3, r2, r3
    a3c4:	220f      	movs	r2, #15
    a3c6:	7859      	ldrb	r1, [r3, #1]
    a3c8:	b2f6      	uxtb	r6, r6
    a3ca:	400a      	ands	r2, r1
    a3cc:	2130      	movs	r1, #48	; 0x30
    a3ce:	430a      	orrs	r2, r1
    a3d0:	705a      	strb	r2, [r3, #1]
    a3d2:	7a2b      	ldrb	r3, [r5, #8]
    a3d4:	42b3      	cmp	r3, r6
    a3d6:	d8d0      	bhi.n	a37a <handleDataMessage+0x46>
    a3d8:	b003      	add	sp, #12
    a3da:	bc3c      	pop	{r2, r3, r4, r5}
    a3dc:	4690      	mov	r8, r2
    a3de:	4699      	mov	r9, r3
    a3e0:	46a2      	mov	sl, r4
    a3e2:	46ab      	mov	fp, r5
    a3e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a3e6:	7983      	ldrb	r3, [r0, #6]
    a3e8:	009d      	lsls	r5, r3, #2
    a3ea:	18ed      	adds	r5, r5, r3
    a3ec:	4b3e      	ldr	r3, [pc, #248]	; (a4e8 <handleDataMessage+0x1b4>)
    a3ee:	00ad      	lsls	r5, r5, #2
    a3f0:	4699      	mov	r9, r3
    a3f2:	681b      	ldr	r3, [r3, #0]
    a3f4:	68d8      	ldr	r0, [r3, #12]
    a3f6:	4b3d      	ldr	r3, [pc, #244]	; (a4ec <handleDataMessage+0x1b8>)
    a3f8:	1940      	adds	r0, r0, r5
    a3fa:	4798      	blx	r3
    a3fc:	2800      	cmp	r0, #0
    a3fe:	d065      	beq.n	a4cc <handleDataMessage+0x198>
    a400:	464b      	mov	r3, r9
    a402:	681b      	ldr	r3, [r3, #0]
    a404:	68db      	ldr	r3, [r3, #12]
    a406:	195d      	adds	r5, r3, r5
    a408:	68ab      	ldr	r3, [r5, #8]
    a40a:	60eb      	str	r3, [r5, #12]
    a40c:	4d38      	ldr	r5, [pc, #224]	; (a4f0 <handleDataMessage+0x1bc>)
    a40e:	7a2b      	ldrb	r3, [r5, #8]
    a410:	2b00      	cmp	r3, #0
    a412:	d0e1      	beq.n	a3d8 <handleDataMessage+0xa4>
    a414:	21ff      	movs	r1, #255	; 0xff
    a416:	4b33      	ldr	r3, [pc, #204]	; (a4e4 <handleDataMessage+0x1b0>)
    a418:	881a      	ldrh	r2, [r3, #0]
    a41a:	88e3      	ldrh	r3, [r4, #6]
    a41c:	438b      	bics	r3, r1
    a41e:	429a      	cmp	r2, r3
    a420:	d1da      	bne.n	a3d8 <handleDataMessage+0xa4>
    a422:	4b2e      	ldr	r3, [pc, #184]	; (a4dc <handleDataMessage+0x1a8>)
    a424:	2700      	movs	r7, #0
    a426:	9301      	str	r3, [sp, #4]
    a428:	4b2b      	ldr	r3, [pc, #172]	; (a4d8 <handleDataMessage+0x1a4>)
    a42a:	469a      	mov	sl, r3
    a42c:	4b31      	ldr	r3, [pc, #196]	; (a4f4 <handleDataMessage+0x1c0>)
    a42e:	46d0      	mov	r8, sl
    a430:	469b      	mov	fp, r3
    a432:	e00a      	b.n	a44a <handleDataMessage+0x116>
    a434:	4a30      	ldr	r2, [pc, #192]	; (a4f8 <handleDataMessage+0x1c4>)
    a436:	4293      	cmp	r3, r2
    a438:	d02a      	beq.n	a490 <handleDataMessage+0x15c>
    a43a:	0001      	movs	r1, r0
    a43c:	0028      	movs	r0, r5
    a43e:	47d0      	blx	sl
    a440:	3701      	adds	r7, #1
    a442:	7a2b      	ldrb	r3, [r5, #8]
    a444:	b2ff      	uxtb	r7, r7
    a446:	42bb      	cmp	r3, r7
    a448:	d9c6      	bls.n	a3d8 <handleDataMessage+0xa4>
    a44a:	2100      	movs	r1, #0
    a44c:	0028      	movs	r0, r5
    a44e:	9b01      	ldr	r3, [sp, #4]
    a450:	4798      	blx	r3
    a452:	1e06      	subs	r6, r0, #0
    a454:	d0c0      	beq.n	a3d8 <handleDataMessage+0xa4>
    a456:	8b83      	ldrh	r3, [r0, #28]
    a458:	88e2      	ldrh	r2, [r4, #6]
    a45a:	429a      	cmp	r2, r3
    a45c:	d1ea      	bne.n	a434 <handleDataMessage+0x100>
    a45e:	2310      	movs	r3, #16
    a460:	7e42      	ldrb	r2, [r0, #25]
    a462:	4013      	ands	r3, r2
    a464:	d025      	beq.n	a4b2 <handleDataMessage+0x17e>
    a466:	464b      	mov	r3, r9
    a468:	681a      	ldr	r2, [r3, #0]
    a46a:	2337      	movs	r3, #55	; 0x37
    a46c:	5cd3      	ldrb	r3, [r2, r3]
    a46e:	0001      	movs	r1, r0
    a470:	3301      	adds	r3, #1
    a472:	7403      	strb	r3, [r0, #16]
    a474:	2338      	movs	r3, #56	; 0x38
    a476:	5cd3      	ldrb	r3, [r2, r3]
    a478:	7443      	strb	r3, [r0, #17]
    a47a:	2300      	movs	r3, #0
    a47c:	6083      	str	r3, [r0, #8]
    a47e:	4815      	ldr	r0, [pc, #84]	; (a4d4 <handleDataMessage+0x1a0>)
    a480:	4b15      	ldr	r3, [pc, #84]	; (a4d8 <handleDataMessage+0x1a4>)
    a482:	4798      	blx	r3
    a484:	8bb1      	ldrh	r1, [r6, #28]
    a486:	4a1d      	ldr	r2, [pc, #116]	; (a4fc <handleDataMessage+0x1c8>)
    a488:	0030      	movs	r0, r6
    a48a:	4b1d      	ldr	r3, [pc, #116]	; (a500 <handleDataMessage+0x1cc>)
    a48c:	4798      	blx	r3
    a48e:	e7d7      	b.n	a440 <handleDataMessage+0x10c>
    a490:	2300      	movs	r3, #0
    a492:	2201      	movs	r2, #1
    a494:	7443      	strb	r3, [r0, #17]
    a496:	7502      	strb	r2, [r0, #20]
    a498:	6083      	str	r3, [r0, #8]
    a49a:	0001      	movs	r1, r0
    a49c:	4658      	mov	r0, fp
    a49e:	47c0      	blx	r8
    a4a0:	88e1      	ldrh	r1, [r4, #6]
    a4a2:	4a18      	ldr	r2, [pc, #96]	; (a504 <handleDataMessage+0x1d0>)
    a4a4:	0030      	movs	r0, r6
    a4a6:	4b16      	ldr	r3, [pc, #88]	; (a500 <handleDataMessage+0x1cc>)
    a4a8:	4798      	blx	r3
    a4aa:	0031      	movs	r1, r6
    a4ac:	0028      	movs	r0, r5
    a4ae:	47c0      	blx	r8
    a4b0:	e7c6      	b.n	a440 <handleDataMessage+0x10c>
    a4b2:	7443      	strb	r3, [r0, #17]
    a4b4:	7503      	strb	r3, [r0, #20]
    a4b6:	6083      	str	r3, [r0, #8]
    a4b8:	0001      	movs	r1, r0
    a4ba:	4b07      	ldr	r3, [pc, #28]	; (a4d8 <handleDataMessage+0x1a4>)
    a4bc:	480d      	ldr	r0, [pc, #52]	; (a4f4 <handleDataMessage+0x1c0>)
    a4be:	4798      	blx	r3
    a4c0:	8bb1      	ldrh	r1, [r6, #28]
    a4c2:	4a10      	ldr	r2, [pc, #64]	; (a504 <handleDataMessage+0x1d0>)
    a4c4:	0030      	movs	r0, r6
    a4c6:	4b0e      	ldr	r3, [pc, #56]	; (a500 <handleDataMessage+0x1cc>)
    a4c8:	4798      	blx	r3
    a4ca:	e7b9      	b.n	a440 <handleDataMessage+0x10c>
    a4cc:	88e0      	ldrh	r0, [r4, #6]
    a4ce:	4b0e      	ldr	r3, [pc, #56]	; (a508 <handleDataMessage+0x1d4>)
    a4d0:	4798      	blx	r3
    a4d2:	e781      	b.n	a3d8 <handleDataMessage+0xa4>
    a4d4:	200037dc 	.word	0x200037dc
    a4d8:	000066b5 	.word	0x000066b5
    a4dc:	000066ed 	.word	0x000066ed
    a4e0:	00006599 	.word	0x00006599
    a4e4:	2000381c 	.word	0x2000381c
    a4e8:	200037d4 	.word	0x200037d4
    a4ec:	0000b9dd 	.word	0x0000b9dd
    a4f0:	200037c8 	.word	0x200037c8
    a4f4:	200037bc 	.word	0x200037bc
    a4f8:	0000ffff 	.word	0x0000ffff
    a4fc:	0000865d 	.word	0x0000865d
    a500:	00009ed5 	.word	0x00009ed5
    a504:	000084c5 	.word	0x000084c5
    a508:	0000b975 	.word	0x0000b975

0000a50c <frameParse>:
    a50c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a50e:	464e      	mov	r6, r9
    a510:	4645      	mov	r5, r8
    a512:	46de      	mov	lr, fp
    a514:	4657      	mov	r7, sl
    a516:	b5e0      	push	{r5, r6, r7, lr}
    a518:	6885      	ldr	r5, [r0, #8]
    a51a:	b09f      	sub	sp, #124	; 0x7c
    a51c:	782b      	ldrb	r3, [r5, #0]
    a51e:	ac0e      	add	r4, sp, #56	; 0x38
    a520:	7023      	strb	r3, [r4, #0]
    a522:	786b      	ldrb	r3, [r5, #1]
    a524:	0006      	movs	r6, r0
    a526:	7063      	strb	r3, [r4, #1]
    a528:	78ab      	ldrb	r3, [r5, #2]
    a52a:	7223      	strb	r3, [r4, #8]
    a52c:	7bc3      	ldrb	r3, [r0, #15]
    a52e:	2b00      	cmp	r3, #0
    a530:	d015      	beq.n	a55e <frameParse+0x52>
    a532:	7863      	ldrb	r3, [r4, #1]
    a534:	069a      	lsls	r2, r3, #26
    a536:	d400      	bmi.n	a53a <frameParse+0x2e>
    a538:	e094      	b.n	a664 <frameParse+0x158>
    a53a:	6873      	ldr	r3, [r6, #4]
    a53c:	4698      	mov	r8, r3
    a53e:	8a33      	ldrh	r3, [r6, #16]
    a540:	8063      	strh	r3, [r4, #2]
    a542:	4643      	mov	r3, r8
    a544:	785a      	ldrb	r2, [r3, #1]
    a546:	781b      	ldrb	r3, [r3, #0]
    a548:	0212      	lsls	r2, r2, #8
    a54a:	4313      	orrs	r3, r2
    a54c:	80e3      	strh	r3, [r4, #6]
    a54e:	2302      	movs	r3, #2
    a550:	4699      	mov	r9, r3
    a552:	7833      	ldrb	r3, [r6, #0]
    a554:	075b      	lsls	r3, r3, #29
    a556:	d40e      	bmi.n	a576 <frameParse+0x6a>
    a558:	4bcb      	ldr	r3, [pc, #812]	; (a888 <frameParse+0x37c>)
    a55a:	881b      	ldrh	r3, [r3, #0]
    a55c:	e00d      	b.n	a57a <frameParse+0x6e>
    a55e:	7863      	ldrb	r3, [r4, #1]
    a560:	069a      	lsls	r2, r3, #26
    a562:	d55c      	bpl.n	a61e <frameParse+0x112>
    a564:	6873      	ldr	r3, [r6, #4]
    a566:	4698      	mov	r8, r3
    a568:	8a33      	ldrh	r3, [r6, #16]
    a56a:	8063      	strh	r3, [r4, #2]
    a56c:	2308      	movs	r3, #8
    a56e:	4699      	mov	r9, r3
    a570:	7833      	ldrb	r3, [r6, #0]
    a572:	075b      	lsls	r3, r3, #29
    a574:	d5f0      	bpl.n	a558 <frameParse+0x4c>
    a576:	2301      	movs	r3, #1
    a578:	425b      	negs	r3, r3
    a57a:	2210      	movs	r2, #16
    a57c:	80a3      	strh	r3, [r4, #4]
    a57e:	7863      	ldrb	r3, [r4, #1]
    a580:	9205      	str	r2, [sp, #20]
    a582:	4692      	mov	sl, r2
    a584:	4693      	mov	fp, r2
    a586:	2708      	movs	r7, #8
    a588:	2104      	movs	r1, #4
    a58a:	3a0d      	subs	r2, #13
    a58c:	075b      	lsls	r3, r3, #29
    a58e:	d562      	bpl.n	a656 <frameParse+0x14a>
    a590:	5cab      	ldrb	r3, [r5, r2]
    a592:	1869      	adds	r1, r5, r1
    a594:	7423      	strb	r3, [r4, #16]
    a596:	2204      	movs	r2, #4
    a598:	4bbc      	ldr	r3, [pc, #752]	; (a88c <frameParse+0x380>)
    a59a:	a813      	add	r0, sp, #76	; 0x4c
    a59c:	4798      	blx	r3
    a59e:	19e9      	adds	r1, r5, r7
    a5a0:	2208      	movs	r2, #8
    a5a2:	4bba      	ldr	r3, [pc, #744]	; (a88c <frameParse+0x380>)
    a5a4:	a814      	add	r0, sp, #80	; 0x50
    a5a6:	4798      	blx	r3
    a5a8:	465b      	mov	r3, fp
    a5aa:	7b37      	ldrb	r7, [r6, #12]
    a5ac:	4648      	mov	r0, r9
    a5ae:	1aff      	subs	r7, r7, r3
    a5b0:	b2fb      	uxtb	r3, r7
    a5b2:	001f      	movs	r7, r3
    a5b4:	4bb6      	ldr	r3, [pc, #728]	; (a890 <frameParse+0x384>)
    a5b6:	4798      	blx	r3
    a5b8:	9001      	str	r0, [sp, #4]
    a5ba:	68b3      	ldr	r3, [r6, #8]
    a5bc:	9706      	str	r7, [sp, #24]
    a5be:	9300      	str	r3, [sp, #0]
    a5c0:	465a      	mov	r2, fp
    a5c2:	003b      	movs	r3, r7
    a5c4:	a914      	add	r1, sp, #80	; 0x50
    a5c6:	0020      	movs	r0, r4
    a5c8:	4fb2      	ldr	r7, [pc, #712]	; (a894 <frameParse+0x388>)
    a5ca:	47b8      	blx	r7
    a5cc:	28ff      	cmp	r0, #255	; 0xff
    a5ce:	d042      	beq.n	a656 <frameParse+0x14a>
    a5d0:	002b      	movs	r3, r5
    a5d2:	9f06      	ldr	r7, [sp, #24]
    a5d4:	4453      	add	r3, sl
    a5d6:	1a3f      	subs	r7, r7, r0
    a5d8:	9307      	str	r3, [sp, #28]
    a5da:	b2fb      	uxtb	r3, r7
    a5dc:	9306      	str	r3, [sp, #24]
    a5de:	88a0      	ldrh	r0, [r4, #4]
    a5e0:	4bad      	ldr	r3, [pc, #692]	; (a898 <frameParse+0x38c>)
    a5e2:	4298      	cmp	r0, r3
    a5e4:	d941      	bls.n	a66a <frameParse+0x15e>
    a5e6:	2228      	movs	r2, #40	; 0x28
    a5e8:	4bac      	ldr	r3, [pc, #688]	; (a89c <frameParse+0x390>)
    a5ea:	88e5      	ldrh	r5, [r4, #6]
    a5ec:	469a      	mov	sl, r3
    a5ee:	681b      	ldr	r3, [r3, #0]
    a5f0:	7a27      	ldrb	r7, [r4, #8]
    a5f2:	5c9a      	ldrb	r2, [r3, r2]
    a5f4:	2a00      	cmp	r2, #0
    a5f6:	d100      	bne.n	a5fa <frameParse+0xee>
    a5f8:	e07c      	b.n	a6f4 <frameParse+0x1e8>
    a5fa:	3a01      	subs	r2, #1
    a5fc:	b2d1      	uxtb	r1, r2
    a5fe:	699b      	ldr	r3, [r3, #24]
    a600:	3101      	adds	r1, #1
    a602:	0089      	lsls	r1, r1, #2
    a604:	1859      	adds	r1, r3, r1
    a606:	e003      	b.n	a610 <frameParse+0x104>
    a608:	3304      	adds	r3, #4
    a60a:	4299      	cmp	r1, r3
    a60c:	d100      	bne.n	a610 <frameParse+0x104>
    a60e:	e071      	b.n	a6f4 <frameParse+0x1e8>
    a610:	881a      	ldrh	r2, [r3, #0]
    a612:	42aa      	cmp	r2, r5
    a614:	d1f8      	bne.n	a608 <frameParse+0xfc>
    a616:	789a      	ldrb	r2, [r3, #2]
    a618:	42ba      	cmp	r2, r7
    a61a:	d1f5      	bne.n	a608 <frameParse+0xfc>
    a61c:	e01b      	b.n	a656 <frameParse+0x14a>
    a61e:	2208      	movs	r2, #8
    a620:	4691      	mov	r9, r2
    a622:	6872      	ldr	r2, [r6, #4]
    a624:	7929      	ldrb	r1, [r5, #4]
    a626:	4690      	mov	r8, r2
    a628:	78ea      	ldrb	r2, [r5, #3]
    a62a:	0209      	lsls	r1, r1, #8
    a62c:	430a      	orrs	r2, r1
    a62e:	79a9      	ldrb	r1, [r5, #6]
    a630:	8062      	strh	r2, [r4, #2]
    a632:	796a      	ldrb	r2, [r5, #5]
    a634:	0209      	lsls	r1, r1, #8
    a636:	430a      	orrs	r2, r1
    a638:	7a29      	ldrb	r1, [r5, #8]
    a63a:	80a2      	strh	r2, [r4, #4]
    a63c:	79ea      	ldrb	r2, [r5, #7]
    a63e:	0209      	lsls	r1, r1, #8
    a640:	430a      	orrs	r2, r1
    a642:	80e2      	strh	r2, [r4, #6]
    a644:	2216      	movs	r2, #22
    a646:	270e      	movs	r7, #14
    a648:	9205      	str	r2, [sp, #20]
    a64a:	4692      	mov	sl, r2
    a64c:	4693      	mov	fp, r2
    a64e:	210a      	movs	r1, #10
    a650:	3a0d      	subs	r2, #13
    a652:	075b      	lsls	r3, r3, #29
    a654:	d49c      	bmi.n	a590 <frameParse+0x84>
    a656:	b01f      	add	sp, #124	; 0x7c
    a658:	bc3c      	pop	{r2, r3, r4, r5}
    a65a:	4690      	mov	r8, r2
    a65c:	4699      	mov	r9, r3
    a65e:	46a2      	mov	sl, r4
    a660:	46ab      	mov	fp, r5
    a662:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a664:	2202      	movs	r2, #2
    a666:	4691      	mov	r9, r2
    a668:	e7db      	b.n	a622 <frameParse+0x116>
    a66a:	4b87      	ldr	r3, [pc, #540]	; (a888 <frameParse+0x37c>)
    a66c:	881a      	ldrh	r2, [r3, #0]
    a66e:	4290      	cmp	r0, r2
    a670:	d100      	bne.n	a674 <frameParse+0x168>
    a672:	e12d      	b.n	a8d0 <frameParse+0x3c4>
    a674:	21ff      	movs	r1, #255	; 0xff
    a676:	0005      	movs	r5, r0
    a678:	881a      	ldrh	r2, [r3, #0]
    a67a:	438d      	bics	r5, r1
    a67c:	4295      	cmp	r5, r2
    a67e:	d100      	bne.n	a682 <frameParse+0x176>
    a680:	e129      	b.n	a8d6 <frameParse+0x3ca>
    a682:	881b      	ldrh	r3, [r3, #0]
    a684:	4298      	cmp	r0, r3
    a686:	d0e6      	beq.n	a656 <frameParse+0x14a>
    a688:	7823      	ldrb	r3, [r4, #0]
    a68a:	2b00      	cmp	r3, #0
    a68c:	d0e3      	beq.n	a656 <frameParse+0x14a>
    a68e:	4a84      	ldr	r2, [pc, #528]	; (a8a0 <frameParse+0x394>)
    a690:	7812      	ldrb	r2, [r2, #0]
    a692:	2a06      	cmp	r2, #6
    a694:	d1df      	bne.n	a656 <frameParse+0x14a>
    a696:	3b01      	subs	r3, #1
    a698:	7023      	strb	r3, [r4, #0]
    a69a:	4b82      	ldr	r3, [pc, #520]	; (a8a4 <frameParse+0x398>)
    a69c:	4798      	blx	r3
    a69e:	ab0a      	add	r3, sp, #40	; 0x28
    a6a0:	8618      	strh	r0, [r3, #48]	; 0x30
    a6a2:	4b81      	ldr	r3, [pc, #516]	; (a8a8 <frameParse+0x39c>)
    a6a4:	4298      	cmp	r0, r3
    a6a6:	d100      	bne.n	a6aa <frameParse+0x19e>
    a6a8:	e32e      	b.n	ad08 <frameParse+0x7fc>
    a6aa:	2078      	movs	r0, #120	; 0x78
    a6ac:	4b7f      	ldr	r3, [pc, #508]	; (a8ac <frameParse+0x3a0>)
    a6ae:	4798      	blx	r3
    a6b0:	1e05      	subs	r5, r0, #0
    a6b2:	d0d0      	beq.n	a656 <frameParse+0x14a>
    a6b4:	0001      	movs	r1, r0
    a6b6:	4b7e      	ldr	r3, [pc, #504]	; (a8b0 <frameParse+0x3a4>)
    a6b8:	0020      	movs	r0, r4
    a6ba:	4798      	blx	r3
    a6bc:	7a23      	ldrb	r3, [r4, #8]
    a6be:	9f06      	ldr	r7, [sp, #24]
    a6c0:	0006      	movs	r6, r0
    a6c2:	70ab      	strb	r3, [r5, #2]
    a6c4:	003a      	movs	r2, r7
    a6c6:	9907      	ldr	r1, [sp, #28]
    a6c8:	4b70      	ldr	r3, [pc, #448]	; (a88c <frameParse+0x380>)
    a6ca:	1828      	adds	r0, r5, r0
    a6cc:	4798      	blx	r3
    a6ce:	2300      	movs	r3, #0
    a6d0:	9303      	str	r3, [sp, #12]
    a6d2:	9302      	str	r3, [sp, #8]
    a6d4:	ab16      	add	r3, sp, #88	; 0x58
    a6d6:	9301      	str	r3, [sp, #4]
    a6d8:	2302      	movs	r3, #2
    a6da:	0020      	movs	r0, r4
    a6dc:	9300      	str	r3, [sp, #0]
    a6de:	003a      	movs	r2, r7
    a6e0:	002b      	movs	r3, r5
    a6e2:	0031      	movs	r1, r6
    a6e4:	4c73      	ldr	r4, [pc, #460]	; (a8b4 <frameParse+0x3a8>)
    a6e6:	47a0      	blx	r4
    a6e8:	2800      	cmp	r0, #0
    a6ea:	d1b4      	bne.n	a656 <frameParse+0x14a>
    a6ec:	0028      	movs	r0, r5
    a6ee:	4b72      	ldr	r3, [pc, #456]	; (a8b8 <frameParse+0x3ac>)
    a6f0:	4798      	blx	r3
    a6f2:	e7b0      	b.n	a656 <frameParse+0x14a>
    a6f4:	4b6c      	ldr	r3, [pc, #432]	; (a8a8 <frameParse+0x39c>)
    a6f6:	4298      	cmp	r0, r3
    a6f8:	d100      	bne.n	a6fc <frameParse+0x1f0>
    a6fa:	e0b6      	b.n	a86a <frameParse+0x35e>
    a6fc:	2701      	movs	r7, #1
    a6fe:	7863      	ldrb	r3, [r4, #1]
    a700:	2510      	movs	r5, #16
    a702:	421d      	tst	r5, r3
    a704:	d006      	beq.n	a714 <frameParse+0x208>
    a706:	4a60      	ldr	r2, [pc, #384]	; (a888 <frameParse+0x37c>)
    a708:	88a1      	ldrh	r1, [r4, #4]
    a70a:	4692      	mov	sl, r2
    a70c:	8812      	ldrh	r2, [r2, #0]
    a70e:	4291      	cmp	r1, r2
    a710:	d100      	bne.n	a714 <frameParse+0x208>
    a712:	e1c7      	b.n	aaa4 <frameParse+0x598>
    a714:	2503      	movs	r5, #3
    a716:	402b      	ands	r3, r5
    a718:	2b01      	cmp	r3, #1
    a71a:	d100      	bne.n	a71e <frameParse+0x212>
    a71c:	e160      	b.n	a9e0 <frameParse+0x4d4>
    a71e:	2b00      	cmp	r3, #0
    a720:	d105      	bne.n	a72e <frameParse+0x222>
    a722:	4b5f      	ldr	r3, [pc, #380]	; (a8a0 <frameParse+0x394>)
    a724:	781b      	ldrb	r3, [r3, #0]
    a726:	3b06      	subs	r3, #6
    a728:	2b01      	cmp	r3, #1
    a72a:	d800      	bhi.n	a72e <frameParse+0x222>
    a72c:	e16d      	b.n	aa0a <frameParse+0x4fe>
    a72e:	2f00      	cmp	r7, #0
    a730:	d100      	bne.n	a734 <frameParse+0x228>
    a732:	e790      	b.n	a656 <frameParse+0x14a>
    a734:	7823      	ldrb	r3, [r4, #0]
    a736:	2b00      	cmp	r3, #0
    a738:	d100      	bne.n	a73c <frameParse+0x230>
    a73a:	e78c      	b.n	a656 <frameParse+0x14a>
    a73c:	4b58      	ldr	r3, [pc, #352]	; (a8a0 <frameParse+0x394>)
    a73e:	781b      	ldrb	r3, [r3, #0]
    a740:	2b06      	cmp	r3, #6
    a742:	d000      	beq.n	a746 <frameParse+0x23a>
    a744:	e787      	b.n	a656 <frameParse+0x14a>
    a746:	ab16      	add	r3, sp, #88	; 0x58
    a748:	001a      	movs	r2, r3
    a74a:	9308      	str	r3, [sp, #32]
    a74c:	2301      	movs	r3, #1
    a74e:	425b      	negs	r3, r3
    a750:	8013      	strh	r3, [r2, #0]
    a752:	2078      	movs	r0, #120	; 0x78
    a754:	4b55      	ldr	r3, [pc, #340]	; (a8ac <frameParse+0x3a0>)
    a756:	4798      	blx	r3
    a758:	4680      	mov	r8, r0
    a75a:	2800      	cmp	r0, #0
    a75c:	d100      	bne.n	a760 <frameParse+0x254>
    a75e:	e77a      	b.n	a656 <frameParse+0x14a>
    a760:	7823      	ldrb	r3, [r4, #0]
    a762:	4a56      	ldr	r2, [pc, #344]	; (a8bc <frameParse+0x3b0>)
    a764:	3b01      	subs	r3, #1
    a766:	b2db      	uxtb	r3, r3
    a768:	7023      	strb	r3, [r4, #0]
    a76a:	7003      	strb	r3, [r0, #0]
    a76c:	7863      	ldrb	r3, [r4, #1]
    a76e:	7043      	strb	r3, [r0, #1]
    a770:	7813      	ldrb	r3, [r2, #0]
    a772:	3301      	adds	r3, #1
    a774:	b2db      	uxtb	r3, r3
    a776:	7083      	strb	r3, [r0, #2]
    a778:	7013      	strb	r3, [r2, #0]
    a77a:	7863      	ldrb	r3, [r4, #1]
    a77c:	069a      	lsls	r2, r3, #26
    a77e:	d500      	bpl.n	a782 <frameParse+0x276>
    a780:	e172      	b.n	aa68 <frameParse+0x55c>
    a782:	8862      	ldrh	r2, [r4, #2]
    a784:	2716      	movs	r7, #22
    a786:	70c2      	strb	r2, [r0, #3]
    a788:	8862      	ldrh	r2, [r4, #2]
    a78a:	250e      	movs	r5, #14
    a78c:	0a12      	lsrs	r2, r2, #8
    a78e:	7102      	strb	r2, [r0, #4]
    a790:	88a2      	ldrh	r2, [r4, #4]
    a792:	7142      	strb	r2, [r0, #5]
    a794:	88a2      	ldrh	r2, [r4, #4]
    a796:	0a12      	lsrs	r2, r2, #8
    a798:	7182      	strb	r2, [r0, #6]
    a79a:	88e2      	ldrh	r2, [r4, #6]
    a79c:	71c2      	strb	r2, [r0, #7]
    a79e:	88e2      	ldrh	r2, [r4, #6]
    a7a0:	0a12      	lsrs	r2, r2, #8
    a7a2:	7202      	strb	r2, [r0, #8]
    a7a4:	2216      	movs	r2, #22
    a7a6:	4692      	mov	sl, r2
    a7a8:	3a0d      	subs	r2, #13
    a7aa:	200a      	movs	r0, #10
    a7ac:	4691      	mov	r9, r2
    a7ae:	9206      	str	r2, [sp, #24]
    a7b0:	075b      	lsls	r3, r3, #29
    a7b2:	d518      	bpl.n	a7e6 <frameParse+0x2da>
    a7b4:	4b42      	ldr	r3, [pc, #264]	; (a8c0 <frameParse+0x3b4>)
    a7b6:	4649      	mov	r1, r9
    a7b8:	681a      	ldr	r2, [r3, #0]
    a7ba:	2320      	movs	r3, #32
    a7bc:	5cd3      	ldrb	r3, [r2, r3]
    a7be:	4a41      	ldr	r2, [pc, #260]	; (a8c4 <frameParse+0x3b8>)
    a7c0:	7423      	strb	r3, [r4, #16]
    a7c2:	6812      	ldr	r2, [r2, #0]
    a7c4:	4440      	add	r0, r8
    a7c6:	6162      	str	r2, [r4, #20]
    a7c8:	4642      	mov	r2, r8
    a7ca:	5453      	strb	r3, [r2, r1]
    a7cc:	2204      	movs	r2, #4
    a7ce:	a913      	add	r1, sp, #76	; 0x4c
    a7d0:	4b2e      	ldr	r3, [pc, #184]	; (a88c <frameParse+0x380>)
    a7d2:	4798      	blx	r3
    a7d4:	0028      	movs	r0, r5
    a7d6:	4b2d      	ldr	r3, [pc, #180]	; (a88c <frameParse+0x380>)
    a7d8:	4440      	add	r0, r8
    a7da:	2208      	movs	r2, #8
    a7dc:	493a      	ldr	r1, [pc, #232]	; (a8c8 <frameParse+0x3bc>)
    a7de:	4798      	blx	r3
    a7e0:	4653      	mov	r3, sl
    a7e2:	46b9      	mov	r9, r7
    a7e4:	9306      	str	r3, [sp, #24]
    a7e6:	4642      	mov	r2, r8
    a7e8:	7a23      	ldrb	r3, [r4, #8]
    a7ea:	7093      	strb	r3, [r2, #2]
    a7ec:	2228      	movs	r2, #40	; 0x28
    a7ee:	4b2b      	ldr	r3, [pc, #172]	; (a89c <frameParse+0x390>)
    a7f0:	469a      	mov	sl, r3
    a7f2:	681b      	ldr	r3, [r3, #0]
    a7f4:	5c9a      	ldrb	r2, [r3, r2]
    a7f6:	2a00      	cmp	r2, #0
    a7f8:	d018      	beq.n	a82c <frameParse+0x320>
    a7fa:	6998      	ldr	r0, [r3, #24]
    a7fc:	4d2a      	ldr	r5, [pc, #168]	; (a8a8 <frameParse+0x39c>)
    a7fe:	8803      	ldrh	r3, [r0, #0]
    a800:	42ab      	cmp	r3, r5
    a802:	d100      	bne.n	a806 <frameParse+0x2fa>
    a804:	e2a8      	b.n	ad58 <frameParse+0x84c>
    a806:	3a01      	subs	r2, #1
    a808:	b2d2      	uxtb	r2, r2
    a80a:	3201      	adds	r2, #1
    a80c:	0092      	lsls	r2, r2, #2
    a80e:	1d03      	adds	r3, r0, #4
    a810:	1882      	adds	r2, r0, r2
    a812:	46b4      	mov	ip, r6
    a814:	e007      	b.n	a826 <frameParse+0x31a>
    a816:	1a1e      	subs	r6, r3, r0
    a818:	001f      	movs	r7, r3
    a81a:	3304      	adds	r3, #4
    a81c:	1f19      	subs	r1, r3, #4
    a81e:	8809      	ldrh	r1, [r1, #0]
    a820:	42a9      	cmp	r1, r5
    a822:	d100      	bne.n	a826 <frameParse+0x31a>
    a824:	e129      	b.n	aa7a <frameParse+0x56e>
    a826:	429a      	cmp	r2, r3
    a828:	d1f5      	bne.n	a816 <frameParse+0x30a>
    a82a:	4666      	mov	r6, ip
    a82c:	4648      	mov	r0, r9
    a82e:	9b05      	ldr	r3, [sp, #20]
    a830:	7b32      	ldrb	r2, [r6, #12]
    a832:	9907      	ldr	r1, [sp, #28]
    a834:	1ad2      	subs	r2, r2, r3
    a836:	4440      	add	r0, r8
    a838:	4b14      	ldr	r3, [pc, #80]	; (a88c <frameParse+0x380>)
    a83a:	4798      	blx	r3
    a83c:	465b      	mov	r3, fp
    a83e:	7b32      	ldrb	r2, [r6, #12]
    a840:	0020      	movs	r0, r4
    a842:	1ad2      	subs	r2, r2, r3
    a844:	2300      	movs	r3, #0
    a846:	9303      	str	r3, [sp, #12]
    a848:	9302      	str	r3, [sp, #8]
    a84a:	9b08      	ldr	r3, [sp, #32]
    a84c:	b2d2      	uxtb	r2, r2
    a84e:	9301      	str	r3, [sp, #4]
    a850:	2302      	movs	r3, #2
    a852:	9906      	ldr	r1, [sp, #24]
    a854:	9300      	str	r3, [sp, #0]
    a856:	4c17      	ldr	r4, [pc, #92]	; (a8b4 <frameParse+0x3a8>)
    a858:	4643      	mov	r3, r8
    a85a:	47a0      	blx	r4
    a85c:	2800      	cmp	r0, #0
    a85e:	d000      	beq.n	a862 <frameParse+0x356>
    a860:	e6f9      	b.n	a656 <frameParse+0x14a>
    a862:	4640      	mov	r0, r8
    a864:	4b14      	ldr	r3, [pc, #80]	; (a8b8 <frameParse+0x3ac>)
    a866:	4798      	blx	r3
    a868:	e6f5      	b.n	a656 <frameParse+0x14a>
    a86a:	2503      	movs	r5, #3
    a86c:	7863      	ldrb	r3, [r4, #1]
    a86e:	2701      	movs	r7, #1
    a870:	401d      	ands	r5, r3
    a872:	d000      	beq.n	a876 <frameParse+0x36a>
    a874:	e744      	b.n	a700 <frameParse+0x1f4>
    a876:	4b15      	ldr	r3, [pc, #84]	; (a8cc <frameParse+0x3c0>)
    a878:	4798      	blx	r3
    a87a:	1e07      	subs	r7, r0, #0
    a87c:	d000      	beq.n	a880 <frameParse+0x374>
    a87e:	e214      	b.n	acaa <frameParse+0x79e>
    a880:	7863      	ldrb	r3, [r4, #1]
    a882:	3701      	adds	r7, #1
    a884:	e73c      	b.n	a700 <frameParse+0x1f4>
    a886:	46c0      	nop			; (mov r8, r8)
    a888:	2000381c 	.word	0x2000381c
    a88c:	0000c953 	.word	0x0000c953
    a890:	0000c3c9 	.word	0x0000c3c9
    a894:	0000c4f5 	.word	0x0000c4f5
    a898:	0000fffc 	.word	0x0000fffc
    a89c:	200037d4 	.word	0x200037d4
    a8a0:	20000a70 	.word	0x20000a70
    a8a4:	0000c115 	.word	0x0000c115
    a8a8:	0000ffff 	.word	0x0000ffff
    a8ac:	00006549 	.word	0x00006549
    a8b0:	00009ce5 	.word	0x00009ce5
    a8b4:	00009d7d 	.word	0x00009d7d
    a8b8:	00006599 	.word	0x00006599
    a8bc:	200037f0 	.word	0x200037f0
    a8c0:	200037d8 	.word	0x200037d8
    a8c4:	20003864 	.word	0x20003864
    a8c8:	2000016c 	.word	0x2000016c
    a8cc:	0000bb89 	.word	0x0000bb89
    a8d0:	7863      	ldrb	r3, [r4, #1]
    a8d2:	2700      	movs	r7, #0
    a8d4:	e714      	b.n	a700 <frameParse+0x1f4>
    a8d6:	4ada      	ldr	r2, [pc, #872]	; (ac40 <frameParse+0x734>)
    a8d8:	7812      	ldrb	r2, [r2, #0]
    a8da:	2a06      	cmp	r2, #6
    a8dc:	d000      	beq.n	a8e0 <frameParse+0x3d4>
    a8de:	e6d0      	b.n	a682 <frameParse+0x176>
    a8e0:	2580      	movs	r5, #128	; 0x80
    a8e2:	4005      	ands	r5, r0
    a8e4:	d100      	bne.n	a8e8 <frameParse+0x3dc>
    a8e6:	e18a      	b.n	abfe <frameParse+0x6f2>
    a8e8:	2078      	movs	r0, #120	; 0x78
    a8ea:	4bd6      	ldr	r3, [pc, #856]	; (ac44 <frameParse+0x738>)
    a8ec:	4798      	blx	r3
    a8ee:	1e05      	subs	r5, r0, #0
    a8f0:	d100      	bne.n	a8f4 <frameParse+0x3e8>
    a8f2:	e6b0      	b.n	a656 <frameParse+0x14a>
    a8f4:	2203      	movs	r2, #3
    a8f6:	7821      	ldrb	r1, [r4, #0]
    a8f8:	ab16      	add	r3, sp, #88	; 0x58
    a8fa:	88e0      	ldrh	r0, [r4, #6]
    a8fc:	88a7      	ldrh	r7, [r4, #4]
    a8fe:	7019      	strb	r1, [r3, #0]
    a900:	9308      	str	r3, [sp, #32]
    a902:	785b      	ldrb	r3, [r3, #1]
    a904:	4393      	bics	r3, r2
    a906:	2201      	movs	r2, #1
    a908:	4313      	orrs	r3, r2
    a90a:	2208      	movs	r2, #8
    a90c:	b2db      	uxtb	r3, r3
    a90e:	4393      	bics	r3, r2
    a910:	2204      	movs	r2, #4
    a912:	4313      	orrs	r3, r2
    a914:	2220      	movs	r2, #32
    a916:	4690      	mov	r8, r2
    a918:	b2db      	uxtb	r3, r3
    a91a:	4393      	bics	r3, r2
    a91c:	324f      	adds	r2, #79	; 0x4f
    a91e:	4013      	ands	r3, r2
    a920:	9a08      	ldr	r2, [sp, #32]
    a922:	7053      	strb	r3, [r2, #1]
    a924:	4bc8      	ldr	r3, [pc, #800]	; (ac48 <frameParse+0x73c>)
    a926:	8097      	strh	r7, [r2, #4]
    a928:	881b      	ldrh	r3, [r3, #0]
    a92a:	80d0      	strh	r0, [r2, #6]
    a92c:	8053      	strh	r3, [r2, #2]
    a92e:	7029      	strb	r1, [r5, #0]
    a930:	7853      	ldrb	r3, [r2, #1]
    a932:	49c6      	ldr	r1, [pc, #792]	; (ac4c <frameParse+0x740>)
    a934:	706b      	strb	r3, [r5, #1]
    a936:	780b      	ldrb	r3, [r1, #0]
    a938:	3301      	adds	r3, #1
    a93a:	b2db      	uxtb	r3, r3
    a93c:	700b      	strb	r3, [r1, #0]
    a93e:	70ab      	strb	r3, [r5, #2]
    a940:	4643      	mov	r3, r8
    a942:	7851      	ldrb	r1, [r2, #1]
    a944:	420b      	tst	r3, r1
    a946:	d000      	beq.n	a94a <frameParse+0x43e>
    a948:	e1db      	b.n	ad02 <frameParse+0x7f6>
    a94a:	2009      	movs	r0, #9
    a94c:	2709      	movs	r7, #9
    a94e:	8853      	ldrh	r3, [r2, #2]
    a950:	70eb      	strb	r3, [r5, #3]
    a952:	8853      	ldrh	r3, [r2, #2]
    a954:	0a1b      	lsrs	r3, r3, #8
    a956:	712b      	strb	r3, [r5, #4]
    a958:	8893      	ldrh	r3, [r2, #4]
    a95a:	716b      	strb	r3, [r5, #5]
    a95c:	8893      	ldrh	r3, [r2, #4]
    a95e:	0a1b      	lsrs	r3, r3, #8
    a960:	71ab      	strb	r3, [r5, #6]
    a962:	88d3      	ldrh	r3, [r2, #6]
    a964:	71eb      	strb	r3, [r5, #7]
    a966:	88d3      	ldrh	r3, [r2, #6]
    a968:	0a1b      	lsrs	r3, r3, #8
    a96a:	722b      	strb	r3, [r5, #8]
    a96c:	074b      	lsls	r3, r1, #29
    a96e:	d51d      	bpl.n	a9ac <frameParse+0x4a0>
    a970:	4bb7      	ldr	r3, [pc, #732]	; (ac50 <frameParse+0x744>)
    a972:	9908      	ldr	r1, [sp, #32]
    a974:	681a      	ldr	r2, [r3, #0]
    a976:	2320      	movs	r3, #32
    a978:	5cd3      	ldrb	r3, [r2, r3]
    a97a:	4ab6      	ldr	r2, [pc, #728]	; (ac54 <frameParse+0x748>)
    a97c:	740b      	strb	r3, [r1, #16]
    a97e:	6812      	ldr	r2, [r2, #0]
    a980:	9206      	str	r2, [sp, #24]
    a982:	000a      	movs	r2, r1
    a984:	9906      	ldr	r1, [sp, #24]
    a986:	6151      	str	r1, [r2, #20]
    a988:	542b      	strb	r3, [r5, r0]
    a98a:	1c78      	adds	r0, r7, #1
    a98c:	b2c0      	uxtb	r0, r0
    a98e:	2204      	movs	r2, #4
    a990:	a91b      	add	r1, sp, #108	; 0x6c
    a992:	4bb1      	ldr	r3, [pc, #708]	; (ac58 <frameParse+0x74c>)
    a994:	1828      	adds	r0, r5, r0
    a996:	4798      	blx	r3
    a998:	1d78      	adds	r0, r7, #5
    a99a:	b2c0      	uxtb	r0, r0
    a99c:	370d      	adds	r7, #13
    a99e:	1828      	adds	r0, r5, r0
    a9a0:	2208      	movs	r2, #8
    a9a2:	49ae      	ldr	r1, [pc, #696]	; (ac5c <frameParse+0x750>)
    a9a4:	4bac      	ldr	r3, [pc, #688]	; (ac58 <frameParse+0x74c>)
    a9a6:	b2ff      	uxtb	r7, r7
    a9a8:	4798      	blx	r3
    a9aa:	0038      	movs	r0, r7
    a9ac:	7a23      	ldrb	r3, [r4, #8]
    a9ae:	9907      	ldr	r1, [sp, #28]
    a9b0:	70ab      	strb	r3, [r5, #2]
    a9b2:	7b32      	ldrb	r2, [r6, #12]
    a9b4:	9b05      	ldr	r3, [sp, #20]
    a9b6:	1828      	adds	r0, r5, r0
    a9b8:	1ad2      	subs	r2, r2, r3
    a9ba:	4ba7      	ldr	r3, [pc, #668]	; (ac58 <frameParse+0x74c>)
    a9bc:	4798      	blx	r3
    a9be:	465b      	mov	r3, fp
    a9c0:	7b32      	ldrb	r2, [r6, #12]
    a9c2:	0039      	movs	r1, r7
    a9c4:	1ad2      	subs	r2, r2, r3
    a9c6:	2300      	movs	r3, #0
    a9c8:	9303      	str	r3, [sp, #12]
    a9ca:	9302      	str	r3, [sp, #8]
    a9cc:	ab0f      	add	r3, sp, #60	; 0x3c
    a9ce:	9301      	str	r3, [sp, #4]
    a9d0:	2302      	movs	r3, #2
    a9d2:	b2d2      	uxtb	r2, r2
    a9d4:	9300      	str	r3, [sp, #0]
    a9d6:	9808      	ldr	r0, [sp, #32]
    a9d8:	002b      	movs	r3, r5
    a9da:	4ca1      	ldr	r4, [pc, #644]	; (ac60 <frameParse+0x754>)
    a9dc:	47a0      	blx	r4
    a9de:	e63a      	b.n	a656 <frameParse+0x14a>
    a9e0:	220f      	movs	r2, #15
    a9e2:	9b07      	ldr	r3, [sp, #28]
    a9e4:	781b      	ldrb	r3, [r3, #0]
    a9e6:	4393      	bics	r3, r2
    a9e8:	2b10      	cmp	r3, #16
    a9ea:	d100      	bne.n	a9ee <frameParse+0x4e2>
    a9ec:	e0ed      	b.n	abca <frameParse+0x6be>
    a9ee:	d92f      	bls.n	aa50 <frameParse+0x544>
    a9f0:	2b20      	cmp	r3, #32
    a9f2:	d100      	bne.n	a9f6 <frameParse+0x4ea>
    a9f4:	e0e2      	b.n	abbc <frameParse+0x6b0>
    a9f6:	2b30      	cmp	r3, #48	; 0x30
    a9f8:	d000      	beq.n	a9fc <frameParse+0x4f0>
    a9fa:	e698      	b.n	a72e <frameParse+0x222>
    a9fc:	4b99      	ldr	r3, [pc, #612]	; (ac64 <frameParse+0x758>)
    a9fe:	9907      	ldr	r1, [sp, #28]
    aa00:	0020      	movs	r0, r4
    aa02:	4798      	blx	r3
    aa04:	7863      	ldrb	r3, [r4, #1]
    aa06:	402b      	ands	r3, r5
    aa08:	e689      	b.n	a71e <frameParse+0x212>
    aa0a:	88a2      	ldrh	r2, [r4, #4]
    aa0c:	4b96      	ldr	r3, [pc, #600]	; (ac68 <frameParse+0x75c>)
    aa0e:	429a      	cmp	r2, r3
    aa10:	d90e      	bls.n	aa30 <frameParse+0x524>
    aa12:	20ff      	movs	r0, #255	; 0xff
    aa14:	4b95      	ldr	r3, [pc, #596]	; (ac6c <frameParse+0x760>)
    aa16:	8819      	ldrh	r1, [r3, #0]
    aa18:	4208      	tst	r0, r1
    aa1a:	d100      	bne.n	aa1e <frameParse+0x512>
    aa1c:	e0e6      	b.n	abec <frameParse+0x6e0>
    aa1e:	8819      	ldrh	r1, [r3, #0]
    aa20:	0609      	lsls	r1, r1, #24
    aa22:	d500      	bpl.n	aa26 <frameParse+0x51a>
    aa24:	e0e2      	b.n	abec <frameParse+0x6e0>
    aa26:	4992      	ldr	r1, [pc, #584]	; (ac70 <frameParse+0x764>)
    aa28:	428a      	cmp	r2, r1
    aa2a:	d000      	beq.n	aa2e <frameParse+0x522>
    aa2c:	e67f      	b.n	a72e <frameParse+0x222>
    aa2e:	881b      	ldrh	r3, [r3, #0]
    aa30:	88e3      	ldrh	r3, [r4, #6]
    aa32:	a816      	add	r0, sp, #88	; 0x58
    aa34:	8003      	strh	r3, [r0, #0]
    aa36:	466b      	mov	r3, sp
    aa38:	7e1b      	ldrb	r3, [r3, #24]
    aa3a:	7203      	strb	r3, [r0, #8]
    aa3c:	9b07      	ldr	r3, [sp, #28]
    aa3e:	6043      	str	r3, [r0, #4]
    aa40:	7bb3      	ldrb	r3, [r6, #14]
    aa42:	7283      	strb	r3, [r0, #10]
    aa44:	7b73      	ldrb	r3, [r6, #13]
    aa46:	7243      	strb	r3, [r0, #9]
    aa48:	4b8a      	ldr	r3, [pc, #552]	; (ac74 <frameParse+0x768>)
    aa4a:	681b      	ldr	r3, [r3, #0]
    aa4c:	4798      	blx	r3
    aa4e:	e66e      	b.n	a72e <frameParse+0x222>
    aa50:	2b00      	cmp	r3, #0
    aa52:	d000      	beq.n	aa56 <frameParse+0x54a>
    aa54:	e66b      	b.n	a72e <frameParse+0x222>
    aa56:	7bb3      	ldrb	r3, [r6, #14]
    aa58:	0020      	movs	r0, r4
    aa5a:	9300      	str	r3, [sp, #0]
    aa5c:	4642      	mov	r2, r8
    aa5e:	9b07      	ldr	r3, [sp, #28]
    aa60:	4649      	mov	r1, r9
    aa62:	4c85      	ldr	r4, [pc, #532]	; (ac78 <frameParse+0x76c>)
    aa64:	47a0      	blx	r4
    aa66:	e5f6      	b.n	a656 <frameParse+0x14a>
    aa68:	2210      	movs	r2, #16
    aa6a:	4692      	mov	sl, r2
    aa6c:	3a0d      	subs	r2, #13
    aa6e:	2710      	movs	r7, #16
    aa70:	2508      	movs	r5, #8
    aa72:	2004      	movs	r0, #4
    aa74:	4691      	mov	r9, r2
    aa76:	9206      	str	r2, [sp, #24]
    aa78:	e69a      	b.n	a7b0 <frameParse+0x2a4>
    aa7a:	4663      	mov	r3, ip
    aa7c:	46bc      	mov	ip, r7
    aa7e:	0037      	movs	r7, r6
    aa80:	001e      	movs	r6, r3
    aa82:	4661      	mov	r1, ip
    aa84:	88e3      	ldrh	r3, [r4, #6]
    aa86:	7a22      	ldrb	r2, [r4, #8]
    aa88:	800b      	strh	r3, [r1, #0]
    aa8a:	4653      	mov	r3, sl
    aa8c:	681b      	ldr	r3, [r3, #0]
    aa8e:	699b      	ldr	r3, [r3, #24]
    aa90:	19db      	adds	r3, r3, r7
    aa92:	709a      	strb	r2, [r3, #2]
    aa94:	4653      	mov	r3, sl
    aa96:	2229      	movs	r2, #41	; 0x29
    aa98:	681b      	ldr	r3, [r3, #0]
    aa9a:	5c9a      	ldrb	r2, [r3, r2]
    aa9c:	699b      	ldr	r3, [r3, #24]
    aa9e:	19df      	adds	r7, r3, r7
    aaa0:	70fa      	strb	r2, [r7, #3]
    aaa2:	e6c3      	b.n	a82c <frameParse+0x320>
    aaa4:	88e3      	ldrh	r3, [r4, #6]
    aaa6:	2078      	movs	r0, #120	; 0x78
    aaa8:	930a      	str	r3, [sp, #40]	; 0x28
    aaaa:	7a23      	ldrb	r3, [r4, #8]
    aaac:	930b      	str	r3, [sp, #44]	; 0x2c
    aaae:	4b65      	ldr	r3, [pc, #404]	; (ac44 <frameParse+0x738>)
    aab0:	4798      	blx	r3
    aab2:	9009      	str	r0, [sp, #36]	; 0x24
    aab4:	2800      	cmp	r0, #0
    aab6:	d100      	bne.n	aaba <frameParse+0x5ae>
    aab8:	e079      	b.n	abae <frameParse+0x6a2>
    aaba:	4652      	mov	r2, sl
    aabc:	8811      	ldrh	r1, [r2, #0]
    aabe:	22ff      	movs	r2, #255	; 0xff
    aac0:	2003      	movs	r0, #3
    aac2:	ab16      	add	r3, sp, #88	; 0x58
    aac4:	701a      	strb	r2, [r3, #0]
    aac6:	9308      	str	r3, [sp, #32]
    aac8:	785b      	ldrb	r3, [r3, #1]
    aaca:	4692      	mov	sl, r2
    aacc:	4383      	bics	r3, r0
    aace:	2001      	movs	r0, #1
    aad0:	4318      	orrs	r0, r3
    aad2:	23f7      	movs	r3, #247	; 0xf7
    aad4:	4003      	ands	r3, r0
    aad6:	2004      	movs	r0, #4
    aad8:	4303      	orrs	r3, r0
    aada:	2020      	movs	r0, #32
    aadc:	227f      	movs	r2, #127	; 0x7f
    aade:	b2db      	uxtb	r3, r3
    aae0:	4383      	bics	r3, r0
    aae2:	4013      	ands	r3, r2
    aae4:	43ab      	bics	r3, r5
    aae6:	9d08      	ldr	r5, [sp, #32]
    aae8:	466a      	mov	r2, sp
    aaea:	706b      	strb	r3, [r5, #1]
    aaec:	4b56      	ldr	r3, [pc, #344]	; (ac48 <frameParse+0x73c>)
    aaee:	80e9      	strh	r1, [r5, #6]
    aaf0:	881b      	ldrh	r3, [r3, #0]
    aaf2:	9909      	ldr	r1, [sp, #36]	; 0x24
    aaf4:	806b      	strh	r3, [r5, #2]
    aaf6:	4653      	mov	r3, sl
    aaf8:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    aafa:	80aa      	strh	r2, [r5, #4]
    aafc:	700b      	strb	r3, [r1, #0]
    aafe:	786b      	ldrb	r3, [r5, #1]
    ab00:	4a52      	ldr	r2, [pc, #328]	; (ac4c <frameParse+0x740>)
    ab02:	704b      	strb	r3, [r1, #1]
    ab04:	7813      	ldrb	r3, [r2, #0]
    ab06:	3301      	adds	r3, #1
    ab08:	b2db      	uxtb	r3, r3
    ab0a:	708b      	strb	r3, [r1, #2]
    ab0c:	7013      	strb	r3, [r2, #0]
    ab0e:	786a      	ldrb	r2, [r5, #1]
    ab10:	4210      	tst	r0, r2
    ab12:	d000      	beq.n	ab16 <frameParse+0x60a>
    ab14:	e0c0      	b.n	ac98 <frameParse+0x78c>
    ab16:	0008      	movs	r0, r1
    ab18:	886b      	ldrh	r3, [r5, #2]
    ab1a:	70cb      	strb	r3, [r1, #3]
    ab1c:	886b      	ldrh	r3, [r5, #2]
    ab1e:	0a1b      	lsrs	r3, r3, #8
    ab20:	710b      	strb	r3, [r1, #4]
    ab22:	88ab      	ldrh	r3, [r5, #4]
    ab24:	714b      	strb	r3, [r1, #5]
    ab26:	88ab      	ldrh	r3, [r5, #4]
    ab28:	2109      	movs	r1, #9
    ab2a:	0a1b      	lsrs	r3, r3, #8
    ab2c:	7183      	strb	r3, [r0, #6]
    ab2e:	88eb      	ldrh	r3, [r5, #6]
    ab30:	71c3      	strb	r3, [r0, #7]
    ab32:	88eb      	ldrh	r3, [r5, #6]
    ab34:	0a1b      	lsrs	r3, r3, #8
    ab36:	7203      	strb	r3, [r0, #8]
    ab38:	2316      	movs	r3, #22
    ab3a:	200a      	movs	r0, #10
    ab3c:	469a      	mov	sl, r3
    ab3e:	930c      	str	r3, [sp, #48]	; 0x30
    ab40:	3b08      	subs	r3, #8
    ab42:	930a      	str	r3, [sp, #40]	; 0x28
    ab44:	3b05      	subs	r3, #5
    ab46:	0752      	lsls	r2, r2, #29
    ab48:	d51b      	bpl.n	ab82 <frameParse+0x676>
    ab4a:	4a41      	ldr	r2, [pc, #260]	; (ac50 <frameParse+0x744>)
    ab4c:	9d08      	ldr	r5, [sp, #32]
    ab4e:	6811      	ldr	r1, [r2, #0]
    ab50:	2220      	movs	r2, #32
    ab52:	5c8a      	ldrb	r2, [r1, r2]
    ab54:	493f      	ldr	r1, [pc, #252]	; (ac54 <frameParse+0x748>)
    ab56:	742a      	strb	r2, [r5, #16]
    ab58:	6809      	ldr	r1, [r1, #0]
    ab5a:	910d      	str	r1, [sp, #52]	; 0x34
    ab5c:	0029      	movs	r1, r5
    ab5e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    ab60:	614d      	str	r5, [r1, #20]
    ab62:	9d09      	ldr	r5, [sp, #36]	; 0x24
    ab64:	a91b      	add	r1, sp, #108	; 0x6c
    ab66:	46ac      	mov	ip, r5
    ab68:	54ea      	strb	r2, [r5, r3]
    ab6a:	4460      	add	r0, ip
    ab6c:	2204      	movs	r2, #4
    ab6e:	4b3a      	ldr	r3, [pc, #232]	; (ac58 <frameParse+0x74c>)
    ab70:	4798      	blx	r3
    ab72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ab74:	4939      	ldr	r1, [pc, #228]	; (ac5c <frameParse+0x750>)
    ab76:	18e8      	adds	r0, r5, r3
    ab78:	2208      	movs	r2, #8
    ab7a:	4b37      	ldr	r3, [pc, #220]	; (ac58 <frameParse+0x74c>)
    ab7c:	4798      	blx	r3
    ab7e:	4653      	mov	r3, sl
    ab80:	990c      	ldr	r1, [sp, #48]	; 0x30
    ab82:	222c      	movs	r2, #44	; 0x2c
    ab84:	466d      	mov	r5, sp
    ab86:	18ad      	adds	r5, r5, r2
    ab88:	782d      	ldrb	r5, [r5, #0]
    ab8a:	9809      	ldr	r0, [sp, #36]	; 0x24
    ab8c:	3206      	adds	r2, #6
    ab8e:	7085      	strb	r5, [r0, #2]
    ab90:	54c2      	strb	r2, [r0, r3]
    ab92:	2300      	movs	r3, #0
    ab94:	9303      	str	r3, [sp, #12]
    ab96:	9302      	str	r3, [sp, #8]
    ab98:	4643      	mov	r3, r8
    ab9a:	9301      	str	r3, [sp, #4]
    ab9c:	464b      	mov	r3, r9
    ab9e:	3a31      	subs	r2, #49	; 0x31
    aba0:	9300      	str	r3, [sp, #0]
    aba2:	4d2f      	ldr	r5, [pc, #188]	; (ac60 <frameParse+0x754>)
    aba4:	0003      	movs	r3, r0
    aba6:	9808      	ldr	r0, [sp, #32]
    aba8:	47a8      	blx	r5
    abaa:	2800      	cmp	r0, #0
    abac:	d001      	beq.n	abb2 <frameParse+0x6a6>
    abae:	7863      	ldrb	r3, [r4, #1]
    abb0:	e5b0      	b.n	a714 <frameParse+0x208>
    abb2:	4b32      	ldr	r3, [pc, #200]	; (ac7c <frameParse+0x770>)
    abb4:	9809      	ldr	r0, [sp, #36]	; 0x24
    abb6:	4798      	blx	r3
    abb8:	7863      	ldrb	r3, [r4, #1]
    abba:	e5ab      	b.n	a714 <frameParse+0x208>
    abbc:	4b30      	ldr	r3, [pc, #192]	; (ac80 <frameParse+0x774>)
    abbe:	9907      	ldr	r1, [sp, #28]
    abc0:	0020      	movs	r0, r4
    abc2:	4798      	blx	r3
    abc4:	7863      	ldrb	r3, [r4, #1]
    abc6:	402b      	ands	r3, r5
    abc8:	e5a9      	b.n	a71e <frameParse+0x212>
    abca:	4b1d      	ldr	r3, [pc, #116]	; (ac40 <frameParse+0x734>)
    abcc:	781b      	ldrb	r3, [r3, #0]
    abce:	2b06      	cmp	r3, #6
    abd0:	d000      	beq.n	abd4 <frameParse+0x6c8>
    abd2:	e5ac      	b.n	a72e <frameParse+0x222>
    abd4:	7bb3      	ldrb	r3, [r6, #14]
    abd6:	4f2b      	ldr	r7, [pc, #172]	; (ac84 <frameParse+0x778>)
    abd8:	9300      	str	r3, [sp, #0]
    abda:	4642      	mov	r2, r8
    abdc:	9b07      	ldr	r3, [sp, #28]
    abde:	4649      	mov	r1, r9
    abe0:	0020      	movs	r0, r4
    abe2:	47b8      	blx	r7
    abe4:	7863      	ldrb	r3, [r4, #1]
    abe6:	0007      	movs	r7, r0
    abe8:	402b      	ands	r3, r5
    abea:	e598      	b.n	a71e <frameParse+0x212>
    abec:	881b      	ldrh	r3, [r3, #0]
    abee:	061b      	lsls	r3, r3, #24
    abf0:	d400      	bmi.n	abf4 <frameParse+0x6e8>
    abf2:	e71d      	b.n	aa30 <frameParse+0x524>
    abf4:	4b24      	ldr	r3, [pc, #144]	; (ac88 <frameParse+0x77c>)
    abf6:	429a      	cmp	r2, r3
    abf8:	d000      	beq.n	abfc <frameParse+0x6f0>
    abfa:	e719      	b.n	aa30 <frameParse+0x524>
    abfc:	e597      	b.n	a72e <frameParse+0x222>
    abfe:	2090      	movs	r0, #144	; 0x90
    ac00:	4b10      	ldr	r3, [pc, #64]	; (ac44 <frameParse+0x738>)
    ac02:	4798      	blx	r3
    ac04:	1e06      	subs	r6, r0, #0
    ac06:	d100      	bne.n	ac0a <frameParse+0x6fe>
    ac08:	e525      	b.n	a656 <frameParse+0x14a>
    ac0a:	0021      	movs	r1, r4
    ac0c:	2220      	movs	r2, #32
    ac0e:	4b12      	ldr	r3, [pc, #72]	; (ac58 <frameParse+0x74c>)
    ac10:	3018      	adds	r0, #24
    ac12:	4798      	blx	r3
    ac14:	2338      	movs	r3, #56	; 0x38
    ac16:	0030      	movs	r0, r6
    ac18:	9a06      	ldr	r2, [sp, #24]
    ac1a:	9907      	ldr	r1, [sp, #28]
    ac1c:	54f2      	strb	r2, [r6, r3]
    ac1e:	3039      	adds	r0, #57	; 0x39
    ac20:	60b5      	str	r5, [r6, #8]
    ac22:	4b0d      	ldr	r3, [pc, #52]	; (ac58 <frameParse+0x74c>)
    ac24:	4798      	blx	r3
    ac26:	2301      	movs	r3, #1
    ac28:	74f3      	strb	r3, [r6, #19]
    ac2a:	4b18      	ldr	r3, [pc, #96]	; (ac8c <frameParse+0x780>)
    ac2c:	0031      	movs	r1, r6
    ac2e:	681a      	ldr	r2, [r3, #0]
    ac30:	2327      	movs	r3, #39	; 0x27
    ac32:	5cd3      	ldrb	r3, [r2, r3]
    ac34:	4816      	ldr	r0, [pc, #88]	; (ac90 <frameParse+0x784>)
    ac36:	3301      	adds	r3, #1
    ac38:	7433      	strb	r3, [r6, #16]
    ac3a:	4b16      	ldr	r3, [pc, #88]	; (ac94 <frameParse+0x788>)
    ac3c:	4798      	blx	r3
    ac3e:	e50a      	b.n	a656 <frameParse+0x14a>
    ac40:	20000a70 	.word	0x20000a70
    ac44:	00006549 	.word	0x00006549
    ac48:	20003808 	.word	0x20003808
    ac4c:	200037f0 	.word	0x200037f0
    ac50:	200037d8 	.word	0x200037d8
    ac54:	20003864 	.word	0x20003864
    ac58:	0000c953 	.word	0x0000c953
    ac5c:	2000016c 	.word	0x2000016c
    ac60:	00009d7d 	.word	0x00009d7d
    ac64:	0000a335 	.word	0x0000a335
    ac68:	0000fffc 	.word	0x0000fffc
    ac6c:	2000381c 	.word	0x2000381c
    ac70:	0000ffff 	.word	0x0000ffff
    ac74:	20000a88 	.word	0x20000a88
    ac78:	0000b409 	.word	0x0000b409
    ac7c:	00006599 	.word	0x00006599
    ac80:	00009c79 	.word	0x00009c79
    ac84:	0000bd6d 	.word	0x0000bd6d
    ac88:	0000fffd 	.word	0x0000fffd
    ac8c:	200037d4 	.word	0x200037d4
    ac90:	200037c8 	.word	0x200037c8
    ac94:	000066b5 	.word	0x000066b5
    ac98:	2310      	movs	r3, #16
    ac9a:	469a      	mov	sl, r3
    ac9c:	930c      	str	r3, [sp, #48]	; 0x30
    ac9e:	3b08      	subs	r3, #8
    aca0:	930a      	str	r3, [sp, #40]	; 0x28
    aca2:	2004      	movs	r0, #4
    aca4:	3b05      	subs	r3, #5
    aca6:	2103      	movs	r1, #3
    aca8:	e74d      	b.n	ab46 <frameParse+0x63a>
    acaa:	4b2d      	ldr	r3, [pc, #180]	; (ad60 <frameParse+0x854>)
    acac:	4798      	blx	r3
    acae:	2832      	cmp	r0, #50	; 0x32
    acb0:	d801      	bhi.n	acb6 <frameParse+0x7aa>
    acb2:	7863      	ldrb	r3, [r4, #1]
    acb4:	e524      	b.n	a700 <frameParse+0x1f4>
    acb6:	2090      	movs	r0, #144	; 0x90
    acb8:	4b2a      	ldr	r3, [pc, #168]	; (ad64 <frameParse+0x858>)
    acba:	4798      	blx	r3
    acbc:	2800      	cmp	r0, #0
    acbe:	d100      	bne.n	acc2 <frameParse+0x7b6>
    acc0:	e4c9      	b.n	a656 <frameParse+0x14a>
    acc2:	9008      	str	r0, [sp, #32]
    acc4:	2220      	movs	r2, #32
    acc6:	0021      	movs	r1, r4
    acc8:	4b27      	ldr	r3, [pc, #156]	; (ad68 <frameParse+0x85c>)
    acca:	3018      	adds	r0, #24
    accc:	4798      	blx	r3
    acce:	2338      	movs	r3, #56	; 0x38
    acd0:	9808      	ldr	r0, [sp, #32]
    acd2:	9a06      	ldr	r2, [sp, #24]
    acd4:	9907      	ldr	r1, [sp, #28]
    acd6:	54c2      	strb	r2, [r0, r3]
    acd8:	6085      	str	r5, [r0, #8]
    acda:	4b23      	ldr	r3, [pc, #140]	; (ad68 <frameParse+0x85c>)
    acdc:	3039      	adds	r0, #57	; 0x39
    acde:	4798      	blx	r3
    ace0:	4653      	mov	r3, sl
    ace2:	2201      	movs	r2, #1
    ace4:	6819      	ldr	r1, [r3, #0]
    ace6:	2327      	movs	r3, #39	; 0x27
    ace8:	9808      	ldr	r0, [sp, #32]
    acea:	74c2      	strb	r2, [r0, #19]
    acec:	5ccb      	ldrb	r3, [r1, r3]
    acee:	7445      	strb	r5, [r0, #17]
    acf0:	189b      	adds	r3, r3, r2
    acf2:	7403      	strb	r3, [r0, #16]
    acf4:	7502      	strb	r2, [r0, #20]
    acf6:	0001      	movs	r1, r0
    acf8:	4b1c      	ldr	r3, [pc, #112]	; (ad6c <frameParse+0x860>)
    acfa:	481d      	ldr	r0, [pc, #116]	; (ad70 <frameParse+0x864>)
    acfc:	4798      	blx	r3
    acfe:	7863      	ldrb	r3, [r4, #1]
    ad00:	e4fe      	b.n	a700 <frameParse+0x1f4>
    ad02:	2003      	movs	r0, #3
    ad04:	2703      	movs	r7, #3
    ad06:	e631      	b.n	a96c <frameParse+0x460>
    ad08:	2090      	movs	r0, #144	; 0x90
    ad0a:	4b16      	ldr	r3, [pc, #88]	; (ad64 <frameParse+0x858>)
    ad0c:	4798      	blx	r3
    ad0e:	1e05      	subs	r5, r0, #0
    ad10:	d100      	bne.n	ad14 <frameParse+0x808>
    ad12:	e4a0      	b.n	a656 <frameParse+0x14a>
    ad14:	2220      	movs	r2, #32
    ad16:	0021      	movs	r1, r4
    ad18:	4b13      	ldr	r3, [pc, #76]	; (ad68 <frameParse+0x85c>)
    ad1a:	3018      	adds	r0, #24
    ad1c:	4798      	blx	r3
    ad1e:	2338      	movs	r3, #56	; 0x38
    ad20:	9a06      	ldr	r2, [sp, #24]
    ad22:	0028      	movs	r0, r5
    ad24:	54ea      	strb	r2, [r5, r3]
    ad26:	2300      	movs	r3, #0
    ad28:	9907      	ldr	r1, [sp, #28]
    ad2a:	60ab      	str	r3, [r5, #8]
    ad2c:	3039      	adds	r0, #57	; 0x39
    ad2e:	4b0e      	ldr	r3, [pc, #56]	; (ad68 <frameParse+0x85c>)
    ad30:	4798      	blx	r3
    ad32:	2301      	movs	r3, #1
    ad34:	74eb      	strb	r3, [r5, #19]
    ad36:	88a0      	ldrh	r0, [r4, #4]
    ad38:	4b0e      	ldr	r3, [pc, #56]	; (ad74 <frameParse+0x868>)
    ad3a:	4798      	blx	r3
    ad3c:	2800      	cmp	r0, #0
    ad3e:	d100      	bne.n	ad42 <frameParse+0x836>
    ad40:	e4d4      	b.n	a6ec <frameParse+0x1e0>
    ad42:	4b0d      	ldr	r3, [pc, #52]	; (ad78 <frameParse+0x86c>)
    ad44:	0029      	movs	r1, r5
    ad46:	681a      	ldr	r2, [r3, #0]
    ad48:	2326      	movs	r3, #38	; 0x26
    ad4a:	5cd3      	ldrb	r3, [r2, r3]
    ad4c:	480b      	ldr	r0, [pc, #44]	; (ad7c <frameParse+0x870>)
    ad4e:	3301      	adds	r3, #1
    ad50:	742b      	strb	r3, [r5, #16]
    ad52:	4b06      	ldr	r3, [pc, #24]	; (ad6c <frameParse+0x860>)
    ad54:	4798      	blx	r3
    ad56:	e47e      	b.n	a656 <frameParse+0x14a>
    ad58:	4684      	mov	ip, r0
    ad5a:	2700      	movs	r7, #0
    ad5c:	e691      	b.n	aa82 <frameParse+0x576>
    ad5e:	46c0      	nop			; (mov r8, r8)
    ad60:	000065d5 	.word	0x000065d5
    ad64:	00006549 	.word	0x00006549
    ad68:	0000c953 	.word	0x0000c953
    ad6c:	000066b5 	.word	0x000066b5
    ad70:	200037c8 	.word	0x200037c8
    ad74:	0000c31d 	.word	0x0000c31d
    ad78:	200037d4 	.word	0x200037d4
    ad7c:	20003858 	.word	0x20003858

0000ad80 <indirectDataTimerHandler>:
    ad80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ad82:	46ce      	mov	lr, r9
    ad84:	4647      	mov	r7, r8
    ad86:	b580      	push	{r7, lr}
    ad88:	4e18      	ldr	r6, [pc, #96]	; (adec <indirectDataTimerHandler+0x6c>)
    ad8a:	7a33      	ldrb	r3, [r6, #8]
    ad8c:	2b00      	cmp	r3, #0
    ad8e:	d029      	beq.n	ade4 <indirectDataTimerHandler+0x64>
    ad90:	4b17      	ldr	r3, [pc, #92]	; (adf0 <indirectDataTimerHandler+0x70>)
    ad92:	2500      	movs	r5, #0
    ad94:	4698      	mov	r8, r3
    ad96:	4b17      	ldr	r3, [pc, #92]	; (adf4 <indirectDataTimerHandler+0x74>)
    ad98:	4f17      	ldr	r7, [pc, #92]	; (adf8 <indirectDataTimerHandler+0x78>)
    ad9a:	4699      	mov	r9, r3
    ad9c:	e00d      	b.n	adba <indirectDataTimerHandler+0x3a>
    ad9e:	6883      	ldr	r3, [r0, #8]
    ada0:	2b00      	cmp	r3, #0
    ada2:	d003      	beq.n	adac <indirectDataTimerHandler+0x2c>
    ada4:	7c80      	ldrb	r0, [r0, #18]
    ada6:	0022      	movs	r2, r4
    ada8:	2105      	movs	r1, #5
    adaa:	4798      	blx	r3
    adac:	0020      	movs	r0, r4
    adae:	47c8      	blx	r9
    adb0:	3501      	adds	r5, #1
    adb2:	7a33      	ldrb	r3, [r6, #8]
    adb4:	b2ed      	uxtb	r5, r5
    adb6:	42ab      	cmp	r3, r5
    adb8:	d914      	bls.n	ade4 <indirectDataTimerHandler+0x64>
    adba:	2100      	movs	r1, #0
    adbc:	0030      	movs	r0, r6
    adbe:	47b8      	blx	r7
    adc0:	1e04      	subs	r4, r0, #0
    adc2:	d00f      	beq.n	ade4 <indirectDataTimerHandler+0x64>
    adc4:	7c03      	ldrb	r3, [r0, #16]
    adc6:	2b00      	cmp	r3, #0
    adc8:	d004      	beq.n	add4 <indirectDataTimerHandler+0x54>
    adca:	3b01      	subs	r3, #1
    adcc:	b2db      	uxtb	r3, r3
    adce:	7403      	strb	r3, [r0, #16]
    add0:	2b00      	cmp	r3, #0
    add2:	d0e4      	beq.n	ad9e <indirectDataTimerHandler+0x1e>
    add4:	0021      	movs	r1, r4
    add6:	0030      	movs	r0, r6
    add8:	47c0      	blx	r8
    adda:	3501      	adds	r5, #1
    addc:	7a33      	ldrb	r3, [r6, #8]
    adde:	b2ed      	uxtb	r5, r5
    ade0:	42ab      	cmp	r3, r5
    ade2:	d8ea      	bhi.n	adba <indirectDataTimerHandler+0x3a>
    ade4:	bc0c      	pop	{r2, r3}
    ade6:	4690      	mov	r8, r2
    ade8:	4699      	mov	r9, r3
    adea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    adec:	200037c8 	.word	0x200037c8
    adf0:	000066b5 	.word	0x000066b5
    adf4:	00006599 	.word	0x00006599
    adf8:	000066ed 	.word	0x000066ed

0000adfc <edScanDurationExpired>:
    adfc:	2200      	movs	r2, #0
    adfe:	4b01      	ldr	r3, [pc, #4]	; (ae04 <edScanDurationExpired+0x8>)
    ae00:	701a      	strb	r2, [r3, #0]
    ae02:	4770      	bx	lr
    ae04:	20000a8f 	.word	0x20000a8f

0000ae08 <assignAddress>:
    ae08:	b5f0      	push	{r4, r5, r6, r7, lr}
    ae0a:	4645      	mov	r5, r8
    ae0c:	46de      	mov	lr, fp
    ae0e:	4657      	mov	r7, sl
    ae10:	464e      	mov	r6, r9
    ae12:	b5e0      	push	{r5, r6, r7, lr}
    ae14:	b087      	sub	sp, #28
    ae16:	9303      	str	r3, [sp, #12]
    ae18:	b2cb      	uxtb	r3, r1
    ae1a:	4698      	mov	r8, r3
    ae1c:	0005      	movs	r5, r0
    ae1e:	2306      	movs	r3, #6
    ae20:	4668      	mov	r0, sp
    ae22:	4641      	mov	r1, r8
    ae24:	7002      	strb	r2, [r0, #0]
    ae26:	420b      	tst	r3, r1
    ae28:	d003      	beq.n	ae32 <assignAddress+0x2a>
    ae2a:	4013      	ands	r3, r2
    ae2c:	2b04      	cmp	r3, #4
    ae2e:	d100      	bne.n	ae32 <assignAddress+0x2a>
    ae30:	e0ae      	b.n	af90 <assignAddress+0x188>
    ae32:	4643      	mov	r3, r8
    ae34:	079b      	lsls	r3, r3, #30
    ae36:	d107      	bne.n	ae48 <assignAddress+0x40>
    ae38:	488e      	ldr	r0, [pc, #568]	; (b074 <assignAddress+0x26c>)
    ae3a:	b007      	add	sp, #28
    ae3c:	bc3c      	pop	{r2, r3, r4, r5}
    ae3e:	4690      	mov	r8, r2
    ae40:	4699      	mov	r9, r3
    ae42:	46a2      	mov	sl, r4
    ae44:	46ab      	mov	fp, r5
    ae46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ae48:	9b00      	ldr	r3, [sp, #0]
    ae4a:	07db      	lsls	r3, r3, #31
    ae4c:	d550      	bpl.n	aef0 <assignAddress+0xe8>
    ae4e:	4b8a      	ldr	r3, [pc, #552]	; (b078 <assignAddress+0x270>)
    ae50:	4699      	mov	r9, r3
    ae52:	681b      	ldr	r3, [r3, #0]
    ae54:	001a      	movs	r2, r3
    ae56:	9303      	str	r3, [sp, #12]
    ae58:	2323      	movs	r3, #35	; 0x23
    ae5a:	5cd3      	ldrb	r3, [r2, r3]
    ae5c:	469b      	mov	fp, r3
    ae5e:	2b00      	cmp	r3, #0
    ae60:	d0ea      	beq.n	ae38 <assignAddress+0x30>
    ae62:	6893      	ldr	r3, [r2, #8]
    ae64:	4f85      	ldr	r7, [pc, #532]	; (b07c <assignAddress+0x274>)
    ae66:	469a      	mov	sl, r3
    ae68:	001c      	movs	r4, r3
    ae6a:	003b      	movs	r3, r7
    ae6c:	2600      	movs	r6, #0
    ae6e:	4657      	mov	r7, sl
    ae70:	469a      	mov	sl, r3
    ae72:	1be3      	subs	r3, r4, r7
    ae74:	2208      	movs	r2, #8
    ae76:	0029      	movs	r1, r5
    ae78:	0020      	movs	r0, r4
    ae7a:	4698      	mov	r8, r3
    ae7c:	47d0      	blx	sl
    ae7e:	2800      	cmp	r0, #0
    ae80:	d100      	bne.n	ae84 <assignAddress+0x7c>
    ae82:	e0e9      	b.n	b058 <assignAddress+0x250>
    ae84:	7823      	ldrb	r3, [r4, #0]
    ae86:	2bff      	cmp	r3, #255	; 0xff
    ae88:	d000      	beq.n	ae8c <assignAddress+0x84>
    ae8a:	e0c2      	b.n	b012 <assignAddress+0x20a>
    ae8c:	7863      	ldrb	r3, [r4, #1]
    ae8e:	2bff      	cmp	r3, #255	; 0xff
    ae90:	d000      	beq.n	ae94 <assignAddress+0x8c>
    ae92:	e0be      	b.n	b012 <assignAddress+0x20a>
    ae94:	78a3      	ldrb	r3, [r4, #2]
    ae96:	2bff      	cmp	r3, #255	; 0xff
    ae98:	d000      	beq.n	ae9c <assignAddress+0x94>
    ae9a:	e0ba      	b.n	b012 <assignAddress+0x20a>
    ae9c:	78e3      	ldrb	r3, [r4, #3]
    ae9e:	2bff      	cmp	r3, #255	; 0xff
    aea0:	d000      	beq.n	aea4 <assignAddress+0x9c>
    aea2:	e0b6      	b.n	b012 <assignAddress+0x20a>
    aea4:	7923      	ldrb	r3, [r4, #4]
    aea6:	2bff      	cmp	r3, #255	; 0xff
    aea8:	d000      	beq.n	aeac <assignAddress+0xa4>
    aeaa:	e0b2      	b.n	b012 <assignAddress+0x20a>
    aeac:	7963      	ldrb	r3, [r4, #5]
    aeae:	2bff      	cmp	r3, #255	; 0xff
    aeb0:	d000      	beq.n	aeb4 <assignAddress+0xac>
    aeb2:	e0ae      	b.n	b012 <assignAddress+0x20a>
    aeb4:	79a3      	ldrb	r3, [r4, #6]
    aeb6:	2bff      	cmp	r3, #255	; 0xff
    aeb8:	d000      	beq.n	aebc <assignAddress+0xb4>
    aeba:	e0aa      	b.n	b012 <assignAddress+0x20a>
    aebc:	79e3      	ldrb	r3, [r4, #7]
    aebe:	2bff      	cmp	r3, #255	; 0xff
    aec0:	d000      	beq.n	aec4 <assignAddress+0xbc>
    aec2:	e0a6      	b.n	b012 <assignAddress+0x20a>
    aec4:	2208      	movs	r2, #8
    aec6:	0029      	movs	r1, r5
    aec8:	4b6d      	ldr	r3, [pc, #436]	; (b080 <assignAddress+0x278>)
    aeca:	0020      	movs	r0, r4
    aecc:	4798      	blx	r3
    aece:	464b      	mov	r3, r9
    aed0:	4669      	mov	r1, sp
    aed2:	681a      	ldr	r2, [r3, #0]
    aed4:	7809      	ldrb	r1, [r1, #0]
    aed6:	6893      	ldr	r3, [r2, #8]
    aed8:	4443      	add	r3, r8
    aeda:	7319      	strb	r1, [r3, #12]
    aedc:	6893      	ldr	r3, [r2, #8]
    aede:	4443      	add	r3, r8
    aee0:	8e52      	ldrh	r2, [r2, #50]	; 0x32
    aee2:	609a      	str	r2, [r3, #8]
    aee4:	4b67      	ldr	r3, [pc, #412]	; (b084 <assignAddress+0x27c>)
    aee6:	8818      	ldrh	r0, [r3, #0]
    aee8:	3080      	adds	r0, #128	; 0x80
    aeea:	1980      	adds	r0, r0, r6
    aeec:	b280      	uxth	r0, r0
    aeee:	e7a4      	b.n	ae3a <assignAddress+0x32>
    aef0:	4b61      	ldr	r3, [pc, #388]	; (b078 <assignAddress+0x270>)
    aef2:	4699      	mov	r9, r3
    aef4:	681b      	ldr	r3, [r3, #0]
    aef6:	001a      	movs	r2, r3
    aef8:	9304      	str	r3, [sp, #16]
    aefa:	2324      	movs	r3, #36	; 0x24
    aefc:	5cd3      	ldrb	r3, [r2, r3]
    aefe:	469b      	mov	fp, r3
    af00:	2b01      	cmp	r3, #1
    af02:	d999      	bls.n	ae38 <assignAddress+0x30>
    af04:	68d3      	ldr	r3, [r2, #12]
    af06:	4f5d      	ldr	r7, [pc, #372]	; (b07c <assignAddress+0x274>)
    af08:	469a      	mov	sl, r3
    af0a:	001c      	movs	r4, r3
    af0c:	003b      	movs	r3, r7
    af0e:	2601      	movs	r6, #1
    af10:	4657      	mov	r7, sl
    af12:	469a      	mov	sl, r3
    af14:	3414      	adds	r4, #20
    af16:	1be3      	subs	r3, r4, r7
    af18:	2208      	movs	r2, #8
    af1a:	0029      	movs	r1, r5
    af1c:	0020      	movs	r0, r4
    af1e:	4698      	mov	r8, r3
    af20:	47d0      	blx	sl
    af22:	2800      	cmp	r0, #0
    af24:	d100      	bne.n	af28 <assignAddress+0x120>
    af26:	e08a      	b.n	b03e <assignAddress+0x236>
    af28:	7823      	ldrb	r3, [r4, #0]
    af2a:	2bff      	cmp	r3, #255	; 0xff
    af2c:	d178      	bne.n	b020 <assignAddress+0x218>
    af2e:	7863      	ldrb	r3, [r4, #1]
    af30:	2bff      	cmp	r3, #255	; 0xff
    af32:	d175      	bne.n	b020 <assignAddress+0x218>
    af34:	78a3      	ldrb	r3, [r4, #2]
    af36:	2bff      	cmp	r3, #255	; 0xff
    af38:	d172      	bne.n	b020 <assignAddress+0x218>
    af3a:	78e3      	ldrb	r3, [r4, #3]
    af3c:	2bff      	cmp	r3, #255	; 0xff
    af3e:	d16f      	bne.n	b020 <assignAddress+0x218>
    af40:	7923      	ldrb	r3, [r4, #4]
    af42:	2bff      	cmp	r3, #255	; 0xff
    af44:	d16c      	bne.n	b020 <assignAddress+0x218>
    af46:	7963      	ldrb	r3, [r4, #5]
    af48:	2bff      	cmp	r3, #255	; 0xff
    af4a:	d169      	bne.n	b020 <assignAddress+0x218>
    af4c:	79a3      	ldrb	r3, [r4, #6]
    af4e:	2bff      	cmp	r3, #255	; 0xff
    af50:	d166      	bne.n	b020 <assignAddress+0x218>
    af52:	79e3      	ldrb	r3, [r4, #7]
    af54:	2bff      	cmp	r3, #255	; 0xff
    af56:	d163      	bne.n	b020 <assignAddress+0x218>
    af58:	0029      	movs	r1, r5
    af5a:	2208      	movs	r2, #8
    af5c:	0020      	movs	r0, r4
    af5e:	4c48      	ldr	r4, [pc, #288]	; (b080 <assignAddress+0x278>)
    af60:	47a0      	blx	r4
    af62:	464b      	mov	r3, r9
    af64:	466a      	mov	r2, sp
    af66:	681d      	ldr	r5, [r3, #0]
    af68:	7812      	ldrb	r2, [r2, #0]
    af6a:	68eb      	ldr	r3, [r5, #12]
    af6c:	9903      	ldr	r1, [sp, #12]
    af6e:	4443      	add	r3, r8
    af70:	741a      	strb	r2, [r3, #16]
    af72:	68eb      	ldr	r3, [r5, #12]
    af74:	2204      	movs	r2, #4
    af76:	4443      	add	r3, r8
    af78:	0018      	movs	r0, r3
    af7a:	3008      	adds	r0, #8
    af7c:	47a0      	blx	r4
    af7e:	68eb      	ldr	r3, [r5, #12]
    af80:	4443      	add	r3, r8
    af82:	689a      	ldr	r2, [r3, #8]
    af84:	60da      	str	r2, [r3, #12]
    af86:	4b3f      	ldr	r3, [pc, #252]	; (b084 <assignAddress+0x27c>)
    af88:	8818      	ldrh	r0, [r3, #0]
    af8a:	1980      	adds	r0, r0, r6
    af8c:	b280      	uxth	r0, r0
    af8e:	e754      	b.n	ae3a <assignAddress+0x32>
    af90:	4b39      	ldr	r3, [pc, #228]	; (b078 <assignAddress+0x270>)
    af92:	4699      	mov	r9, r3
    af94:	681b      	ldr	r3, [r3, #0]
    af96:	001a      	movs	r2, r3
    af98:	9304      	str	r3, [sp, #16]
    af9a:	2320      	movs	r3, #32
    af9c:	5cd3      	ldrb	r3, [r2, r3]
    af9e:	2b01      	cmp	r3, #1
    afa0:	d800      	bhi.n	afa4 <assignAddress+0x19c>
    afa2:	e746      	b.n	ae32 <assignAddress+0x2a>
    afa4:	6812      	ldr	r2, [r2, #0]
    afa6:	4f35      	ldr	r7, [pc, #212]	; (b07c <assignAddress+0x274>)
    afa8:	4693      	mov	fp, r2
    afaa:	0014      	movs	r4, r2
    afac:	46b8      	mov	r8, r7
    afae:	2601      	movs	r6, #1
    afb0:	465f      	mov	r7, fp
    afb2:	469b      	mov	fp, r3
    afb4:	340c      	adds	r4, #12
    afb6:	9105      	str	r1, [sp, #20]
    afb8:	1be3      	subs	r3, r4, r7
    afba:	2208      	movs	r2, #8
    afbc:	0029      	movs	r1, r5
    afbe:	0020      	movs	r0, r4
    afc0:	469a      	mov	sl, r3
    afc2:	47c0      	blx	r8
    afc4:	2800      	cmp	r0, #0
    afc6:	d04d      	beq.n	b064 <assignAddress+0x25c>
    afc8:	7823      	ldrb	r3, [r4, #0]
    afca:	2bff      	cmp	r3, #255	; 0xff
    afcc:	d12f      	bne.n	b02e <assignAddress+0x226>
    afce:	7863      	ldrb	r3, [r4, #1]
    afd0:	2bff      	cmp	r3, #255	; 0xff
    afd2:	d12c      	bne.n	b02e <assignAddress+0x226>
    afd4:	78a3      	ldrb	r3, [r4, #2]
    afd6:	2bff      	cmp	r3, #255	; 0xff
    afd8:	d129      	bne.n	b02e <assignAddress+0x226>
    afda:	78e3      	ldrb	r3, [r4, #3]
    afdc:	2bff      	cmp	r3, #255	; 0xff
    afde:	d126      	bne.n	b02e <assignAddress+0x226>
    afe0:	7923      	ldrb	r3, [r4, #4]
    afe2:	2bff      	cmp	r3, #255	; 0xff
    afe4:	d123      	bne.n	b02e <assignAddress+0x226>
    afe6:	7963      	ldrb	r3, [r4, #5]
    afe8:	2bff      	cmp	r3, #255	; 0xff
    afea:	d120      	bne.n	b02e <assignAddress+0x226>
    afec:	79a3      	ldrb	r3, [r4, #6]
    afee:	2bff      	cmp	r3, #255	; 0xff
    aff0:	d11d      	bne.n	b02e <assignAddress+0x226>
    aff2:	79e3      	ldrb	r3, [r4, #7]
    aff4:	2bff      	cmp	r3, #255	; 0xff
    aff6:	d11a      	bne.n	b02e <assignAddress+0x226>
    aff8:	2208      	movs	r2, #8
    affa:	4b21      	ldr	r3, [pc, #132]	; (b080 <assignAddress+0x278>)
    affc:	0029      	movs	r1, r5
    affe:	0020      	movs	r0, r4
    b000:	4798      	blx	r3
    b002:	464b      	mov	r3, r9
    b004:	681a      	ldr	r2, [r3, #0]
    b006:	0230      	lsls	r0, r6, #8
    b008:	6813      	ldr	r3, [r2, #0]
    b00a:	8bd2      	ldrh	r2, [r2, #30]
    b00c:	4453      	add	r3, sl
    b00e:	609a      	str	r2, [r3, #8]
    b010:	e713      	b.n	ae3a <assignAddress+0x32>
    b012:	3601      	adds	r6, #1
    b014:	b2f6      	uxtb	r6, r6
    b016:	3410      	adds	r4, #16
    b018:	455e      	cmp	r6, fp
    b01a:	d000      	beq.n	b01e <assignAddress+0x216>
    b01c:	e729      	b.n	ae72 <assignAddress+0x6a>
    b01e:	e70b      	b.n	ae38 <assignAddress+0x30>
    b020:	3601      	adds	r6, #1
    b022:	b2f6      	uxtb	r6, r6
    b024:	3414      	adds	r4, #20
    b026:	455e      	cmp	r6, fp
    b028:	d000      	beq.n	b02c <assignAddress+0x224>
    b02a:	e774      	b.n	af16 <assignAddress+0x10e>
    b02c:	e704      	b.n	ae38 <assignAddress+0x30>
    b02e:	3601      	adds	r6, #1
    b030:	b2f6      	uxtb	r6, r6
    b032:	340c      	adds	r4, #12
    b034:	455e      	cmp	r6, fp
    b036:	d1bf      	bne.n	afb8 <assignAddress+0x1b0>
    b038:	9b05      	ldr	r3, [sp, #20]
    b03a:	4698      	mov	r8, r3
    b03c:	e6f9      	b.n	ae32 <assignAddress+0x2a>
    b03e:	46ba      	mov	sl, r7
    b040:	4811      	ldr	r0, [pc, #68]	; (b088 <assignAddress+0x280>)
    b042:	2204      	movs	r2, #4
    b044:	4b0e      	ldr	r3, [pc, #56]	; (b080 <assignAddress+0x278>)
    b046:	4450      	add	r0, sl
    b048:	9903      	ldr	r1, [sp, #12]
    b04a:	4798      	blx	r3
    b04c:	4a0f      	ldr	r2, [pc, #60]	; (b08c <assignAddress+0x284>)
    b04e:	9b04      	ldr	r3, [sp, #16]
    b050:	4694      	mov	ip, r2
    b052:	68db      	ldr	r3, [r3, #12]
    b054:	4463      	add	r3, ip
    b056:	e794      	b.n	af82 <assignAddress+0x17a>
    b058:	23ff      	movs	r3, #255	; 0xff
    b05a:	46ba      	mov	sl, r7
    b05c:	011b      	lsls	r3, r3, #4
    b05e:	4453      	add	r3, sl
    b060:	9a03      	ldr	r2, [sp, #12]
    b062:	e73d      	b.n	aee0 <assignAddress+0xd8>
    b064:	46bb      	mov	fp, r7
    b066:	9a04      	ldr	r2, [sp, #16]
    b068:	4b09      	ldr	r3, [pc, #36]	; (b090 <assignAddress+0x288>)
    b06a:	8bd2      	ldrh	r2, [r2, #30]
    b06c:	445b      	add	r3, fp
    b06e:	609a      	str	r2, [r3, #8]
    b070:	0230      	lsls	r0, r6, #8
    b072:	e6e2      	b.n	ae3a <assignAddress+0x32>
    b074:	0000ffff 	.word	0x0000ffff
    b078:	200037d4 	.word	0x200037d4
    b07c:	0000c935 	.word	0x0000c935
    b080:	0000c953 	.word	0x0000c953
    b084:	2000381c 	.word	0x2000381c
    b088:	000013f4 	.word	0x000013f4
    b08c:	000013ec 	.word	0x000013ec
    b090:	00000bf4 	.word	0x00000bf4

0000b094 <commandConfcb>:
    b094:	b510      	push	{r4, lr}
    b096:	0010      	movs	r0, r2
    b098:	4b01      	ldr	r3, [pc, #4]	; (b0a0 <commandConfcb+0xc>)
    b09a:	4798      	blx	r3
    b09c:	bd10      	pop	{r4, pc}
    b09e:	46c0      	nop			; (mov r8, r8)
    b0a0:	00006599 	.word	0x00006599

0000b0a4 <MiApp_NoiseDetection.part.0>:
    b0a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b0a6:	4645      	mov	r5, r8
    b0a8:	464e      	mov	r6, r9
    b0aa:	46de      	mov	lr, fp
    b0ac:	4657      	mov	r7, sl
    b0ae:	b5e0      	push	{r5, r6, r7, lr}
    b0b0:	b087      	sub	sp, #28
    b0b2:	ab04      	add	r3, sp, #16
    b0b4:	1ddd      	adds	r5, r3, #7
    b0b6:	2300      	movs	r3, #0
    b0b8:	702b      	strb	r3, [r5, #0]
    b0ba:	3301      	adds	r3, #1
    b0bc:	408b      	lsls	r3, r1
    b0be:	3301      	adds	r3, #1
    b0c0:	9203      	str	r2, [sp, #12]
    b0c2:	011a      	lsls	r2, r3, #4
    b0c4:	1ad3      	subs	r3, r2, r3
    b0c6:	019b      	lsls	r3, r3, #6
    b0c8:	9300      	str	r3, [sp, #0]
    b0ca:	23ff      	movs	r3, #255	; 0xff
    b0cc:	9302      	str	r3, [sp, #8]
    b0ce:	9301      	str	r3, [sp, #4]
    b0d0:	4b2d      	ldr	r3, [pc, #180]	; (b188 <MiApp_NoiseDetection.part.0+0xe4>)
    b0d2:	4681      	mov	r9, r0
    b0d4:	4698      	mov	r8, r3
    b0d6:	4c2d      	ldr	r4, [pc, #180]	; (b18c <MiApp_NoiseDetection.part.0+0xe8>)
    b0d8:	e004      	b.n	b0e4 <MiApp_NoiseDetection.part.0+0x40>
    b0da:	3301      	adds	r3, #1
    b0dc:	b2db      	uxtb	r3, r3
    b0de:	702b      	strb	r3, [r5, #0]
    b0e0:	2b1f      	cmp	r3, #31
    b0e2:	d83e      	bhi.n	b162 <MiApp_NoiseDetection.part.0+0xbe>
    b0e4:	2601      	movs	r6, #1
    b0e6:	47c0      	blx	r8
    b0e8:	0032      	movs	r2, r6
    b0ea:	782b      	ldrb	r3, [r5, #0]
    b0ec:	4649      	mov	r1, r9
    b0ee:	409a      	lsls	r2, r3
    b0f0:	400a      	ands	r2, r1
    b0f2:	4210      	tst	r0, r2
    b0f4:	d0f1      	beq.n	b0da <MiApp_NoiseDetection.part.0+0x36>
    b0f6:	0029      	movs	r1, r5
    b0f8:	4b25      	ldr	r3, [pc, #148]	; (b190 <MiApp_NoiseDetection.part.0+0xec>)
    b0fa:	2000      	movs	r0, #0
    b0fc:	4798      	blx	r3
    b0fe:	4f25      	ldr	r7, [pc, #148]	; (b194 <MiApp_NoiseDetection.part.0+0xf0>)
    b100:	4b25      	ldr	r3, [pc, #148]	; (b198 <MiApp_NoiseDetection.part.0+0xf4>)
    b102:	9800      	ldr	r0, [sp, #0]
    b104:	613b      	str	r3, [r7, #16]
    b106:	4b25      	ldr	r3, [pc, #148]	; (b19c <MiApp_NoiseDetection.part.0+0xf8>)
    b108:	469b      	mov	fp, r3
    b10a:	4798      	blx	r3
    b10c:	21fa      	movs	r1, #250	; 0xfa
    b10e:	4b24      	ldr	r3, [pc, #144]	; (b1a0 <MiApp_NoiseDetection.part.0+0xfc>)
    b110:	0089      	lsls	r1, r1, #2
    b112:	469a      	mov	sl, r3
    b114:	4798      	blx	r3
    b116:	6078      	str	r0, [r7, #4]
    b118:	9800      	ldr	r0, [sp, #0]
    b11a:	47d8      	blx	fp
    b11c:	21fa      	movs	r1, #250	; 0xfa
    b11e:	0089      	lsls	r1, r1, #2
    b120:	47d0      	blx	sl
    b122:	2300      	movs	r3, #0
    b124:	60b8      	str	r0, [r7, #8]
    b126:	733b      	strb	r3, [r7, #12]
    b128:	0038      	movs	r0, r7
    b12a:	4b1e      	ldr	r3, [pc, #120]	; (b1a4 <MiApp_NoiseDetection.part.0+0x100>)
    b12c:	4798      	blx	r3
    b12e:	4f1e      	ldr	r7, [pc, #120]	; (b1a8 <MiApp_NoiseDetection.part.0+0x104>)
    b130:	4b1e      	ldr	r3, [pc, #120]	; (b1ac <MiApp_NoiseDetection.part.0+0x108>)
    b132:	703e      	strb	r6, [r7, #0]
    b134:	469a      	mov	sl, r3
    b136:	2600      	movs	r6, #0
    b138:	e000      	b.n	b13c <MiApp_NoiseDetection.part.0+0x98>
    b13a:	47a0      	blx	r4
    b13c:	2001      	movs	r0, #1
    b13e:	47d0      	blx	sl
    b140:	1c03      	adds	r3, r0, #0
    b142:	42b0      	cmp	r0, r6
    b144:	d200      	bcs.n	b148 <MiApp_NoiseDetection.part.0+0xa4>
    b146:	1c33      	adds	r3, r6, #0
    b148:	b2de      	uxtb	r6, r3
    b14a:	783b      	ldrb	r3, [r7, #0]
    b14c:	2b00      	cmp	r3, #0
    b14e:	d1f4      	bne.n	b13a <MiApp_NoiseDetection.part.0+0x96>
    b150:	9b01      	ldr	r3, [sp, #4]
    b152:	429e      	cmp	r6, r3
    b154:	d30d      	bcc.n	b172 <MiApp_NoiseDetection.part.0+0xce>
    b156:	782b      	ldrb	r3, [r5, #0]
    b158:	3301      	adds	r3, #1
    b15a:	b2db      	uxtb	r3, r3
    b15c:	702b      	strb	r3, [r5, #0]
    b15e:	2b1f      	cmp	r3, #31
    b160:	d9c0      	bls.n	b0e4 <MiApp_NoiseDetection.part.0+0x40>
    b162:	9802      	ldr	r0, [sp, #8]
    b164:	b007      	add	sp, #28
    b166:	bc3c      	pop	{r2, r3, r4, r5}
    b168:	4690      	mov	r8, r2
    b16a:	4699      	mov	r9, r3
    b16c:	46a2      	mov	sl, r4
    b16e:	46ab      	mov	fp, r5
    b170:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b172:	782b      	ldrb	r3, [r5, #0]
    b174:	9a03      	ldr	r2, [sp, #12]
    b176:	9302      	str	r3, [sp, #8]
    b178:	2a00      	cmp	r2, #0
    b17a:	d002      	beq.n	b182 <MiApp_NoiseDetection.part.0+0xde>
    b17c:	7016      	strb	r6, [r2, #0]
    b17e:	9601      	str	r6, [sp, #4]
    b180:	e7ab      	b.n	b0da <MiApp_NoiseDetection.part.0+0x36>
    b182:	9601      	str	r6, [sp, #4]
    b184:	e7a9      	b.n	b0da <MiApp_NoiseDetection.part.0+0x36>
    b186:	46c0      	nop			; (mov r8, r8)
    b188:	00005d45 	.word	0x00005d45
    b18c:	0000683d 	.word	0x0000683d
    b190:	000088a1 	.word	0x000088a1
    b194:	20003838 	.word	0x20003838
    b198:	0000adfd 	.word	0x0000adfd
    b19c:	00005d41 	.word	0x00005d41
    b1a0:	0000c5ad 	.word	0x0000c5ad
    b1a4:	0000681d 	.word	0x0000681d
    b1a8:	20000a8f 	.word	0x20000a8f
    b1ac:	00005d29 	.word	0x00005d29

0000b1b0 <MiApp_StartConnection>:
    b1b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b1b2:	4647      	mov	r7, r8
    b1b4:	46ce      	mov	lr, r9
    b1b6:	b580      	push	{r7, lr}
    b1b8:	000d      	movs	r5, r1
    b1ba:	b083      	sub	sp, #12
    b1bc:	0017      	movs	r7, r2
    b1be:	001e      	movs	r6, r3
    b1c0:	2400      	movs	r4, #0
    b1c2:	290e      	cmp	r1, #14
    b1c4:	d807      	bhi.n	b1d6 <MiApp_StartConnection+0x26>
    b1c6:	2b00      	cmp	r3, #0
    b1c8:	d005      	beq.n	b1d6 <MiApp_StartConnection+0x26>
    b1ca:	4b2a      	ldr	r3, [pc, #168]	; (b274 <MiApp_StartConnection+0xc4>)
    b1cc:	4698      	mov	r8, r3
    b1ce:	781b      	ldrb	r3, [r3, #0]
    b1d0:	4699      	mov	r9, r3
    b1d2:	2b01      	cmp	r3, #1
    b1d4:	d005      	beq.n	b1e2 <MiApp_StartConnection+0x32>
    b1d6:	0020      	movs	r0, r4
    b1d8:	b003      	add	sp, #12
    b1da:	bc0c      	pop	{r2, r3}
    b1dc:	4690      	mov	r8, r2
    b1de:	4699      	mov	r9, r3
    b1e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b1e2:	4642      	mov	r2, r8
    b1e4:	3301      	adds	r3, #1
    b1e6:	7013      	strb	r3, [r2, #0]
    b1e8:	2801      	cmp	r0, #1
    b1ea:	d007      	beq.n	b1fc <MiApp_StartConnection+0x4c>
    b1ec:	2800      	cmp	r0, #0
    b1ee:	d022      	beq.n	b236 <MiApp_StartConnection+0x86>
    b1f0:	2001      	movs	r0, #1
    b1f2:	47b0      	blx	r6
    b1f4:	4643      	mov	r3, r8
    b1f6:	464a      	mov	r2, r9
    b1f8:	701a      	strb	r2, [r3, #0]
    b1fa:	e7ec      	b.n	b1d6 <MiApp_StartConnection+0x26>
    b1fc:	491e      	ldr	r1, [pc, #120]	; (b278 <MiApp_StartConnection+0xc8>)
    b1fe:	4b1f      	ldr	r3, [pc, #124]	; (b27c <MiApp_StartConnection+0xcc>)
    b200:	481f      	ldr	r0, [pc, #124]	; (b280 <MiApp_StartConnection+0xd0>)
    b202:	800b      	strh	r3, [r1, #0]
    b204:	4b1f      	ldr	r3, [pc, #124]	; (b284 <MiApp_StartConnection+0xd4>)
    b206:	8004      	strh	r4, [r0, #0]
    b208:	4798      	blx	r3
    b20a:	2200      	movs	r2, #0
    b20c:	4b1e      	ldr	r3, [pc, #120]	; (b288 <MiApp_StartConnection+0xd8>)
    b20e:	0029      	movs	r1, r5
    b210:	701a      	strb	r2, [r3, #0]
    b212:	466b      	mov	r3, sp
    b214:	0038      	movs	r0, r7
    b216:	1dda      	adds	r2, r3, #7
    b218:	4b1c      	ldr	r3, [pc, #112]	; (b28c <MiApp_StartConnection+0xdc>)
    b21a:	4798      	blx	r3
    b21c:	466b      	mov	r3, sp
    b21e:	1d99      	adds	r1, r3, #6
    b220:	7008      	strb	r0, [r1, #0]
    b222:	4b1b      	ldr	r3, [pc, #108]	; (b290 <MiApp_StartConnection+0xe0>)
    b224:	2000      	movs	r0, #0
    b226:	4798      	blx	r3
    b228:	2000      	movs	r0, #0
    b22a:	47b0      	blx	r6
    b22c:	2306      	movs	r3, #6
    b22e:	4642      	mov	r2, r8
    b230:	2401      	movs	r4, #1
    b232:	7013      	strb	r3, [r2, #0]
    b234:	e7cf      	b.n	b1d6 <MiApp_StartConnection+0x26>
    b236:	466b      	mov	r3, sp
    b238:	4c0f      	ldr	r4, [pc, #60]	; (b278 <MiApp_StartConnection+0xc8>)
    b23a:	71d8      	strb	r0, [r3, #7]
    b23c:	4b0f      	ldr	r3, [pc, #60]	; (b27c <MiApp_StartConnection+0xcc>)
    b23e:	2101      	movs	r1, #1
    b240:	8023      	strh	r3, [r4, #0]
    b242:	464b      	mov	r3, r9
    b244:	2201      	movs	r2, #1
    b246:	423b      	tst	r3, r7
    b248:	d00c      	beq.n	b264 <MiApp_StartConnection+0xb4>
    b24a:	466b      	mov	r3, sp
    b24c:	2000      	movs	r0, #0
    b24e:	1dd9      	adds	r1, r3, #7
    b250:	4b0f      	ldr	r3, [pc, #60]	; (b290 <MiApp_StartConnection+0xe0>)
    b252:	4798      	blx	r3
    b254:	2300      	movs	r3, #0
    b256:	480a      	ldr	r0, [pc, #40]	; (b280 <MiApp_StartConnection+0xd0>)
    b258:	0021      	movs	r1, r4
    b25a:	8003      	strh	r3, [r0, #0]
    b25c:	4b09      	ldr	r3, [pc, #36]	; (b284 <MiApp_StartConnection+0xd4>)
    b25e:	4798      	blx	r3
    b260:	e7e2      	b.n	b228 <MiApp_StartConnection+0x78>
    b262:	0019      	movs	r1, r3
    b264:	1c4b      	adds	r3, r1, #1
    b266:	0052      	lsls	r2, r2, #1
    b268:	b2db      	uxtb	r3, r3
    b26a:	423a      	tst	r2, r7
    b26c:	d0f9      	beq.n	b262 <MiApp_StartConnection+0xb2>
    b26e:	466b      	mov	r3, sp
    b270:	71d9      	strb	r1, [r3, #7]
    b272:	e7ea      	b.n	b24a <MiApp_StartConnection+0x9a>
    b274:	20000a70 	.word	0x20000a70
    b278:	20003808 	.word	0x20003808
    b27c:	00001234 	.word	0x00001234
    b280:	2000381c 	.word	0x2000381c
    b284:	0000563d 	.word	0x0000563d
    b288:	20000a8f 	.word	0x20000a8f
    b28c:	0000b0a5 	.word	0x0000b0a5
    b290:	000088a1 	.word	0x000088a1

0000b294 <calculatePermitCapacity>:
    b294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b296:	46de      	mov	lr, fp
    b298:	4657      	mov	r7, sl
    b29a:	4645      	mov	r5, r8
    b29c:	464e      	mov	r6, r9
    b29e:	2320      	movs	r3, #32
    b2a0:	b5e0      	push	{r5, r6, r7, lr}
    b2a2:	4d57      	ldr	r5, [pc, #348]	; (b400 <calculatePermitCapacity+0x16c>)
    b2a4:	468a      	mov	sl, r1
    b2a6:	6829      	ldr	r1, [r5, #0]
    b2a8:	4683      	mov	fp, r0
    b2aa:	5cca      	ldrb	r2, [r1, r3]
    b2ac:	2a01      	cmp	r2, #1
    b2ae:	d800      	bhi.n	b2b2 <calculatePermitCapacity+0x1e>
    b2b0:	e09d      	b.n	b3ee <calculatePermitCapacity+0x15a>
    b2b2:	6808      	ldr	r0, [r1, #0]
    b2b4:	3a02      	subs	r2, #2
    b2b6:	b2d2      	uxtb	r2, r2
    b2b8:	0003      	movs	r3, r0
    b2ba:	0054      	lsls	r4, r2, #1
    b2bc:	18a2      	adds	r2, r4, r2
    b2be:	2400      	movs	r4, #0
    b2c0:	0092      	lsls	r2, r2, #2
    b2c2:	3218      	adds	r2, #24
    b2c4:	330c      	adds	r3, #12
    b2c6:	1880      	adds	r0, r0, r2
    b2c8:	781a      	ldrb	r2, [r3, #0]
    b2ca:	2aff      	cmp	r2, #255	; 0xff
    b2cc:	d115      	bne.n	b2fa <calculatePermitCapacity+0x66>
    b2ce:	785a      	ldrb	r2, [r3, #1]
    b2d0:	2aff      	cmp	r2, #255	; 0xff
    b2d2:	d112      	bne.n	b2fa <calculatePermitCapacity+0x66>
    b2d4:	789a      	ldrb	r2, [r3, #2]
    b2d6:	2aff      	cmp	r2, #255	; 0xff
    b2d8:	d10f      	bne.n	b2fa <calculatePermitCapacity+0x66>
    b2da:	78da      	ldrb	r2, [r3, #3]
    b2dc:	2aff      	cmp	r2, #255	; 0xff
    b2de:	d10c      	bne.n	b2fa <calculatePermitCapacity+0x66>
    b2e0:	791a      	ldrb	r2, [r3, #4]
    b2e2:	2aff      	cmp	r2, #255	; 0xff
    b2e4:	d109      	bne.n	b2fa <calculatePermitCapacity+0x66>
    b2e6:	795a      	ldrb	r2, [r3, #5]
    b2e8:	2aff      	cmp	r2, #255	; 0xff
    b2ea:	d106      	bne.n	b2fa <calculatePermitCapacity+0x66>
    b2ec:	799a      	ldrb	r2, [r3, #6]
    b2ee:	2aff      	cmp	r2, #255	; 0xff
    b2f0:	d103      	bne.n	b2fa <calculatePermitCapacity+0x66>
    b2f2:	79da      	ldrb	r2, [r3, #7]
    b2f4:	2aff      	cmp	r2, #255	; 0xff
    b2f6:	d100      	bne.n	b2fa <calculatePermitCapacity+0x66>
    b2f8:	2401      	movs	r4, #1
    b2fa:	330c      	adds	r3, #12
    b2fc:	4298      	cmp	r0, r3
    b2fe:	d1e3      	bne.n	b2c8 <calculatePermitCapacity+0x34>
    b300:	2323      	movs	r3, #35	; 0x23
    b302:	5cce      	ldrb	r6, [r1, r3]
    b304:	2e00      	cmp	r6, #0
    b306:	d100      	bne.n	b30a <calculatePermitCapacity+0x76>
    b308:	e073      	b.n	b3f2 <calculatePermitCapacity+0x15e>
    b30a:	1e72      	subs	r2, r6, #1
    b30c:	b2d2      	uxtb	r2, r2
    b30e:	688b      	ldr	r3, [r1, #8]
    b310:	3201      	adds	r2, #1
    b312:	0112      	lsls	r2, r2, #4
    b314:	189f      	adds	r7, r3, r2
    b316:	2200      	movs	r2, #0
    b318:	7818      	ldrb	r0, [r3, #0]
    b31a:	28ff      	cmp	r0, #255	; 0xff
    b31c:	d164      	bne.n	b3e8 <calculatePermitCapacity+0x154>
    b31e:	7858      	ldrb	r0, [r3, #1]
    b320:	28ff      	cmp	r0, #255	; 0xff
    b322:	d161      	bne.n	b3e8 <calculatePermitCapacity+0x154>
    b324:	7898      	ldrb	r0, [r3, #2]
    b326:	28ff      	cmp	r0, #255	; 0xff
    b328:	d15e      	bne.n	b3e8 <calculatePermitCapacity+0x154>
    b32a:	78d8      	ldrb	r0, [r3, #3]
    b32c:	28ff      	cmp	r0, #255	; 0xff
    b32e:	d15b      	bne.n	b3e8 <calculatePermitCapacity+0x154>
    b330:	7918      	ldrb	r0, [r3, #4]
    b332:	28ff      	cmp	r0, #255	; 0xff
    b334:	d158      	bne.n	b3e8 <calculatePermitCapacity+0x154>
    b336:	7958      	ldrb	r0, [r3, #5]
    b338:	28ff      	cmp	r0, #255	; 0xff
    b33a:	d155      	bne.n	b3e8 <calculatePermitCapacity+0x154>
    b33c:	7998      	ldrb	r0, [r3, #6]
    b33e:	28ff      	cmp	r0, #255	; 0xff
    b340:	d152      	bne.n	b3e8 <calculatePermitCapacity+0x154>
    b342:	79d8      	ldrb	r0, [r3, #7]
    b344:	28ff      	cmp	r0, #255	; 0xff
    b346:	d14f      	bne.n	b3e8 <calculatePermitCapacity+0x154>
    b348:	2401      	movs	r4, #1
    b34a:	3310      	adds	r3, #16
    b34c:	42bb      	cmp	r3, r7
    b34e:	d1e3      	bne.n	b318 <calculatePermitCapacity+0x84>
    b350:	2364      	movs	r3, #100	; 0x64
    b352:	1ab2      	subs	r2, r6, r2
    b354:	4353      	muls	r3, r2
    b356:	0030      	movs	r0, r6
    b358:	469c      	mov	ip, r3
    b35a:	2324      	movs	r3, #36	; 0x24
    b35c:	5cca      	ldrb	r2, [r1, r3]
    b35e:	2a01      	cmp	r2, #1
    b360:	d94b      	bls.n	b3fa <calculatePermitCapacity+0x166>
    b362:	3a02      	subs	r2, #2
    b364:	b2d2      	uxtb	r2, r2
    b366:	0096      	lsls	r6, r2, #2
    b368:	68c9      	ldr	r1, [r1, #12]
    b36a:	18b2      	adds	r2, r6, r2
    b36c:	0092      	lsls	r2, r2, #2
    b36e:	3228      	adds	r2, #40	; 0x28
    b370:	000b      	movs	r3, r1
    b372:	188e      	adds	r6, r1, r2
    b374:	2200      	movs	r2, #0
    b376:	3314      	adds	r3, #20
    b378:	7819      	ldrb	r1, [r3, #0]
    b37a:	29ff      	cmp	r1, #255	; 0xff
    b37c:	d131      	bne.n	b3e2 <calculatePermitCapacity+0x14e>
    b37e:	7859      	ldrb	r1, [r3, #1]
    b380:	29ff      	cmp	r1, #255	; 0xff
    b382:	d12e      	bne.n	b3e2 <calculatePermitCapacity+0x14e>
    b384:	7899      	ldrb	r1, [r3, #2]
    b386:	29ff      	cmp	r1, #255	; 0xff
    b388:	d12b      	bne.n	b3e2 <calculatePermitCapacity+0x14e>
    b38a:	78d9      	ldrb	r1, [r3, #3]
    b38c:	29ff      	cmp	r1, #255	; 0xff
    b38e:	d128      	bne.n	b3e2 <calculatePermitCapacity+0x14e>
    b390:	7919      	ldrb	r1, [r3, #4]
    b392:	29ff      	cmp	r1, #255	; 0xff
    b394:	d125      	bne.n	b3e2 <calculatePermitCapacity+0x14e>
    b396:	7959      	ldrb	r1, [r3, #5]
    b398:	29ff      	cmp	r1, #255	; 0xff
    b39a:	d122      	bne.n	b3e2 <calculatePermitCapacity+0x14e>
    b39c:	7999      	ldrb	r1, [r3, #6]
    b39e:	29ff      	cmp	r1, #255	; 0xff
    b3a0:	d11f      	bne.n	b3e2 <calculatePermitCapacity+0x14e>
    b3a2:	79d9      	ldrb	r1, [r3, #7]
    b3a4:	29ff      	cmp	r1, #255	; 0xff
    b3a6:	d11c      	bne.n	b3e2 <calculatePermitCapacity+0x14e>
    b3a8:	2401      	movs	r4, #1
    b3aa:	3314      	adds	r3, #20
    b3ac:	429e      	cmp	r6, r3
    b3ae:	d1e3      	bne.n	b378 <calculatePermitCapacity+0xe4>
    b3b0:	4691      	mov	r9, r2
    b3b2:	4b14      	ldr	r3, [pc, #80]	; (b404 <calculatePermitCapacity+0x170>)
    b3b4:	0001      	movs	r1, r0
    b3b6:	4660      	mov	r0, ip
    b3b8:	4698      	mov	r8, r3
    b3ba:	4798      	blx	r3
    b3bc:	465b      	mov	r3, fp
    b3be:	7018      	strb	r0, [r3, #0]
    b3c0:	2324      	movs	r3, #36	; 0x24
    b3c2:	682a      	ldr	r2, [r5, #0]
    b3c4:	2064      	movs	r0, #100	; 0x64
    b3c6:	5cd1      	ldrb	r1, [r2, r3]
    b3c8:	464b      	mov	r3, r9
    b3ca:	1aca      	subs	r2, r1, r3
    b3cc:	4350      	muls	r0, r2
    b3ce:	47c0      	blx	r8
    b3d0:	4653      	mov	r3, sl
    b3d2:	7018      	strb	r0, [r3, #0]
    b3d4:	0020      	movs	r0, r4
    b3d6:	bc3c      	pop	{r2, r3, r4, r5}
    b3d8:	4690      	mov	r8, r2
    b3da:	4699      	mov	r9, r3
    b3dc:	46a2      	mov	sl, r4
    b3de:	46ab      	mov	fp, r5
    b3e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b3e2:	3201      	adds	r2, #1
    b3e4:	b2d2      	uxtb	r2, r2
    b3e6:	e7e0      	b.n	b3aa <calculatePermitCapacity+0x116>
    b3e8:	3201      	adds	r2, #1
    b3ea:	b2d2      	uxtb	r2, r2
    b3ec:	e7ad      	b.n	b34a <calculatePermitCapacity+0xb6>
    b3ee:	2400      	movs	r4, #0
    b3f0:	e786      	b.n	b300 <calculatePermitCapacity+0x6c>
    b3f2:	2300      	movs	r3, #0
    b3f4:	2000      	movs	r0, #0
    b3f6:	469c      	mov	ip, r3
    b3f8:	e7af      	b.n	b35a <calculatePermitCapacity+0xc6>
    b3fa:	2300      	movs	r3, #0
    b3fc:	4699      	mov	r9, r3
    b3fe:	e7d8      	b.n	b3b2 <calculatePermitCapacity+0x11e>
    b400:	200037d4 	.word	0x200037d4
    b404:	0000c6c1 	.word	0x0000c6c1

0000b408 <handleJoinMessage>:
    b408:	b5f0      	push	{r4, r5, r6, r7, lr}
    b40a:	4645      	mov	r5, r8
    b40c:	4657      	mov	r7, sl
    b40e:	464e      	mov	r6, r9
    b410:	46de      	mov	lr, fp
    b412:	b5e0      	push	{r5, r6, r7, lr}
    b414:	001d      	movs	r5, r3
    b416:	b091      	sub	sp, #68	; 0x44
    b418:	ab1a      	add	r3, sp, #104	; 0x68
    b41a:	781b      	ldrb	r3, [r3, #0]
    b41c:	0006      	movs	r6, r0
    b41e:	4698      	mov	r8, r3
    b420:	782b      	ldrb	r3, [r5, #0]
    b422:	000f      	movs	r7, r1
    b424:	0014      	movs	r4, r2
    b426:	2b03      	cmp	r3, #3
    b428:	d100      	bne.n	b42c <handleJoinMessage+0x24>
    b42a:	e0b6      	b.n	b59a <handleJoinMessage+0x192>
    b42c:	d957      	bls.n	b4de <handleJoinMessage+0xd6>
    b42e:	2b05      	cmp	r3, #5
    b430:	d00d      	beq.n	b44e <handleJoinMessage+0x46>
    b432:	2b07      	cmp	r3, #7
    b434:	d104      	bne.n	b440 <handleJoinMessage+0x38>
    b436:	4bd4      	ldr	r3, [pc, #848]	; (b788 <handleJoinMessage+0x380>)
    b438:	781b      	ldrb	r3, [r3, #0]
    b43a:	2b06      	cmp	r3, #6
    b43c:	d100      	bne.n	b440 <handleJoinMessage+0x38>
    b43e:	e10d      	b.n	b65c <handleJoinMessage+0x254>
    b440:	b011      	add	sp, #68	; 0x44
    b442:	bc3c      	pop	{r2, r3, r4, r5}
    b444:	4690      	mov	r8, r2
    b446:	4699      	mov	r9, r3
    b448:	46a2      	mov	sl, r4
    b44a:	46ab      	mov	fp, r5
    b44c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b44e:	2400      	movs	r4, #0
    b450:	ab02      	add	r3, sp, #8
    b452:	82dc      	strh	r4, [r3, #22]
    b454:	4bcc      	ldr	r3, [pc, #816]	; (b788 <handleJoinMessage+0x380>)
    b456:	781f      	ldrb	r7, [r3, #0]
    b458:	2f06      	cmp	r7, #6
    b45a:	d1f1      	bne.n	b440 <handleJoinMessage+0x38>
    b45c:	1c68      	adds	r0, r5, #1
    b45e:	2300      	movs	r3, #0
    b460:	4dca      	ldr	r5, [pc, #808]	; (b78c <handleJoinMessage+0x384>)
    b462:	2205      	movs	r2, #5
    b464:	2102      	movs	r1, #2
    b466:	47a8      	blx	r5
    b468:	4bc9      	ldr	r3, [pc, #804]	; (b790 <handleJoinMessage+0x388>)
    b46a:	0005      	movs	r5, r0
    b46c:	4298      	cmp	r0, r3
    b46e:	d0e7      	beq.n	b440 <handleJoinMessage+0x38>
    b470:	2078      	movs	r0, #120	; 0x78
    b472:	4bc8      	ldr	r3, [pc, #800]	; (b794 <handleJoinMessage+0x38c>)
    b474:	4798      	blx	r3
    b476:	4680      	mov	r8, r0
    b478:	2800      	cmp	r0, #0
    b47a:	d0e1      	beq.n	b440 <handleJoinMessage+0x38>
    b47c:	4bc6      	ldr	r3, [pc, #792]	; (b798 <handleJoinMessage+0x390>)
    b47e:	88f2      	ldrh	r2, [r6, #6]
    b480:	8819      	ldrh	r1, [r3, #0]
    b482:	ab08      	add	r3, sp, #32
    b484:	4699      	mov	r9, r3
    b486:	b289      	uxth	r1, r1
    b488:	20ff      	movs	r0, #255	; 0xff
    b48a:	4ec4      	ldr	r6, [pc, #784]	; (b79c <handleJoinMessage+0x394>)
    b48c:	47b0      	blx	r6
    b48e:	4641      	mov	r1, r8
    b490:	4648      	mov	r0, r9
    b492:	4bc3      	ldr	r3, [pc, #780]	; (b7a0 <handleJoinMessage+0x398>)
    b494:	4798      	blx	r3
    b496:	4643      	mov	r3, r8
    b498:	4642      	mov	r2, r8
    b49a:	541f      	strb	r7, [r3, r0]
    b49c:	1c43      	adds	r3, r0, #1
    b49e:	b2db      	uxtb	r3, r3
    b4a0:	54d5      	strb	r5, [r2, r3]
    b4a2:	1c83      	adds	r3, r0, #2
    b4a4:	b2db      	uxtb	r3, r3
    b4a6:	0a2d      	lsrs	r5, r5, #8
    b4a8:	54d5      	strb	r5, [r2, r3]
    b4aa:	464b      	mov	r3, r9
    b4ac:	0006      	movs	r6, r0
    b4ae:	8898      	ldrh	r0, [r3, #4]
    b4b0:	23ff      	movs	r3, #255	; 0xff
    b4b2:	4398      	bics	r0, r3
    b4b4:	4bbb      	ldr	r3, [pc, #748]	; (b7a4 <handleJoinMessage+0x39c>)
    b4b6:	4798      	blx	r3
    b4b8:	ab02      	add	r3, sp, #8
    b4ba:	82d8      	strh	r0, [r3, #22]
    b4bc:	4bba      	ldr	r3, [pc, #744]	; (b7a8 <handleJoinMessage+0x3a0>)
    b4be:	aa02      	add	r2, sp, #8
    b4c0:	4694      	mov	ip, r2
    b4c2:	9303      	str	r3, [sp, #12]
    b4c4:	2316      	movs	r3, #22
    b4c6:	4463      	add	r3, ip
    b4c8:	9301      	str	r3, [sp, #4]
    b4ca:	2302      	movs	r3, #2
    b4cc:	9402      	str	r4, [sp, #8]
    b4ce:	9300      	str	r3, [sp, #0]
    b4d0:	2203      	movs	r2, #3
    b4d2:	4643      	mov	r3, r8
    b4d4:	0031      	movs	r1, r6
    b4d6:	4648      	mov	r0, r9
    b4d8:	4cb4      	ldr	r4, [pc, #720]	; (b7ac <handleJoinMessage+0x3a4>)
    b4da:	47a0      	blx	r4
    b4dc:	e7b0      	b.n	b440 <handleJoinMessage+0x38>
    b4de:	2b01      	cmp	r3, #1
    b4e0:	d1ae      	bne.n	b440 <handleJoinMessage+0x38>
    b4e2:	4ba9      	ldr	r3, [pc, #676]	; (b788 <handleJoinMessage+0x380>)
    b4e4:	781b      	ldrb	r3, [r3, #0]
    b4e6:	2b06      	cmp	r3, #6
    b4e8:	d1aa      	bne.n	b440 <handleJoinMessage+0x38>
    b4ea:	4bb1      	ldr	r3, [pc, #708]	; (b7b0 <handleJoinMessage+0x3a8>)
    b4ec:	2108      	movs	r1, #8
    b4ee:	4699      	mov	r9, r3
    b4f0:	0018      	movs	r0, r3
    b4f2:	4bb0      	ldr	r3, [pc, #704]	; (b7b4 <handleJoinMessage+0x3ac>)
    b4f4:	4798      	blx	r3
    b4f6:	2800      	cmp	r0, #0
    b4f8:	d0a2      	beq.n	b440 <handleJoinMessage+0x38>
    b4fa:	2078      	movs	r0, #120	; 0x78
    b4fc:	4ba5      	ldr	r3, [pc, #660]	; (b794 <handleJoinMessage+0x38c>)
    b4fe:	4798      	blx	r3
    b500:	1e05      	subs	r5, r0, #0
    b502:	d09d      	beq.n	b440 <handleJoinMessage+0x38>
    b504:	4ba4      	ldr	r3, [pc, #656]	; (b798 <handleJoinMessage+0x390>)
    b506:	aa08      	add	r2, sp, #32
    b508:	8819      	ldrh	r1, [r3, #0]
    b50a:	9205      	str	r2, [sp, #20]
    b50c:	0013      	movs	r3, r2
    b50e:	b289      	uxth	r1, r1
    b510:	2200      	movs	r2, #0
    b512:	2001      	movs	r0, #1
    b514:	4ea1      	ldr	r6, [pc, #644]	; (b79c <handleJoinMessage+0x394>)
    b516:	47b0      	blx	r6
    b518:	2220      	movs	r2, #32
    b51a:	9e05      	ldr	r6, [sp, #20]
    b51c:	0029      	movs	r1, r5
    b51e:	7873      	ldrb	r3, [r6, #1]
    b520:	0030      	movs	r0, r6
    b522:	4313      	orrs	r3, r2
    b524:	7073      	strb	r3, [r6, #1]
    b526:	4b9e      	ldr	r3, [pc, #632]	; (b7a0 <handleJoinMessage+0x398>)
    b528:	4798      	blx	r3
    b52a:	2302      	movs	r3, #2
    b52c:	542b      	strb	r3, [r5, r0]
    b52e:	4ba2      	ldr	r3, [pc, #648]	; (b7b8 <handleJoinMessage+0x3b0>)
    b530:	4680      	mov	r8, r0
    b532:	781a      	ldrb	r2, [r3, #0]
    b534:	0003      	movs	r3, r0
    b536:	3301      	adds	r3, #1
    b538:	b2db      	uxtb	r3, r3
    b53a:	54ea      	strb	r2, [r5, r3]
    b53c:	4b9f      	ldr	r3, [pc, #636]	; (b7bc <handleJoinMessage+0x3b4>)
    b53e:	469a      	mov	sl, r3
    b540:	4b9f      	ldr	r3, [pc, #636]	; (b7c0 <handleJoinMessage+0x3b8>)
    b542:	4651      	mov	r1, sl
    b544:	469b      	mov	fp, r3
    b546:	0018      	movs	r0, r3
    b548:	4b9e      	ldr	r3, [pc, #632]	; (b7c4 <handleJoinMessage+0x3bc>)
    b54a:	4798      	blx	r3
    b54c:	4b9e      	ldr	r3, [pc, #632]	; (b7c8 <handleJoinMessage+0x3c0>)
    b54e:	4649      	mov	r1, r9
    b550:	7018      	strb	r0, [r3, #0]
    b552:	4643      	mov	r3, r8
    b554:	3302      	adds	r3, #2
    b556:	b2db      	uxtb	r3, r3
    b558:	54e8      	strb	r0, [r5, r3]
    b55a:	465b      	mov	r3, fp
    b55c:	781a      	ldrb	r2, [r3, #0]
    b55e:	4643      	mov	r3, r8
    b560:	3303      	adds	r3, #3
    b562:	b2db      	uxtb	r3, r3
    b564:	54ea      	strb	r2, [r5, r3]
    b566:	4653      	mov	r3, sl
    b568:	781a      	ldrb	r2, [r3, #0]
    b56a:	4643      	mov	r3, r8
    b56c:	3304      	adds	r3, #4
    b56e:	b2db      	uxtb	r3, r3
    b570:	54ea      	strb	r2, [r5, r3]
    b572:	4643      	mov	r3, r8
    b574:	1d58      	adds	r0, r3, #5
    b576:	b2c0      	uxtb	r0, r0
    b578:	1828      	adds	r0, r5, r0
    b57a:	2208      	movs	r2, #8
    b57c:	4b93      	ldr	r3, [pc, #588]	; (b7cc <handleJoinMessage+0x3c4>)
    b57e:	4798      	blx	r3
    b580:	4b89      	ldr	r3, [pc, #548]	; (b7a8 <handleJoinMessage+0x3a0>)
    b582:	9401      	str	r4, [sp, #4]
    b584:	9303      	str	r3, [sp, #12]
    b586:	2300      	movs	r3, #0
    b588:	9700      	str	r7, [sp, #0]
    b58a:	9302      	str	r3, [sp, #8]
    b58c:	220d      	movs	r2, #13
    b58e:	002b      	movs	r3, r5
    b590:	4641      	mov	r1, r8
    b592:	0030      	movs	r0, r6
    b594:	4c85      	ldr	r4, [pc, #532]	; (b7ac <handleJoinMessage+0x3a4>)
    b596:	47a0      	blx	r4
    b598:	e752      	b.n	b440 <handleJoinMessage+0x38>
    b59a:	78ab      	ldrb	r3, [r5, #2]
    b59c:	786e      	ldrb	r6, [r5, #1]
    b59e:	469a      	mov	sl, r3
    b5a0:	4b79      	ldr	r3, [pc, #484]	; (b788 <handleJoinMessage+0x380>)
    b5a2:	781b      	ldrb	r3, [r3, #0]
    b5a4:	2b06      	cmp	r3, #6
    b5a6:	d000      	beq.n	b5aa <handleJoinMessage+0x1a2>
    b5a8:	e74a      	b.n	b440 <handleJoinMessage+0x38>
    b5aa:	2078      	movs	r0, #120	; 0x78
    b5ac:	4b79      	ldr	r3, [pc, #484]	; (b794 <handleJoinMessage+0x38c>)
    b5ae:	4798      	blx	r3
    b5b0:	4681      	mov	r9, r0
    b5b2:	2800      	cmp	r0, #0
    b5b4:	d100      	bne.n	b5b8 <handleJoinMessage+0x1b0>
    b5b6:	e743      	b.n	b440 <handleJoinMessage+0x38>
    b5b8:	1ceb      	adds	r3, r5, #3
    b5ba:	4652      	mov	r2, sl
    b5bc:	1c31      	adds	r1, r6, #0
    b5be:	4d73      	ldr	r5, [pc, #460]	; (b78c <handleJoinMessage+0x384>)
    b5c0:	0020      	movs	r0, r4
    b5c2:	47a8      	blx	r5
    b5c4:	4b74      	ldr	r3, [pc, #464]	; (b798 <handleJoinMessage+0x390>)
    b5c6:	ad08      	add	r5, sp, #32
    b5c8:	8819      	ldrh	r1, [r3, #0]
    b5ca:	2201      	movs	r2, #1
    b5cc:	b289      	uxth	r1, r1
    b5ce:	002b      	movs	r3, r5
    b5d0:	4683      	mov	fp, r0
    b5d2:	4e72      	ldr	r6, [pc, #456]	; (b79c <handleJoinMessage+0x394>)
    b5d4:	2001      	movs	r0, #1
    b5d6:	47b0      	blx	r6
    b5d8:	2220      	movs	r2, #32
    b5da:	786b      	ldrb	r3, [r5, #1]
    b5dc:	4649      	mov	r1, r9
    b5de:	4313      	orrs	r3, r2
    b5e0:	706b      	strb	r3, [r5, #1]
    b5e2:	0028      	movs	r0, r5
    b5e4:	4b6e      	ldr	r3, [pc, #440]	; (b7a0 <handleJoinMessage+0x398>)
    b5e6:	4798      	blx	r3
    b5e8:	2204      	movs	r2, #4
    b5ea:	4649      	mov	r1, r9
    b5ec:	0003      	movs	r3, r0
    b5ee:	540a      	strb	r2, [r1, r0]
    b5f0:	4a67      	ldr	r2, [pc, #412]	; (b790 <handleJoinMessage+0x388>)
    b5f2:	3301      	adds	r3, #1
    b5f4:	4682      	mov	sl, r0
    b5f6:	b2db      	uxtb	r3, r3
    b5f8:	4593      	cmp	fp, r2
    b5fa:	d100      	bne.n	b5fe <handleJoinMessage+0x1f6>
    b5fc:	e11e      	b.n	b83c <handleJoinMessage+0x434>
    b5fe:	1c86      	adds	r6, r0, #2
    b600:	b2f2      	uxtb	r2, r6
    b602:	9205      	str	r2, [sp, #20]
    b604:	2200      	movs	r2, #0
    b606:	4658      	mov	r0, fp
    b608:	54ca      	strb	r2, [r1, r3]
    b60a:	4e71      	ldr	r6, [pc, #452]	; (b7d0 <handleJoinMessage+0x3c8>)
    b60c:	4643      	mov	r3, r8
    b60e:	3201      	adds	r2, #1
    b610:	4659      	mov	r1, fp
    b612:	47b0      	blx	r6
    b614:	464b      	mov	r3, r9
    b616:	465a      	mov	r2, fp
    b618:	9e05      	ldr	r6, [sp, #20]
    b61a:	4649      	mov	r1, r9
    b61c:	559a      	strb	r2, [r3, r6]
    b61e:	0032      	movs	r2, r6
    b620:	465b      	mov	r3, fp
    b622:	3201      	adds	r2, #1
    b624:	b2d2      	uxtb	r2, r2
    b626:	0a1b      	lsrs	r3, r3, #8
    b628:	548b      	strb	r3, [r1, r2]
    b62a:	4b6a      	ldr	r3, [pc, #424]	; (b7d4 <handleJoinMessage+0x3cc>)
    b62c:	1cb0      	adds	r0, r6, #2
    b62e:	6819      	ldr	r1, [r3, #0]
    b630:	b2c0      	uxtb	r0, r0
    b632:	4448      	add	r0, r9
    b634:	3110      	adds	r1, #16
    b636:	2210      	movs	r2, #16
    b638:	4b64      	ldr	r3, [pc, #400]	; (b7cc <handleJoinMessage+0x3c4>)
    b63a:	4798      	blx	r3
    b63c:	4653      	mov	r3, sl
    b63e:	1af2      	subs	r2, r6, r3
    b640:	4b59      	ldr	r3, [pc, #356]	; (b7a8 <handleJoinMessage+0x3a0>)
    b642:	3212      	adds	r2, #18
    b644:	9303      	str	r3, [sp, #12]
    b646:	2300      	movs	r3, #0
    b648:	9401      	str	r4, [sp, #4]
    b64a:	9302      	str	r3, [sp, #8]
    b64c:	b2d2      	uxtb	r2, r2
    b64e:	9700      	str	r7, [sp, #0]
    b650:	464b      	mov	r3, r9
    b652:	4651      	mov	r1, sl
    b654:	0028      	movs	r0, r5
    b656:	4c55      	ldr	r4, [pc, #340]	; (b7ac <handleJoinMessage+0x3a4>)
    b658:	47a0      	blx	r4
    b65a:	e6f1      	b.n	b440 <handleJoinMessage+0x38>
    b65c:	88c3      	ldrh	r3, [r0, #6]
    b65e:	4698      	mov	r8, r3
    b660:	23ff      	movs	r3, #255	; 0xff
    b662:	4642      	mov	r2, r8
    b664:	4213      	tst	r3, r2
    b666:	d131      	bne.n	b6cc <handleJoinMessage+0x2c4>
    b668:	439a      	bics	r2, r3
    b66a:	d02f      	beq.n	b6cc <handleJoinMessage+0x2c4>
    b66c:	4b5a      	ldr	r3, [pc, #360]	; (b7d8 <handleJoinMessage+0x3d0>)
    b66e:	4699      	mov	r9, r3
    b670:	681b      	ldr	r3, [r3, #0]
    b672:	469b      	mov	fp, r3
    b674:	2320      	movs	r3, #32
    b676:	465a      	mov	r2, fp
    b678:	5cd2      	ldrb	r2, [r2, r3]
    b67a:	2a01      	cmp	r2, #1
    b67c:	d926      	bls.n	b6cc <handleJoinMessage+0x2c4>
    b67e:	4b57      	ldr	r3, [pc, #348]	; (b7dc <handleJoinMessage+0x3d4>)
    b680:	4644      	mov	r4, r8
    b682:	2701      	movs	r7, #1
    b684:	46a8      	mov	r8, r5
    b686:	469a      	mov	sl, r3
    b688:	465d      	mov	r5, fp
    b68a:	e003      	b.n	b694 <handleJoinMessage+0x28c>
    b68c:	3701      	adds	r7, #1
    b68e:	b2ff      	uxtb	r7, r7
    b690:	4297      	cmp	r7, r2
    b692:	d219      	bcs.n	b6c8 <handleJoinMessage+0x2c0>
    b694:	0a23      	lsrs	r3, r4, #8
    b696:	429f      	cmp	r7, r3
    b698:	d1f8      	bne.n	b68c <handleJoinMessage+0x284>
    b69a:	682b      	ldr	r3, [r5, #0]
    b69c:	0078      	lsls	r0, r7, #1
    b69e:	469b      	mov	fp, r3
    b6a0:	4643      	mov	r3, r8
    b6a2:	19c0      	adds	r0, r0, r7
    b6a4:	0080      	lsls	r0, r0, #2
    b6a6:	4483      	add	fp, r0
    b6a8:	1c59      	adds	r1, r3, #1
    b6aa:	2208      	movs	r2, #8
    b6ac:	4658      	mov	r0, fp
    b6ae:	47d0      	blx	sl
    b6b0:	2800      	cmp	r0, #0
    b6b2:	d000      	beq.n	b6b6 <handleJoinMessage+0x2ae>
    b6b4:	e094      	b.n	b7e0 <handleJoinMessage+0x3d8>
    b6b6:	465a      	mov	r2, fp
    b6b8:	8beb      	ldrh	r3, [r5, #30]
    b6ba:	6093      	str	r3, [r2, #8]
    b6bc:	464b      	mov	r3, r9
    b6be:	681d      	ldr	r5, [r3, #0]
    b6c0:	2320      	movs	r3, #32
    b6c2:	88f4      	ldrh	r4, [r6, #6]
    b6c4:	5cea      	ldrb	r2, [r5, r3]
    b6c6:	e7e1      	b.n	b68c <handleJoinMessage+0x284>
    b6c8:	4645      	mov	r5, r8
    b6ca:	46a0      	mov	r8, r4
    b6cc:	4643      	mov	r3, r8
    b6ce:	061b      	lsls	r3, r3, #24
    b6d0:	d400      	bmi.n	b6d4 <handleJoinMessage+0x2cc>
    b6d2:	e6b5      	b.n	b440 <handleJoinMessage+0x38>
    b6d4:	4b40      	ldr	r3, [pc, #256]	; (b7d8 <handleJoinMessage+0x3d0>)
    b6d6:	4699      	mov	r9, r3
    b6d8:	681b      	ldr	r3, [r3, #0]
    b6da:	469b      	mov	fp, r3
    b6dc:	2323      	movs	r3, #35	; 0x23
    b6de:	465a      	mov	r2, fp
    b6e0:	5cd2      	ldrb	r2, [r2, r3]
    b6e2:	2a00      	cmp	r2, #0
    b6e4:	d100      	bne.n	b6e8 <handleJoinMessage+0x2e0>
    b6e6:	e6ab      	b.n	b440 <handleJoinMessage+0x38>
    b6e8:	4b3c      	ldr	r3, [pc, #240]	; (b7dc <handleJoinMessage+0x3d4>)
    b6ea:	4647      	mov	r7, r8
    b6ec:	2400      	movs	r4, #0
    b6ee:	46a8      	mov	r8, r5
    b6f0:	469a      	mov	sl, r3
    b6f2:	465d      	mov	r5, fp
    b6f4:	e005      	b.n	b702 <handleJoinMessage+0x2fa>
    b6f6:	3401      	adds	r4, #1
    b6f8:	b2e4      	uxtb	r4, r4
    b6fa:	4294      	cmp	r4, r2
    b6fc:	d300      	bcc.n	b700 <handleJoinMessage+0x2f8>
    b6fe:	e69f      	b.n	b440 <handleJoinMessage+0x38>
    b700:	88f7      	ldrh	r7, [r6, #6]
    b702:	2380      	movs	r3, #128	; 0x80
    b704:	403b      	ands	r3, r7
    b706:	429c      	cmp	r4, r3
    b708:	d1f5      	bne.n	b6f6 <handleJoinMessage+0x2ee>
    b70a:	68aa      	ldr	r2, [r5, #8]
    b70c:	0123      	lsls	r3, r4, #4
    b70e:	4693      	mov	fp, r2
    b710:	449b      	add	fp, r3
    b712:	4643      	mov	r3, r8
    b714:	2208      	movs	r2, #8
    b716:	1c59      	adds	r1, r3, #1
    b718:	4658      	mov	r0, fp
    b71a:	47d0      	blx	sl
    b71c:	2800      	cmp	r0, #0
    b71e:	d107      	bne.n	b730 <handleJoinMessage+0x328>
    b720:	465a      	mov	r2, fp
    b722:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
    b724:	6093      	str	r3, [r2, #8]
    b726:	464b      	mov	r3, r9
    b728:	681d      	ldr	r5, [r3, #0]
    b72a:	2323      	movs	r3, #35	; 0x23
    b72c:	5cea      	ldrb	r2, [r5, r3]
    b72e:	e7e2      	b.n	b6f6 <handleJoinMessage+0x2ee>
    b730:	ab02      	add	r3, sp, #8
    b732:	469c      	mov	ip, r3
    b734:	2516      	movs	r5, #22
    b736:	2078      	movs	r0, #120	; 0x78
    b738:	4465      	add	r5, ip
    b73a:	4b16      	ldr	r3, [pc, #88]	; (b794 <handleJoinMessage+0x38c>)
    b73c:	802f      	strh	r7, [r5, #0]
    b73e:	4798      	blx	r3
    b740:	1e07      	subs	r7, r0, #0
    b742:	d076      	beq.n	b832 <handleJoinMessage+0x42a>
    b744:	4b14      	ldr	r3, [pc, #80]	; (b798 <handleJoinMessage+0x390>)
    b746:	882a      	ldrh	r2, [r5, #0]
    b748:	8819      	ldrh	r1, [r3, #0]
    b74a:	9505      	str	r5, [sp, #20]
    b74c:	b289      	uxth	r1, r1
    b74e:	ab08      	add	r3, sp, #32
    b750:	20ff      	movs	r0, #255	; 0xff
    b752:	4d12      	ldr	r5, [pc, #72]	; (b79c <handleJoinMessage+0x394>)
    b754:	47a8      	blx	r5
    b756:	0039      	movs	r1, r7
    b758:	4b11      	ldr	r3, [pc, #68]	; (b7a0 <handleJoinMessage+0x398>)
    b75a:	a808      	add	r0, sp, #32
    b75c:	4798      	blx	r3
    b75e:	2308      	movs	r3, #8
    b760:	543b      	strb	r3, [r7, r0]
    b762:	4b11      	ldr	r3, [pc, #68]	; (b7a8 <handleJoinMessage+0x3a0>)
    b764:	0001      	movs	r1, r0
    b766:	9303      	str	r3, [sp, #12]
    b768:	2300      	movs	r3, #0
    b76a:	9302      	str	r3, [sp, #8]
    b76c:	9b05      	ldr	r3, [sp, #20]
    b76e:	2201      	movs	r2, #1
    b770:	9301      	str	r3, [sp, #4]
    b772:	2302      	movs	r3, #2
    b774:	4d0d      	ldr	r5, [pc, #52]	; (b7ac <handleJoinMessage+0x3a4>)
    b776:	9300      	str	r3, [sp, #0]
    b778:	a808      	add	r0, sp, #32
    b77a:	003b      	movs	r3, r7
    b77c:	47a8      	blx	r5
    b77e:	464b      	mov	r3, r9
    b780:	681d      	ldr	r5, [r3, #0]
    b782:	2323      	movs	r3, #35	; 0x23
    b784:	5cea      	ldrb	r2, [r5, r3]
    b786:	e7b6      	b.n	b6f6 <handleJoinMessage+0x2ee>
    b788:	20000a70 	.word	0x20000a70
    b78c:	0000ae09 	.word	0x0000ae09
    b790:	0000ffff 	.word	0x0000ffff
    b794:	00006549 	.word	0x00006549
    b798:	2000381c 	.word	0x2000381c
    b79c:	00009cb9 	.word	0x00009cb9
    b7a0:	00009ce5 	.word	0x00009ce5
    b7a4:	0000c115 	.word	0x0000c115
    b7a8:	0000b095 	.word	0x0000b095
    b7ac:	00009d7d 	.word	0x00009d7d
    b7b0:	2000384c 	.word	0x2000384c
    b7b4:	00008c0d 	.word	0x00008c0d
    b7b8:	2000381e 	.word	0x2000381e
    b7bc:	20000a8c 	.word	0x20000a8c
    b7c0:	20000a8e 	.word	0x20000a8e
    b7c4:	0000b295 	.word	0x0000b295
    b7c8:	20000a8d 	.word	0x20000a8d
    b7cc:	0000c953 	.word	0x0000c953
    b7d0:	0000bca9 	.word	0x0000bca9
    b7d4:	200037d8 	.word	0x200037d8
    b7d8:	200037d4 	.word	0x200037d4
    b7dc:	0000c935 	.word	0x0000c935
    b7e0:	ab02      	add	r3, sp, #8
    b7e2:	469c      	mov	ip, r3
    b7e4:	2516      	movs	r5, #22
    b7e6:	2078      	movs	r0, #120	; 0x78
    b7e8:	4465      	add	r5, ip
    b7ea:	4b18      	ldr	r3, [pc, #96]	; (b84c <handleJoinMessage+0x444>)
    b7ec:	802c      	strh	r4, [r5, #0]
    b7ee:	4798      	blx	r3
    b7f0:	1e04      	subs	r4, r0, #0
    b7f2:	d100      	bne.n	b7f6 <handleJoinMessage+0x3ee>
    b7f4:	e762      	b.n	b6bc <handleJoinMessage+0x2b4>
    b7f6:	4b16      	ldr	r3, [pc, #88]	; (b850 <handleJoinMessage+0x448>)
    b7f8:	882a      	ldrh	r2, [r5, #0]
    b7fa:	8819      	ldrh	r1, [r3, #0]
    b7fc:	9505      	str	r5, [sp, #20]
    b7fe:	ab08      	add	r3, sp, #32
    b800:	b289      	uxth	r1, r1
    b802:	20ff      	movs	r0, #255	; 0xff
    b804:	4d13      	ldr	r5, [pc, #76]	; (b854 <handleJoinMessage+0x44c>)
    b806:	47a8      	blx	r5
    b808:	0021      	movs	r1, r4
    b80a:	a808      	add	r0, sp, #32
    b80c:	4b12      	ldr	r3, [pc, #72]	; (b858 <handleJoinMessage+0x450>)
    b80e:	4798      	blx	r3
    b810:	2308      	movs	r3, #8
    b812:	5423      	strb	r3, [r4, r0]
    b814:	4b11      	ldr	r3, [pc, #68]	; (b85c <handleJoinMessage+0x454>)
    b816:	0001      	movs	r1, r0
    b818:	9303      	str	r3, [sp, #12]
    b81a:	2300      	movs	r3, #0
    b81c:	9302      	str	r3, [sp, #8]
    b81e:	9b05      	ldr	r3, [sp, #20]
    b820:	2201      	movs	r2, #1
    b822:	9301      	str	r3, [sp, #4]
    b824:	2302      	movs	r3, #2
    b826:	a808      	add	r0, sp, #32
    b828:	9300      	str	r3, [sp, #0]
    b82a:	0023      	movs	r3, r4
    b82c:	4c0c      	ldr	r4, [pc, #48]	; (b860 <handleJoinMessage+0x458>)
    b82e:	47a0      	blx	r4
    b830:	e744      	b.n	b6bc <handleJoinMessage+0x2b4>
    b832:	464b      	mov	r3, r9
    b834:	681d      	ldr	r5, [r3, #0]
    b836:	2323      	movs	r3, #35	; 0x23
    b838:	5cea      	ldrb	r2, [r5, r3]
    b83a:	e75c      	b.n	b6f6 <handleJoinMessage+0x2ee>
    b83c:	1c86      	adds	r6, r0, #2
    b83e:	b2f2      	uxtb	r2, r6
    b840:	9205      	str	r2, [sp, #20]
    b842:	4649      	mov	r1, r9
    b844:	2201      	movs	r2, #1
    b846:	54ca      	strb	r2, [r1, r3]
    b848:	e6e4      	b.n	b614 <handleJoinMessage+0x20c>
    b84a:	46c0      	nop			; (mov r8, r8)
    b84c:	00006549 	.word	0x00006549
    b850:	2000381c 	.word	0x2000381c
    b854:	00009cb9 	.word	0x00009cb9
    b858:	00009ce5 	.word	0x00009ce5
    b85c:	0000b095 	.word	0x0000b095
    b860:	00009d7d 	.word	0x00009d7d

0000b864 <coordinatorTableInit>:
    b864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b866:	4647      	mov	r7, r8
    b868:	46ce      	mov	lr, r9
    b86a:	b580      	push	{r7, lr}
    b86c:	4b13      	ldr	r3, [pc, #76]	; (b8bc <coordinatorTableInit+0x58>)
    b86e:	681e      	ldr	r6, [r3, #0]
    b870:	4698      	mov	r8, r3
    b872:	2320      	movs	r3, #32
    b874:	5cf3      	ldrb	r3, [r6, r3]
    b876:	2b00      	cmp	r3, #0
    b878:	d01b      	beq.n	b8b2 <coordinatorTableInit+0x4e>
    b87a:	2320      	movs	r3, #32
    b87c:	2400      	movs	r4, #0
    b87e:	4699      	mov	r9, r3
    b880:	4f0f      	ldr	r7, [pc, #60]	; (b8c0 <coordinatorTableInit+0x5c>)
    b882:	0065      	lsls	r5, r4, #1
    b884:	6830      	ldr	r0, [r6, #0]
    b886:	192d      	adds	r5, r5, r4
    b888:	00ad      	lsls	r5, r5, #2
    b88a:	1940      	adds	r0, r0, r5
    b88c:	2208      	movs	r2, #8
    b88e:	21ff      	movs	r1, #255	; 0xff
    b890:	47b8      	blx	r7
    b892:	4643      	mov	r3, r8
    b894:	681e      	ldr	r6, [r3, #0]
    b896:	2204      	movs	r2, #4
    b898:	6833      	ldr	r3, [r6, #0]
    b89a:	21ff      	movs	r1, #255	; 0xff
    b89c:	469c      	mov	ip, r3
    b89e:	4465      	add	r5, ip
    b8a0:	0028      	movs	r0, r5
    b8a2:	3008      	adds	r0, #8
    b8a4:	47b8      	blx	r7
    b8a6:	464b      	mov	r3, r9
    b8a8:	3401      	adds	r4, #1
    b8aa:	5cf3      	ldrb	r3, [r6, r3]
    b8ac:	b2e4      	uxtb	r4, r4
    b8ae:	42a3      	cmp	r3, r4
    b8b0:	d8e7      	bhi.n	b882 <coordinatorTableInit+0x1e>
    b8b2:	bc0c      	pop	{r2, r3}
    b8b4:	4690      	mov	r8, r2
    b8b6:	4699      	mov	r9, r3
    b8b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b8ba:	46c0      	nop			; (mov r8, r8)
    b8bc:	200037d4 	.word	0x200037d4
    b8c0:	0000c965 	.word	0x0000c965

0000b8c4 <deviceTableInit>:
    b8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b8c6:	4647      	mov	r7, r8
    b8c8:	46ce      	mov	lr, r9
    b8ca:	b580      	push	{r7, lr}
    b8cc:	4b27      	ldr	r3, [pc, #156]	; (b96c <deviceTableInit+0xa8>)
    b8ce:	681c      	ldr	r4, [r3, #0]
    b8d0:	4698      	mov	r8, r3
    b8d2:	2323      	movs	r3, #35	; 0x23
    b8d4:	5ce3      	ldrb	r3, [r4, r3]
    b8d6:	2b00      	cmp	r3, #0
    b8d8:	d01b      	beq.n	b912 <deviceTableInit+0x4e>
    b8da:	2323      	movs	r3, #35	; 0x23
    b8dc:	2500      	movs	r5, #0
    b8de:	4699      	mov	r9, r3
    b8e0:	4f23      	ldr	r7, [pc, #140]	; (b970 <deviceTableInit+0xac>)
    b8e2:	68a0      	ldr	r0, [r4, #8]
    b8e4:	012e      	lsls	r6, r5, #4
    b8e6:	2208      	movs	r2, #8
    b8e8:	21ff      	movs	r1, #255	; 0xff
    b8ea:	1980      	adds	r0, r0, r6
    b8ec:	47b8      	blx	r7
    b8ee:	4643      	mov	r3, r8
    b8f0:	681c      	ldr	r4, [r3, #0]
    b8f2:	2204      	movs	r2, #4
    b8f4:	68a3      	ldr	r3, [r4, #8]
    b8f6:	21ff      	movs	r1, #255	; 0xff
    b8f8:	1998      	adds	r0, r3, r6
    b8fa:	3008      	adds	r0, #8
    b8fc:	47b8      	blx	r7
    b8fe:	22ff      	movs	r2, #255	; 0xff
    b900:	68a3      	ldr	r3, [r4, #8]
    b902:	3501      	adds	r5, #1
    b904:	199b      	adds	r3, r3, r6
    b906:	731a      	strb	r2, [r3, #12]
    b908:	464b      	mov	r3, r9
    b90a:	5ce3      	ldrb	r3, [r4, r3]
    b90c:	b2ed      	uxtb	r5, r5
    b90e:	42ab      	cmp	r3, r5
    b910:	d8e7      	bhi.n	b8e2 <deviceTableInit+0x1e>
    b912:	2324      	movs	r3, #36	; 0x24
    b914:	5ce3      	ldrb	r3, [r4, r3]
    b916:	2b00      	cmp	r3, #0
    b918:	d024      	beq.n	b964 <deviceTableInit+0xa0>
    b91a:	2324      	movs	r3, #36	; 0x24
    b91c:	2600      	movs	r6, #0
    b91e:	4699      	mov	r9, r3
    b920:	4f13      	ldr	r7, [pc, #76]	; (b970 <deviceTableInit+0xac>)
    b922:	00b5      	lsls	r5, r6, #2
    b924:	68e0      	ldr	r0, [r4, #12]
    b926:	19ad      	adds	r5, r5, r6
    b928:	00ad      	lsls	r5, r5, #2
    b92a:	1940      	adds	r0, r0, r5
    b92c:	2208      	movs	r2, #8
    b92e:	21ff      	movs	r1, #255	; 0xff
    b930:	47b8      	blx	r7
    b932:	4643      	mov	r3, r8
    b934:	681c      	ldr	r4, [r3, #0]
    b936:	2204      	movs	r2, #4
    b938:	68e3      	ldr	r3, [r4, #12]
    b93a:	21ff      	movs	r1, #255	; 0xff
    b93c:	1958      	adds	r0, r3, r5
    b93e:	3008      	adds	r0, #8
    b940:	47b8      	blx	r7
    b942:	68e3      	ldr	r3, [r4, #12]
    b944:	2204      	movs	r2, #4
    b946:	1958      	adds	r0, r3, r5
    b948:	300c      	adds	r0, #12
    b94a:	21ff      	movs	r1, #255	; 0xff
    b94c:	47b8      	blx	r7
    b94e:	68e3      	ldr	r3, [r4, #12]
    b950:	3601      	adds	r6, #1
    b952:	469c      	mov	ip, r3
    b954:	23ff      	movs	r3, #255	; 0xff
    b956:	4465      	add	r5, ip
    b958:	742b      	strb	r3, [r5, #16]
    b95a:	464b      	mov	r3, r9
    b95c:	5ce3      	ldrb	r3, [r4, r3]
    b95e:	b2f6      	uxtb	r6, r6
    b960:	42b3      	cmp	r3, r6
    b962:	d8de      	bhi.n	b922 <deviceTableInit+0x5e>
    b964:	bc0c      	pop	{r2, r3}
    b966:	4690      	mov	r8, r2
    b968:	4699      	mov	r9, r3
    b96a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b96c:	200037d4 	.word	0x200037d4
    b970:	0000c965 	.word	0x0000c965

0000b974 <sendForceLeaveNetwork>:
    b974:	b570      	push	{r4, r5, r6, lr}
    b976:	2516      	movs	r5, #22
    b978:	b08e      	sub	sp, #56	; 0x38
    b97a:	446d      	add	r5, sp
    b97c:	8028      	strh	r0, [r5, #0]
    b97e:	4b11      	ldr	r3, [pc, #68]	; (b9c4 <sendForceLeaveNetwork+0x50>)
    b980:	2078      	movs	r0, #120	; 0x78
    b982:	4798      	blx	r3
    b984:	1e04      	subs	r4, r0, #0
    b986:	d01a      	beq.n	b9be <sendForceLeaveNetwork+0x4a>
    b988:	4b0f      	ldr	r3, [pc, #60]	; (b9c8 <sendForceLeaveNetwork+0x54>)
    b98a:	882a      	ldrh	r2, [r5, #0]
    b98c:	8819      	ldrh	r1, [r3, #0]
    b98e:	20ff      	movs	r0, #255	; 0xff
    b990:	b289      	uxth	r1, r1
    b992:	ab06      	add	r3, sp, #24
    b994:	4e0d      	ldr	r6, [pc, #52]	; (b9cc <sendForceLeaveNetwork+0x58>)
    b996:	47b0      	blx	r6
    b998:	0021      	movs	r1, r4
    b99a:	4b0d      	ldr	r3, [pc, #52]	; (b9d0 <sendForceLeaveNetwork+0x5c>)
    b99c:	a806      	add	r0, sp, #24
    b99e:	4798      	blx	r3
    b9a0:	2308      	movs	r3, #8
    b9a2:	5423      	strb	r3, [r4, r0]
    b9a4:	4b0b      	ldr	r3, [pc, #44]	; (b9d4 <sendForceLeaveNetwork+0x60>)
    b9a6:	0001      	movs	r1, r0
    b9a8:	9303      	str	r3, [sp, #12]
    b9aa:	2300      	movs	r3, #0
    b9ac:	9302      	str	r3, [sp, #8]
    b9ae:	3302      	adds	r3, #2
    b9b0:	9300      	str	r3, [sp, #0]
    b9b2:	9501      	str	r5, [sp, #4]
    b9b4:	0023      	movs	r3, r4
    b9b6:	2201      	movs	r2, #1
    b9b8:	a806      	add	r0, sp, #24
    b9ba:	4c07      	ldr	r4, [pc, #28]	; (b9d8 <sendForceLeaveNetwork+0x64>)
    b9bc:	47a0      	blx	r4
    b9be:	b00e      	add	sp, #56	; 0x38
    b9c0:	bd70      	pop	{r4, r5, r6, pc}
    b9c2:	46c0      	nop			; (mov r8, r8)
    b9c4:	00006549 	.word	0x00006549
    b9c8:	2000381c 	.word	0x2000381c
    b9cc:	00009cb9 	.word	0x00009cb9
    b9d0:	00009ce5 	.word	0x00009ce5
    b9d4:	0000b095 	.word	0x0000b095
    b9d8:	00009d7d 	.word	0x00009d7d

0000b9dc <isCorrectIeeeAddr>:
    b9dc:	7803      	ldrb	r3, [r0, #0]
    b9de:	2bff      	cmp	r3, #255	; 0xff
    b9e0:	d117      	bne.n	ba12 <isCorrectIeeeAddr+0x36>
    b9e2:	7843      	ldrb	r3, [r0, #1]
    b9e4:	2bff      	cmp	r3, #255	; 0xff
    b9e6:	d114      	bne.n	ba12 <isCorrectIeeeAddr+0x36>
    b9e8:	7883      	ldrb	r3, [r0, #2]
    b9ea:	2bff      	cmp	r3, #255	; 0xff
    b9ec:	d111      	bne.n	ba12 <isCorrectIeeeAddr+0x36>
    b9ee:	78c3      	ldrb	r3, [r0, #3]
    b9f0:	2bff      	cmp	r3, #255	; 0xff
    b9f2:	d10e      	bne.n	ba12 <isCorrectIeeeAddr+0x36>
    b9f4:	7903      	ldrb	r3, [r0, #4]
    b9f6:	2bff      	cmp	r3, #255	; 0xff
    b9f8:	d10b      	bne.n	ba12 <isCorrectIeeeAddr+0x36>
    b9fa:	7943      	ldrb	r3, [r0, #5]
    b9fc:	2bff      	cmp	r3, #255	; 0xff
    b9fe:	d108      	bne.n	ba12 <isCorrectIeeeAddr+0x36>
    ba00:	7983      	ldrb	r3, [r0, #6]
    ba02:	2bff      	cmp	r3, #255	; 0xff
    ba04:	d105      	bne.n	ba12 <isCorrectIeeeAddr+0x36>
    ba06:	79c0      	ldrb	r0, [r0, #7]
    ba08:	38ff      	subs	r0, #255	; 0xff
    ba0a:	1e43      	subs	r3, r0, #1
    ba0c:	4198      	sbcs	r0, r3
    ba0e:	b2c0      	uxtb	r0, r0
    ba10:	4770      	bx	lr
    ba12:	2001      	movs	r0, #1
    ba14:	e7fc      	b.n	ba10 <isCorrectIeeeAddr+0x34>
    ba16:	46c0      	nop			; (mov r8, r8)

0000ba18 <keepAliveTimerHandler>:
    ba18:	b5f0      	push	{r4, r5, r6, r7, lr}
    ba1a:	46c6      	mov	lr, r8
    ba1c:	2320      	movs	r3, #32
    ba1e:	b500      	push	{lr}
    ba20:	4d57      	ldr	r5, [pc, #348]	; (bb80 <keepAliveTimerHandler+0x168>)
    ba22:	682a      	ldr	r2, [r5, #0]
    ba24:	5cd7      	ldrb	r7, [r2, r3]
    ba26:	2f00      	cmp	r7, #0
    ba28:	d027      	beq.n	ba7a <keepAliveTimerHandler+0x62>
    ba2a:	4b56      	ldr	r3, [pc, #344]	; (bb84 <keepAliveTimerHandler+0x16c>)
    ba2c:	2400      	movs	r4, #0
    ba2e:	4698      	mov	r8, r3
    ba30:	2620      	movs	r6, #32
    ba32:	0060      	lsls	r0, r4, #1
    ba34:	1900      	adds	r0, r0, r4
    ba36:	6813      	ldr	r3, [r2, #0]
    ba38:	0080      	lsls	r0, r0, #2
    ba3a:	181b      	adds	r3, r3, r0
    ba3c:	7819      	ldrb	r1, [r3, #0]
    ba3e:	29ff      	cmp	r1, #255	; 0xff
    ba40:	d000      	beq.n	ba44 <keepAliveTimerHandler+0x2c>
    ba42:	e077      	b.n	bb34 <keepAliveTimerHandler+0x11c>
    ba44:	7859      	ldrb	r1, [r3, #1]
    ba46:	29ff      	cmp	r1, #255	; 0xff
    ba48:	d000      	beq.n	ba4c <keepAliveTimerHandler+0x34>
    ba4a:	e073      	b.n	bb34 <keepAliveTimerHandler+0x11c>
    ba4c:	7899      	ldrb	r1, [r3, #2]
    ba4e:	29ff      	cmp	r1, #255	; 0xff
    ba50:	d000      	beq.n	ba54 <keepAliveTimerHandler+0x3c>
    ba52:	e06f      	b.n	bb34 <keepAliveTimerHandler+0x11c>
    ba54:	78d9      	ldrb	r1, [r3, #3]
    ba56:	29ff      	cmp	r1, #255	; 0xff
    ba58:	d16c      	bne.n	bb34 <keepAliveTimerHandler+0x11c>
    ba5a:	7919      	ldrb	r1, [r3, #4]
    ba5c:	29ff      	cmp	r1, #255	; 0xff
    ba5e:	d169      	bne.n	bb34 <keepAliveTimerHandler+0x11c>
    ba60:	7959      	ldrb	r1, [r3, #5]
    ba62:	29ff      	cmp	r1, #255	; 0xff
    ba64:	d166      	bne.n	bb34 <keepAliveTimerHandler+0x11c>
    ba66:	7999      	ldrb	r1, [r3, #6]
    ba68:	29ff      	cmp	r1, #255	; 0xff
    ba6a:	d163      	bne.n	bb34 <keepAliveTimerHandler+0x11c>
    ba6c:	79d9      	ldrb	r1, [r3, #7]
    ba6e:	29ff      	cmp	r1, #255	; 0xff
    ba70:	d160      	bne.n	bb34 <keepAliveTimerHandler+0x11c>
    ba72:	3401      	adds	r4, #1
    ba74:	b2e4      	uxtb	r4, r4
    ba76:	42bc      	cmp	r4, r7
    ba78:	d3db      	bcc.n	ba32 <keepAliveTimerHandler+0x1a>
    ba7a:	2323      	movs	r3, #35	; 0x23
    ba7c:	5cd7      	ldrb	r7, [r2, r3]
    ba7e:	2f00      	cmp	r7, #0
    ba80:	d022      	beq.n	bac8 <keepAliveTimerHandler+0xb0>
    ba82:	4b40      	ldr	r3, [pc, #256]	; (bb84 <keepAliveTimerHandler+0x16c>)
    ba84:	2400      	movs	r4, #0
    ba86:	4698      	mov	r8, r3
    ba88:	2623      	movs	r6, #35	; 0x23
    ba8a:	6893      	ldr	r3, [r2, #8]
    ba8c:	0120      	lsls	r0, r4, #4
    ba8e:	181b      	adds	r3, r3, r0
    ba90:	7819      	ldrb	r1, [r3, #0]
    ba92:	29ff      	cmp	r1, #255	; 0xff
    ba94:	d158      	bne.n	bb48 <keepAliveTimerHandler+0x130>
    ba96:	7859      	ldrb	r1, [r3, #1]
    ba98:	29ff      	cmp	r1, #255	; 0xff
    ba9a:	d155      	bne.n	bb48 <keepAliveTimerHandler+0x130>
    ba9c:	7899      	ldrb	r1, [r3, #2]
    ba9e:	29ff      	cmp	r1, #255	; 0xff
    baa0:	d152      	bne.n	bb48 <keepAliveTimerHandler+0x130>
    baa2:	78d9      	ldrb	r1, [r3, #3]
    baa4:	29ff      	cmp	r1, #255	; 0xff
    baa6:	d14f      	bne.n	bb48 <keepAliveTimerHandler+0x130>
    baa8:	7919      	ldrb	r1, [r3, #4]
    baaa:	29ff      	cmp	r1, #255	; 0xff
    baac:	d14c      	bne.n	bb48 <keepAliveTimerHandler+0x130>
    baae:	7959      	ldrb	r1, [r3, #5]
    bab0:	29ff      	cmp	r1, #255	; 0xff
    bab2:	d149      	bne.n	bb48 <keepAliveTimerHandler+0x130>
    bab4:	7999      	ldrb	r1, [r3, #6]
    bab6:	29ff      	cmp	r1, #255	; 0xff
    bab8:	d146      	bne.n	bb48 <keepAliveTimerHandler+0x130>
    baba:	79d9      	ldrb	r1, [r3, #7]
    babc:	29ff      	cmp	r1, #255	; 0xff
    babe:	d143      	bne.n	bb48 <keepAliveTimerHandler+0x130>
    bac0:	3401      	adds	r4, #1
    bac2:	b2e4      	uxtb	r4, r4
    bac4:	42bc      	cmp	r4, r7
    bac6:	d3e0      	bcc.n	ba8a <keepAliveTimerHandler+0x72>
    bac8:	2324      	movs	r3, #36	; 0x24
    baca:	5cd7      	ldrb	r7, [r2, r3]
    bacc:	2401      	movs	r4, #1
    bace:	2f01      	cmp	r7, #1
    bad0:	d923      	bls.n	bb1a <keepAliveTimerHandler+0x102>
    bad2:	4b2c      	ldr	r3, [pc, #176]	; (bb84 <keepAliveTimerHandler+0x16c>)
    bad4:	2624      	movs	r6, #36	; 0x24
    bad6:	4698      	mov	r8, r3
    bad8:	00a0      	lsls	r0, r4, #2
    bada:	1900      	adds	r0, r0, r4
    badc:	68d3      	ldr	r3, [r2, #12]
    bade:	0080      	lsls	r0, r0, #2
    bae0:	181b      	adds	r3, r3, r0
    bae2:	7819      	ldrb	r1, [r3, #0]
    bae4:	29ff      	cmp	r1, #255	; 0xff
    bae6:	d11b      	bne.n	bb20 <keepAliveTimerHandler+0x108>
    bae8:	7859      	ldrb	r1, [r3, #1]
    baea:	29ff      	cmp	r1, #255	; 0xff
    baec:	d118      	bne.n	bb20 <keepAliveTimerHandler+0x108>
    baee:	7899      	ldrb	r1, [r3, #2]
    baf0:	29ff      	cmp	r1, #255	; 0xff
    baf2:	d115      	bne.n	bb20 <keepAliveTimerHandler+0x108>
    baf4:	78d9      	ldrb	r1, [r3, #3]
    baf6:	29ff      	cmp	r1, #255	; 0xff
    baf8:	d112      	bne.n	bb20 <keepAliveTimerHandler+0x108>
    bafa:	7919      	ldrb	r1, [r3, #4]
    bafc:	29ff      	cmp	r1, #255	; 0xff
    bafe:	d10f      	bne.n	bb20 <keepAliveTimerHandler+0x108>
    bb00:	7959      	ldrb	r1, [r3, #5]
    bb02:	29ff      	cmp	r1, #255	; 0xff
    bb04:	d10c      	bne.n	bb20 <keepAliveTimerHandler+0x108>
    bb06:	7999      	ldrb	r1, [r3, #6]
    bb08:	29ff      	cmp	r1, #255	; 0xff
    bb0a:	d109      	bne.n	bb20 <keepAliveTimerHandler+0x108>
    bb0c:	79d9      	ldrb	r1, [r3, #7]
    bb0e:	29ff      	cmp	r1, #255	; 0xff
    bb10:	d106      	bne.n	bb20 <keepAliveTimerHandler+0x108>
    bb12:	3401      	adds	r4, #1
    bb14:	b2e4      	uxtb	r4, r4
    bb16:	42bc      	cmp	r4, r7
    bb18:	d3de      	bcc.n	bad8 <keepAliveTimerHandler+0xc0>
    bb1a:	bc04      	pop	{r2}
    bb1c:	4690      	mov	r8, r2
    bb1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bb20:	68d9      	ldr	r1, [r3, #12]
    bb22:	2900      	cmp	r1, #0
    bb24:	d0f5      	beq.n	bb12 <keepAliveTimerHandler+0xfa>
    bb26:	3901      	subs	r1, #1
    bb28:	60d9      	str	r1, [r3, #12]
    bb2a:	2900      	cmp	r1, #0
    bb2c:	d016      	beq.n	bb5c <keepAliveTimerHandler+0x144>
    bb2e:	682a      	ldr	r2, [r5, #0]
    bb30:	5d97      	ldrb	r7, [r2, r6]
    bb32:	e7ee      	b.n	bb12 <keepAliveTimerHandler+0xfa>
    bb34:	6899      	ldr	r1, [r3, #8]
    bb36:	2900      	cmp	r1, #0
    bb38:	d09b      	beq.n	ba72 <keepAliveTimerHandler+0x5a>
    bb3a:	3901      	subs	r1, #1
    bb3c:	6099      	str	r1, [r3, #8]
    bb3e:	2900      	cmp	r1, #0
    bb40:	d012      	beq.n	bb68 <keepAliveTimerHandler+0x150>
    bb42:	682a      	ldr	r2, [r5, #0]
    bb44:	5d97      	ldrb	r7, [r2, r6]
    bb46:	e794      	b.n	ba72 <keepAliveTimerHandler+0x5a>
    bb48:	6899      	ldr	r1, [r3, #8]
    bb4a:	2900      	cmp	r1, #0
    bb4c:	d0b8      	beq.n	bac0 <keepAliveTimerHandler+0xa8>
    bb4e:	3901      	subs	r1, #1
    bb50:	6099      	str	r1, [r3, #8]
    bb52:	2900      	cmp	r1, #0
    bb54:	d00e      	beq.n	bb74 <keepAliveTimerHandler+0x15c>
    bb56:	682a      	ldr	r2, [r5, #0]
    bb58:	5d97      	ldrb	r7, [r2, r6]
    bb5a:	e7b1      	b.n	bac0 <keepAliveTimerHandler+0xa8>
    bb5c:	68d3      	ldr	r3, [r2, #12]
    bb5e:	21ff      	movs	r1, #255	; 0xff
    bb60:	1818      	adds	r0, r3, r0
    bb62:	2208      	movs	r2, #8
    bb64:	47c0      	blx	r8
    bb66:	e7e2      	b.n	bb2e <keepAliveTimerHandler+0x116>
    bb68:	6813      	ldr	r3, [r2, #0]
    bb6a:	21ff      	movs	r1, #255	; 0xff
    bb6c:	1818      	adds	r0, r3, r0
    bb6e:	2208      	movs	r2, #8
    bb70:	47c0      	blx	r8
    bb72:	e7e6      	b.n	bb42 <keepAliveTimerHandler+0x12a>
    bb74:	6893      	ldr	r3, [r2, #8]
    bb76:	21ff      	movs	r1, #255	; 0xff
    bb78:	1818      	adds	r0, r3, r0
    bb7a:	2208      	movs	r2, #8
    bb7c:	47c0      	blx	r8
    bb7e:	e7ea      	b.n	bb56 <keepAliveTimerHandler+0x13e>
    bb80:	200037d4 	.word	0x200037d4
    bb84:	0000c965 	.word	0x0000c965

0000bb88 <isRxOffEdAvailable>:
    bb88:	2224      	movs	r2, #36	; 0x24
    bb8a:	4b1e      	ldr	r3, [pc, #120]	; (bc04 <isRxOffEdAvailable+0x7c>)
    bb8c:	681b      	ldr	r3, [r3, #0]
    bb8e:	5c9a      	ldrb	r2, [r3, r2]
    bb90:	2a01      	cmp	r2, #1
    bb92:	d932      	bls.n	bbfa <isRxOffEdAvailable+0x72>
    bb94:	68d9      	ldr	r1, [r3, #12]
    bb96:	7d0b      	ldrb	r3, [r1, #20]
    bb98:	2bff      	cmp	r3, #255	; 0xff
    bb9a:	d130      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bb9c:	7d4b      	ldrb	r3, [r1, #21]
    bb9e:	2bff      	cmp	r3, #255	; 0xff
    bba0:	d12d      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bba2:	7d8b      	ldrb	r3, [r1, #22]
    bba4:	2bff      	cmp	r3, #255	; 0xff
    bba6:	d12a      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bba8:	7dcb      	ldrb	r3, [r1, #23]
    bbaa:	2bff      	cmp	r3, #255	; 0xff
    bbac:	d127      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbae:	000b      	movs	r3, r1
    bbb0:	3a02      	subs	r2, #2
    bbb2:	b2d2      	uxtb	r2, r2
    bbb4:	0090      	lsls	r0, r2, #2
    bbb6:	1882      	adds	r2, r0, r2
    bbb8:	0092      	lsls	r2, r2, #2
    bbba:	3218      	adds	r2, #24
    bbbc:	3318      	adds	r3, #24
    bbbe:	1889      	adds	r1, r1, r2
    bbc0:	e00d      	b.n	bbde <isRxOffEdAvailable+0x56>
    bbc2:	7c1a      	ldrb	r2, [r3, #16]
    bbc4:	2aff      	cmp	r2, #255	; 0xff
    bbc6:	d11a      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbc8:	7c5a      	ldrb	r2, [r3, #17]
    bbca:	2aff      	cmp	r2, #255	; 0xff
    bbcc:	d117      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbce:	7c9a      	ldrb	r2, [r3, #18]
    bbd0:	2aff      	cmp	r2, #255	; 0xff
    bbd2:	d114      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbd4:	3314      	adds	r3, #20
    bbd6:	1e5a      	subs	r2, r3, #1
    bbd8:	7812      	ldrb	r2, [r2, #0]
    bbda:	2aff      	cmp	r2, #255	; 0xff
    bbdc:	d10f      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbde:	781a      	ldrb	r2, [r3, #0]
    bbe0:	2aff      	cmp	r2, #255	; 0xff
    bbe2:	d10c      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbe4:	785a      	ldrb	r2, [r3, #1]
    bbe6:	2aff      	cmp	r2, #255	; 0xff
    bbe8:	d109      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbea:	789a      	ldrb	r2, [r3, #2]
    bbec:	2aff      	cmp	r2, #255	; 0xff
    bbee:	d106      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbf0:	78da      	ldrb	r2, [r3, #3]
    bbf2:	2aff      	cmp	r2, #255	; 0xff
    bbf4:	d103      	bne.n	bbfe <isRxOffEdAvailable+0x76>
    bbf6:	4299      	cmp	r1, r3
    bbf8:	d1e3      	bne.n	bbc2 <isRxOffEdAvailable+0x3a>
    bbfa:	2000      	movs	r0, #0
    bbfc:	4770      	bx	lr
    bbfe:	2001      	movs	r0, #1
    bc00:	e7fc      	b.n	bbfc <isRxOffEdAvailable+0x74>
    bc02:	46c0      	nop			; (mov r8, r8)
    bc04:	200037d4 	.word	0x200037d4

0000bc08 <routeReplyConfcb>:
    bc08:	b510      	push	{r4, lr}
    bc0a:	0010      	movs	r0, r2
    bc0c:	4b01      	ldr	r3, [pc, #4]	; (bc14 <routeReplyConfcb+0xc>)
    bc0e:	4798      	blx	r3
    bc10:	bd10      	pop	{r4, pc}
    bc12:	46c0      	nop			; (mov r8, r8)
    bc14:	00006599 	.word	0x00006599

0000bc18 <routeUpdateConfcb>:
    bc18:	b510      	push	{r4, lr}
    bc1a:	0010      	movs	r0, r2
    bc1c:	4b01      	ldr	r3, [pc, #4]	; (bc24 <routeUpdateConfcb+0xc>)
    bc1e:	4798      	blx	r3
    bc20:	bd10      	pop	{r4, pc}
    bc22:	46c0      	nop			; (mov r8, r8)
    bc24:	00006599 	.word	0x00006599

0000bc28 <routeReqConfcb>:
    bc28:	b510      	push	{r4, lr}
    bc2a:	0010      	movs	r0, r2
    bc2c:	4b01      	ldr	r3, [pc, #4]	; (bc34 <routeReqConfcb+0xc>)
    bc2e:	4798      	blx	r3
    bc30:	bd10      	pop	{r4, pc}
    bc32:	46c0      	nop			; (mov r8, r8)
    bc34:	00006599 	.word	0x00006599

0000bc38 <initRouteTable>:
    bc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bc3a:	2320      	movs	r3, #32
    bc3c:	4c15      	ldr	r4, [pc, #84]	; (bc94 <initRouteTable+0x5c>)
    bc3e:	6822      	ldr	r2, [r4, #0]
    bc40:	5cd3      	ldrb	r3, [r2, r3]
    bc42:	2b00      	cmp	r3, #0
    bc44:	d018      	beq.n	bc78 <initRouteTable+0x40>
    bc46:	2300      	movs	r3, #0
    bc48:	27ff      	movs	r7, #255	; 0xff
    bc4a:	250f      	movs	r5, #15
    bc4c:	2620      	movs	r6, #32
    bc4e:	6912      	ldr	r2, [r2, #16]
    bc50:	0058      	lsls	r0, r3, #1
    bc52:	5417      	strb	r7, [r2, r0]
    bc54:	6822      	ldr	r2, [r4, #0]
    bc56:	3301      	adds	r3, #1
    bc58:	6911      	ldr	r1, [r2, #16]
    bc5a:	b2db      	uxtb	r3, r3
    bc5c:	1809      	adds	r1, r1, r0
    bc5e:	784a      	ldrb	r2, [r1, #1]
    bc60:	43aa      	bics	r2, r5
    bc62:	704a      	strb	r2, [r1, #1]
    bc64:	6822      	ldr	r2, [r4, #0]
    bc66:	6912      	ldr	r2, [r2, #16]
    bc68:	1812      	adds	r2, r2, r0
    bc6a:	7851      	ldrb	r1, [r2, #1]
    bc6c:	4029      	ands	r1, r5
    bc6e:	7051      	strb	r1, [r2, #1]
    bc70:	6822      	ldr	r2, [r4, #0]
    bc72:	5d91      	ldrb	r1, [r2, r6]
    bc74:	4299      	cmp	r1, r3
    bc76:	d8ea      	bhi.n	bc4e <initRouteTable+0x16>
    bc78:	2100      	movs	r1, #0
    bc7a:	6950      	ldr	r0, [r2, #20]
    bc7c:	4b06      	ldr	r3, [pc, #24]	; (bc98 <initRouteTable+0x60>)
    bc7e:	2220      	movs	r2, #32
    bc80:	4798      	blx	r3
    bc82:	4806      	ldr	r0, [pc, #24]	; (bc9c <initRouteTable+0x64>)
    bc84:	4b06      	ldr	r3, [pc, #24]	; (bca0 <initRouteTable+0x68>)
    bc86:	4798      	blx	r3
    bc88:	2325      	movs	r3, #37	; 0x25
    bc8a:	6822      	ldr	r2, [r4, #0]
    bc8c:	5cd2      	ldrb	r2, [r2, r3]
    bc8e:	4b05      	ldr	r3, [pc, #20]	; (bca4 <initRouteTable+0x6c>)
    bc90:	701a      	strb	r2, [r3, #0]
    bc92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bc94:	200037d4 	.word	0x200037d4
    bc98:	0000c965 	.word	0x0000c965
    bc9c:	20003858 	.word	0x20003858
    bca0:	000066a9 	.word	0x000066a9
    bca4:	20003854 	.word	0x20003854

0000bca8 <addRoute>:
    bca8:	b5f0      	push	{r4, r5, r6, r7, lr}
    bcaa:	46c6      	mov	lr, r8
    bcac:	0a04      	lsrs	r4, r0, #8
    bcae:	2020      	movs	r0, #32
    bcb0:	b500      	push	{lr}
    bcb2:	4f2d      	ldr	r7, [pc, #180]	; (bd68 <addRoute+0xc0>)
    bcb4:	683d      	ldr	r5, [r7, #0]
    bcb6:	5c2e      	ldrb	r6, [r5, r0]
    bcb8:	2000      	movs	r0, #0
    bcba:	42b4      	cmp	r4, r6
    bcbc:	d237      	bcs.n	bd2e <addRoute+0x86>
    bcbe:	0a09      	lsrs	r1, r1, #8
    bcc0:	42b1      	cmp	r1, r6
    bcc2:	d234      	bcs.n	bd2e <addRoute+0x86>
    bcc4:	1c10      	adds	r0, r2, #0
    bcc6:	2a0f      	cmp	r2, #15
    bcc8:	d834      	bhi.n	bd34 <addRoute+0x8c>
    bcca:	b2c2      	uxtb	r2, r0
    bccc:	2001      	movs	r0, #1
    bcce:	4020      	ands	r0, r4
    bcd0:	4684      	mov	ip, r0
    bcd2:	d135      	bne.n	bd40 <addRoute+0x98>
    bcd4:	0860      	lsrs	r0, r4, #1
    bcd6:	4680      	mov	r8, r0
    bcd8:	4646      	mov	r6, r8
    bcda:	6968      	ldr	r0, [r5, #20]
    bcdc:	5d86      	ldrb	r6, [r0, r6]
    bcde:	0936      	lsrs	r6, r6, #4
    bce0:	2e00      	cmp	r6, #0
    bce2:	d002      	beq.n	bcea <addRoute+0x42>
    bce4:	2000      	movs	r0, #0
    bce6:	42b2      	cmp	r2, r6
    bce8:	d221      	bcs.n	bd2e <addRoute+0x86>
    bcea:	0060      	lsls	r0, r4, #1
    bcec:	692c      	ldr	r4, [r5, #16]
    bcee:	5421      	strb	r1, [r4, r0]
    bcf0:	4661      	mov	r1, ip
    bcf2:	2900      	cmp	r1, #0
    bcf4:	d12c      	bne.n	bd50 <addRoute+0xa8>
    bcf6:	0114      	lsls	r4, r2, #4
    bcf8:	4642      	mov	r2, r8
    bcfa:	6839      	ldr	r1, [r7, #0]
    bcfc:	6949      	ldr	r1, [r1, #20]
    bcfe:	5c8d      	ldrb	r5, [r1, r2]
    bd00:	220f      	movs	r2, #15
    bd02:	402a      	ands	r2, r5
    bd04:	4322      	orrs	r2, r4
    bd06:	4644      	mov	r4, r8
    bd08:	550a      	strb	r2, [r1, r4]
    bd0a:	683a      	ldr	r2, [r7, #0]
    bd0c:	091c      	lsrs	r4, r3, #4
    bd0e:	6911      	ldr	r1, [r2, #16]
    bd10:	220f      	movs	r2, #15
    bd12:	1809      	adds	r1, r1, r0
    bd14:	784b      	ldrb	r3, [r1, #1]
    bd16:	4393      	bics	r3, r2
    bd18:	4323      	orrs	r3, r4
    bd1a:	704b      	strb	r3, [r1, #1]
    bd1c:	683b      	ldr	r3, [r7, #0]
    bd1e:	691c      	ldr	r4, [r3, #16]
    bd20:	1824      	adds	r4, r4, r0
    bd22:	7863      	ldrb	r3, [r4, #1]
    bd24:	2001      	movs	r0, #1
    bd26:	401a      	ands	r2, r3
    bd28:	2330      	movs	r3, #48	; 0x30
    bd2a:	431a      	orrs	r2, r3
    bd2c:	7062      	strb	r2, [r4, #1]
    bd2e:	bc04      	pop	{r2}
    bd30:	4690      	mov	r8, r2
    bd32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bd34:	200f      	movs	r0, #15
    bd36:	b2c2      	uxtb	r2, r0
    bd38:	2001      	movs	r0, #1
    bd3a:	4020      	ands	r0, r4
    bd3c:	4684      	mov	ip, r0
    bd3e:	d0c9      	beq.n	bcd4 <addRoute+0x2c>
    bd40:	0860      	lsrs	r0, r4, #1
    bd42:	4680      	mov	r8, r0
    bd44:	4646      	mov	r6, r8
    bd46:	6968      	ldr	r0, [r5, #20]
    bd48:	5d86      	ldrb	r6, [r0, r6]
    bd4a:	0736      	lsls	r6, r6, #28
    bd4c:	0f36      	lsrs	r6, r6, #28
    bd4e:	e7c7      	b.n	bce0 <addRoute+0x38>
    bd50:	240f      	movs	r4, #15
    bd52:	4022      	ands	r2, r4
    bd54:	0015      	movs	r5, r2
    bd56:	4642      	mov	r2, r8
    bd58:	6839      	ldr	r1, [r7, #0]
    bd5a:	6949      	ldr	r1, [r1, #20]
    bd5c:	5c8a      	ldrb	r2, [r1, r2]
    bd5e:	43a2      	bics	r2, r4
    bd60:	4644      	mov	r4, r8
    bd62:	432a      	orrs	r2, r5
    bd64:	550a      	strb	r2, [r1, r4]
    bd66:	e7d0      	b.n	bd0a <addRoute+0x62>
    bd68:	200037d4 	.word	0x200037d4

0000bd6c <handleRouteMessage>:
    bd6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    bd6e:	4657      	mov	r7, sl
    bd70:	46de      	mov	lr, fp
    bd72:	464e      	mov	r6, r9
    bd74:	4645      	mov	r5, r8
    bd76:	b5e0      	push	{r5, r6, r7, lr}
    bd78:	0004      	movs	r4, r0
    bd7a:	b093      	sub	sp, #76	; 0x4c
    bd7c:	7850      	ldrb	r0, [r2, #1]
    bd7e:	a91c      	add	r1, sp, #112	; 0x70
    bd80:	7812      	ldrb	r2, [r2, #0]
    bd82:	780f      	ldrb	r7, [r1, #0]
    bd84:	0201      	lsls	r1, r0, #8
    bd86:	4311      	orrs	r1, r2
    bd88:	781a      	ldrb	r2, [r3, #0]
    bd8a:	2a12      	cmp	r2, #18
    bd8c:	d100      	bne.n	bd90 <handleRouteMessage+0x24>
    bd8e:	e150      	b.n	c032 <handleRouteMessage+0x2c6>
    bd90:	2a13      	cmp	r2, #19
    bd92:	d100      	bne.n	bd96 <handleRouteMessage+0x2a>
    bd94:	e07f      	b.n	be96 <handleRouteMessage+0x12a>
    bd96:	2a11      	cmp	r2, #17
    bd98:	d009      	beq.n	bdae <handleRouteMessage+0x42>
    bd9a:	2300      	movs	r3, #0
    bd9c:	4698      	mov	r8, r3
    bd9e:	4640      	mov	r0, r8
    bda0:	b013      	add	sp, #76	; 0x4c
    bda2:	bc3c      	pop	{r2, r3, r4, r5}
    bda4:	4690      	mov	r8, r2
    bda6:	4699      	mov	r9, r3
    bda8:	46a2      	mov	sl, r4
    bdaa:	46ab      	mov	fp, r5
    bdac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bdae:	789d      	ldrb	r5, [r3, #2]
    bdb0:	785a      	ldrb	r2, [r3, #1]
    bdb2:	022b      	lsls	r3, r5, #8
    bdb4:	431a      	orrs	r2, r3
    bdb6:	4691      	mov	r9, r2
    bdb8:	7822      	ldrb	r2, [r4, #0]
    bdba:	b289      	uxth	r1, r1
    bdbc:	4252      	negs	r2, r2
    bdbe:	b2d2      	uxtb	r2, r2
    bdc0:	003b      	movs	r3, r7
    bdc2:	4eb3      	ldr	r6, [pc, #716]	; (c090 <handleRouteMessage+0x324>)
    bdc4:	88e0      	ldrh	r0, [r4, #6]
    bdc6:	47b0      	blx	r6
    bdc8:	2220      	movs	r2, #32
    bdca:	2101      	movs	r1, #1
    bdcc:	4eb1      	ldr	r6, [pc, #708]	; (c094 <handleRouteMessage+0x328>)
    bdce:	4688      	mov	r8, r1
    bdd0:	6833      	ldr	r3, [r6, #0]
    bdd2:	5c9a      	ldrb	r2, [r3, r2]
    bdd4:	42aa      	cmp	r2, r5
    bdd6:	d9e2      	bls.n	bd9e <handleRouteMessage+0x32>
    bdd8:	4229      	tst	r1, r5
    bdda:	d000      	beq.n	bdde <handleRouteMessage+0x72>
    bddc:	e147      	b.n	c06e <handleRouteMessage+0x302>
    bdde:	695b      	ldr	r3, [r3, #20]
    bde0:	086a      	lsrs	r2, r5, #1
    bde2:	5c9f      	ldrb	r7, [r3, r2]
    bde4:	093b      	lsrs	r3, r7, #4
    bde6:	469b      	mov	fp, r3
    bde8:	4bab      	ldr	r3, [pc, #684]	; (c098 <handleRouteMessage+0x32c>)
    bdea:	469a      	mov	sl, r3
    bdec:	881b      	ldrh	r3, [r3, #0]
    bdee:	4599      	cmp	r9, r3
    bdf0:	d004      	beq.n	bdfc <handleRouteMessage+0x90>
    bdf2:	2301      	movs	r3, #1
    bdf4:	4698      	mov	r8, r3
    bdf6:	465b      	mov	r3, fp
    bdf8:	2b00      	cmp	r3, #0
    bdfa:	d0d0      	beq.n	bd9e <handleRouteMessage+0x32>
    bdfc:	88e3      	ldrh	r3, [r4, #6]
    bdfe:	2078      	movs	r0, #120	; 0x78
    be00:	4699      	mov	r9, r3
    be02:	4ba6      	ldr	r3, [pc, #664]	; (c09c <handleRouteMessage+0x330>)
    be04:	4798      	blx	r3
    be06:	4680      	mov	r8, r0
    be08:	2800      	cmp	r0, #0
    be0a:	d0c6      	beq.n	bd9a <handleRouteMessage+0x2e>
    be0c:	4653      	mov	r3, sl
    be0e:	8819      	ldrh	r1, [r3, #0]
    be10:	ac0a      	add	r4, sp, #40	; 0x28
    be12:	b289      	uxth	r1, r1
    be14:	0023      	movs	r3, r4
    be16:	464a      	mov	r2, r9
    be18:	20ff      	movs	r0, #255	; 0xff
    be1a:	4fa1      	ldr	r7, [pc, #644]	; (c0a0 <handleRouteMessage+0x334>)
    be1c:	47b8      	blx	r7
    be1e:	2210      	movs	r2, #16
    be20:	7863      	ldrb	r3, [r4, #1]
    be22:	4641      	mov	r1, r8
    be24:	4393      	bics	r3, r2
    be26:	7063      	strb	r3, [r4, #1]
    be28:	0020      	movs	r0, r4
    be2a:	4b9e      	ldr	r3, [pc, #632]	; (c0a4 <handleRouteMessage+0x338>)
    be2c:	4798      	blx	r3
    be2e:	2312      	movs	r3, #18
    be30:	4642      	mov	r2, r8
    be32:	0001      	movs	r1, r0
    be34:	5413      	strb	r3, [r2, r0]
    be36:	1c43      	adds	r3, r0, #1
    be38:	2200      	movs	r2, #0
    be3a:	4640      	mov	r0, r8
    be3c:	b2db      	uxtb	r3, r3
    be3e:	54c2      	strb	r2, [r0, r3]
    be40:	1c8b      	adds	r3, r1, #2
    be42:	b2db      	uxtb	r3, r3
    be44:	54c5      	strb	r5, [r0, r3]
    be46:	4642      	mov	r2, r8
    be48:	4658      	mov	r0, fp
    be4a:	1ccb      	adds	r3, r1, #3
    be4c:	b2db      	uxtb	r3, r3
    be4e:	54d0      	strb	r0, [r2, r3]
    be50:	2020      	movs	r0, #32
    be52:	464b      	mov	r3, r9
    be54:	6832      	ldr	r2, [r6, #0]
    be56:	0a1b      	lsrs	r3, r3, #8
    be58:	5c10      	ldrb	r0, [r2, r0]
    be5a:	4298      	cmp	r0, r3
    be5c:	d800      	bhi.n	be60 <handleRouteMessage+0xf4>
    be5e:	e10d      	b.n	c07c <handleRouteMessage+0x310>
    be60:	6912      	ldr	r2, [r2, #16]
    be62:	005b      	lsls	r3, r3, #1
    be64:	5c9b      	ldrb	r3, [r3, r2]
    be66:	2bff      	cmp	r3, #255	; 0xff
    be68:	d100      	bne.n	be6c <handleRouteMessage+0x100>
    be6a:	e107      	b.n	c07c <handleRouteMessage+0x310>
    be6c:	021b      	lsls	r3, r3, #8
    be6e:	a804      	add	r0, sp, #16
    be70:	4684      	mov	ip, r0
    be72:	2216      	movs	r2, #22
    be74:	4462      	add	r2, ip
    be76:	8013      	strh	r3, [r2, #0]
    be78:	4b8b      	ldr	r3, [pc, #556]	; (c0a8 <handleRouteMessage+0x33c>)
    be7a:	9201      	str	r2, [sp, #4]
    be7c:	9303      	str	r3, [sp, #12]
    be7e:	2300      	movs	r3, #0
    be80:	9302      	str	r3, [sp, #8]
    be82:	3302      	adds	r3, #2
    be84:	9300      	str	r3, [sp, #0]
    be86:	0020      	movs	r0, r4
    be88:	4643      	mov	r3, r8
    be8a:	2204      	movs	r2, #4
    be8c:	4c87      	ldr	r4, [pc, #540]	; (c0ac <handleRouteMessage+0x340>)
    be8e:	47a0      	blx	r4
    be90:	2300      	movs	r3, #0
    be92:	4698      	mov	r8, r3
    be94:	e783      	b.n	bd9e <handleRouteMessage+0x32>
    be96:	4a86      	ldr	r2, [pc, #536]	; (c0b0 <handleRouteMessage+0x344>)
    be98:	7812      	ldrb	r2, [r2, #0]
    be9a:	4690      	mov	r8, r2
    be9c:	2a00      	cmp	r2, #0
    be9e:	d000      	beq.n	bea2 <handleRouteMessage+0x136>
    bea0:	e77b      	b.n	bd9a <handleRouteMessage+0x2e>
    bea2:	785a      	ldrb	r2, [r3, #1]
    bea4:	1c9d      	adds	r5, r3, #2
    bea6:	4693      	mov	fp, r2
    bea8:	2a00      	cmp	r2, #0
    beaa:	d100      	bne.n	beae <handleRouteMessage+0x142>
    beac:	e0e8      	b.n	c080 <handleRouteMessage+0x314>
    beae:	4e79      	ldr	r6, [pc, #484]	; (c094 <handleRouteMessage+0x328>)
    beb0:	240f      	movs	r4, #15
    beb2:	6833      	ldr	r3, [r6, #0]
    beb4:	4641      	mov	r1, r8
    beb6:	695b      	ldr	r3, [r3, #20]
    beb8:	9107      	str	r1, [sp, #28]
    beba:	469c      	mov	ip, r3
    bebc:	093b      	lsrs	r3, r7, #4
    bebe:	001a      	movs	r2, r3
    bec0:	4022      	ands	r2, r4
    bec2:	9205      	str	r2, [sp, #20]
    bec4:	4662      	mov	r2, ip
    bec6:	2702      	movs	r7, #2
    bec8:	9306      	str	r3, [sp, #24]
    beca:	4684      	mov	ip, r0
    becc:	2300      	movs	r3, #0
    bece:	0010      	movs	r0, r2
    bed0:	9704      	str	r7, [sp, #16]
    bed2:	782a      	ldrb	r2, [r5, #0]
    bed4:	0011      	movs	r1, r2
    bed6:	43a1      	bics	r1, r4
    bed8:	d02d      	beq.n	bf36 <handleRouteMessage+0x1ca>
    beda:	0911      	lsrs	r1, r2, #4
    bedc:	3101      	adds	r1, #1
    bede:	2910      	cmp	r1, #16
    bee0:	d100      	bne.n	bee4 <handleRouteMessage+0x178>
    bee2:	3901      	subs	r1, #1
    bee4:	18c7      	adds	r7, r0, r3
    bee6:	46b8      	mov	r8, r7
    bee8:	783f      	ldrb	r7, [r7, #0]
    beea:	46b9      	mov	r9, r7
    beec:	43a7      	bics	r7, r4
    beee:	d003      	beq.n	bef8 <handleRouteMessage+0x18c>
    bef0:	464f      	mov	r7, r9
    bef2:	093f      	lsrs	r7, r7, #4
    bef4:	42b9      	cmp	r1, r7
    bef6:	da1e      	bge.n	bf36 <handleRouteMessage+0x1ca>
    bef8:	4642      	mov	r2, r8
    befa:	7812      	ldrb	r2, [r2, #0]
    befc:	0109      	lsls	r1, r1, #4
    befe:	4022      	ands	r2, r4
    bf00:	4311      	orrs	r1, r2
    bf02:	4642      	mov	r2, r8
    bf04:	4660      	mov	r0, ip
    bf06:	7011      	strb	r1, [r2, #0]
    bf08:	6831      	ldr	r1, [r6, #0]
    bf0a:	009a      	lsls	r2, r3, #2
    bf0c:	6909      	ldr	r1, [r1, #16]
    bf0e:	9f05      	ldr	r7, [sp, #20]
    bf10:	5488      	strb	r0, [r1, r2]
    bf12:	6831      	ldr	r1, [r6, #0]
    bf14:	6908      	ldr	r0, [r1, #16]
    bf16:	1880      	adds	r0, r0, r2
    bf18:	7841      	ldrb	r1, [r0, #1]
    bf1a:	43a1      	bics	r1, r4
    bf1c:	4339      	orrs	r1, r7
    bf1e:	7041      	strb	r1, [r0, #1]
    bf20:	2030      	movs	r0, #48	; 0x30
    bf22:	6831      	ldr	r1, [r6, #0]
    bf24:	6909      	ldr	r1, [r1, #16]
    bf26:	188a      	adds	r2, r1, r2
    bf28:	7851      	ldrb	r1, [r2, #1]
    bf2a:	4021      	ands	r1, r4
    bf2c:	4301      	orrs	r1, r0
    bf2e:	7051      	strb	r1, [r2, #1]
    bf30:	6831      	ldr	r1, [r6, #0]
    bf32:	782a      	ldrb	r2, [r5, #0]
    bf34:	6948      	ldr	r0, [r1, #20]
    bf36:	4214      	tst	r4, r2
    bf38:	d02a      	beq.n	bf90 <handleRouteMessage+0x224>
    bf3a:	0712      	lsls	r2, r2, #28
    bf3c:	0f12      	lsrs	r2, r2, #28
    bf3e:	3201      	adds	r2, #1
    bf40:	2a10      	cmp	r2, #16
    bf42:	d100      	bne.n	bf46 <handleRouteMessage+0x1da>
    bf44:	3a01      	subs	r2, #1
    bf46:	18c1      	adds	r1, r0, r3
    bf48:	780f      	ldrb	r7, [r1, #0]
    bf4a:	423c      	tst	r4, r7
    bf4c:	d003      	beq.n	bf56 <handleRouteMessage+0x1ea>
    bf4e:	073f      	lsls	r7, r7, #28
    bf50:	0f3f      	lsrs	r7, r7, #28
    bf52:	42ba      	cmp	r2, r7
    bf54:	da1c      	bge.n	bf90 <handleRouteMessage+0x224>
    bf56:	7808      	ldrb	r0, [r1, #0]
    bf58:	4022      	ands	r2, r4
    bf5a:	43a0      	bics	r0, r4
    bf5c:	4302      	orrs	r2, r0
    bf5e:	700a      	strb	r2, [r1, #0]
    bf60:	4661      	mov	r1, ip
    bf62:	9f04      	ldr	r7, [sp, #16]
    bf64:	6832      	ldr	r2, [r6, #0]
    bf66:	46b8      	mov	r8, r7
    bf68:	6912      	ldr	r2, [r2, #16]
    bf6a:	9805      	ldr	r0, [sp, #20]
    bf6c:	55d1      	strb	r1, [r2, r7]
    bf6e:	6832      	ldr	r2, [r6, #0]
    bf70:	6911      	ldr	r1, [r2, #16]
    bf72:	4441      	add	r1, r8
    bf74:	784a      	ldrb	r2, [r1, #1]
    bf76:	43a2      	bics	r2, r4
    bf78:	4302      	orrs	r2, r0
    bf7a:	2030      	movs	r0, #48	; 0x30
    bf7c:	704a      	strb	r2, [r1, #1]
    bf7e:	6832      	ldr	r2, [r6, #0]
    bf80:	6911      	ldr	r1, [r2, #16]
    bf82:	4441      	add	r1, r8
    bf84:	784a      	ldrb	r2, [r1, #1]
    bf86:	4022      	ands	r2, r4
    bf88:	4302      	orrs	r2, r0
    bf8a:	704a      	strb	r2, [r1, #1]
    bf8c:	6832      	ldr	r2, [r6, #0]
    bf8e:	6950      	ldr	r0, [r2, #20]
    bf90:	9a04      	ldr	r2, [sp, #16]
    bf92:	3301      	adds	r3, #1
    bf94:	3204      	adds	r2, #4
    bf96:	9204      	str	r2, [sp, #16]
    bf98:	b2da      	uxtb	r2, r3
    bf9a:	3501      	adds	r5, #1
    bf9c:	4593      	cmp	fp, r2
    bf9e:	d898      	bhi.n	bed2 <handleRouteMessage+0x166>
    bfa0:	0002      	movs	r2, r0
    bfa2:	9b07      	ldr	r3, [sp, #28]
    bfa4:	4660      	mov	r0, ip
    bfa6:	4698      	mov	r8, r3
    bfa8:	4694      	mov	ip, r2
    bfaa:	0842      	lsrs	r2, r0, #1
    bfac:	07c3      	lsls	r3, r0, #31
    bfae:	d54f      	bpl.n	c050 <handleRouteMessage+0x2e4>
    bfb0:	4663      	mov	r3, ip
    bfb2:	210f      	movs	r1, #15
    bfb4:	5c9b      	ldrb	r3, [r3, r2]
    bfb6:	438b      	bics	r3, r1
    bfb8:	2101      	movs	r1, #1
    bfba:	430b      	orrs	r3, r1
    bfbc:	4661      	mov	r1, ip
    bfbe:	548b      	strb	r3, [r1, r2]
    bfc0:	210f      	movs	r1, #15
    bfc2:	6833      	ldr	r3, [r6, #0]
    bfc4:	0044      	lsls	r4, r0, #1
    bfc6:	691b      	ldr	r3, [r3, #16]
    bfc8:	9a06      	ldr	r2, [sp, #24]
    bfca:	5518      	strb	r0, [r3, r4]
    bfcc:	6833      	ldr	r3, [r6, #0]
    bfce:	6918      	ldr	r0, [r3, #16]
    bfd0:	1900      	adds	r0, r0, r4
    bfd2:	7843      	ldrb	r3, [r0, #1]
    bfd4:	438b      	bics	r3, r1
    bfd6:	4313      	orrs	r3, r2
    bfd8:	7043      	strb	r3, [r0, #1]
    bfda:	2030      	movs	r0, #48	; 0x30
    bfdc:	6833      	ldr	r3, [r6, #0]
    bfde:	691a      	ldr	r2, [r3, #16]
    bfe0:	1912      	adds	r2, r2, r4
    bfe2:	7853      	ldrb	r3, [r2, #1]
    bfe4:	400b      	ands	r3, r1
    bfe6:	4303      	orrs	r3, r0
    bfe8:	7053      	strb	r3, [r2, #1]
    bfea:	4b2b      	ldr	r3, [pc, #172]	; (c098 <handleRouteMessage+0x32c>)
    bfec:	6830      	ldr	r0, [r6, #0]
    bfee:	881b      	ldrh	r3, [r3, #0]
    bff0:	6904      	ldr	r4, [r0, #16]
    bff2:	0a1b      	lsrs	r3, r3, #8
    bff4:	b2da      	uxtb	r2, r3
    bff6:	005b      	lsls	r3, r3, #1
    bff8:	5ce4      	ldrb	r4, [r4, r3]
    bffa:	2cff      	cmp	r4, #255	; 0xff
    bffc:	d100      	bne.n	c000 <handleRouteMessage+0x294>
    bffe:	e6cc      	b.n	bd9a <handleRouteMessage+0x2e>
    c000:	07d4      	lsls	r4, r2, #31
    c002:	d52e      	bpl.n	c062 <handleRouteMessage+0x2f6>
    c004:	6944      	ldr	r4, [r0, #20]
    c006:	0852      	lsrs	r2, r2, #1
    c008:	5ca0      	ldrb	r0, [r4, r2]
    c00a:	4388      	bics	r0, r1
    c00c:	54a0      	strb	r0, [r4, r2]
    c00e:	21ff      	movs	r1, #255	; 0xff
    c010:	6832      	ldr	r2, [r6, #0]
    c012:	6912      	ldr	r2, [r2, #16]
    c014:	54d1      	strb	r1, [r2, r3]
    c016:	6832      	ldr	r2, [r6, #0]
    c018:	39f0      	subs	r1, #240	; 0xf0
    c01a:	6912      	ldr	r2, [r2, #16]
    c01c:	18d2      	adds	r2, r2, r3
    c01e:	7850      	ldrb	r0, [r2, #1]
    c020:	4388      	bics	r0, r1
    c022:	7050      	strb	r0, [r2, #1]
    c024:	6832      	ldr	r2, [r6, #0]
    c026:	6912      	ldr	r2, [r2, #16]
    c028:	18d3      	adds	r3, r2, r3
    c02a:	785a      	ldrb	r2, [r3, #1]
    c02c:	4011      	ands	r1, r2
    c02e:	7059      	strb	r1, [r3, #1]
    c030:	e6b5      	b.n	bd9e <handleRouteMessage+0x32>
    c032:	7858      	ldrb	r0, [r3, #1]
    c034:	789d      	ldrb	r5, [r3, #2]
    c036:	78da      	ldrb	r2, [r3, #3]
    c038:	7823      	ldrb	r3, [r4, #0]
    c03a:	022d      	lsls	r5, r5, #8
    c03c:	1ad2      	subs	r2, r2, r3
    c03e:	b2d2      	uxtb	r2, r2
    c040:	003b      	movs	r3, r7
    c042:	b289      	uxth	r1, r1
    c044:	4328      	orrs	r0, r5
    c046:	4c12      	ldr	r4, [pc, #72]	; (c090 <handleRouteMessage+0x324>)
    c048:	47a0      	blx	r4
    c04a:	2300      	movs	r3, #0
    c04c:	4698      	mov	r8, r3
    c04e:	e6a6      	b.n	bd9e <handleRouteMessage+0x32>
    c050:	4663      	mov	r3, ip
    c052:	5c99      	ldrb	r1, [r3, r2]
    c054:	230f      	movs	r3, #15
    c056:	400b      	ands	r3, r1
    c058:	2110      	movs	r1, #16
    c05a:	430b      	orrs	r3, r1
    c05c:	4661      	mov	r1, ip
    c05e:	548b      	strb	r3, [r1, r2]
    c060:	e7ae      	b.n	bfc0 <handleRouteMessage+0x254>
    c062:	6940      	ldr	r0, [r0, #20]
    c064:	0852      	lsrs	r2, r2, #1
    c066:	5c84      	ldrb	r4, [r0, r2]
    c068:	4021      	ands	r1, r4
    c06a:	5481      	strb	r1, [r0, r2]
    c06c:	e7cf      	b.n	c00e <handleRouteMessage+0x2a2>
    c06e:	695b      	ldr	r3, [r3, #20]
    c070:	086a      	lsrs	r2, r5, #1
    c072:	5c9f      	ldrb	r7, [r3, r2]
    c074:	073f      	lsls	r7, r7, #28
    c076:	0f3b      	lsrs	r3, r7, #28
    c078:	469b      	mov	fp, r3
    c07a:	e6b5      	b.n	bde8 <handleRouteMessage+0x7c>
    c07c:	4b0d      	ldr	r3, [pc, #52]	; (c0b4 <handleRouteMessage+0x348>)
    c07e:	e6f6      	b.n	be6e <handleRouteMessage+0x102>
    c080:	4e04      	ldr	r6, [pc, #16]	; (c094 <handleRouteMessage+0x328>)
    c082:	093b      	lsrs	r3, r7, #4
    c084:	9306      	str	r3, [sp, #24]
    c086:	6833      	ldr	r3, [r6, #0]
    c088:	695b      	ldr	r3, [r3, #20]
    c08a:	469c      	mov	ip, r3
    c08c:	e78d      	b.n	bfaa <handleRouteMessage+0x23e>
    c08e:	46c0      	nop			; (mov r8, r8)
    c090:	0000bca9 	.word	0x0000bca9
    c094:	200037d4 	.word	0x200037d4
    c098:	2000381c 	.word	0x2000381c
    c09c:	00006549 	.word	0x00006549
    c0a0:	00009cb9 	.word	0x00009cb9
    c0a4:	00009ce5 	.word	0x00009ce5
    c0a8:	0000bc09 	.word	0x0000bc09
    c0ac:	00009d7d 	.word	0x00009d7d
    c0b0:	20000a90 	.word	0x20000a90
    c0b4:	0000ffff 	.word	0x0000ffff

0000c0b8 <removeRoute>:
    c0b8:	2120      	movs	r1, #32
    c0ba:	b530      	push	{r4, r5, lr}
    c0bc:	4a14      	ldr	r2, [pc, #80]	; (c110 <removeRoute+0x58>)
    c0be:	0a03      	lsrs	r3, r0, #8
    c0c0:	6814      	ldr	r4, [r2, #0]
    c0c2:	2000      	movs	r0, #0
    c0c4:	5c61      	ldrb	r1, [r4, r1]
    c0c6:	4299      	cmp	r1, r3
    c0c8:	d919      	bls.n	c0fe <removeRoute+0x46>
    c0ca:	6920      	ldr	r0, [r4, #16]
    c0cc:	24ff      	movs	r4, #255	; 0xff
    c0ce:	0059      	lsls	r1, r3, #1
    c0d0:	5444      	strb	r4, [r0, r1]
    c0d2:	6810      	ldr	r0, [r2, #0]
    c0d4:	3cf0      	subs	r4, #240	; 0xf0
    c0d6:	6900      	ldr	r0, [r0, #16]
    c0d8:	1840      	adds	r0, r0, r1
    c0da:	7845      	ldrb	r5, [r0, #1]
    c0dc:	43a5      	bics	r5, r4
    c0de:	7045      	strb	r5, [r0, #1]
    c0e0:	6810      	ldr	r0, [r2, #0]
    c0e2:	6900      	ldr	r0, [r0, #16]
    c0e4:	1841      	adds	r1, r0, r1
    c0e6:	7848      	ldrb	r0, [r1, #1]
    c0e8:	4020      	ands	r0, r4
    c0ea:	7048      	strb	r0, [r1, #1]
    c0ec:	6812      	ldr	r2, [r2, #0]
    c0ee:	07d9      	lsls	r1, r3, #31
    c0f0:	d406      	bmi.n	c100 <removeRoute+0x48>
    c0f2:	2001      	movs	r0, #1
    c0f4:	6952      	ldr	r2, [r2, #20]
    c0f6:	085b      	lsrs	r3, r3, #1
    c0f8:	5cd1      	ldrb	r1, [r2, r3]
    c0fa:	400c      	ands	r4, r1
    c0fc:	54d4      	strb	r4, [r2, r3]
    c0fe:	bd30      	pop	{r4, r5, pc}
    c100:	6951      	ldr	r1, [r2, #20]
    c102:	085b      	lsrs	r3, r3, #1
    c104:	5cca      	ldrb	r2, [r1, r3]
    c106:	2001      	movs	r0, #1
    c108:	43a2      	bics	r2, r4
    c10a:	54ca      	strb	r2, [r1, r3]
    c10c:	e7f7      	b.n	c0fe <removeRoute+0x46>
    c10e:	46c0      	nop			; (mov r8, r8)
    c110:	200037d4 	.word	0x200037d4

0000c114 <getNextHopAddr>:
    c114:	2220      	movs	r2, #32
    c116:	4b07      	ldr	r3, [pc, #28]	; (c134 <getNextHopAddr+0x20>)
    c118:	0a00      	lsrs	r0, r0, #8
    c11a:	681b      	ldr	r3, [r3, #0]
    c11c:	5c9a      	ldrb	r2, [r3, r2]
    c11e:	4282      	cmp	r2, r0
    c120:	d801      	bhi.n	c126 <getNextHopAddr+0x12>
    c122:	4805      	ldr	r0, [pc, #20]	; (c138 <getNextHopAddr+0x24>)
    c124:	4770      	bx	lr
    c126:	691b      	ldr	r3, [r3, #16]
    c128:	0040      	lsls	r0, r0, #1
    c12a:	5cc0      	ldrb	r0, [r0, r3]
    c12c:	28ff      	cmp	r0, #255	; 0xff
    c12e:	d0f8      	beq.n	c122 <getNextHopAddr+0xe>
    c130:	0200      	lsls	r0, r0, #8
    c132:	e7f7      	b.n	c124 <getNextHopAddr+0x10>
    c134:	200037d4 	.word	0x200037d4
    c138:	0000ffff 	.word	0x0000ffff

0000c13c <routeTimerHandler>:
    c13c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c13e:	464e      	mov	r6, r9
    c140:	46de      	mov	lr, fp
    c142:	4657      	mov	r7, sl
    c144:	4645      	mov	r5, r8
    c146:	b5e0      	push	{r5, r6, r7, lr}
    c148:	4e64      	ldr	r6, [pc, #400]	; (c2dc <routeTimerHandler+0x1a0>)
    c14a:	b08f      	sub	sp, #60	; 0x3c
    c14c:	7a33      	ldrb	r3, [r6, #8]
    c14e:	2b00      	cmp	r3, #0
    c150:	d045      	beq.n	c1de <routeTimerHandler+0xa2>
    c152:	4b63      	ldr	r3, [pc, #396]	; (c2e0 <routeTimerHandler+0x1a4>)
    c154:	2500      	movs	r5, #0
    c156:	4698      	mov	r8, r3
    c158:	4b62      	ldr	r3, [pc, #392]	; (c2e4 <routeTimerHandler+0x1a8>)
    c15a:	4f63      	ldr	r7, [pc, #396]	; (c2e8 <routeTimerHandler+0x1ac>)
    c15c:	4699      	mov	r9, r3
    c15e:	4b63      	ldr	r3, [pc, #396]	; (c2ec <routeTimerHandler+0x1b0>)
    c160:	469a      	mov	sl, r3
    c162:	e027      	b.n	c1b4 <routeTimerHandler+0x78>
    c164:	464b      	mov	r3, r9
    c166:	2120      	movs	r1, #32
    c168:	681a      	ldr	r2, [r3, #0]
    c16a:	8b83      	ldrh	r3, [r0, #28]
    c16c:	5c51      	ldrb	r1, [r2, r1]
    c16e:	0a1b      	lsrs	r3, r3, #8
    c170:	4299      	cmp	r1, r3
    c172:	d944      	bls.n	c1fe <routeTimerHandler+0xc2>
    c174:	6911      	ldr	r1, [r2, #16]
    c176:	005b      	lsls	r3, r3, #1
    c178:	5c5b      	ldrb	r3, [r3, r1]
    c17a:	2bff      	cmp	r3, #255	; 0xff
    c17c:	d03f      	beq.n	c1fe <routeTimerHandler+0xc2>
    c17e:	021b      	lsls	r3, r3, #8
    c180:	469b      	mov	fp, r3
    c182:	2310      	movs	r3, #16
    c184:	7e41      	ldrb	r1, [r0, #25]
    c186:	400b      	ands	r3, r1
    c188:	d041      	beq.n	c20e <routeTimerHandler+0xd2>
    c18a:	2337      	movs	r3, #55	; 0x37
    c18c:	5cd3      	ldrb	r3, [r2, r3]
    c18e:	0001      	movs	r1, r0
    c190:	3301      	adds	r3, #1
    c192:	7403      	strb	r3, [r0, #16]
    c194:	2338      	movs	r3, #56	; 0x38
    c196:	5cd3      	ldrb	r3, [r2, r3]
    c198:	7443      	strb	r3, [r0, #17]
    c19a:	4855      	ldr	r0, [pc, #340]	; (c2f0 <routeTimerHandler+0x1b4>)
    c19c:	4b50      	ldr	r3, [pc, #320]	; (c2e0 <routeTimerHandler+0x1a4>)
    c19e:	4798      	blx	r3
    c1a0:	4a54      	ldr	r2, [pc, #336]	; (c2f4 <routeTimerHandler+0x1b8>)
    c1a2:	4659      	mov	r1, fp
    c1a4:	0020      	movs	r0, r4
    c1a6:	4b51      	ldr	r3, [pc, #324]	; (c2ec <routeTimerHandler+0x1b0>)
    c1a8:	4798      	blx	r3
    c1aa:	3501      	adds	r5, #1
    c1ac:	7a33      	ldrb	r3, [r6, #8]
    c1ae:	b2ed      	uxtb	r5, r5
    c1b0:	42ab      	cmp	r3, r5
    c1b2:	d914      	bls.n	c1de <routeTimerHandler+0xa2>
    c1b4:	2100      	movs	r1, #0
    c1b6:	0030      	movs	r0, r6
    c1b8:	47b8      	blx	r7
    c1ba:	1e04      	subs	r4, r0, #0
    c1bc:	d018      	beq.n	c1f0 <routeTimerHandler+0xb4>
    c1be:	7c03      	ldrb	r3, [r0, #16]
    c1c0:	2b00      	cmp	r3, #0
    c1c2:	d004      	beq.n	c1ce <routeTimerHandler+0x92>
    c1c4:	3b01      	subs	r3, #1
    c1c6:	b2db      	uxtb	r3, r3
    c1c8:	7403      	strb	r3, [r0, #16]
    c1ca:	2b00      	cmp	r3, #0
    c1cc:	d0ca      	beq.n	c164 <routeTimerHandler+0x28>
    c1ce:	0021      	movs	r1, r4
    c1d0:	0030      	movs	r0, r6
    c1d2:	47c0      	blx	r8
    c1d4:	3501      	adds	r5, #1
    c1d6:	7a33      	ldrb	r3, [r6, #8]
    c1d8:	b2ed      	uxtb	r5, r5
    c1da:	42ab      	cmp	r3, r5
    c1dc:	d8ea      	bhi.n	c1b4 <routeTimerHandler+0x78>
    c1de:	4b46      	ldr	r3, [pc, #280]	; (c2f8 <routeTimerHandler+0x1bc>)
    c1e0:	781a      	ldrb	r2, [r3, #0]
    c1e2:	2a00      	cmp	r2, #0
    c1e4:	d004      	beq.n	c1f0 <routeTimerHandler+0xb4>
    c1e6:	3a01      	subs	r2, #1
    c1e8:	b2d2      	uxtb	r2, r2
    c1ea:	701a      	strb	r2, [r3, #0]
    c1ec:	2a00      	cmp	r2, #0
    c1ee:	d016      	beq.n	c21e <routeTimerHandler+0xe2>
    c1f0:	b00f      	add	sp, #60	; 0x3c
    c1f2:	bc3c      	pop	{r2, r3, r4, r5}
    c1f4:	4690      	mov	r8, r2
    c1f6:	4699      	mov	r9, r3
    c1f8:	46a2      	mov	sl, r4
    c1fa:	46ab      	mov	fp, r5
    c1fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c1fe:	68a3      	ldr	r3, [r4, #8]
    c200:	2b00      	cmp	r3, #0
    c202:	d0d2      	beq.n	c1aa <routeTimerHandler+0x6e>
    c204:	7ca0      	ldrb	r0, [r4, #18]
    c206:	0022      	movs	r2, r4
    c208:	2107      	movs	r1, #7
    c20a:	4798      	blx	r3
    c20c:	e7cd      	b.n	c1aa <routeTimerHandler+0x6e>
    c20e:	7443      	strb	r3, [r0, #17]
    c210:	6882      	ldr	r2, [r0, #8]
    c212:	4659      	mov	r1, fp
    c214:	47d0      	blx	sl
    c216:	0020      	movs	r0, r4
    c218:	4b38      	ldr	r3, [pc, #224]	; (c2fc <routeTimerHandler+0x1c0>)
    c21a:	4798      	blx	r3
    c21c:	e7c5      	b.n	c1aa <routeTimerHandler+0x6e>
    c21e:	2025      	movs	r0, #37	; 0x25
    c220:	4930      	ldr	r1, [pc, #192]	; (c2e4 <routeTimerHandler+0x1a8>)
    c222:	4689      	mov	r9, r1
    c224:	6809      	ldr	r1, [r1, #0]
    c226:	5c08      	ldrb	r0, [r1, r0]
    c228:	7018      	strb	r0, [r3, #0]
    c22a:	2320      	movs	r3, #32
    c22c:	5cce      	ldrb	r6, [r1, r3]
    c22e:	2e00      	cmp	r6, #0
    c230:	d0de      	beq.n	c1f0 <routeTimerHandler+0xb4>
    c232:	3601      	adds	r6, #1
    c234:	6909      	ldr	r1, [r1, #16]
    c236:	b2f6      	uxtb	r6, r6
    c238:	3b1f      	subs	r3, #31
    c23a:	e005      	b.n	c248 <routeTimerHandler+0x10c>
    c23c:	3301      	adds	r3, #1
    c23e:	b2db      	uxtb	r3, r3
    c240:	b2c2      	uxtb	r2, r0
    c242:	3102      	adds	r1, #2
    c244:	429e      	cmp	r6, r3
    c246:	d00a      	beq.n	c25e <routeTimerHandler+0x122>
    c248:	780c      	ldrb	r4, [r1, #0]
    c24a:	1c18      	adds	r0, r3, #0
    c24c:	2cff      	cmp	r4, #255	; 0xff
    c24e:	d1f5      	bne.n	c23c <routeTimerHandler+0x100>
    c250:	3301      	adds	r3, #1
    c252:	1c10      	adds	r0, r2, #0
    c254:	b2db      	uxtb	r3, r3
    c256:	b2c2      	uxtb	r2, r0
    c258:	3102      	adds	r1, #2
    c25a:	429e      	cmp	r6, r3
    c25c:	d1f4      	bne.n	c248 <routeTimerHandler+0x10c>
    c25e:	2a00      	cmp	r2, #0
    c260:	d0c6      	beq.n	c1f0 <routeTimerHandler+0xb4>
    c262:	0854      	lsrs	r4, r2, #1
    c264:	07d3      	lsls	r3, r2, #31
    c266:	d501      	bpl.n	c26c <routeTimerHandler+0x130>
    c268:	0852      	lsrs	r2, r2, #1
    c26a:	1c54      	adds	r4, r2, #1
    c26c:	2616      	movs	r6, #22
    c26e:	2303      	movs	r3, #3
    c270:	446e      	add	r6, sp
    c272:	425b      	negs	r3, r3
    c274:	8033      	strh	r3, [r6, #0]
    c276:	2078      	movs	r0, #120	; 0x78
    c278:	4b21      	ldr	r3, [pc, #132]	; (c300 <routeTimerHandler+0x1c4>)
    c27a:	4798      	blx	r3
    c27c:	1e07      	subs	r7, r0, #0
    c27e:	d0b7      	beq.n	c1f0 <routeTimerHandler+0xb4>
    c280:	4b20      	ldr	r3, [pc, #128]	; (c304 <routeTimerHandler+0x1c8>)
    c282:	8832      	ldrh	r2, [r6, #0]
    c284:	8819      	ldrh	r1, [r3, #0]
    c286:	2001      	movs	r0, #1
    c288:	ab06      	add	r3, sp, #24
    c28a:	b289      	uxth	r1, r1
    c28c:	4d1e      	ldr	r5, [pc, #120]	; (c308 <routeTimerHandler+0x1cc>)
    c28e:	47a8      	blx	r5
    c290:	0039      	movs	r1, r7
    c292:	a806      	add	r0, sp, #24
    c294:	4b1d      	ldr	r3, [pc, #116]	; (c30c <routeTimerHandler+0x1d0>)
    c296:	4798      	blx	r3
    c298:	2313      	movs	r3, #19
    c29a:	543b      	strb	r3, [r7, r0]
    c29c:	0003      	movs	r3, r0
    c29e:	3301      	adds	r3, #1
    c2a0:	b2db      	uxtb	r3, r3
    c2a2:	54fc      	strb	r4, [r7, r3]
    c2a4:	464b      	mov	r3, r9
    c2a6:	4680      	mov	r8, r0
    c2a8:	681b      	ldr	r3, [r3, #0]
    c2aa:	3002      	adds	r0, #2
    c2ac:	b2c0      	uxtb	r0, r0
    c2ae:	6959      	ldr	r1, [r3, #20]
    c2b0:	0022      	movs	r2, r4
    c2b2:	1838      	adds	r0, r7, r0
    c2b4:	4b16      	ldr	r3, [pc, #88]	; (c310 <routeTimerHandler+0x1d4>)
    c2b6:	4798      	blx	r3
    c2b8:	2301      	movs	r3, #1
    c2ba:	425b      	negs	r3, r3
    c2bc:	8033      	strh	r3, [r6, #0]
    c2be:	4b15      	ldr	r3, [pc, #84]	; (c314 <routeTimerHandler+0x1d8>)
    c2c0:	3402      	adds	r4, #2
    c2c2:	9303      	str	r3, [sp, #12]
    c2c4:	2300      	movs	r3, #0
    c2c6:	9302      	str	r3, [sp, #8]
    c2c8:	3302      	adds	r3, #2
    c2ca:	b2e2      	uxtb	r2, r4
    c2cc:	9300      	str	r3, [sp, #0]
    c2ce:	9601      	str	r6, [sp, #4]
    c2d0:	003b      	movs	r3, r7
    c2d2:	4641      	mov	r1, r8
    c2d4:	a806      	add	r0, sp, #24
    c2d6:	4c10      	ldr	r4, [pc, #64]	; (c318 <routeTimerHandler+0x1dc>)
    c2d8:	47a0      	blx	r4
    c2da:	e789      	b.n	c1f0 <routeTimerHandler+0xb4>
    c2dc:	20003858 	.word	0x20003858
    c2e0:	000066b5 	.word	0x000066b5
    c2e4:	200037d4 	.word	0x200037d4
    c2e8:	000066ed 	.word	0x000066ed
    c2ec:	00009ed5 	.word	0x00009ed5
    c2f0:	200037dc 	.word	0x200037dc
    c2f4:	0000865d 	.word	0x0000865d
    c2f8:	20003854 	.word	0x20003854
    c2fc:	00006599 	.word	0x00006599
    c300:	00006549 	.word	0x00006549
    c304:	2000381c 	.word	0x2000381c
    c308:	00009cb9 	.word	0x00009cb9
    c30c:	00009ce5 	.word	0x00009ce5
    c310:	0000c953 	.word	0x0000c953
    c314:	0000bc19 	.word	0x0000bc19
    c318:	00009d7d 	.word	0x00009d7d

0000c31c <initiateRouteReq>:
    c31c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c31e:	4647      	mov	r7, r8
    c320:	46ce      	mov	lr, r9
    c322:	2301      	movs	r3, #1
    c324:	b580      	push	{r7, lr}
    c326:	2716      	movs	r7, #22
    c328:	b08f      	sub	sp, #60	; 0x3c
    c32a:	425b      	negs	r3, r3
    c32c:	446f      	add	r7, sp
    c32e:	803b      	strh	r3, [r7, #0]
    c330:	4680      	mov	r8, r0
    c332:	4b1e      	ldr	r3, [pc, #120]	; (c3ac <initiateRouteReq+0x90>)
    c334:	2078      	movs	r0, #120	; 0x78
    c336:	4798      	blx	r3
    c338:	1e04      	subs	r4, r0, #0
    c33a:	d034      	beq.n	c3a6 <initiateRouteReq+0x8a>
    c33c:	4b1c      	ldr	r3, [pc, #112]	; (c3b0 <initiateRouteReq+0x94>)
    c33e:	ad06      	add	r5, sp, #24
    c340:	8819      	ldrh	r1, [r3, #0]
    c342:	4699      	mov	r9, r3
    c344:	b289      	uxth	r1, r1
    c346:	883a      	ldrh	r2, [r7, #0]
    c348:	002b      	movs	r3, r5
    c34a:	20ff      	movs	r0, #255	; 0xff
    c34c:	4e19      	ldr	r6, [pc, #100]	; (c3b4 <initiateRouteReq+0x98>)
    c34e:	47b0      	blx	r6
    c350:	2220      	movs	r2, #32
    c352:	786b      	ldrb	r3, [r5, #1]
    c354:	0021      	movs	r1, r4
    c356:	4313      	orrs	r3, r2
    c358:	706b      	strb	r3, [r5, #1]
    c35a:	0028      	movs	r0, r5
    c35c:	4b16      	ldr	r3, [pc, #88]	; (c3b8 <initiateRouteReq+0x9c>)
    c35e:	4798      	blx	r3
    c360:	464b      	mov	r3, r9
    c362:	0006      	movs	r6, r0
    c364:	8818      	ldrh	r0, [r3, #0]
    c366:	78a1      	ldrb	r1, [r4, #2]
    c368:	b280      	uxth	r0, r0
    c36a:	4b14      	ldr	r3, [pc, #80]	; (c3bc <initiateRouteReq+0xa0>)
    c36c:	4798      	blx	r3
    c36e:	2311      	movs	r3, #17
    c370:	2100      	movs	r1, #0
    c372:	55a3      	strb	r3, [r4, r6]
    c374:	1c73      	adds	r3, r6, #1
    c376:	b2db      	uxtb	r3, r3
    c378:	54e1      	strb	r1, [r4, r3]
    c37a:	4643      	mov	r3, r8
    c37c:	1cb2      	adds	r2, r6, #2
    c37e:	b2d2      	uxtb	r2, r2
    c380:	0a1b      	lsrs	r3, r3, #8
    c382:	54a3      	strb	r3, [r4, r2]
    c384:	4b0e      	ldr	r3, [pc, #56]	; (c3c0 <initiateRouteReq+0xa4>)
    c386:	9102      	str	r1, [sp, #8]
    c388:	9303      	str	r3, [sp, #12]
    c38a:	2302      	movs	r3, #2
    c38c:	9701      	str	r7, [sp, #4]
    c38e:	9300      	str	r3, [sp, #0]
    c390:	2203      	movs	r2, #3
    c392:	0023      	movs	r3, r4
    c394:	0031      	movs	r1, r6
    c396:	0028      	movs	r0, r5
    c398:	4c0a      	ldr	r4, [pc, #40]	; (c3c4 <initiateRouteReq+0xa8>)
    c39a:	47a0      	blx	r4
    c39c:	b00f      	add	sp, #60	; 0x3c
    c39e:	bc0c      	pop	{r2, r3}
    c3a0:	4690      	mov	r8, r2
    c3a2:	4699      	mov	r9, r3
    c3a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c3a6:	2000      	movs	r0, #0
    c3a8:	e7f8      	b.n	c39c <initiateRouteReq+0x80>
    c3aa:	46c0      	nop			; (mov r8, r8)
    c3ac:	00006549 	.word	0x00006549
    c3b0:	2000381c 	.word	0x2000381c
    c3b4:	00009cb9 	.word	0x00009cb9
    c3b8:	00009ce5 	.word	0x00009ce5
    c3bc:	0000a235 	.word	0x0000a235
    c3c0:	0000bc29 	.word	0x0000bc29
    c3c4:	00009d7d 	.word	0x00009d7d

0000c3c8 <keyDetermineProcedure>:
    c3c8:	4b06      	ldr	r3, [pc, #24]	; (c3e4 <keyDetermineProcedure+0x1c>)
    c3ca:	781b      	ldrb	r3, [r3, #0]
    c3cc:	3b06      	subs	r3, #6
    c3ce:	2b01      	cmp	r3, #1
    c3d0:	d902      	bls.n	c3d8 <keyDetermineProcedure+0x10>
    c3d2:	4b05      	ldr	r3, [pc, #20]	; (c3e8 <keyDetermineProcedure+0x20>)
    c3d4:	6818      	ldr	r0, [r3, #0]
    c3d6:	4770      	bx	lr
    c3d8:	2808      	cmp	r0, #8
    c3da:	d0fa      	beq.n	c3d2 <keyDetermineProcedure+0xa>
    c3dc:	4b02      	ldr	r3, [pc, #8]	; (c3e8 <keyDetermineProcedure+0x20>)
    c3de:	6818      	ldr	r0, [r3, #0]
    c3e0:	3010      	adds	r0, #16
    c3e2:	e7f8      	b.n	c3d6 <keyDetermineProcedure+0xe>
    c3e4:	20000a70 	.word	0x20000a70
    c3e8:	200037d8 	.word	0x200037d8

0000c3ec <secureFrame>:
    c3ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    c3ee:	4657      	mov	r7, sl
    c3f0:	4645      	mov	r5, r8
    c3f2:	46de      	mov	lr, fp
    c3f4:	464e      	mov	r6, r9
    c3f6:	b5e0      	push	{r5, r6, r7, lr}
    c3f8:	0005      	movs	r5, r0
    c3fa:	b0af      	sub	sp, #188	; 0xbc
    c3fc:	ac06      	add	r4, sp, #24
    c3fe:	000e      	movs	r6, r1
    c400:	4690      	mov	r8, r2
    c402:	469a      	mov	sl, r3
    c404:	2210      	movs	r2, #16
    c406:	2100      	movs	r1, #0
    c408:	0020      	movs	r0, r4
    c40a:	4b35      	ldr	r3, [pc, #212]	; (c4e0 <secureFrame+0xf4>)
    c40c:	4798      	blx	r3
    c40e:	7c2f      	ldrb	r7, [r5, #16]
    c410:	2f07      	cmp	r7, #7
    c412:	d80e      	bhi.n	c432 <secureFrame+0x46>
    c414:	2301      	movs	r3, #1
    c416:	2288      	movs	r2, #136	; 0x88
    c418:	40bb      	lsls	r3, r7
    c41a:	421a      	tst	r2, r3
    c41c:	d14e      	bne.n	c4bc <secureFrame+0xd0>
    c41e:	3a44      	subs	r2, #68	; 0x44
    c420:	421a      	tst	r2, r3
    c422:	d14f      	bne.n	c4c4 <secureFrame+0xd8>
    c424:	3a22      	subs	r2, #34	; 0x22
    c426:	421a      	tst	r2, r3
    c428:	d003      	beq.n	c432 <secureFrame+0x46>
    c42a:	2304      	movs	r3, #4
    c42c:	9305      	str	r3, [sp, #20]
    c42e:	469b      	mov	fp, r3
    c430:	e002      	b.n	c438 <secureFrame+0x4c>
    c432:	2300      	movs	r3, #0
    c434:	469b      	mov	fp, r3
    c436:	9305      	str	r3, [sp, #20]
    c438:	4b2a      	ldr	r3, [pc, #168]	; (c4e4 <secureFrame+0xf8>)
    c43a:	4d2b      	ldr	r5, [pc, #172]	; (c4e8 <secureFrame+0xfc>)
    c43c:	79da      	ldrb	r2, [r3, #7]
    c43e:	4651      	mov	r1, sl
    c440:	7062      	strb	r2, [r4, #1]
    c442:	799a      	ldrb	r2, [r3, #6]
    c444:	7367      	strb	r7, [r4, #13]
    c446:	70a2      	strb	r2, [r4, #2]
    c448:	795a      	ldrb	r2, [r3, #5]
    c44a:	a80a      	add	r0, sp, #40	; 0x28
    c44c:	70e2      	strb	r2, [r4, #3]
    c44e:	791a      	ldrb	r2, [r3, #4]
    c450:	44b2      	add	sl, r6
    c452:	7122      	strb	r2, [r4, #4]
    c454:	78da      	ldrb	r2, [r3, #3]
    c456:	7162      	strb	r2, [r4, #5]
    c458:	789a      	ldrb	r2, [r3, #2]
    c45a:	71a2      	strb	r2, [r4, #6]
    c45c:	785a      	ldrb	r2, [r3, #1]
    c45e:	781b      	ldrb	r3, [r3, #0]
    c460:	71e2      	strb	r2, [r4, #7]
    c462:	7223      	strb	r3, [r4, #8]
    c464:	78eb      	ldrb	r3, [r5, #3]
    c466:	0032      	movs	r2, r6
    c468:	7263      	strb	r3, [r4, #9]
    c46a:	78ab      	ldrb	r3, [r5, #2]
    c46c:	72a3      	strb	r3, [r4, #10]
    c46e:	786b      	ldrb	r3, [r5, #1]
    c470:	72e3      	strb	r3, [r4, #11]
    c472:	782b      	ldrb	r3, [r5, #0]
    c474:	7323      	strb	r3, [r4, #12]
    c476:	4b1d      	ldr	r3, [pc, #116]	; (c4ec <secureFrame+0x100>)
    c478:	4699      	mov	r9, r3
    c47a:	4798      	blx	r3
    c47c:	ab0a      	add	r3, sp, #40	; 0x28
    c47e:	469c      	mov	ip, r3
    c480:	44b4      	add	ip, r6
    c482:	4663      	mov	r3, ip
    c484:	4642      	mov	r2, r8
    c486:	4651      	mov	r1, sl
    c488:	4660      	mov	r0, ip
    c48a:	9304      	str	r3, [sp, #16]
    c48c:	47c8      	blx	r9
    c48e:	2300      	movs	r3, #0
    c490:	9302      	str	r3, [sp, #8]
    c492:	4643      	mov	r3, r8
    c494:	0021      	movs	r1, r4
    c496:	9300      	str	r3, [sp, #0]
    c498:	9701      	str	r7, [sp, #4]
    c49a:	0033      	movs	r3, r6
    c49c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    c49e:	a80a      	add	r0, sp, #40	; 0x28
    c4a0:	4c13      	ldr	r4, [pc, #76]	; (c4f0 <secureFrame+0x104>)
    c4a2:	47a0      	blx	r4
    c4a4:	2800      	cmp	r0, #0
    c4a6:	d011      	beq.n	c4cc <secureFrame+0xe0>
    c4a8:	23ff      	movs	r3, #255	; 0xff
    c4aa:	469b      	mov	fp, r3
    c4ac:	4658      	mov	r0, fp
    c4ae:	b02f      	add	sp, #188	; 0xbc
    c4b0:	bc3c      	pop	{r2, r3, r4, r5}
    c4b2:	4690      	mov	r8, r2
    c4b4:	4699      	mov	r9, r3
    c4b6:	46a2      	mov	sl, r4
    c4b8:	46ab      	mov	fp, r5
    c4ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c4bc:	2310      	movs	r3, #16
    c4be:	9305      	str	r3, [sp, #20]
    c4c0:	469b      	mov	fp, r3
    c4c2:	e7b9      	b.n	c438 <secureFrame+0x4c>
    c4c4:	2308      	movs	r3, #8
    c4c6:	9305      	str	r3, [sp, #20]
    c4c8:	469b      	mov	fp, r3
    c4ca:	e7b5      	b.n	c438 <secureFrame+0x4c>
    c4cc:	682b      	ldr	r3, [r5, #0]
    c4ce:	9904      	ldr	r1, [sp, #16]
    c4d0:	3301      	adds	r3, #1
    c4d2:	602b      	str	r3, [r5, #0]
    c4d4:	9b05      	ldr	r3, [sp, #20]
    c4d6:	4650      	mov	r0, sl
    c4d8:	4443      	add	r3, r8
    c4da:	001a      	movs	r2, r3
    c4dc:	47c8      	blx	r9
    c4de:	e7e5      	b.n	c4ac <secureFrame+0xc0>
    c4e0:	0000c965 	.word	0x0000c965
    c4e4:	2000016c 	.word	0x2000016c
    c4e8:	20003864 	.word	0x20003864
    c4ec:	0000c953 	.word	0x0000c953
    c4f0:	00006135 	.word	0x00006135

0000c4f4 <unsecureFrame>:
    c4f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    c4f6:	46ce      	mov	lr, r9
    c4f8:	4647      	mov	r7, r8
    c4fa:	b580      	push	{r7, lr}
    c4fc:	b089      	sub	sp, #36	; 0x24
    c4fe:	0007      	movs	r7, r0
    c500:	ac04      	add	r4, sp, #16
    c502:	000d      	movs	r5, r1
    c504:	4691      	mov	r9, r2
    c506:	001e      	movs	r6, r3
    c508:	2210      	movs	r2, #16
    c50a:	4b26      	ldr	r3, [pc, #152]	; (c5a4 <unsecureFrame+0xb0>)
    c50c:	2100      	movs	r1, #0
    c50e:	0020      	movs	r0, r4
    c510:	4798      	blx	r3
    c512:	2200      	movs	r2, #0
    c514:	7c3b      	ldrb	r3, [r7, #16]
    c516:	4690      	mov	r8, r2
    c518:	2b07      	cmp	r3, #7
    c51a:	d806      	bhi.n	c52a <unsecureFrame+0x36>
    c51c:	3201      	adds	r2, #1
    c51e:	2010      	movs	r0, #16
    c520:	409a      	lsls	r2, r3
    c522:	2188      	movs	r1, #136	; 0x88
    c524:	4680      	mov	r8, r0
    c526:	4211      	tst	r1, r2
    c528:	d02f      	beq.n	c58a <unsecureFrame+0x96>
    c52a:	79ea      	ldrb	r2, [r5, #7]
    c52c:	7363      	strb	r3, [r4, #13]
    c52e:	7062      	strb	r2, [r4, #1]
    c530:	79aa      	ldrb	r2, [r5, #6]
    c532:	0021      	movs	r1, r4
    c534:	70a2      	strb	r2, [r4, #2]
    c536:	796a      	ldrb	r2, [r5, #5]
    c538:	9810      	ldr	r0, [sp, #64]	; 0x40
    c53a:	70e2      	strb	r2, [r4, #3]
    c53c:	792a      	ldrb	r2, [r5, #4]
    c53e:	7122      	strb	r2, [r4, #4]
    c540:	78ea      	ldrb	r2, [r5, #3]
    c542:	7162      	strb	r2, [r4, #5]
    c544:	78aa      	ldrb	r2, [r5, #2]
    c546:	71a2      	strb	r2, [r4, #6]
    c548:	786a      	ldrb	r2, [r5, #1]
    c54a:	71e2      	strb	r2, [r4, #7]
    c54c:	782a      	ldrb	r2, [r5, #0]
    c54e:	7222      	strb	r2, [r4, #8]
    c550:	7dfa      	ldrb	r2, [r7, #23]
    c552:	7262      	strb	r2, [r4, #9]
    c554:	7dba      	ldrb	r2, [r7, #22]
    c556:	72a2      	strb	r2, [r4, #10]
    c558:	7d7a      	ldrb	r2, [r7, #21]
    c55a:	72e2      	strb	r2, [r4, #11]
    c55c:	7d3a      	ldrb	r2, [r7, #20]
    c55e:	7322      	strb	r2, [r4, #12]
    c560:	9301      	str	r3, [sp, #4]
    c562:	4643      	mov	r3, r8
    c564:	2201      	movs	r2, #1
    c566:	1af6      	subs	r6, r6, r3
    c568:	b2f6      	uxtb	r6, r6
    c56a:	9202      	str	r2, [sp, #8]
    c56c:	9600      	str	r6, [sp, #0]
    c56e:	464b      	mov	r3, r9
    c570:	9a11      	ldr	r2, [sp, #68]	; 0x44
    c572:	4c0d      	ldr	r4, [pc, #52]	; (c5a8 <unsecureFrame+0xb4>)
    c574:	47a0      	blx	r4
    c576:	2800      	cmp	r0, #0
    c578:	d001      	beq.n	c57e <unsecureFrame+0x8a>
    c57a:	23ff      	movs	r3, #255	; 0xff
    c57c:	4698      	mov	r8, r3
    c57e:	4640      	mov	r0, r8
    c580:	b009      	add	sp, #36	; 0x24
    c582:	bc0c      	pop	{r2, r3}
    c584:	4690      	mov	r8, r2
    c586:	4699      	mov	r9, r3
    c588:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c58a:	3808      	subs	r0, #8
    c58c:	3944      	subs	r1, #68	; 0x44
    c58e:	4680      	mov	r8, r0
    c590:	4211      	tst	r1, r2
    c592:	d1ca      	bne.n	c52a <unsecureFrame+0x36>
    c594:	3922      	subs	r1, #34	; 0x22
    c596:	400a      	ands	r2, r1
    c598:	1e51      	subs	r1, r2, #1
    c59a:	418a      	sbcs	r2, r1
    c59c:	0092      	lsls	r2, r2, #2
    c59e:	4690      	mov	r8, r2
    c5a0:	e7c3      	b.n	c52a <unsecureFrame+0x36>
    c5a2:	46c0      	nop			; (mov r8, r8)
    c5a4:	0000c965 	.word	0x0000c965
    c5a8:	00006135 	.word	0x00006135

0000c5ac <__udivsi3>:
    c5ac:	2200      	movs	r2, #0
    c5ae:	0843      	lsrs	r3, r0, #1
    c5b0:	428b      	cmp	r3, r1
    c5b2:	d374      	bcc.n	c69e <__udivsi3+0xf2>
    c5b4:	0903      	lsrs	r3, r0, #4
    c5b6:	428b      	cmp	r3, r1
    c5b8:	d35f      	bcc.n	c67a <__udivsi3+0xce>
    c5ba:	0a03      	lsrs	r3, r0, #8
    c5bc:	428b      	cmp	r3, r1
    c5be:	d344      	bcc.n	c64a <__udivsi3+0x9e>
    c5c0:	0b03      	lsrs	r3, r0, #12
    c5c2:	428b      	cmp	r3, r1
    c5c4:	d328      	bcc.n	c618 <__udivsi3+0x6c>
    c5c6:	0c03      	lsrs	r3, r0, #16
    c5c8:	428b      	cmp	r3, r1
    c5ca:	d30d      	bcc.n	c5e8 <__udivsi3+0x3c>
    c5cc:	22ff      	movs	r2, #255	; 0xff
    c5ce:	0209      	lsls	r1, r1, #8
    c5d0:	ba12      	rev	r2, r2
    c5d2:	0c03      	lsrs	r3, r0, #16
    c5d4:	428b      	cmp	r3, r1
    c5d6:	d302      	bcc.n	c5de <__udivsi3+0x32>
    c5d8:	1212      	asrs	r2, r2, #8
    c5da:	0209      	lsls	r1, r1, #8
    c5dc:	d065      	beq.n	c6aa <__udivsi3+0xfe>
    c5de:	0b03      	lsrs	r3, r0, #12
    c5e0:	428b      	cmp	r3, r1
    c5e2:	d319      	bcc.n	c618 <__udivsi3+0x6c>
    c5e4:	e000      	b.n	c5e8 <__udivsi3+0x3c>
    c5e6:	0a09      	lsrs	r1, r1, #8
    c5e8:	0bc3      	lsrs	r3, r0, #15
    c5ea:	428b      	cmp	r3, r1
    c5ec:	d301      	bcc.n	c5f2 <__udivsi3+0x46>
    c5ee:	03cb      	lsls	r3, r1, #15
    c5f0:	1ac0      	subs	r0, r0, r3
    c5f2:	4152      	adcs	r2, r2
    c5f4:	0b83      	lsrs	r3, r0, #14
    c5f6:	428b      	cmp	r3, r1
    c5f8:	d301      	bcc.n	c5fe <__udivsi3+0x52>
    c5fa:	038b      	lsls	r3, r1, #14
    c5fc:	1ac0      	subs	r0, r0, r3
    c5fe:	4152      	adcs	r2, r2
    c600:	0b43      	lsrs	r3, r0, #13
    c602:	428b      	cmp	r3, r1
    c604:	d301      	bcc.n	c60a <__udivsi3+0x5e>
    c606:	034b      	lsls	r3, r1, #13
    c608:	1ac0      	subs	r0, r0, r3
    c60a:	4152      	adcs	r2, r2
    c60c:	0b03      	lsrs	r3, r0, #12
    c60e:	428b      	cmp	r3, r1
    c610:	d301      	bcc.n	c616 <__udivsi3+0x6a>
    c612:	030b      	lsls	r3, r1, #12
    c614:	1ac0      	subs	r0, r0, r3
    c616:	4152      	adcs	r2, r2
    c618:	0ac3      	lsrs	r3, r0, #11
    c61a:	428b      	cmp	r3, r1
    c61c:	d301      	bcc.n	c622 <__udivsi3+0x76>
    c61e:	02cb      	lsls	r3, r1, #11
    c620:	1ac0      	subs	r0, r0, r3
    c622:	4152      	adcs	r2, r2
    c624:	0a83      	lsrs	r3, r0, #10
    c626:	428b      	cmp	r3, r1
    c628:	d301      	bcc.n	c62e <__udivsi3+0x82>
    c62a:	028b      	lsls	r3, r1, #10
    c62c:	1ac0      	subs	r0, r0, r3
    c62e:	4152      	adcs	r2, r2
    c630:	0a43      	lsrs	r3, r0, #9
    c632:	428b      	cmp	r3, r1
    c634:	d301      	bcc.n	c63a <__udivsi3+0x8e>
    c636:	024b      	lsls	r3, r1, #9
    c638:	1ac0      	subs	r0, r0, r3
    c63a:	4152      	adcs	r2, r2
    c63c:	0a03      	lsrs	r3, r0, #8
    c63e:	428b      	cmp	r3, r1
    c640:	d301      	bcc.n	c646 <__udivsi3+0x9a>
    c642:	020b      	lsls	r3, r1, #8
    c644:	1ac0      	subs	r0, r0, r3
    c646:	4152      	adcs	r2, r2
    c648:	d2cd      	bcs.n	c5e6 <__udivsi3+0x3a>
    c64a:	09c3      	lsrs	r3, r0, #7
    c64c:	428b      	cmp	r3, r1
    c64e:	d301      	bcc.n	c654 <__udivsi3+0xa8>
    c650:	01cb      	lsls	r3, r1, #7
    c652:	1ac0      	subs	r0, r0, r3
    c654:	4152      	adcs	r2, r2
    c656:	0983      	lsrs	r3, r0, #6
    c658:	428b      	cmp	r3, r1
    c65a:	d301      	bcc.n	c660 <__udivsi3+0xb4>
    c65c:	018b      	lsls	r3, r1, #6
    c65e:	1ac0      	subs	r0, r0, r3
    c660:	4152      	adcs	r2, r2
    c662:	0943      	lsrs	r3, r0, #5
    c664:	428b      	cmp	r3, r1
    c666:	d301      	bcc.n	c66c <__udivsi3+0xc0>
    c668:	014b      	lsls	r3, r1, #5
    c66a:	1ac0      	subs	r0, r0, r3
    c66c:	4152      	adcs	r2, r2
    c66e:	0903      	lsrs	r3, r0, #4
    c670:	428b      	cmp	r3, r1
    c672:	d301      	bcc.n	c678 <__udivsi3+0xcc>
    c674:	010b      	lsls	r3, r1, #4
    c676:	1ac0      	subs	r0, r0, r3
    c678:	4152      	adcs	r2, r2
    c67a:	08c3      	lsrs	r3, r0, #3
    c67c:	428b      	cmp	r3, r1
    c67e:	d301      	bcc.n	c684 <__udivsi3+0xd8>
    c680:	00cb      	lsls	r3, r1, #3
    c682:	1ac0      	subs	r0, r0, r3
    c684:	4152      	adcs	r2, r2
    c686:	0883      	lsrs	r3, r0, #2
    c688:	428b      	cmp	r3, r1
    c68a:	d301      	bcc.n	c690 <__udivsi3+0xe4>
    c68c:	008b      	lsls	r3, r1, #2
    c68e:	1ac0      	subs	r0, r0, r3
    c690:	4152      	adcs	r2, r2
    c692:	0843      	lsrs	r3, r0, #1
    c694:	428b      	cmp	r3, r1
    c696:	d301      	bcc.n	c69c <__udivsi3+0xf0>
    c698:	004b      	lsls	r3, r1, #1
    c69a:	1ac0      	subs	r0, r0, r3
    c69c:	4152      	adcs	r2, r2
    c69e:	1a41      	subs	r1, r0, r1
    c6a0:	d200      	bcs.n	c6a4 <__udivsi3+0xf8>
    c6a2:	4601      	mov	r1, r0
    c6a4:	4152      	adcs	r2, r2
    c6a6:	4610      	mov	r0, r2
    c6a8:	4770      	bx	lr
    c6aa:	e7ff      	b.n	c6ac <__udivsi3+0x100>
    c6ac:	b501      	push	{r0, lr}
    c6ae:	2000      	movs	r0, #0
    c6b0:	f000 f8f0 	bl	c894 <__aeabi_idiv0>
    c6b4:	bd02      	pop	{r1, pc}
    c6b6:	46c0      	nop			; (mov r8, r8)

0000c6b8 <__aeabi_uidivmod>:
    c6b8:	2900      	cmp	r1, #0
    c6ba:	d0f7      	beq.n	c6ac <__udivsi3+0x100>
    c6bc:	e776      	b.n	c5ac <__udivsi3>
    c6be:	4770      	bx	lr

0000c6c0 <__divsi3>:
    c6c0:	4603      	mov	r3, r0
    c6c2:	430b      	orrs	r3, r1
    c6c4:	d47f      	bmi.n	c7c6 <__divsi3+0x106>
    c6c6:	2200      	movs	r2, #0
    c6c8:	0843      	lsrs	r3, r0, #1
    c6ca:	428b      	cmp	r3, r1
    c6cc:	d374      	bcc.n	c7b8 <__divsi3+0xf8>
    c6ce:	0903      	lsrs	r3, r0, #4
    c6d0:	428b      	cmp	r3, r1
    c6d2:	d35f      	bcc.n	c794 <__divsi3+0xd4>
    c6d4:	0a03      	lsrs	r3, r0, #8
    c6d6:	428b      	cmp	r3, r1
    c6d8:	d344      	bcc.n	c764 <__divsi3+0xa4>
    c6da:	0b03      	lsrs	r3, r0, #12
    c6dc:	428b      	cmp	r3, r1
    c6de:	d328      	bcc.n	c732 <__divsi3+0x72>
    c6e0:	0c03      	lsrs	r3, r0, #16
    c6e2:	428b      	cmp	r3, r1
    c6e4:	d30d      	bcc.n	c702 <__divsi3+0x42>
    c6e6:	22ff      	movs	r2, #255	; 0xff
    c6e8:	0209      	lsls	r1, r1, #8
    c6ea:	ba12      	rev	r2, r2
    c6ec:	0c03      	lsrs	r3, r0, #16
    c6ee:	428b      	cmp	r3, r1
    c6f0:	d302      	bcc.n	c6f8 <__divsi3+0x38>
    c6f2:	1212      	asrs	r2, r2, #8
    c6f4:	0209      	lsls	r1, r1, #8
    c6f6:	d065      	beq.n	c7c4 <__divsi3+0x104>
    c6f8:	0b03      	lsrs	r3, r0, #12
    c6fa:	428b      	cmp	r3, r1
    c6fc:	d319      	bcc.n	c732 <__divsi3+0x72>
    c6fe:	e000      	b.n	c702 <__divsi3+0x42>
    c700:	0a09      	lsrs	r1, r1, #8
    c702:	0bc3      	lsrs	r3, r0, #15
    c704:	428b      	cmp	r3, r1
    c706:	d301      	bcc.n	c70c <__divsi3+0x4c>
    c708:	03cb      	lsls	r3, r1, #15
    c70a:	1ac0      	subs	r0, r0, r3
    c70c:	4152      	adcs	r2, r2
    c70e:	0b83      	lsrs	r3, r0, #14
    c710:	428b      	cmp	r3, r1
    c712:	d301      	bcc.n	c718 <__divsi3+0x58>
    c714:	038b      	lsls	r3, r1, #14
    c716:	1ac0      	subs	r0, r0, r3
    c718:	4152      	adcs	r2, r2
    c71a:	0b43      	lsrs	r3, r0, #13
    c71c:	428b      	cmp	r3, r1
    c71e:	d301      	bcc.n	c724 <__divsi3+0x64>
    c720:	034b      	lsls	r3, r1, #13
    c722:	1ac0      	subs	r0, r0, r3
    c724:	4152      	adcs	r2, r2
    c726:	0b03      	lsrs	r3, r0, #12
    c728:	428b      	cmp	r3, r1
    c72a:	d301      	bcc.n	c730 <__divsi3+0x70>
    c72c:	030b      	lsls	r3, r1, #12
    c72e:	1ac0      	subs	r0, r0, r3
    c730:	4152      	adcs	r2, r2
    c732:	0ac3      	lsrs	r3, r0, #11
    c734:	428b      	cmp	r3, r1
    c736:	d301      	bcc.n	c73c <__divsi3+0x7c>
    c738:	02cb      	lsls	r3, r1, #11
    c73a:	1ac0      	subs	r0, r0, r3
    c73c:	4152      	adcs	r2, r2
    c73e:	0a83      	lsrs	r3, r0, #10
    c740:	428b      	cmp	r3, r1
    c742:	d301      	bcc.n	c748 <__divsi3+0x88>
    c744:	028b      	lsls	r3, r1, #10
    c746:	1ac0      	subs	r0, r0, r3
    c748:	4152      	adcs	r2, r2
    c74a:	0a43      	lsrs	r3, r0, #9
    c74c:	428b      	cmp	r3, r1
    c74e:	d301      	bcc.n	c754 <__divsi3+0x94>
    c750:	024b      	lsls	r3, r1, #9
    c752:	1ac0      	subs	r0, r0, r3
    c754:	4152      	adcs	r2, r2
    c756:	0a03      	lsrs	r3, r0, #8
    c758:	428b      	cmp	r3, r1
    c75a:	d301      	bcc.n	c760 <__divsi3+0xa0>
    c75c:	020b      	lsls	r3, r1, #8
    c75e:	1ac0      	subs	r0, r0, r3
    c760:	4152      	adcs	r2, r2
    c762:	d2cd      	bcs.n	c700 <__divsi3+0x40>
    c764:	09c3      	lsrs	r3, r0, #7
    c766:	428b      	cmp	r3, r1
    c768:	d301      	bcc.n	c76e <__divsi3+0xae>
    c76a:	01cb      	lsls	r3, r1, #7
    c76c:	1ac0      	subs	r0, r0, r3
    c76e:	4152      	adcs	r2, r2
    c770:	0983      	lsrs	r3, r0, #6
    c772:	428b      	cmp	r3, r1
    c774:	d301      	bcc.n	c77a <__divsi3+0xba>
    c776:	018b      	lsls	r3, r1, #6
    c778:	1ac0      	subs	r0, r0, r3
    c77a:	4152      	adcs	r2, r2
    c77c:	0943      	lsrs	r3, r0, #5
    c77e:	428b      	cmp	r3, r1
    c780:	d301      	bcc.n	c786 <__divsi3+0xc6>
    c782:	014b      	lsls	r3, r1, #5
    c784:	1ac0      	subs	r0, r0, r3
    c786:	4152      	adcs	r2, r2
    c788:	0903      	lsrs	r3, r0, #4
    c78a:	428b      	cmp	r3, r1
    c78c:	d301      	bcc.n	c792 <__divsi3+0xd2>
    c78e:	010b      	lsls	r3, r1, #4
    c790:	1ac0      	subs	r0, r0, r3
    c792:	4152      	adcs	r2, r2
    c794:	08c3      	lsrs	r3, r0, #3
    c796:	428b      	cmp	r3, r1
    c798:	d301      	bcc.n	c79e <__divsi3+0xde>
    c79a:	00cb      	lsls	r3, r1, #3
    c79c:	1ac0      	subs	r0, r0, r3
    c79e:	4152      	adcs	r2, r2
    c7a0:	0883      	lsrs	r3, r0, #2
    c7a2:	428b      	cmp	r3, r1
    c7a4:	d301      	bcc.n	c7aa <__divsi3+0xea>
    c7a6:	008b      	lsls	r3, r1, #2
    c7a8:	1ac0      	subs	r0, r0, r3
    c7aa:	4152      	adcs	r2, r2
    c7ac:	0843      	lsrs	r3, r0, #1
    c7ae:	428b      	cmp	r3, r1
    c7b0:	d301      	bcc.n	c7b6 <__divsi3+0xf6>
    c7b2:	004b      	lsls	r3, r1, #1
    c7b4:	1ac0      	subs	r0, r0, r3
    c7b6:	4152      	adcs	r2, r2
    c7b8:	1a41      	subs	r1, r0, r1
    c7ba:	d200      	bcs.n	c7be <__divsi3+0xfe>
    c7bc:	4601      	mov	r1, r0
    c7be:	4152      	adcs	r2, r2
    c7c0:	4610      	mov	r0, r2
    c7c2:	4770      	bx	lr
    c7c4:	e05d      	b.n	c882 <__divsi3+0x1c2>
    c7c6:	0fca      	lsrs	r2, r1, #31
    c7c8:	d000      	beq.n	c7cc <__divsi3+0x10c>
    c7ca:	4249      	negs	r1, r1
    c7cc:	1003      	asrs	r3, r0, #32
    c7ce:	d300      	bcc.n	c7d2 <__divsi3+0x112>
    c7d0:	4240      	negs	r0, r0
    c7d2:	4053      	eors	r3, r2
    c7d4:	2200      	movs	r2, #0
    c7d6:	469c      	mov	ip, r3
    c7d8:	0903      	lsrs	r3, r0, #4
    c7da:	428b      	cmp	r3, r1
    c7dc:	d32d      	bcc.n	c83a <__divsi3+0x17a>
    c7de:	0a03      	lsrs	r3, r0, #8
    c7e0:	428b      	cmp	r3, r1
    c7e2:	d312      	bcc.n	c80a <__divsi3+0x14a>
    c7e4:	22fc      	movs	r2, #252	; 0xfc
    c7e6:	0189      	lsls	r1, r1, #6
    c7e8:	ba12      	rev	r2, r2
    c7ea:	0a03      	lsrs	r3, r0, #8
    c7ec:	428b      	cmp	r3, r1
    c7ee:	d30c      	bcc.n	c80a <__divsi3+0x14a>
    c7f0:	0189      	lsls	r1, r1, #6
    c7f2:	1192      	asrs	r2, r2, #6
    c7f4:	428b      	cmp	r3, r1
    c7f6:	d308      	bcc.n	c80a <__divsi3+0x14a>
    c7f8:	0189      	lsls	r1, r1, #6
    c7fa:	1192      	asrs	r2, r2, #6
    c7fc:	428b      	cmp	r3, r1
    c7fe:	d304      	bcc.n	c80a <__divsi3+0x14a>
    c800:	0189      	lsls	r1, r1, #6
    c802:	d03a      	beq.n	c87a <__divsi3+0x1ba>
    c804:	1192      	asrs	r2, r2, #6
    c806:	e000      	b.n	c80a <__divsi3+0x14a>
    c808:	0989      	lsrs	r1, r1, #6
    c80a:	09c3      	lsrs	r3, r0, #7
    c80c:	428b      	cmp	r3, r1
    c80e:	d301      	bcc.n	c814 <__divsi3+0x154>
    c810:	01cb      	lsls	r3, r1, #7
    c812:	1ac0      	subs	r0, r0, r3
    c814:	4152      	adcs	r2, r2
    c816:	0983      	lsrs	r3, r0, #6
    c818:	428b      	cmp	r3, r1
    c81a:	d301      	bcc.n	c820 <__divsi3+0x160>
    c81c:	018b      	lsls	r3, r1, #6
    c81e:	1ac0      	subs	r0, r0, r3
    c820:	4152      	adcs	r2, r2
    c822:	0943      	lsrs	r3, r0, #5
    c824:	428b      	cmp	r3, r1
    c826:	d301      	bcc.n	c82c <__divsi3+0x16c>
    c828:	014b      	lsls	r3, r1, #5
    c82a:	1ac0      	subs	r0, r0, r3
    c82c:	4152      	adcs	r2, r2
    c82e:	0903      	lsrs	r3, r0, #4
    c830:	428b      	cmp	r3, r1
    c832:	d301      	bcc.n	c838 <__divsi3+0x178>
    c834:	010b      	lsls	r3, r1, #4
    c836:	1ac0      	subs	r0, r0, r3
    c838:	4152      	adcs	r2, r2
    c83a:	08c3      	lsrs	r3, r0, #3
    c83c:	428b      	cmp	r3, r1
    c83e:	d301      	bcc.n	c844 <__divsi3+0x184>
    c840:	00cb      	lsls	r3, r1, #3
    c842:	1ac0      	subs	r0, r0, r3
    c844:	4152      	adcs	r2, r2
    c846:	0883      	lsrs	r3, r0, #2
    c848:	428b      	cmp	r3, r1
    c84a:	d301      	bcc.n	c850 <__divsi3+0x190>
    c84c:	008b      	lsls	r3, r1, #2
    c84e:	1ac0      	subs	r0, r0, r3
    c850:	4152      	adcs	r2, r2
    c852:	d2d9      	bcs.n	c808 <__divsi3+0x148>
    c854:	0843      	lsrs	r3, r0, #1
    c856:	428b      	cmp	r3, r1
    c858:	d301      	bcc.n	c85e <__divsi3+0x19e>
    c85a:	004b      	lsls	r3, r1, #1
    c85c:	1ac0      	subs	r0, r0, r3
    c85e:	4152      	adcs	r2, r2
    c860:	1a41      	subs	r1, r0, r1
    c862:	d200      	bcs.n	c866 <__divsi3+0x1a6>
    c864:	4601      	mov	r1, r0
    c866:	4663      	mov	r3, ip
    c868:	4152      	adcs	r2, r2
    c86a:	105b      	asrs	r3, r3, #1
    c86c:	4610      	mov	r0, r2
    c86e:	d301      	bcc.n	c874 <__divsi3+0x1b4>
    c870:	4240      	negs	r0, r0
    c872:	2b00      	cmp	r3, #0
    c874:	d500      	bpl.n	c878 <__divsi3+0x1b8>
    c876:	4249      	negs	r1, r1
    c878:	4770      	bx	lr
    c87a:	4663      	mov	r3, ip
    c87c:	105b      	asrs	r3, r3, #1
    c87e:	d300      	bcc.n	c882 <__divsi3+0x1c2>
    c880:	4240      	negs	r0, r0
    c882:	b501      	push	{r0, lr}
    c884:	2000      	movs	r0, #0
    c886:	f000 f805 	bl	c894 <__aeabi_idiv0>
    c88a:	bd02      	pop	{r1, pc}

0000c88c <__aeabi_idivmod>:
    c88c:	2900      	cmp	r1, #0
    c88e:	d0f8      	beq.n	c882 <__divsi3+0x1c2>
    c890:	e716      	b.n	c6c0 <__divsi3>
    c892:	4770      	bx	lr

0000c894 <__aeabi_idiv0>:
    c894:	4770      	bx	lr
    c896:	46c0      	nop			; (mov r8, r8)

0000c898 <__aeabi_lmul>:
    c898:	b5f0      	push	{r4, r5, r6, r7, lr}
    c89a:	46ce      	mov	lr, r9
    c89c:	4647      	mov	r7, r8
    c89e:	0415      	lsls	r5, r2, #16
    c8a0:	0c2d      	lsrs	r5, r5, #16
    c8a2:	002e      	movs	r6, r5
    c8a4:	b580      	push	{r7, lr}
    c8a6:	0407      	lsls	r7, r0, #16
    c8a8:	0c14      	lsrs	r4, r2, #16
    c8aa:	0c3f      	lsrs	r7, r7, #16
    c8ac:	4699      	mov	r9, r3
    c8ae:	0c03      	lsrs	r3, r0, #16
    c8b0:	437e      	muls	r6, r7
    c8b2:	435d      	muls	r5, r3
    c8b4:	4367      	muls	r7, r4
    c8b6:	4363      	muls	r3, r4
    c8b8:	197f      	adds	r7, r7, r5
    c8ba:	0c34      	lsrs	r4, r6, #16
    c8bc:	19e4      	adds	r4, r4, r7
    c8be:	469c      	mov	ip, r3
    c8c0:	42a5      	cmp	r5, r4
    c8c2:	d903      	bls.n	c8cc <__aeabi_lmul+0x34>
    c8c4:	2380      	movs	r3, #128	; 0x80
    c8c6:	025b      	lsls	r3, r3, #9
    c8c8:	4698      	mov	r8, r3
    c8ca:	44c4      	add	ip, r8
    c8cc:	464b      	mov	r3, r9
    c8ce:	4351      	muls	r1, r2
    c8d0:	4343      	muls	r3, r0
    c8d2:	0436      	lsls	r6, r6, #16
    c8d4:	0c36      	lsrs	r6, r6, #16
    c8d6:	0c25      	lsrs	r5, r4, #16
    c8d8:	0424      	lsls	r4, r4, #16
    c8da:	4465      	add	r5, ip
    c8dc:	19a4      	adds	r4, r4, r6
    c8de:	1859      	adds	r1, r3, r1
    c8e0:	1949      	adds	r1, r1, r5
    c8e2:	0020      	movs	r0, r4
    c8e4:	bc0c      	pop	{r2, r3}
    c8e6:	4690      	mov	r8, r2
    c8e8:	4699      	mov	r9, r3
    c8ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000c8ec <__libc_init_array>:
    c8ec:	b570      	push	{r4, r5, r6, lr}
    c8ee:	2600      	movs	r6, #0
    c8f0:	4d0c      	ldr	r5, [pc, #48]	; (c924 <__libc_init_array+0x38>)
    c8f2:	4c0d      	ldr	r4, [pc, #52]	; (c928 <__libc_init_array+0x3c>)
    c8f4:	1b64      	subs	r4, r4, r5
    c8f6:	10a4      	asrs	r4, r4, #2
    c8f8:	42a6      	cmp	r6, r4
    c8fa:	d109      	bne.n	c910 <__libc_init_array+0x24>
    c8fc:	2600      	movs	r6, #0
    c8fe:	f002 fab3 	bl	ee68 <_init>
    c902:	4d0a      	ldr	r5, [pc, #40]	; (c92c <__libc_init_array+0x40>)
    c904:	4c0a      	ldr	r4, [pc, #40]	; (c930 <__libc_init_array+0x44>)
    c906:	1b64      	subs	r4, r4, r5
    c908:	10a4      	asrs	r4, r4, #2
    c90a:	42a6      	cmp	r6, r4
    c90c:	d105      	bne.n	c91a <__libc_init_array+0x2e>
    c90e:	bd70      	pop	{r4, r5, r6, pc}
    c910:	00b3      	lsls	r3, r6, #2
    c912:	58eb      	ldr	r3, [r5, r3]
    c914:	4798      	blx	r3
    c916:	3601      	adds	r6, #1
    c918:	e7ee      	b.n	c8f8 <__libc_init_array+0xc>
    c91a:	00b3      	lsls	r3, r6, #2
    c91c:	58eb      	ldr	r3, [r5, r3]
    c91e:	4798      	blx	r3
    c920:	3601      	adds	r6, #1
    c922:	e7f2      	b.n	c90a <__libc_init_array+0x1e>
    c924:	0000ee74 	.word	0x0000ee74
    c928:	0000ee74 	.word	0x0000ee74
    c92c:	0000ee74 	.word	0x0000ee74
    c930:	0000ee78 	.word	0x0000ee78

0000c934 <memcmp>:
    c934:	b530      	push	{r4, r5, lr}
    c936:	2400      	movs	r4, #0
    c938:	42a2      	cmp	r2, r4
    c93a:	d101      	bne.n	c940 <memcmp+0xc>
    c93c:	2000      	movs	r0, #0
    c93e:	e005      	b.n	c94c <memcmp+0x18>
    c940:	5d03      	ldrb	r3, [r0, r4]
    c942:	1c65      	adds	r5, r4, #1
    c944:	5d0c      	ldrb	r4, [r1, r4]
    c946:	42a3      	cmp	r3, r4
    c948:	d001      	beq.n	c94e <memcmp+0x1a>
    c94a:	1b18      	subs	r0, r3, r4
    c94c:	bd30      	pop	{r4, r5, pc}
    c94e:	002c      	movs	r4, r5
    c950:	e7f2      	b.n	c938 <memcmp+0x4>

0000c952 <memcpy>:
    c952:	2300      	movs	r3, #0
    c954:	b510      	push	{r4, lr}
    c956:	429a      	cmp	r2, r3
    c958:	d100      	bne.n	c95c <memcpy+0xa>
    c95a:	bd10      	pop	{r4, pc}
    c95c:	5ccc      	ldrb	r4, [r1, r3]
    c95e:	54c4      	strb	r4, [r0, r3]
    c960:	3301      	adds	r3, #1
    c962:	e7f8      	b.n	c956 <memcpy+0x4>

0000c964 <memset>:
    c964:	0003      	movs	r3, r0
    c966:	1882      	adds	r2, r0, r2
    c968:	4293      	cmp	r3, r2
    c96a:	d100      	bne.n	c96e <memset+0xa>
    c96c:	4770      	bx	lr
    c96e:	7019      	strb	r1, [r3, #0]
    c970:	3301      	adds	r3, #1
    c972:	e7f9      	b.n	c968 <memset+0x4>

0000c974 <iprintf>:
    c974:	b40f      	push	{r0, r1, r2, r3}
    c976:	4b0b      	ldr	r3, [pc, #44]	; (c9a4 <iprintf+0x30>)
    c978:	b513      	push	{r0, r1, r4, lr}
    c97a:	681c      	ldr	r4, [r3, #0]
    c97c:	2c00      	cmp	r4, #0
    c97e:	d005      	beq.n	c98c <iprintf+0x18>
    c980:	69a3      	ldr	r3, [r4, #24]
    c982:	2b00      	cmp	r3, #0
    c984:	d102      	bne.n	c98c <iprintf+0x18>
    c986:	0020      	movs	r0, r4
    c988:	f000 fb64 	bl	d054 <__sinit>
    c98c:	ab05      	add	r3, sp, #20
    c98e:	9a04      	ldr	r2, [sp, #16]
    c990:	68a1      	ldr	r1, [r4, #8]
    c992:	0020      	movs	r0, r4
    c994:	9301      	str	r3, [sp, #4]
    c996:	f000 fe9f 	bl	d6d8 <_vfiprintf_r>
    c99a:	bc16      	pop	{r1, r2, r4}
    c99c:	bc08      	pop	{r3}
    c99e:	b004      	add	sp, #16
    c9a0:	4718      	bx	r3
    c9a2:	46c0      	nop			; (mov r8, r8)
    c9a4:	20000174 	.word	0x20000174

0000c9a8 <putchar>:
    c9a8:	4b08      	ldr	r3, [pc, #32]	; (c9cc <putchar+0x24>)
    c9aa:	b570      	push	{r4, r5, r6, lr}
    c9ac:	681c      	ldr	r4, [r3, #0]
    c9ae:	0005      	movs	r5, r0
    c9b0:	2c00      	cmp	r4, #0
    c9b2:	d005      	beq.n	c9c0 <putchar+0x18>
    c9b4:	69a3      	ldr	r3, [r4, #24]
    c9b6:	2b00      	cmp	r3, #0
    c9b8:	d102      	bne.n	c9c0 <putchar+0x18>
    c9ba:	0020      	movs	r0, r4
    c9bc:	f000 fb4a 	bl	d054 <__sinit>
    c9c0:	0029      	movs	r1, r5
    c9c2:	68a2      	ldr	r2, [r4, #8]
    c9c4:	0020      	movs	r0, r4
    c9c6:	f001 f92b 	bl	dc20 <_putc_r>
    c9ca:	bd70      	pop	{r4, r5, r6, pc}
    c9cc:	20000174 	.word	0x20000174

0000c9d0 <_puts_r>:
    c9d0:	b570      	push	{r4, r5, r6, lr}
    c9d2:	0005      	movs	r5, r0
    c9d4:	000e      	movs	r6, r1
    c9d6:	2800      	cmp	r0, #0
    c9d8:	d004      	beq.n	c9e4 <_puts_r+0x14>
    c9da:	6983      	ldr	r3, [r0, #24]
    c9dc:	2b00      	cmp	r3, #0
    c9de:	d101      	bne.n	c9e4 <_puts_r+0x14>
    c9e0:	f000 fb38 	bl	d054 <__sinit>
    c9e4:	69ab      	ldr	r3, [r5, #24]
    c9e6:	68ac      	ldr	r4, [r5, #8]
    c9e8:	2b00      	cmp	r3, #0
    c9ea:	d102      	bne.n	c9f2 <_puts_r+0x22>
    c9ec:	0028      	movs	r0, r5
    c9ee:	f000 fb31 	bl	d054 <__sinit>
    c9f2:	4b24      	ldr	r3, [pc, #144]	; (ca84 <_puts_r+0xb4>)
    c9f4:	429c      	cmp	r4, r3
    c9f6:	d10f      	bne.n	ca18 <_puts_r+0x48>
    c9f8:	686c      	ldr	r4, [r5, #4]
    c9fa:	89a3      	ldrh	r3, [r4, #12]
    c9fc:	071b      	lsls	r3, r3, #28
    c9fe:	d502      	bpl.n	ca06 <_puts_r+0x36>
    ca00:	6923      	ldr	r3, [r4, #16]
    ca02:	2b00      	cmp	r3, #0
    ca04:	d120      	bne.n	ca48 <_puts_r+0x78>
    ca06:	0021      	movs	r1, r4
    ca08:	0028      	movs	r0, r5
    ca0a:	f000 f9b5 	bl	cd78 <__swsetup_r>
    ca0e:	2800      	cmp	r0, #0
    ca10:	d01a      	beq.n	ca48 <_puts_r+0x78>
    ca12:	2001      	movs	r0, #1
    ca14:	4240      	negs	r0, r0
    ca16:	bd70      	pop	{r4, r5, r6, pc}
    ca18:	4b1b      	ldr	r3, [pc, #108]	; (ca88 <_puts_r+0xb8>)
    ca1a:	429c      	cmp	r4, r3
    ca1c:	d101      	bne.n	ca22 <_puts_r+0x52>
    ca1e:	68ac      	ldr	r4, [r5, #8]
    ca20:	e7eb      	b.n	c9fa <_puts_r+0x2a>
    ca22:	4b1a      	ldr	r3, [pc, #104]	; (ca8c <_puts_r+0xbc>)
    ca24:	429c      	cmp	r4, r3
    ca26:	d1e8      	bne.n	c9fa <_puts_r+0x2a>
    ca28:	68ec      	ldr	r4, [r5, #12]
    ca2a:	e7e6      	b.n	c9fa <_puts_r+0x2a>
    ca2c:	3b01      	subs	r3, #1
    ca2e:	3601      	adds	r6, #1
    ca30:	60a3      	str	r3, [r4, #8]
    ca32:	2b00      	cmp	r3, #0
    ca34:	da04      	bge.n	ca40 <_puts_r+0x70>
    ca36:	69a2      	ldr	r2, [r4, #24]
    ca38:	4293      	cmp	r3, r2
    ca3a:	db16      	blt.n	ca6a <_puts_r+0x9a>
    ca3c:	290a      	cmp	r1, #10
    ca3e:	d014      	beq.n	ca6a <_puts_r+0x9a>
    ca40:	6823      	ldr	r3, [r4, #0]
    ca42:	1c5a      	adds	r2, r3, #1
    ca44:	6022      	str	r2, [r4, #0]
    ca46:	7019      	strb	r1, [r3, #0]
    ca48:	7831      	ldrb	r1, [r6, #0]
    ca4a:	68a3      	ldr	r3, [r4, #8]
    ca4c:	2900      	cmp	r1, #0
    ca4e:	d1ed      	bne.n	ca2c <_puts_r+0x5c>
    ca50:	3b01      	subs	r3, #1
    ca52:	60a3      	str	r3, [r4, #8]
    ca54:	2b00      	cmp	r3, #0
    ca56:	da0f      	bge.n	ca78 <_puts_r+0xa8>
    ca58:	0022      	movs	r2, r4
    ca5a:	310a      	adds	r1, #10
    ca5c:	0028      	movs	r0, r5
    ca5e:	f000 f935 	bl	cccc <__swbuf_r>
    ca62:	1c43      	adds	r3, r0, #1
    ca64:	d0d5      	beq.n	ca12 <_puts_r+0x42>
    ca66:	200a      	movs	r0, #10
    ca68:	e7d5      	b.n	ca16 <_puts_r+0x46>
    ca6a:	0022      	movs	r2, r4
    ca6c:	0028      	movs	r0, r5
    ca6e:	f000 f92d 	bl	cccc <__swbuf_r>
    ca72:	1c43      	adds	r3, r0, #1
    ca74:	d1e8      	bne.n	ca48 <_puts_r+0x78>
    ca76:	e7cc      	b.n	ca12 <_puts_r+0x42>
    ca78:	200a      	movs	r0, #10
    ca7a:	6823      	ldr	r3, [r4, #0]
    ca7c:	1c5a      	adds	r2, r3, #1
    ca7e:	6022      	str	r2, [r4, #0]
    ca80:	7018      	strb	r0, [r3, #0]
    ca82:	e7c8      	b.n	ca16 <_puts_r+0x46>
    ca84:	0000edf4 	.word	0x0000edf4
    ca88:	0000ee14 	.word	0x0000ee14
    ca8c:	0000edd4 	.word	0x0000edd4

0000ca90 <puts>:
    ca90:	b510      	push	{r4, lr}
    ca92:	4b03      	ldr	r3, [pc, #12]	; (caa0 <puts+0x10>)
    ca94:	0001      	movs	r1, r0
    ca96:	6818      	ldr	r0, [r3, #0]
    ca98:	f7ff ff9a 	bl	c9d0 <_puts_r>
    ca9c:	bd10      	pop	{r4, pc}
    ca9e:	46c0      	nop			; (mov r8, r8)
    caa0:	20000174 	.word	0x20000174

0000caa4 <rand>:
    caa4:	4b15      	ldr	r3, [pc, #84]	; (cafc <rand+0x58>)
    caa6:	b510      	push	{r4, lr}
    caa8:	681c      	ldr	r4, [r3, #0]
    caaa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    caac:	2b00      	cmp	r3, #0
    caae:	d115      	bne.n	cadc <rand+0x38>
    cab0:	2018      	movs	r0, #24
    cab2:	f000 fbd1 	bl	d258 <malloc>
    cab6:	4b12      	ldr	r3, [pc, #72]	; (cb00 <rand+0x5c>)
    cab8:	63a0      	str	r0, [r4, #56]	; 0x38
    caba:	8003      	strh	r3, [r0, #0]
    cabc:	4b11      	ldr	r3, [pc, #68]	; (cb04 <rand+0x60>)
    cabe:	2201      	movs	r2, #1
    cac0:	8043      	strh	r3, [r0, #2]
    cac2:	4b11      	ldr	r3, [pc, #68]	; (cb08 <rand+0x64>)
    cac4:	8083      	strh	r3, [r0, #4]
    cac6:	4b11      	ldr	r3, [pc, #68]	; (cb0c <rand+0x68>)
    cac8:	80c3      	strh	r3, [r0, #6]
    caca:	4b11      	ldr	r3, [pc, #68]	; (cb10 <rand+0x6c>)
    cacc:	8103      	strh	r3, [r0, #8]
    cace:	2305      	movs	r3, #5
    cad0:	8143      	strh	r3, [r0, #10]
    cad2:	3306      	adds	r3, #6
    cad4:	8183      	strh	r3, [r0, #12]
    cad6:	2300      	movs	r3, #0
    cad8:	6102      	str	r2, [r0, #16]
    cada:	6143      	str	r3, [r0, #20]
    cadc:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    cade:	4a0d      	ldr	r2, [pc, #52]	; (cb14 <rand+0x70>)
    cae0:	6920      	ldr	r0, [r4, #16]
    cae2:	6961      	ldr	r1, [r4, #20]
    cae4:	4b0c      	ldr	r3, [pc, #48]	; (cb18 <rand+0x74>)
    cae6:	f7ff fed7 	bl	c898 <__aeabi_lmul>
    caea:	2201      	movs	r2, #1
    caec:	2300      	movs	r3, #0
    caee:	1880      	adds	r0, r0, r2
    caf0:	4159      	adcs	r1, r3
    caf2:	6120      	str	r0, [r4, #16]
    caf4:	6161      	str	r1, [r4, #20]
    caf6:	0048      	lsls	r0, r1, #1
    caf8:	0840      	lsrs	r0, r0, #1
    cafa:	bd10      	pop	{r4, pc}
    cafc:	20000174 	.word	0x20000174
    cb00:	0000330e 	.word	0x0000330e
    cb04:	ffffabcd 	.word	0xffffabcd
    cb08:	00001234 	.word	0x00001234
    cb0c:	ffffe66d 	.word	0xffffe66d
    cb10:	ffffdeec 	.word	0xffffdeec
    cb14:	4c957f2d 	.word	0x4c957f2d
    cb18:	5851f42d 	.word	0x5851f42d

0000cb1c <setbuf>:
    cb1c:	424a      	negs	r2, r1
    cb1e:	414a      	adcs	r2, r1
    cb20:	2380      	movs	r3, #128	; 0x80
    cb22:	b510      	push	{r4, lr}
    cb24:	0052      	lsls	r2, r2, #1
    cb26:	00db      	lsls	r3, r3, #3
    cb28:	f000 f802 	bl	cb30 <setvbuf>
    cb2c:	bd10      	pop	{r4, pc}
	...

0000cb30 <setvbuf>:
    cb30:	b5f0      	push	{r4, r5, r6, r7, lr}
    cb32:	001d      	movs	r5, r3
    cb34:	4b4f      	ldr	r3, [pc, #316]	; (cc74 <setvbuf+0x144>)
    cb36:	b085      	sub	sp, #20
    cb38:	681e      	ldr	r6, [r3, #0]
    cb3a:	0004      	movs	r4, r0
    cb3c:	000f      	movs	r7, r1
    cb3e:	9200      	str	r2, [sp, #0]
    cb40:	2e00      	cmp	r6, #0
    cb42:	d005      	beq.n	cb50 <setvbuf+0x20>
    cb44:	69b3      	ldr	r3, [r6, #24]
    cb46:	2b00      	cmp	r3, #0
    cb48:	d102      	bne.n	cb50 <setvbuf+0x20>
    cb4a:	0030      	movs	r0, r6
    cb4c:	f000 fa82 	bl	d054 <__sinit>
    cb50:	4b49      	ldr	r3, [pc, #292]	; (cc78 <setvbuf+0x148>)
    cb52:	429c      	cmp	r4, r3
    cb54:	d150      	bne.n	cbf8 <setvbuf+0xc8>
    cb56:	6874      	ldr	r4, [r6, #4]
    cb58:	9b00      	ldr	r3, [sp, #0]
    cb5a:	2b02      	cmp	r3, #2
    cb5c:	d005      	beq.n	cb6a <setvbuf+0x3a>
    cb5e:	2b01      	cmp	r3, #1
    cb60:	d900      	bls.n	cb64 <setvbuf+0x34>
    cb62:	e084      	b.n	cc6e <setvbuf+0x13e>
    cb64:	2d00      	cmp	r5, #0
    cb66:	da00      	bge.n	cb6a <setvbuf+0x3a>
    cb68:	e081      	b.n	cc6e <setvbuf+0x13e>
    cb6a:	0021      	movs	r1, r4
    cb6c:	0030      	movs	r0, r6
    cb6e:	f000 fa03 	bl	cf78 <_fflush_r>
    cb72:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cb74:	2900      	cmp	r1, #0
    cb76:	d008      	beq.n	cb8a <setvbuf+0x5a>
    cb78:	0023      	movs	r3, r4
    cb7a:	3344      	adds	r3, #68	; 0x44
    cb7c:	4299      	cmp	r1, r3
    cb7e:	d002      	beq.n	cb86 <setvbuf+0x56>
    cb80:	0030      	movs	r0, r6
    cb82:	f000 fb73 	bl	d26c <_free_r>
    cb86:	2300      	movs	r3, #0
    cb88:	6363      	str	r3, [r4, #52]	; 0x34
    cb8a:	2300      	movs	r3, #0
    cb8c:	61a3      	str	r3, [r4, #24]
    cb8e:	6063      	str	r3, [r4, #4]
    cb90:	89a3      	ldrh	r3, [r4, #12]
    cb92:	061b      	lsls	r3, r3, #24
    cb94:	d503      	bpl.n	cb9e <setvbuf+0x6e>
    cb96:	6921      	ldr	r1, [r4, #16]
    cb98:	0030      	movs	r0, r6
    cb9a:	f000 fb67 	bl	d26c <_free_r>
    cb9e:	89a3      	ldrh	r3, [r4, #12]
    cba0:	4a36      	ldr	r2, [pc, #216]	; (cc7c <setvbuf+0x14c>)
    cba2:	4013      	ands	r3, r2
    cba4:	81a3      	strh	r3, [r4, #12]
    cba6:	9b00      	ldr	r3, [sp, #0]
    cba8:	2b02      	cmp	r3, #2
    cbaa:	d05a      	beq.n	cc62 <setvbuf+0x132>
    cbac:	ab03      	add	r3, sp, #12
    cbae:	aa02      	add	r2, sp, #8
    cbb0:	0021      	movs	r1, r4
    cbb2:	0030      	movs	r0, r6
    cbb4:	f000 fae4 	bl	d180 <__swhatbuf_r>
    cbb8:	89a3      	ldrh	r3, [r4, #12]
    cbba:	4318      	orrs	r0, r3
    cbbc:	81a0      	strh	r0, [r4, #12]
    cbbe:	2d00      	cmp	r5, #0
    cbc0:	d124      	bne.n	cc0c <setvbuf+0xdc>
    cbc2:	9d02      	ldr	r5, [sp, #8]
    cbc4:	0028      	movs	r0, r5
    cbc6:	f000 fb47 	bl	d258 <malloc>
    cbca:	9501      	str	r5, [sp, #4]
    cbcc:	1e07      	subs	r7, r0, #0
    cbce:	d142      	bne.n	cc56 <setvbuf+0x126>
    cbd0:	9b02      	ldr	r3, [sp, #8]
    cbd2:	9301      	str	r3, [sp, #4]
    cbd4:	42ab      	cmp	r3, r5
    cbd6:	d139      	bne.n	cc4c <setvbuf+0x11c>
    cbd8:	2001      	movs	r0, #1
    cbda:	4240      	negs	r0, r0
    cbdc:	2302      	movs	r3, #2
    cbde:	89a2      	ldrh	r2, [r4, #12]
    cbe0:	4313      	orrs	r3, r2
    cbe2:	81a3      	strh	r3, [r4, #12]
    cbe4:	2300      	movs	r3, #0
    cbe6:	60a3      	str	r3, [r4, #8]
    cbe8:	0023      	movs	r3, r4
    cbea:	3347      	adds	r3, #71	; 0x47
    cbec:	6023      	str	r3, [r4, #0]
    cbee:	6123      	str	r3, [r4, #16]
    cbf0:	2301      	movs	r3, #1
    cbf2:	6163      	str	r3, [r4, #20]
    cbf4:	b005      	add	sp, #20
    cbf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cbf8:	4b21      	ldr	r3, [pc, #132]	; (cc80 <setvbuf+0x150>)
    cbfa:	429c      	cmp	r4, r3
    cbfc:	d101      	bne.n	cc02 <setvbuf+0xd2>
    cbfe:	68b4      	ldr	r4, [r6, #8]
    cc00:	e7aa      	b.n	cb58 <setvbuf+0x28>
    cc02:	4b20      	ldr	r3, [pc, #128]	; (cc84 <setvbuf+0x154>)
    cc04:	429c      	cmp	r4, r3
    cc06:	d1a7      	bne.n	cb58 <setvbuf+0x28>
    cc08:	68f4      	ldr	r4, [r6, #12]
    cc0a:	e7a5      	b.n	cb58 <setvbuf+0x28>
    cc0c:	2f00      	cmp	r7, #0
    cc0e:	d0d9      	beq.n	cbc4 <setvbuf+0x94>
    cc10:	69b3      	ldr	r3, [r6, #24]
    cc12:	2b00      	cmp	r3, #0
    cc14:	d102      	bne.n	cc1c <setvbuf+0xec>
    cc16:	0030      	movs	r0, r6
    cc18:	f000 fa1c 	bl	d054 <__sinit>
    cc1c:	9b00      	ldr	r3, [sp, #0]
    cc1e:	2b01      	cmp	r3, #1
    cc20:	d103      	bne.n	cc2a <setvbuf+0xfa>
    cc22:	89a3      	ldrh	r3, [r4, #12]
    cc24:	9a00      	ldr	r2, [sp, #0]
    cc26:	431a      	orrs	r2, r3
    cc28:	81a2      	strh	r2, [r4, #12]
    cc2a:	2008      	movs	r0, #8
    cc2c:	89a3      	ldrh	r3, [r4, #12]
    cc2e:	6027      	str	r7, [r4, #0]
    cc30:	6127      	str	r7, [r4, #16]
    cc32:	6165      	str	r5, [r4, #20]
    cc34:	4018      	ands	r0, r3
    cc36:	d018      	beq.n	cc6a <setvbuf+0x13a>
    cc38:	2001      	movs	r0, #1
    cc3a:	4018      	ands	r0, r3
    cc3c:	2300      	movs	r3, #0
    cc3e:	4298      	cmp	r0, r3
    cc40:	d011      	beq.n	cc66 <setvbuf+0x136>
    cc42:	426d      	negs	r5, r5
    cc44:	60a3      	str	r3, [r4, #8]
    cc46:	61a5      	str	r5, [r4, #24]
    cc48:	0018      	movs	r0, r3
    cc4a:	e7d3      	b.n	cbf4 <setvbuf+0xc4>
    cc4c:	9801      	ldr	r0, [sp, #4]
    cc4e:	f000 fb03 	bl	d258 <malloc>
    cc52:	1e07      	subs	r7, r0, #0
    cc54:	d0c0      	beq.n	cbd8 <setvbuf+0xa8>
    cc56:	2380      	movs	r3, #128	; 0x80
    cc58:	89a2      	ldrh	r2, [r4, #12]
    cc5a:	9d01      	ldr	r5, [sp, #4]
    cc5c:	4313      	orrs	r3, r2
    cc5e:	81a3      	strh	r3, [r4, #12]
    cc60:	e7d6      	b.n	cc10 <setvbuf+0xe0>
    cc62:	2000      	movs	r0, #0
    cc64:	e7ba      	b.n	cbdc <setvbuf+0xac>
    cc66:	60a5      	str	r5, [r4, #8]
    cc68:	e7c4      	b.n	cbf4 <setvbuf+0xc4>
    cc6a:	60a0      	str	r0, [r4, #8]
    cc6c:	e7c2      	b.n	cbf4 <setvbuf+0xc4>
    cc6e:	2001      	movs	r0, #1
    cc70:	4240      	negs	r0, r0
    cc72:	e7bf      	b.n	cbf4 <setvbuf+0xc4>
    cc74:	20000174 	.word	0x20000174
    cc78:	0000edf4 	.word	0x0000edf4
    cc7c:	fffff35c 	.word	0xfffff35c
    cc80:	0000ee14 	.word	0x0000ee14
    cc84:	0000edd4 	.word	0x0000edd4

0000cc88 <siprintf>:
    cc88:	b40e      	push	{r1, r2, r3}
    cc8a:	b510      	push	{r4, lr}
    cc8c:	b09d      	sub	sp, #116	; 0x74
    cc8e:	a902      	add	r1, sp, #8
    cc90:	9002      	str	r0, [sp, #8]
    cc92:	6108      	str	r0, [r1, #16]
    cc94:	480b      	ldr	r0, [pc, #44]	; (ccc4 <siprintf+0x3c>)
    cc96:	2482      	movs	r4, #130	; 0x82
    cc98:	6088      	str	r0, [r1, #8]
    cc9a:	6148      	str	r0, [r1, #20]
    cc9c:	2001      	movs	r0, #1
    cc9e:	4240      	negs	r0, r0
    cca0:	ab1f      	add	r3, sp, #124	; 0x7c
    cca2:	81c8      	strh	r0, [r1, #14]
    cca4:	4808      	ldr	r0, [pc, #32]	; (ccc8 <siprintf+0x40>)
    cca6:	cb04      	ldmia	r3!, {r2}
    cca8:	00a4      	lsls	r4, r4, #2
    ccaa:	6800      	ldr	r0, [r0, #0]
    ccac:	9301      	str	r3, [sp, #4]
    ccae:	818c      	strh	r4, [r1, #12]
    ccb0:	f000 fbe6 	bl	d480 <_svfiprintf_r>
    ccb4:	2300      	movs	r3, #0
    ccb6:	9a02      	ldr	r2, [sp, #8]
    ccb8:	7013      	strb	r3, [r2, #0]
    ccba:	b01d      	add	sp, #116	; 0x74
    ccbc:	bc10      	pop	{r4}
    ccbe:	bc08      	pop	{r3}
    ccc0:	b003      	add	sp, #12
    ccc2:	4718      	bx	r3
    ccc4:	7fffffff 	.word	0x7fffffff
    ccc8:	20000174 	.word	0x20000174

0000cccc <__swbuf_r>:
    cccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ccce:	0005      	movs	r5, r0
    ccd0:	000e      	movs	r6, r1
    ccd2:	0014      	movs	r4, r2
    ccd4:	2800      	cmp	r0, #0
    ccd6:	d004      	beq.n	cce2 <__swbuf_r+0x16>
    ccd8:	6983      	ldr	r3, [r0, #24]
    ccda:	2b00      	cmp	r3, #0
    ccdc:	d101      	bne.n	cce2 <__swbuf_r+0x16>
    ccde:	f000 f9b9 	bl	d054 <__sinit>
    cce2:	4b22      	ldr	r3, [pc, #136]	; (cd6c <__swbuf_r+0xa0>)
    cce4:	429c      	cmp	r4, r3
    cce6:	d12d      	bne.n	cd44 <__swbuf_r+0x78>
    cce8:	686c      	ldr	r4, [r5, #4]
    ccea:	69a3      	ldr	r3, [r4, #24]
    ccec:	60a3      	str	r3, [r4, #8]
    ccee:	89a3      	ldrh	r3, [r4, #12]
    ccf0:	071b      	lsls	r3, r3, #28
    ccf2:	d531      	bpl.n	cd58 <__swbuf_r+0x8c>
    ccf4:	6923      	ldr	r3, [r4, #16]
    ccf6:	2b00      	cmp	r3, #0
    ccf8:	d02e      	beq.n	cd58 <__swbuf_r+0x8c>
    ccfa:	6823      	ldr	r3, [r4, #0]
    ccfc:	6922      	ldr	r2, [r4, #16]
    ccfe:	b2f7      	uxtb	r7, r6
    cd00:	1a98      	subs	r0, r3, r2
    cd02:	6963      	ldr	r3, [r4, #20]
    cd04:	b2f6      	uxtb	r6, r6
    cd06:	4298      	cmp	r0, r3
    cd08:	db05      	blt.n	cd16 <__swbuf_r+0x4a>
    cd0a:	0021      	movs	r1, r4
    cd0c:	0028      	movs	r0, r5
    cd0e:	f000 f933 	bl	cf78 <_fflush_r>
    cd12:	2800      	cmp	r0, #0
    cd14:	d126      	bne.n	cd64 <__swbuf_r+0x98>
    cd16:	68a3      	ldr	r3, [r4, #8]
    cd18:	3001      	adds	r0, #1
    cd1a:	3b01      	subs	r3, #1
    cd1c:	60a3      	str	r3, [r4, #8]
    cd1e:	6823      	ldr	r3, [r4, #0]
    cd20:	1c5a      	adds	r2, r3, #1
    cd22:	6022      	str	r2, [r4, #0]
    cd24:	701f      	strb	r7, [r3, #0]
    cd26:	6963      	ldr	r3, [r4, #20]
    cd28:	4298      	cmp	r0, r3
    cd2a:	d004      	beq.n	cd36 <__swbuf_r+0x6a>
    cd2c:	89a3      	ldrh	r3, [r4, #12]
    cd2e:	07db      	lsls	r3, r3, #31
    cd30:	d51a      	bpl.n	cd68 <__swbuf_r+0x9c>
    cd32:	2e0a      	cmp	r6, #10
    cd34:	d118      	bne.n	cd68 <__swbuf_r+0x9c>
    cd36:	0021      	movs	r1, r4
    cd38:	0028      	movs	r0, r5
    cd3a:	f000 f91d 	bl	cf78 <_fflush_r>
    cd3e:	2800      	cmp	r0, #0
    cd40:	d012      	beq.n	cd68 <__swbuf_r+0x9c>
    cd42:	e00f      	b.n	cd64 <__swbuf_r+0x98>
    cd44:	4b0a      	ldr	r3, [pc, #40]	; (cd70 <__swbuf_r+0xa4>)
    cd46:	429c      	cmp	r4, r3
    cd48:	d101      	bne.n	cd4e <__swbuf_r+0x82>
    cd4a:	68ac      	ldr	r4, [r5, #8]
    cd4c:	e7cd      	b.n	ccea <__swbuf_r+0x1e>
    cd4e:	4b09      	ldr	r3, [pc, #36]	; (cd74 <__swbuf_r+0xa8>)
    cd50:	429c      	cmp	r4, r3
    cd52:	d1ca      	bne.n	ccea <__swbuf_r+0x1e>
    cd54:	68ec      	ldr	r4, [r5, #12]
    cd56:	e7c8      	b.n	ccea <__swbuf_r+0x1e>
    cd58:	0021      	movs	r1, r4
    cd5a:	0028      	movs	r0, r5
    cd5c:	f000 f80c 	bl	cd78 <__swsetup_r>
    cd60:	2800      	cmp	r0, #0
    cd62:	d0ca      	beq.n	ccfa <__swbuf_r+0x2e>
    cd64:	2601      	movs	r6, #1
    cd66:	4276      	negs	r6, r6
    cd68:	0030      	movs	r0, r6
    cd6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cd6c:	0000edf4 	.word	0x0000edf4
    cd70:	0000ee14 	.word	0x0000ee14
    cd74:	0000edd4 	.word	0x0000edd4

0000cd78 <__swsetup_r>:
    cd78:	4b36      	ldr	r3, [pc, #216]	; (ce54 <__swsetup_r+0xdc>)
    cd7a:	b570      	push	{r4, r5, r6, lr}
    cd7c:	681d      	ldr	r5, [r3, #0]
    cd7e:	0006      	movs	r6, r0
    cd80:	000c      	movs	r4, r1
    cd82:	2d00      	cmp	r5, #0
    cd84:	d005      	beq.n	cd92 <__swsetup_r+0x1a>
    cd86:	69ab      	ldr	r3, [r5, #24]
    cd88:	2b00      	cmp	r3, #0
    cd8a:	d102      	bne.n	cd92 <__swsetup_r+0x1a>
    cd8c:	0028      	movs	r0, r5
    cd8e:	f000 f961 	bl	d054 <__sinit>
    cd92:	4b31      	ldr	r3, [pc, #196]	; (ce58 <__swsetup_r+0xe0>)
    cd94:	429c      	cmp	r4, r3
    cd96:	d10f      	bne.n	cdb8 <__swsetup_r+0x40>
    cd98:	686c      	ldr	r4, [r5, #4]
    cd9a:	230c      	movs	r3, #12
    cd9c:	5ee2      	ldrsh	r2, [r4, r3]
    cd9e:	b293      	uxth	r3, r2
    cda0:	0719      	lsls	r1, r3, #28
    cda2:	d42d      	bmi.n	ce00 <__swsetup_r+0x88>
    cda4:	06d9      	lsls	r1, r3, #27
    cda6:	d411      	bmi.n	cdcc <__swsetup_r+0x54>
    cda8:	2309      	movs	r3, #9
    cdaa:	2001      	movs	r0, #1
    cdac:	6033      	str	r3, [r6, #0]
    cdae:	3337      	adds	r3, #55	; 0x37
    cdb0:	4313      	orrs	r3, r2
    cdb2:	81a3      	strh	r3, [r4, #12]
    cdb4:	4240      	negs	r0, r0
    cdb6:	bd70      	pop	{r4, r5, r6, pc}
    cdb8:	4b28      	ldr	r3, [pc, #160]	; (ce5c <__swsetup_r+0xe4>)
    cdba:	429c      	cmp	r4, r3
    cdbc:	d101      	bne.n	cdc2 <__swsetup_r+0x4a>
    cdbe:	68ac      	ldr	r4, [r5, #8]
    cdc0:	e7eb      	b.n	cd9a <__swsetup_r+0x22>
    cdc2:	4b27      	ldr	r3, [pc, #156]	; (ce60 <__swsetup_r+0xe8>)
    cdc4:	429c      	cmp	r4, r3
    cdc6:	d1e8      	bne.n	cd9a <__swsetup_r+0x22>
    cdc8:	68ec      	ldr	r4, [r5, #12]
    cdca:	e7e6      	b.n	cd9a <__swsetup_r+0x22>
    cdcc:	075b      	lsls	r3, r3, #29
    cdce:	d513      	bpl.n	cdf8 <__swsetup_r+0x80>
    cdd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cdd2:	2900      	cmp	r1, #0
    cdd4:	d008      	beq.n	cde8 <__swsetup_r+0x70>
    cdd6:	0023      	movs	r3, r4
    cdd8:	3344      	adds	r3, #68	; 0x44
    cdda:	4299      	cmp	r1, r3
    cddc:	d002      	beq.n	cde4 <__swsetup_r+0x6c>
    cdde:	0030      	movs	r0, r6
    cde0:	f000 fa44 	bl	d26c <_free_r>
    cde4:	2300      	movs	r3, #0
    cde6:	6363      	str	r3, [r4, #52]	; 0x34
    cde8:	2224      	movs	r2, #36	; 0x24
    cdea:	89a3      	ldrh	r3, [r4, #12]
    cdec:	4393      	bics	r3, r2
    cdee:	81a3      	strh	r3, [r4, #12]
    cdf0:	2300      	movs	r3, #0
    cdf2:	6063      	str	r3, [r4, #4]
    cdf4:	6923      	ldr	r3, [r4, #16]
    cdf6:	6023      	str	r3, [r4, #0]
    cdf8:	2308      	movs	r3, #8
    cdfa:	89a2      	ldrh	r2, [r4, #12]
    cdfc:	4313      	orrs	r3, r2
    cdfe:	81a3      	strh	r3, [r4, #12]
    ce00:	6923      	ldr	r3, [r4, #16]
    ce02:	2b00      	cmp	r3, #0
    ce04:	d10b      	bne.n	ce1e <__swsetup_r+0xa6>
    ce06:	21a0      	movs	r1, #160	; 0xa0
    ce08:	2280      	movs	r2, #128	; 0x80
    ce0a:	89a3      	ldrh	r3, [r4, #12]
    ce0c:	0089      	lsls	r1, r1, #2
    ce0e:	0092      	lsls	r2, r2, #2
    ce10:	400b      	ands	r3, r1
    ce12:	4293      	cmp	r3, r2
    ce14:	d003      	beq.n	ce1e <__swsetup_r+0xa6>
    ce16:	0021      	movs	r1, r4
    ce18:	0030      	movs	r0, r6
    ce1a:	f000 f9d9 	bl	d1d0 <__smakebuf_r>
    ce1e:	2301      	movs	r3, #1
    ce20:	89a2      	ldrh	r2, [r4, #12]
    ce22:	4013      	ands	r3, r2
    ce24:	d011      	beq.n	ce4a <__swsetup_r+0xd2>
    ce26:	2300      	movs	r3, #0
    ce28:	60a3      	str	r3, [r4, #8]
    ce2a:	6963      	ldr	r3, [r4, #20]
    ce2c:	425b      	negs	r3, r3
    ce2e:	61a3      	str	r3, [r4, #24]
    ce30:	2000      	movs	r0, #0
    ce32:	6923      	ldr	r3, [r4, #16]
    ce34:	4283      	cmp	r3, r0
    ce36:	d1be      	bne.n	cdb6 <__swsetup_r+0x3e>
    ce38:	230c      	movs	r3, #12
    ce3a:	5ee2      	ldrsh	r2, [r4, r3]
    ce3c:	0613      	lsls	r3, r2, #24
    ce3e:	d5ba      	bpl.n	cdb6 <__swsetup_r+0x3e>
    ce40:	2340      	movs	r3, #64	; 0x40
    ce42:	4313      	orrs	r3, r2
    ce44:	81a3      	strh	r3, [r4, #12]
    ce46:	3801      	subs	r0, #1
    ce48:	e7b5      	b.n	cdb6 <__swsetup_r+0x3e>
    ce4a:	0792      	lsls	r2, r2, #30
    ce4c:	d400      	bmi.n	ce50 <__swsetup_r+0xd8>
    ce4e:	6963      	ldr	r3, [r4, #20]
    ce50:	60a3      	str	r3, [r4, #8]
    ce52:	e7ed      	b.n	ce30 <__swsetup_r+0xb8>
    ce54:	20000174 	.word	0x20000174
    ce58:	0000edf4 	.word	0x0000edf4
    ce5c:	0000ee14 	.word	0x0000ee14
    ce60:	0000edd4 	.word	0x0000edd4

0000ce64 <__sflush_r>:
    ce64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ce66:	898a      	ldrh	r2, [r1, #12]
    ce68:	0005      	movs	r5, r0
    ce6a:	000c      	movs	r4, r1
    ce6c:	0713      	lsls	r3, r2, #28
    ce6e:	d460      	bmi.n	cf32 <__sflush_r+0xce>
    ce70:	684b      	ldr	r3, [r1, #4]
    ce72:	2b00      	cmp	r3, #0
    ce74:	dc04      	bgt.n	ce80 <__sflush_r+0x1c>
    ce76:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    ce78:	2b00      	cmp	r3, #0
    ce7a:	dc01      	bgt.n	ce80 <__sflush_r+0x1c>
    ce7c:	2000      	movs	r0, #0
    ce7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    ce80:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    ce82:	2f00      	cmp	r7, #0
    ce84:	d0fa      	beq.n	ce7c <__sflush_r+0x18>
    ce86:	2300      	movs	r3, #0
    ce88:	682e      	ldr	r6, [r5, #0]
    ce8a:	602b      	str	r3, [r5, #0]
    ce8c:	2380      	movs	r3, #128	; 0x80
    ce8e:	015b      	lsls	r3, r3, #5
    ce90:	401a      	ands	r2, r3
    ce92:	d034      	beq.n	cefe <__sflush_r+0x9a>
    ce94:	6d60      	ldr	r0, [r4, #84]	; 0x54
    ce96:	89a3      	ldrh	r3, [r4, #12]
    ce98:	075b      	lsls	r3, r3, #29
    ce9a:	d506      	bpl.n	ceaa <__sflush_r+0x46>
    ce9c:	6863      	ldr	r3, [r4, #4]
    ce9e:	1ac0      	subs	r0, r0, r3
    cea0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    cea2:	2b00      	cmp	r3, #0
    cea4:	d001      	beq.n	ceaa <__sflush_r+0x46>
    cea6:	6c23      	ldr	r3, [r4, #64]	; 0x40
    cea8:	1ac0      	subs	r0, r0, r3
    ceaa:	0002      	movs	r2, r0
    ceac:	6a21      	ldr	r1, [r4, #32]
    ceae:	2300      	movs	r3, #0
    ceb0:	0028      	movs	r0, r5
    ceb2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    ceb4:	47b8      	blx	r7
    ceb6:	89a1      	ldrh	r1, [r4, #12]
    ceb8:	1c43      	adds	r3, r0, #1
    ceba:	d106      	bne.n	ceca <__sflush_r+0x66>
    cebc:	682b      	ldr	r3, [r5, #0]
    cebe:	2b1d      	cmp	r3, #29
    cec0:	d831      	bhi.n	cf26 <__sflush_r+0xc2>
    cec2:	4a2c      	ldr	r2, [pc, #176]	; (cf74 <__sflush_r+0x110>)
    cec4:	40da      	lsrs	r2, r3
    cec6:	07d3      	lsls	r3, r2, #31
    cec8:	d52d      	bpl.n	cf26 <__sflush_r+0xc2>
    ceca:	2300      	movs	r3, #0
    cecc:	6063      	str	r3, [r4, #4]
    cece:	6923      	ldr	r3, [r4, #16]
    ced0:	6023      	str	r3, [r4, #0]
    ced2:	04cb      	lsls	r3, r1, #19
    ced4:	d505      	bpl.n	cee2 <__sflush_r+0x7e>
    ced6:	1c43      	adds	r3, r0, #1
    ced8:	d102      	bne.n	cee0 <__sflush_r+0x7c>
    ceda:	682b      	ldr	r3, [r5, #0]
    cedc:	2b00      	cmp	r3, #0
    cede:	d100      	bne.n	cee2 <__sflush_r+0x7e>
    cee0:	6560      	str	r0, [r4, #84]	; 0x54
    cee2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cee4:	602e      	str	r6, [r5, #0]
    cee6:	2900      	cmp	r1, #0
    cee8:	d0c8      	beq.n	ce7c <__sflush_r+0x18>
    ceea:	0023      	movs	r3, r4
    ceec:	3344      	adds	r3, #68	; 0x44
    ceee:	4299      	cmp	r1, r3
    cef0:	d002      	beq.n	cef8 <__sflush_r+0x94>
    cef2:	0028      	movs	r0, r5
    cef4:	f000 f9ba 	bl	d26c <_free_r>
    cef8:	2000      	movs	r0, #0
    cefa:	6360      	str	r0, [r4, #52]	; 0x34
    cefc:	e7bf      	b.n	ce7e <__sflush_r+0x1a>
    cefe:	2301      	movs	r3, #1
    cf00:	6a21      	ldr	r1, [r4, #32]
    cf02:	0028      	movs	r0, r5
    cf04:	47b8      	blx	r7
    cf06:	1c43      	adds	r3, r0, #1
    cf08:	d1c5      	bne.n	ce96 <__sflush_r+0x32>
    cf0a:	682b      	ldr	r3, [r5, #0]
    cf0c:	2b00      	cmp	r3, #0
    cf0e:	d0c2      	beq.n	ce96 <__sflush_r+0x32>
    cf10:	2b1d      	cmp	r3, #29
    cf12:	d001      	beq.n	cf18 <__sflush_r+0xb4>
    cf14:	2b16      	cmp	r3, #22
    cf16:	d101      	bne.n	cf1c <__sflush_r+0xb8>
    cf18:	602e      	str	r6, [r5, #0]
    cf1a:	e7af      	b.n	ce7c <__sflush_r+0x18>
    cf1c:	2340      	movs	r3, #64	; 0x40
    cf1e:	89a2      	ldrh	r2, [r4, #12]
    cf20:	4313      	orrs	r3, r2
    cf22:	81a3      	strh	r3, [r4, #12]
    cf24:	e7ab      	b.n	ce7e <__sflush_r+0x1a>
    cf26:	2340      	movs	r3, #64	; 0x40
    cf28:	430b      	orrs	r3, r1
    cf2a:	2001      	movs	r0, #1
    cf2c:	81a3      	strh	r3, [r4, #12]
    cf2e:	4240      	negs	r0, r0
    cf30:	e7a5      	b.n	ce7e <__sflush_r+0x1a>
    cf32:	690f      	ldr	r7, [r1, #16]
    cf34:	2f00      	cmp	r7, #0
    cf36:	d0a1      	beq.n	ce7c <__sflush_r+0x18>
    cf38:	680b      	ldr	r3, [r1, #0]
    cf3a:	600f      	str	r7, [r1, #0]
    cf3c:	1bdb      	subs	r3, r3, r7
    cf3e:	9301      	str	r3, [sp, #4]
    cf40:	2300      	movs	r3, #0
    cf42:	0792      	lsls	r2, r2, #30
    cf44:	d100      	bne.n	cf48 <__sflush_r+0xe4>
    cf46:	694b      	ldr	r3, [r1, #20]
    cf48:	60a3      	str	r3, [r4, #8]
    cf4a:	9b01      	ldr	r3, [sp, #4]
    cf4c:	2b00      	cmp	r3, #0
    cf4e:	dc00      	bgt.n	cf52 <__sflush_r+0xee>
    cf50:	e794      	b.n	ce7c <__sflush_r+0x18>
    cf52:	9b01      	ldr	r3, [sp, #4]
    cf54:	003a      	movs	r2, r7
    cf56:	6a21      	ldr	r1, [r4, #32]
    cf58:	0028      	movs	r0, r5
    cf5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    cf5c:	47b0      	blx	r6
    cf5e:	2800      	cmp	r0, #0
    cf60:	dc03      	bgt.n	cf6a <__sflush_r+0x106>
    cf62:	2340      	movs	r3, #64	; 0x40
    cf64:	89a2      	ldrh	r2, [r4, #12]
    cf66:	4313      	orrs	r3, r2
    cf68:	e7df      	b.n	cf2a <__sflush_r+0xc6>
    cf6a:	9b01      	ldr	r3, [sp, #4]
    cf6c:	183f      	adds	r7, r7, r0
    cf6e:	1a1b      	subs	r3, r3, r0
    cf70:	9301      	str	r3, [sp, #4]
    cf72:	e7ea      	b.n	cf4a <__sflush_r+0xe6>
    cf74:	20400001 	.word	0x20400001

0000cf78 <_fflush_r>:
    cf78:	690b      	ldr	r3, [r1, #16]
    cf7a:	b570      	push	{r4, r5, r6, lr}
    cf7c:	0005      	movs	r5, r0
    cf7e:	000c      	movs	r4, r1
    cf80:	2b00      	cmp	r3, #0
    cf82:	d101      	bne.n	cf88 <_fflush_r+0x10>
    cf84:	2000      	movs	r0, #0
    cf86:	bd70      	pop	{r4, r5, r6, pc}
    cf88:	2800      	cmp	r0, #0
    cf8a:	d004      	beq.n	cf96 <_fflush_r+0x1e>
    cf8c:	6983      	ldr	r3, [r0, #24]
    cf8e:	2b00      	cmp	r3, #0
    cf90:	d101      	bne.n	cf96 <_fflush_r+0x1e>
    cf92:	f000 f85f 	bl	d054 <__sinit>
    cf96:	4b0b      	ldr	r3, [pc, #44]	; (cfc4 <_fflush_r+0x4c>)
    cf98:	429c      	cmp	r4, r3
    cf9a:	d109      	bne.n	cfb0 <_fflush_r+0x38>
    cf9c:	686c      	ldr	r4, [r5, #4]
    cf9e:	220c      	movs	r2, #12
    cfa0:	5ea3      	ldrsh	r3, [r4, r2]
    cfa2:	2b00      	cmp	r3, #0
    cfa4:	d0ee      	beq.n	cf84 <_fflush_r+0xc>
    cfa6:	0021      	movs	r1, r4
    cfa8:	0028      	movs	r0, r5
    cfaa:	f7ff ff5b 	bl	ce64 <__sflush_r>
    cfae:	e7ea      	b.n	cf86 <_fflush_r+0xe>
    cfb0:	4b05      	ldr	r3, [pc, #20]	; (cfc8 <_fflush_r+0x50>)
    cfb2:	429c      	cmp	r4, r3
    cfb4:	d101      	bne.n	cfba <_fflush_r+0x42>
    cfb6:	68ac      	ldr	r4, [r5, #8]
    cfb8:	e7f1      	b.n	cf9e <_fflush_r+0x26>
    cfba:	4b04      	ldr	r3, [pc, #16]	; (cfcc <_fflush_r+0x54>)
    cfbc:	429c      	cmp	r4, r3
    cfbe:	d1ee      	bne.n	cf9e <_fflush_r+0x26>
    cfc0:	68ec      	ldr	r4, [r5, #12]
    cfc2:	e7ec      	b.n	cf9e <_fflush_r+0x26>
    cfc4:	0000edf4 	.word	0x0000edf4
    cfc8:	0000ee14 	.word	0x0000ee14
    cfcc:	0000edd4 	.word	0x0000edd4

0000cfd0 <_cleanup_r>:
    cfd0:	b510      	push	{r4, lr}
    cfd2:	4902      	ldr	r1, [pc, #8]	; (cfdc <_cleanup_r+0xc>)
    cfd4:	f000 f8b2 	bl	d13c <_fwalk_reent>
    cfd8:	bd10      	pop	{r4, pc}
    cfda:	46c0      	nop			; (mov r8, r8)
    cfdc:	0000cf79 	.word	0x0000cf79

0000cfe0 <std.isra.0>:
    cfe0:	2300      	movs	r3, #0
    cfe2:	b510      	push	{r4, lr}
    cfe4:	0004      	movs	r4, r0
    cfe6:	6003      	str	r3, [r0, #0]
    cfe8:	6043      	str	r3, [r0, #4]
    cfea:	6083      	str	r3, [r0, #8]
    cfec:	8181      	strh	r1, [r0, #12]
    cfee:	6643      	str	r3, [r0, #100]	; 0x64
    cff0:	81c2      	strh	r2, [r0, #14]
    cff2:	6103      	str	r3, [r0, #16]
    cff4:	6143      	str	r3, [r0, #20]
    cff6:	6183      	str	r3, [r0, #24]
    cff8:	0019      	movs	r1, r3
    cffa:	2208      	movs	r2, #8
    cffc:	305c      	adds	r0, #92	; 0x5c
    cffe:	f7ff fcb1 	bl	c964 <memset>
    d002:	4b05      	ldr	r3, [pc, #20]	; (d018 <std.isra.0+0x38>)
    d004:	6224      	str	r4, [r4, #32]
    d006:	6263      	str	r3, [r4, #36]	; 0x24
    d008:	4b04      	ldr	r3, [pc, #16]	; (d01c <std.isra.0+0x3c>)
    d00a:	62a3      	str	r3, [r4, #40]	; 0x28
    d00c:	4b04      	ldr	r3, [pc, #16]	; (d020 <std.isra.0+0x40>)
    d00e:	62e3      	str	r3, [r4, #44]	; 0x2c
    d010:	4b04      	ldr	r3, [pc, #16]	; (d024 <std.isra.0+0x44>)
    d012:	6323      	str	r3, [r4, #48]	; 0x30
    d014:	bd10      	pop	{r4, pc}
    d016:	46c0      	nop			; (mov r8, r8)
    d018:	0000dcb1 	.word	0x0000dcb1
    d01c:	0000dcd9 	.word	0x0000dcd9
    d020:	0000dd11 	.word	0x0000dd11
    d024:	0000dd3d 	.word	0x0000dd3d

0000d028 <__sfmoreglue>:
    d028:	b570      	push	{r4, r5, r6, lr}
    d02a:	2568      	movs	r5, #104	; 0x68
    d02c:	1e4a      	subs	r2, r1, #1
    d02e:	4355      	muls	r5, r2
    d030:	000e      	movs	r6, r1
    d032:	0029      	movs	r1, r5
    d034:	3174      	adds	r1, #116	; 0x74
    d036:	f000 f963 	bl	d300 <_malloc_r>
    d03a:	1e04      	subs	r4, r0, #0
    d03c:	d008      	beq.n	d050 <__sfmoreglue+0x28>
    d03e:	2100      	movs	r1, #0
    d040:	002a      	movs	r2, r5
    d042:	6001      	str	r1, [r0, #0]
    d044:	6046      	str	r6, [r0, #4]
    d046:	300c      	adds	r0, #12
    d048:	60a0      	str	r0, [r4, #8]
    d04a:	3268      	adds	r2, #104	; 0x68
    d04c:	f7ff fc8a 	bl	c964 <memset>
    d050:	0020      	movs	r0, r4
    d052:	bd70      	pop	{r4, r5, r6, pc}

0000d054 <__sinit>:
    d054:	6983      	ldr	r3, [r0, #24]
    d056:	b513      	push	{r0, r1, r4, lr}
    d058:	0004      	movs	r4, r0
    d05a:	2b00      	cmp	r3, #0
    d05c:	d128      	bne.n	d0b0 <__sinit+0x5c>
    d05e:	6483      	str	r3, [r0, #72]	; 0x48
    d060:	64c3      	str	r3, [r0, #76]	; 0x4c
    d062:	6503      	str	r3, [r0, #80]	; 0x50
    d064:	4b13      	ldr	r3, [pc, #76]	; (d0b4 <__sinit+0x60>)
    d066:	4a14      	ldr	r2, [pc, #80]	; (d0b8 <__sinit+0x64>)
    d068:	681b      	ldr	r3, [r3, #0]
    d06a:	6282      	str	r2, [r0, #40]	; 0x28
    d06c:	9301      	str	r3, [sp, #4]
    d06e:	4298      	cmp	r0, r3
    d070:	d101      	bne.n	d076 <__sinit+0x22>
    d072:	2301      	movs	r3, #1
    d074:	6183      	str	r3, [r0, #24]
    d076:	0020      	movs	r0, r4
    d078:	f000 f820 	bl	d0bc <__sfp>
    d07c:	6060      	str	r0, [r4, #4]
    d07e:	0020      	movs	r0, r4
    d080:	f000 f81c 	bl	d0bc <__sfp>
    d084:	60a0      	str	r0, [r4, #8]
    d086:	0020      	movs	r0, r4
    d088:	f000 f818 	bl	d0bc <__sfp>
    d08c:	2200      	movs	r2, #0
    d08e:	60e0      	str	r0, [r4, #12]
    d090:	2104      	movs	r1, #4
    d092:	6860      	ldr	r0, [r4, #4]
    d094:	f7ff ffa4 	bl	cfe0 <std.isra.0>
    d098:	2201      	movs	r2, #1
    d09a:	2109      	movs	r1, #9
    d09c:	68a0      	ldr	r0, [r4, #8]
    d09e:	f7ff ff9f 	bl	cfe0 <std.isra.0>
    d0a2:	2202      	movs	r2, #2
    d0a4:	2112      	movs	r1, #18
    d0a6:	68e0      	ldr	r0, [r4, #12]
    d0a8:	f7ff ff9a 	bl	cfe0 <std.isra.0>
    d0ac:	2301      	movs	r3, #1
    d0ae:	61a3      	str	r3, [r4, #24]
    d0b0:	bd13      	pop	{r0, r1, r4, pc}
    d0b2:	46c0      	nop			; (mov r8, r8)
    d0b4:	0000edd0 	.word	0x0000edd0
    d0b8:	0000cfd1 	.word	0x0000cfd1

0000d0bc <__sfp>:
    d0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d0be:	4b1e      	ldr	r3, [pc, #120]	; (d138 <__sfp+0x7c>)
    d0c0:	0007      	movs	r7, r0
    d0c2:	681e      	ldr	r6, [r3, #0]
    d0c4:	69b3      	ldr	r3, [r6, #24]
    d0c6:	2b00      	cmp	r3, #0
    d0c8:	d102      	bne.n	d0d0 <__sfp+0x14>
    d0ca:	0030      	movs	r0, r6
    d0cc:	f7ff ffc2 	bl	d054 <__sinit>
    d0d0:	3648      	adds	r6, #72	; 0x48
    d0d2:	68b4      	ldr	r4, [r6, #8]
    d0d4:	6873      	ldr	r3, [r6, #4]
    d0d6:	3b01      	subs	r3, #1
    d0d8:	d504      	bpl.n	d0e4 <__sfp+0x28>
    d0da:	6833      	ldr	r3, [r6, #0]
    d0dc:	2b00      	cmp	r3, #0
    d0de:	d007      	beq.n	d0f0 <__sfp+0x34>
    d0e0:	6836      	ldr	r6, [r6, #0]
    d0e2:	e7f6      	b.n	d0d2 <__sfp+0x16>
    d0e4:	220c      	movs	r2, #12
    d0e6:	5ea5      	ldrsh	r5, [r4, r2]
    d0e8:	2d00      	cmp	r5, #0
    d0ea:	d00d      	beq.n	d108 <__sfp+0x4c>
    d0ec:	3468      	adds	r4, #104	; 0x68
    d0ee:	e7f2      	b.n	d0d6 <__sfp+0x1a>
    d0f0:	2104      	movs	r1, #4
    d0f2:	0038      	movs	r0, r7
    d0f4:	f7ff ff98 	bl	d028 <__sfmoreglue>
    d0f8:	6030      	str	r0, [r6, #0]
    d0fa:	2800      	cmp	r0, #0
    d0fc:	d1f0      	bne.n	d0e0 <__sfp+0x24>
    d0fe:	230c      	movs	r3, #12
    d100:	0004      	movs	r4, r0
    d102:	603b      	str	r3, [r7, #0]
    d104:	0020      	movs	r0, r4
    d106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d108:	2301      	movs	r3, #1
    d10a:	0020      	movs	r0, r4
    d10c:	425b      	negs	r3, r3
    d10e:	81e3      	strh	r3, [r4, #14]
    d110:	3302      	adds	r3, #2
    d112:	81a3      	strh	r3, [r4, #12]
    d114:	6665      	str	r5, [r4, #100]	; 0x64
    d116:	6025      	str	r5, [r4, #0]
    d118:	60a5      	str	r5, [r4, #8]
    d11a:	6065      	str	r5, [r4, #4]
    d11c:	6125      	str	r5, [r4, #16]
    d11e:	6165      	str	r5, [r4, #20]
    d120:	61a5      	str	r5, [r4, #24]
    d122:	2208      	movs	r2, #8
    d124:	0029      	movs	r1, r5
    d126:	305c      	adds	r0, #92	; 0x5c
    d128:	f7ff fc1c 	bl	c964 <memset>
    d12c:	6365      	str	r5, [r4, #52]	; 0x34
    d12e:	63a5      	str	r5, [r4, #56]	; 0x38
    d130:	64a5      	str	r5, [r4, #72]	; 0x48
    d132:	64e5      	str	r5, [r4, #76]	; 0x4c
    d134:	e7e6      	b.n	d104 <__sfp+0x48>
    d136:	46c0      	nop			; (mov r8, r8)
    d138:	0000edd0 	.word	0x0000edd0

0000d13c <_fwalk_reent>:
    d13c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d13e:	0004      	movs	r4, r0
    d140:	0007      	movs	r7, r0
    d142:	2600      	movs	r6, #0
    d144:	9101      	str	r1, [sp, #4]
    d146:	3448      	adds	r4, #72	; 0x48
    d148:	2c00      	cmp	r4, #0
    d14a:	d101      	bne.n	d150 <_fwalk_reent+0x14>
    d14c:	0030      	movs	r0, r6
    d14e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    d150:	6863      	ldr	r3, [r4, #4]
    d152:	68a5      	ldr	r5, [r4, #8]
    d154:	9300      	str	r3, [sp, #0]
    d156:	9b00      	ldr	r3, [sp, #0]
    d158:	3b01      	subs	r3, #1
    d15a:	9300      	str	r3, [sp, #0]
    d15c:	d501      	bpl.n	d162 <_fwalk_reent+0x26>
    d15e:	6824      	ldr	r4, [r4, #0]
    d160:	e7f2      	b.n	d148 <_fwalk_reent+0xc>
    d162:	89ab      	ldrh	r3, [r5, #12]
    d164:	2b01      	cmp	r3, #1
    d166:	d908      	bls.n	d17a <_fwalk_reent+0x3e>
    d168:	220e      	movs	r2, #14
    d16a:	5eab      	ldrsh	r3, [r5, r2]
    d16c:	3301      	adds	r3, #1
    d16e:	d004      	beq.n	d17a <_fwalk_reent+0x3e>
    d170:	0029      	movs	r1, r5
    d172:	0038      	movs	r0, r7
    d174:	9b01      	ldr	r3, [sp, #4]
    d176:	4798      	blx	r3
    d178:	4306      	orrs	r6, r0
    d17a:	3568      	adds	r5, #104	; 0x68
    d17c:	e7eb      	b.n	d156 <_fwalk_reent+0x1a>
	...

0000d180 <__swhatbuf_r>:
    d180:	b570      	push	{r4, r5, r6, lr}
    d182:	000e      	movs	r6, r1
    d184:	001d      	movs	r5, r3
    d186:	230e      	movs	r3, #14
    d188:	5ec9      	ldrsh	r1, [r1, r3]
    d18a:	b090      	sub	sp, #64	; 0x40
    d18c:	0014      	movs	r4, r2
    d18e:	2900      	cmp	r1, #0
    d190:	da07      	bge.n	d1a2 <__swhatbuf_r+0x22>
    d192:	2300      	movs	r3, #0
    d194:	602b      	str	r3, [r5, #0]
    d196:	89b3      	ldrh	r3, [r6, #12]
    d198:	061b      	lsls	r3, r3, #24
    d19a:	d411      	bmi.n	d1c0 <__swhatbuf_r+0x40>
    d19c:	2380      	movs	r3, #128	; 0x80
    d19e:	00db      	lsls	r3, r3, #3
    d1a0:	e00f      	b.n	d1c2 <__swhatbuf_r+0x42>
    d1a2:	aa01      	add	r2, sp, #4
    d1a4:	f000 fdf6 	bl	dd94 <_fstat_r>
    d1a8:	2800      	cmp	r0, #0
    d1aa:	dbf2      	blt.n	d192 <__swhatbuf_r+0x12>
    d1ac:	22f0      	movs	r2, #240	; 0xf0
    d1ae:	9b02      	ldr	r3, [sp, #8]
    d1b0:	0212      	lsls	r2, r2, #8
    d1b2:	4013      	ands	r3, r2
    d1b4:	4a05      	ldr	r2, [pc, #20]	; (d1cc <__swhatbuf_r+0x4c>)
    d1b6:	189b      	adds	r3, r3, r2
    d1b8:	425a      	negs	r2, r3
    d1ba:	4153      	adcs	r3, r2
    d1bc:	602b      	str	r3, [r5, #0]
    d1be:	e7ed      	b.n	d19c <__swhatbuf_r+0x1c>
    d1c0:	2340      	movs	r3, #64	; 0x40
    d1c2:	2000      	movs	r0, #0
    d1c4:	6023      	str	r3, [r4, #0]
    d1c6:	b010      	add	sp, #64	; 0x40
    d1c8:	bd70      	pop	{r4, r5, r6, pc}
    d1ca:	46c0      	nop			; (mov r8, r8)
    d1cc:	ffffe000 	.word	0xffffe000

0000d1d0 <__smakebuf_r>:
    d1d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d1d2:	2602      	movs	r6, #2
    d1d4:	898b      	ldrh	r3, [r1, #12]
    d1d6:	0005      	movs	r5, r0
    d1d8:	000c      	movs	r4, r1
    d1da:	4233      	tst	r3, r6
    d1dc:	d006      	beq.n	d1ec <__smakebuf_r+0x1c>
    d1de:	0023      	movs	r3, r4
    d1e0:	3347      	adds	r3, #71	; 0x47
    d1e2:	6023      	str	r3, [r4, #0]
    d1e4:	6123      	str	r3, [r4, #16]
    d1e6:	2301      	movs	r3, #1
    d1e8:	6163      	str	r3, [r4, #20]
    d1ea:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    d1ec:	ab01      	add	r3, sp, #4
    d1ee:	466a      	mov	r2, sp
    d1f0:	f7ff ffc6 	bl	d180 <__swhatbuf_r>
    d1f4:	9900      	ldr	r1, [sp, #0]
    d1f6:	0007      	movs	r7, r0
    d1f8:	0028      	movs	r0, r5
    d1fa:	f000 f881 	bl	d300 <_malloc_r>
    d1fe:	2800      	cmp	r0, #0
    d200:	d108      	bne.n	d214 <__smakebuf_r+0x44>
    d202:	220c      	movs	r2, #12
    d204:	5ea3      	ldrsh	r3, [r4, r2]
    d206:	059a      	lsls	r2, r3, #22
    d208:	d4ef      	bmi.n	d1ea <__smakebuf_r+0x1a>
    d20a:	2203      	movs	r2, #3
    d20c:	4393      	bics	r3, r2
    d20e:	431e      	orrs	r6, r3
    d210:	81a6      	strh	r6, [r4, #12]
    d212:	e7e4      	b.n	d1de <__smakebuf_r+0xe>
    d214:	4b0f      	ldr	r3, [pc, #60]	; (d254 <__smakebuf_r+0x84>)
    d216:	62ab      	str	r3, [r5, #40]	; 0x28
    d218:	2380      	movs	r3, #128	; 0x80
    d21a:	89a2      	ldrh	r2, [r4, #12]
    d21c:	6020      	str	r0, [r4, #0]
    d21e:	4313      	orrs	r3, r2
    d220:	81a3      	strh	r3, [r4, #12]
    d222:	9b00      	ldr	r3, [sp, #0]
    d224:	6120      	str	r0, [r4, #16]
    d226:	6163      	str	r3, [r4, #20]
    d228:	9b01      	ldr	r3, [sp, #4]
    d22a:	2b00      	cmp	r3, #0
    d22c:	d00d      	beq.n	d24a <__smakebuf_r+0x7a>
    d22e:	230e      	movs	r3, #14
    d230:	5ee1      	ldrsh	r1, [r4, r3]
    d232:	0028      	movs	r0, r5
    d234:	f000 fdc0 	bl	ddb8 <_isatty_r>
    d238:	2800      	cmp	r0, #0
    d23a:	d006      	beq.n	d24a <__smakebuf_r+0x7a>
    d23c:	2203      	movs	r2, #3
    d23e:	89a3      	ldrh	r3, [r4, #12]
    d240:	4393      	bics	r3, r2
    d242:	001a      	movs	r2, r3
    d244:	2301      	movs	r3, #1
    d246:	4313      	orrs	r3, r2
    d248:	81a3      	strh	r3, [r4, #12]
    d24a:	89a0      	ldrh	r0, [r4, #12]
    d24c:	4338      	orrs	r0, r7
    d24e:	81a0      	strh	r0, [r4, #12]
    d250:	e7cb      	b.n	d1ea <__smakebuf_r+0x1a>
    d252:	46c0      	nop			; (mov r8, r8)
    d254:	0000cfd1 	.word	0x0000cfd1

0000d258 <malloc>:
    d258:	b510      	push	{r4, lr}
    d25a:	4b03      	ldr	r3, [pc, #12]	; (d268 <malloc+0x10>)
    d25c:	0001      	movs	r1, r0
    d25e:	6818      	ldr	r0, [r3, #0]
    d260:	f000 f84e 	bl	d300 <_malloc_r>
    d264:	bd10      	pop	{r4, pc}
    d266:	46c0      	nop			; (mov r8, r8)
    d268:	20000174 	.word	0x20000174

0000d26c <_free_r>:
    d26c:	b570      	push	{r4, r5, r6, lr}
    d26e:	0005      	movs	r5, r0
    d270:	2900      	cmp	r1, #0
    d272:	d010      	beq.n	d296 <_free_r+0x2a>
    d274:	1f0c      	subs	r4, r1, #4
    d276:	6823      	ldr	r3, [r4, #0]
    d278:	2b00      	cmp	r3, #0
    d27a:	da00      	bge.n	d27e <_free_r+0x12>
    d27c:	18e4      	adds	r4, r4, r3
    d27e:	0028      	movs	r0, r5
    d280:	f000 fddd 	bl	de3e <__malloc_lock>
    d284:	4a1d      	ldr	r2, [pc, #116]	; (d2fc <_free_r+0x90>)
    d286:	6813      	ldr	r3, [r2, #0]
    d288:	2b00      	cmp	r3, #0
    d28a:	d105      	bne.n	d298 <_free_r+0x2c>
    d28c:	6063      	str	r3, [r4, #4]
    d28e:	6014      	str	r4, [r2, #0]
    d290:	0028      	movs	r0, r5
    d292:	f000 fdd5 	bl	de40 <__malloc_unlock>
    d296:	bd70      	pop	{r4, r5, r6, pc}
    d298:	42a3      	cmp	r3, r4
    d29a:	d909      	bls.n	d2b0 <_free_r+0x44>
    d29c:	6821      	ldr	r1, [r4, #0]
    d29e:	1860      	adds	r0, r4, r1
    d2a0:	4283      	cmp	r3, r0
    d2a2:	d1f3      	bne.n	d28c <_free_r+0x20>
    d2a4:	6818      	ldr	r0, [r3, #0]
    d2a6:	685b      	ldr	r3, [r3, #4]
    d2a8:	1841      	adds	r1, r0, r1
    d2aa:	6021      	str	r1, [r4, #0]
    d2ac:	e7ee      	b.n	d28c <_free_r+0x20>
    d2ae:	0013      	movs	r3, r2
    d2b0:	685a      	ldr	r2, [r3, #4]
    d2b2:	2a00      	cmp	r2, #0
    d2b4:	d001      	beq.n	d2ba <_free_r+0x4e>
    d2b6:	42a2      	cmp	r2, r4
    d2b8:	d9f9      	bls.n	d2ae <_free_r+0x42>
    d2ba:	6819      	ldr	r1, [r3, #0]
    d2bc:	1858      	adds	r0, r3, r1
    d2be:	42a0      	cmp	r0, r4
    d2c0:	d10b      	bne.n	d2da <_free_r+0x6e>
    d2c2:	6820      	ldr	r0, [r4, #0]
    d2c4:	1809      	adds	r1, r1, r0
    d2c6:	1858      	adds	r0, r3, r1
    d2c8:	6019      	str	r1, [r3, #0]
    d2ca:	4282      	cmp	r2, r0
    d2cc:	d1e0      	bne.n	d290 <_free_r+0x24>
    d2ce:	6810      	ldr	r0, [r2, #0]
    d2d0:	6852      	ldr	r2, [r2, #4]
    d2d2:	1841      	adds	r1, r0, r1
    d2d4:	6019      	str	r1, [r3, #0]
    d2d6:	605a      	str	r2, [r3, #4]
    d2d8:	e7da      	b.n	d290 <_free_r+0x24>
    d2da:	42a0      	cmp	r0, r4
    d2dc:	d902      	bls.n	d2e4 <_free_r+0x78>
    d2de:	230c      	movs	r3, #12
    d2e0:	602b      	str	r3, [r5, #0]
    d2e2:	e7d5      	b.n	d290 <_free_r+0x24>
    d2e4:	6821      	ldr	r1, [r4, #0]
    d2e6:	1860      	adds	r0, r4, r1
    d2e8:	4282      	cmp	r2, r0
    d2ea:	d103      	bne.n	d2f4 <_free_r+0x88>
    d2ec:	6810      	ldr	r0, [r2, #0]
    d2ee:	6852      	ldr	r2, [r2, #4]
    d2f0:	1841      	adds	r1, r0, r1
    d2f2:	6021      	str	r1, [r4, #0]
    d2f4:	6062      	str	r2, [r4, #4]
    d2f6:	605c      	str	r4, [r3, #4]
    d2f8:	e7ca      	b.n	d290 <_free_r+0x24>
    d2fa:	46c0      	nop			; (mov r8, r8)
    d2fc:	20000a94 	.word	0x20000a94

0000d300 <_malloc_r>:
    d300:	2303      	movs	r3, #3
    d302:	b570      	push	{r4, r5, r6, lr}
    d304:	1ccd      	adds	r5, r1, #3
    d306:	439d      	bics	r5, r3
    d308:	3508      	adds	r5, #8
    d30a:	0006      	movs	r6, r0
    d30c:	2d0c      	cmp	r5, #12
    d30e:	d21e      	bcs.n	d34e <_malloc_r+0x4e>
    d310:	250c      	movs	r5, #12
    d312:	42a9      	cmp	r1, r5
    d314:	d81d      	bhi.n	d352 <_malloc_r+0x52>
    d316:	0030      	movs	r0, r6
    d318:	f000 fd91 	bl	de3e <__malloc_lock>
    d31c:	4a25      	ldr	r2, [pc, #148]	; (d3b4 <_malloc_r+0xb4>)
    d31e:	6814      	ldr	r4, [r2, #0]
    d320:	0021      	movs	r1, r4
    d322:	2900      	cmp	r1, #0
    d324:	d119      	bne.n	d35a <_malloc_r+0x5a>
    d326:	4c24      	ldr	r4, [pc, #144]	; (d3b8 <_malloc_r+0xb8>)
    d328:	6823      	ldr	r3, [r4, #0]
    d32a:	2b00      	cmp	r3, #0
    d32c:	d103      	bne.n	d336 <_malloc_r+0x36>
    d32e:	0030      	movs	r0, r6
    d330:	f000 fcac 	bl	dc8c <_sbrk_r>
    d334:	6020      	str	r0, [r4, #0]
    d336:	0029      	movs	r1, r5
    d338:	0030      	movs	r0, r6
    d33a:	f000 fca7 	bl	dc8c <_sbrk_r>
    d33e:	1c43      	adds	r3, r0, #1
    d340:	d12c      	bne.n	d39c <_malloc_r+0x9c>
    d342:	230c      	movs	r3, #12
    d344:	0030      	movs	r0, r6
    d346:	6033      	str	r3, [r6, #0]
    d348:	f000 fd7a 	bl	de40 <__malloc_unlock>
    d34c:	e003      	b.n	d356 <_malloc_r+0x56>
    d34e:	2d00      	cmp	r5, #0
    d350:	dadf      	bge.n	d312 <_malloc_r+0x12>
    d352:	230c      	movs	r3, #12
    d354:	6033      	str	r3, [r6, #0]
    d356:	2000      	movs	r0, #0
    d358:	bd70      	pop	{r4, r5, r6, pc}
    d35a:	680b      	ldr	r3, [r1, #0]
    d35c:	1b5b      	subs	r3, r3, r5
    d35e:	d41a      	bmi.n	d396 <_malloc_r+0x96>
    d360:	2b0b      	cmp	r3, #11
    d362:	d903      	bls.n	d36c <_malloc_r+0x6c>
    d364:	600b      	str	r3, [r1, #0]
    d366:	18cc      	adds	r4, r1, r3
    d368:	6025      	str	r5, [r4, #0]
    d36a:	e003      	b.n	d374 <_malloc_r+0x74>
    d36c:	428c      	cmp	r4, r1
    d36e:	d10e      	bne.n	d38e <_malloc_r+0x8e>
    d370:	6863      	ldr	r3, [r4, #4]
    d372:	6013      	str	r3, [r2, #0]
    d374:	0030      	movs	r0, r6
    d376:	f000 fd63 	bl	de40 <__malloc_unlock>
    d37a:	0020      	movs	r0, r4
    d37c:	2207      	movs	r2, #7
    d37e:	300b      	adds	r0, #11
    d380:	1d23      	adds	r3, r4, #4
    d382:	4390      	bics	r0, r2
    d384:	1ac3      	subs	r3, r0, r3
    d386:	d0e7      	beq.n	d358 <_malloc_r+0x58>
    d388:	425a      	negs	r2, r3
    d38a:	50e2      	str	r2, [r4, r3]
    d38c:	e7e4      	b.n	d358 <_malloc_r+0x58>
    d38e:	684b      	ldr	r3, [r1, #4]
    d390:	6063      	str	r3, [r4, #4]
    d392:	000c      	movs	r4, r1
    d394:	e7ee      	b.n	d374 <_malloc_r+0x74>
    d396:	000c      	movs	r4, r1
    d398:	6849      	ldr	r1, [r1, #4]
    d39a:	e7c2      	b.n	d322 <_malloc_r+0x22>
    d39c:	2303      	movs	r3, #3
    d39e:	1cc4      	adds	r4, r0, #3
    d3a0:	439c      	bics	r4, r3
    d3a2:	42a0      	cmp	r0, r4
    d3a4:	d0e0      	beq.n	d368 <_malloc_r+0x68>
    d3a6:	1a21      	subs	r1, r4, r0
    d3a8:	0030      	movs	r0, r6
    d3aa:	f000 fc6f 	bl	dc8c <_sbrk_r>
    d3ae:	1c43      	adds	r3, r0, #1
    d3b0:	d1da      	bne.n	d368 <_malloc_r+0x68>
    d3b2:	e7c6      	b.n	d342 <_malloc_r+0x42>
    d3b4:	20000a94 	.word	0x20000a94
    d3b8:	20000a98 	.word	0x20000a98

0000d3bc <__ssputs_r>:
    d3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    d3be:	688e      	ldr	r6, [r1, #8]
    d3c0:	b085      	sub	sp, #20
    d3c2:	0007      	movs	r7, r0
    d3c4:	000c      	movs	r4, r1
    d3c6:	9203      	str	r2, [sp, #12]
    d3c8:	9301      	str	r3, [sp, #4]
    d3ca:	429e      	cmp	r6, r3
    d3cc:	d839      	bhi.n	d442 <__ssputs_r+0x86>
    d3ce:	2390      	movs	r3, #144	; 0x90
    d3d0:	898a      	ldrh	r2, [r1, #12]
    d3d2:	00db      	lsls	r3, r3, #3
    d3d4:	421a      	tst	r2, r3
    d3d6:	d034      	beq.n	d442 <__ssputs_r+0x86>
    d3d8:	2503      	movs	r5, #3
    d3da:	6909      	ldr	r1, [r1, #16]
    d3dc:	6823      	ldr	r3, [r4, #0]
    d3de:	1a5b      	subs	r3, r3, r1
    d3e0:	9302      	str	r3, [sp, #8]
    d3e2:	6963      	ldr	r3, [r4, #20]
    d3e4:	9802      	ldr	r0, [sp, #8]
    d3e6:	435d      	muls	r5, r3
    d3e8:	0feb      	lsrs	r3, r5, #31
    d3ea:	195d      	adds	r5, r3, r5
    d3ec:	9b01      	ldr	r3, [sp, #4]
    d3ee:	106d      	asrs	r5, r5, #1
    d3f0:	3301      	adds	r3, #1
    d3f2:	181b      	adds	r3, r3, r0
    d3f4:	42ab      	cmp	r3, r5
    d3f6:	d900      	bls.n	d3fa <__ssputs_r+0x3e>
    d3f8:	001d      	movs	r5, r3
    d3fa:	0553      	lsls	r3, r2, #21
    d3fc:	d532      	bpl.n	d464 <__ssputs_r+0xa8>
    d3fe:	0029      	movs	r1, r5
    d400:	0038      	movs	r0, r7
    d402:	f7ff ff7d 	bl	d300 <_malloc_r>
    d406:	1e06      	subs	r6, r0, #0
    d408:	d109      	bne.n	d41e <__ssputs_r+0x62>
    d40a:	230c      	movs	r3, #12
    d40c:	603b      	str	r3, [r7, #0]
    d40e:	2340      	movs	r3, #64	; 0x40
    d410:	2001      	movs	r0, #1
    d412:	89a2      	ldrh	r2, [r4, #12]
    d414:	4240      	negs	r0, r0
    d416:	4313      	orrs	r3, r2
    d418:	81a3      	strh	r3, [r4, #12]
    d41a:	b005      	add	sp, #20
    d41c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d41e:	9a02      	ldr	r2, [sp, #8]
    d420:	6921      	ldr	r1, [r4, #16]
    d422:	f7ff fa96 	bl	c952 <memcpy>
    d426:	89a3      	ldrh	r3, [r4, #12]
    d428:	4a14      	ldr	r2, [pc, #80]	; (d47c <__ssputs_r+0xc0>)
    d42a:	401a      	ands	r2, r3
    d42c:	2380      	movs	r3, #128	; 0x80
    d42e:	4313      	orrs	r3, r2
    d430:	81a3      	strh	r3, [r4, #12]
    d432:	9b02      	ldr	r3, [sp, #8]
    d434:	6126      	str	r6, [r4, #16]
    d436:	18f6      	adds	r6, r6, r3
    d438:	6026      	str	r6, [r4, #0]
    d43a:	6165      	str	r5, [r4, #20]
    d43c:	9e01      	ldr	r6, [sp, #4]
    d43e:	1aed      	subs	r5, r5, r3
    d440:	60a5      	str	r5, [r4, #8]
    d442:	9b01      	ldr	r3, [sp, #4]
    d444:	42b3      	cmp	r3, r6
    d446:	d200      	bcs.n	d44a <__ssputs_r+0x8e>
    d448:	001e      	movs	r6, r3
    d44a:	0032      	movs	r2, r6
    d44c:	9903      	ldr	r1, [sp, #12]
    d44e:	6820      	ldr	r0, [r4, #0]
    d450:	f000 fce3 	bl	de1a <memmove>
    d454:	68a3      	ldr	r3, [r4, #8]
    d456:	2000      	movs	r0, #0
    d458:	1b9b      	subs	r3, r3, r6
    d45a:	60a3      	str	r3, [r4, #8]
    d45c:	6823      	ldr	r3, [r4, #0]
    d45e:	199e      	adds	r6, r3, r6
    d460:	6026      	str	r6, [r4, #0]
    d462:	e7da      	b.n	d41a <__ssputs_r+0x5e>
    d464:	002a      	movs	r2, r5
    d466:	0038      	movs	r0, r7
    d468:	f000 fceb 	bl	de42 <_realloc_r>
    d46c:	1e06      	subs	r6, r0, #0
    d46e:	d1e0      	bne.n	d432 <__ssputs_r+0x76>
    d470:	6921      	ldr	r1, [r4, #16]
    d472:	0038      	movs	r0, r7
    d474:	f7ff fefa 	bl	d26c <_free_r>
    d478:	e7c7      	b.n	d40a <__ssputs_r+0x4e>
    d47a:	46c0      	nop			; (mov r8, r8)
    d47c:	fffffb7f 	.word	0xfffffb7f

0000d480 <_svfiprintf_r>:
    d480:	b5f0      	push	{r4, r5, r6, r7, lr}
    d482:	b09f      	sub	sp, #124	; 0x7c
    d484:	9002      	str	r0, [sp, #8]
    d486:	9305      	str	r3, [sp, #20]
    d488:	898b      	ldrh	r3, [r1, #12]
    d48a:	000f      	movs	r7, r1
    d48c:	0016      	movs	r6, r2
    d48e:	061b      	lsls	r3, r3, #24
    d490:	d511      	bpl.n	d4b6 <_svfiprintf_r+0x36>
    d492:	690b      	ldr	r3, [r1, #16]
    d494:	2b00      	cmp	r3, #0
    d496:	d10e      	bne.n	d4b6 <_svfiprintf_r+0x36>
    d498:	2140      	movs	r1, #64	; 0x40
    d49a:	f7ff ff31 	bl	d300 <_malloc_r>
    d49e:	6038      	str	r0, [r7, #0]
    d4a0:	6138      	str	r0, [r7, #16]
    d4a2:	2800      	cmp	r0, #0
    d4a4:	d105      	bne.n	d4b2 <_svfiprintf_r+0x32>
    d4a6:	230c      	movs	r3, #12
    d4a8:	9a02      	ldr	r2, [sp, #8]
    d4aa:	3801      	subs	r0, #1
    d4ac:	6013      	str	r3, [r2, #0]
    d4ae:	b01f      	add	sp, #124	; 0x7c
    d4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d4b2:	2340      	movs	r3, #64	; 0x40
    d4b4:	617b      	str	r3, [r7, #20]
    d4b6:	2300      	movs	r3, #0
    d4b8:	ad06      	add	r5, sp, #24
    d4ba:	616b      	str	r3, [r5, #20]
    d4bc:	3320      	adds	r3, #32
    d4be:	766b      	strb	r3, [r5, #25]
    d4c0:	3310      	adds	r3, #16
    d4c2:	76ab      	strb	r3, [r5, #26]
    d4c4:	0034      	movs	r4, r6
    d4c6:	7823      	ldrb	r3, [r4, #0]
    d4c8:	2b00      	cmp	r3, #0
    d4ca:	d147      	bne.n	d55c <_svfiprintf_r+0xdc>
    d4cc:	1ba3      	subs	r3, r4, r6
    d4ce:	9304      	str	r3, [sp, #16]
    d4d0:	d00d      	beq.n	d4ee <_svfiprintf_r+0x6e>
    d4d2:	1ba3      	subs	r3, r4, r6
    d4d4:	0032      	movs	r2, r6
    d4d6:	0039      	movs	r1, r7
    d4d8:	9802      	ldr	r0, [sp, #8]
    d4da:	f7ff ff6f 	bl	d3bc <__ssputs_r>
    d4de:	1c43      	adds	r3, r0, #1
    d4e0:	d100      	bne.n	d4e4 <_svfiprintf_r+0x64>
    d4e2:	e0b5      	b.n	d650 <_svfiprintf_r+0x1d0>
    d4e4:	696a      	ldr	r2, [r5, #20]
    d4e6:	9b04      	ldr	r3, [sp, #16]
    d4e8:	4694      	mov	ip, r2
    d4ea:	4463      	add	r3, ip
    d4ec:	616b      	str	r3, [r5, #20]
    d4ee:	7823      	ldrb	r3, [r4, #0]
    d4f0:	2b00      	cmp	r3, #0
    d4f2:	d100      	bne.n	d4f6 <_svfiprintf_r+0x76>
    d4f4:	e0ac      	b.n	d650 <_svfiprintf_r+0x1d0>
    d4f6:	2201      	movs	r2, #1
    d4f8:	2300      	movs	r3, #0
    d4fa:	4252      	negs	r2, r2
    d4fc:	606a      	str	r2, [r5, #4]
    d4fe:	a902      	add	r1, sp, #8
    d500:	3254      	adds	r2, #84	; 0x54
    d502:	1852      	adds	r2, r2, r1
    d504:	3401      	adds	r4, #1
    d506:	602b      	str	r3, [r5, #0]
    d508:	60eb      	str	r3, [r5, #12]
    d50a:	60ab      	str	r3, [r5, #8]
    d50c:	7013      	strb	r3, [r2, #0]
    d50e:	65ab      	str	r3, [r5, #88]	; 0x58
    d510:	4e58      	ldr	r6, [pc, #352]	; (d674 <_svfiprintf_r+0x1f4>)
    d512:	2205      	movs	r2, #5
    d514:	7821      	ldrb	r1, [r4, #0]
    d516:	0030      	movs	r0, r6
    d518:	f000 fc74 	bl	de04 <memchr>
    d51c:	1c62      	adds	r2, r4, #1
    d51e:	2800      	cmp	r0, #0
    d520:	d120      	bne.n	d564 <_svfiprintf_r+0xe4>
    d522:	6829      	ldr	r1, [r5, #0]
    d524:	06cb      	lsls	r3, r1, #27
    d526:	d504      	bpl.n	d532 <_svfiprintf_r+0xb2>
    d528:	2353      	movs	r3, #83	; 0x53
    d52a:	ae02      	add	r6, sp, #8
    d52c:	3020      	adds	r0, #32
    d52e:	199b      	adds	r3, r3, r6
    d530:	7018      	strb	r0, [r3, #0]
    d532:	070b      	lsls	r3, r1, #28
    d534:	d504      	bpl.n	d540 <_svfiprintf_r+0xc0>
    d536:	2353      	movs	r3, #83	; 0x53
    d538:	202b      	movs	r0, #43	; 0x2b
    d53a:	ae02      	add	r6, sp, #8
    d53c:	199b      	adds	r3, r3, r6
    d53e:	7018      	strb	r0, [r3, #0]
    d540:	7823      	ldrb	r3, [r4, #0]
    d542:	2b2a      	cmp	r3, #42	; 0x2a
    d544:	d016      	beq.n	d574 <_svfiprintf_r+0xf4>
    d546:	2000      	movs	r0, #0
    d548:	210a      	movs	r1, #10
    d54a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d54c:	7822      	ldrb	r2, [r4, #0]
    d54e:	3a30      	subs	r2, #48	; 0x30
    d550:	2a09      	cmp	r2, #9
    d552:	d955      	bls.n	d600 <_svfiprintf_r+0x180>
    d554:	2800      	cmp	r0, #0
    d556:	d015      	beq.n	d584 <_svfiprintf_r+0x104>
    d558:	9309      	str	r3, [sp, #36]	; 0x24
    d55a:	e013      	b.n	d584 <_svfiprintf_r+0x104>
    d55c:	2b25      	cmp	r3, #37	; 0x25
    d55e:	d0b5      	beq.n	d4cc <_svfiprintf_r+0x4c>
    d560:	3401      	adds	r4, #1
    d562:	e7b0      	b.n	d4c6 <_svfiprintf_r+0x46>
    d564:	2301      	movs	r3, #1
    d566:	1b80      	subs	r0, r0, r6
    d568:	4083      	lsls	r3, r0
    d56a:	6829      	ldr	r1, [r5, #0]
    d56c:	0014      	movs	r4, r2
    d56e:	430b      	orrs	r3, r1
    d570:	602b      	str	r3, [r5, #0]
    d572:	e7cd      	b.n	d510 <_svfiprintf_r+0x90>
    d574:	9b05      	ldr	r3, [sp, #20]
    d576:	1d18      	adds	r0, r3, #4
    d578:	681b      	ldr	r3, [r3, #0]
    d57a:	9005      	str	r0, [sp, #20]
    d57c:	2b00      	cmp	r3, #0
    d57e:	db39      	blt.n	d5f4 <_svfiprintf_r+0x174>
    d580:	9309      	str	r3, [sp, #36]	; 0x24
    d582:	0014      	movs	r4, r2
    d584:	7823      	ldrb	r3, [r4, #0]
    d586:	2b2e      	cmp	r3, #46	; 0x2e
    d588:	d10b      	bne.n	d5a2 <_svfiprintf_r+0x122>
    d58a:	7863      	ldrb	r3, [r4, #1]
    d58c:	1c62      	adds	r2, r4, #1
    d58e:	2b2a      	cmp	r3, #42	; 0x2a
    d590:	d13e      	bne.n	d610 <_svfiprintf_r+0x190>
    d592:	9b05      	ldr	r3, [sp, #20]
    d594:	3402      	adds	r4, #2
    d596:	1d1a      	adds	r2, r3, #4
    d598:	681b      	ldr	r3, [r3, #0]
    d59a:	9205      	str	r2, [sp, #20]
    d59c:	2b00      	cmp	r3, #0
    d59e:	db34      	blt.n	d60a <_svfiprintf_r+0x18a>
    d5a0:	9307      	str	r3, [sp, #28]
    d5a2:	4e35      	ldr	r6, [pc, #212]	; (d678 <_svfiprintf_r+0x1f8>)
    d5a4:	7821      	ldrb	r1, [r4, #0]
    d5a6:	2203      	movs	r2, #3
    d5a8:	0030      	movs	r0, r6
    d5aa:	f000 fc2b 	bl	de04 <memchr>
    d5ae:	2800      	cmp	r0, #0
    d5b0:	d006      	beq.n	d5c0 <_svfiprintf_r+0x140>
    d5b2:	2340      	movs	r3, #64	; 0x40
    d5b4:	1b80      	subs	r0, r0, r6
    d5b6:	4083      	lsls	r3, r0
    d5b8:	682a      	ldr	r2, [r5, #0]
    d5ba:	3401      	adds	r4, #1
    d5bc:	4313      	orrs	r3, r2
    d5be:	602b      	str	r3, [r5, #0]
    d5c0:	7821      	ldrb	r1, [r4, #0]
    d5c2:	2206      	movs	r2, #6
    d5c4:	482d      	ldr	r0, [pc, #180]	; (d67c <_svfiprintf_r+0x1fc>)
    d5c6:	1c66      	adds	r6, r4, #1
    d5c8:	7629      	strb	r1, [r5, #24]
    d5ca:	f000 fc1b 	bl	de04 <memchr>
    d5ce:	2800      	cmp	r0, #0
    d5d0:	d046      	beq.n	d660 <_svfiprintf_r+0x1e0>
    d5d2:	4b2b      	ldr	r3, [pc, #172]	; (d680 <_svfiprintf_r+0x200>)
    d5d4:	2b00      	cmp	r3, #0
    d5d6:	d12f      	bne.n	d638 <_svfiprintf_r+0x1b8>
    d5d8:	6829      	ldr	r1, [r5, #0]
    d5da:	9b05      	ldr	r3, [sp, #20]
    d5dc:	2207      	movs	r2, #7
    d5de:	05c9      	lsls	r1, r1, #23
    d5e0:	d528      	bpl.n	d634 <_svfiprintf_r+0x1b4>
    d5e2:	189b      	adds	r3, r3, r2
    d5e4:	4393      	bics	r3, r2
    d5e6:	3308      	adds	r3, #8
    d5e8:	9305      	str	r3, [sp, #20]
    d5ea:	696b      	ldr	r3, [r5, #20]
    d5ec:	9a03      	ldr	r2, [sp, #12]
    d5ee:	189b      	adds	r3, r3, r2
    d5f0:	616b      	str	r3, [r5, #20]
    d5f2:	e767      	b.n	d4c4 <_svfiprintf_r+0x44>
    d5f4:	425b      	negs	r3, r3
    d5f6:	60eb      	str	r3, [r5, #12]
    d5f8:	2302      	movs	r3, #2
    d5fa:	430b      	orrs	r3, r1
    d5fc:	602b      	str	r3, [r5, #0]
    d5fe:	e7c0      	b.n	d582 <_svfiprintf_r+0x102>
    d600:	434b      	muls	r3, r1
    d602:	3401      	adds	r4, #1
    d604:	189b      	adds	r3, r3, r2
    d606:	2001      	movs	r0, #1
    d608:	e7a0      	b.n	d54c <_svfiprintf_r+0xcc>
    d60a:	2301      	movs	r3, #1
    d60c:	425b      	negs	r3, r3
    d60e:	e7c7      	b.n	d5a0 <_svfiprintf_r+0x120>
    d610:	2300      	movs	r3, #0
    d612:	0014      	movs	r4, r2
    d614:	200a      	movs	r0, #10
    d616:	001a      	movs	r2, r3
    d618:	606b      	str	r3, [r5, #4]
    d61a:	7821      	ldrb	r1, [r4, #0]
    d61c:	3930      	subs	r1, #48	; 0x30
    d61e:	2909      	cmp	r1, #9
    d620:	d903      	bls.n	d62a <_svfiprintf_r+0x1aa>
    d622:	2b00      	cmp	r3, #0
    d624:	d0bd      	beq.n	d5a2 <_svfiprintf_r+0x122>
    d626:	9207      	str	r2, [sp, #28]
    d628:	e7bb      	b.n	d5a2 <_svfiprintf_r+0x122>
    d62a:	4342      	muls	r2, r0
    d62c:	3401      	adds	r4, #1
    d62e:	1852      	adds	r2, r2, r1
    d630:	2301      	movs	r3, #1
    d632:	e7f2      	b.n	d61a <_svfiprintf_r+0x19a>
    d634:	3307      	adds	r3, #7
    d636:	e7d5      	b.n	d5e4 <_svfiprintf_r+0x164>
    d638:	ab05      	add	r3, sp, #20
    d63a:	9300      	str	r3, [sp, #0]
    d63c:	003a      	movs	r2, r7
    d63e:	4b11      	ldr	r3, [pc, #68]	; (d684 <_svfiprintf_r+0x204>)
    d640:	0029      	movs	r1, r5
    d642:	9802      	ldr	r0, [sp, #8]
    d644:	e000      	b.n	d648 <_svfiprintf_r+0x1c8>
    d646:	bf00      	nop
    d648:	9003      	str	r0, [sp, #12]
    d64a:	9b03      	ldr	r3, [sp, #12]
    d64c:	3301      	adds	r3, #1
    d64e:	d1cc      	bne.n	d5ea <_svfiprintf_r+0x16a>
    d650:	89bb      	ldrh	r3, [r7, #12]
    d652:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d654:	065b      	lsls	r3, r3, #25
    d656:	d400      	bmi.n	d65a <_svfiprintf_r+0x1da>
    d658:	e729      	b.n	d4ae <_svfiprintf_r+0x2e>
    d65a:	2001      	movs	r0, #1
    d65c:	4240      	negs	r0, r0
    d65e:	e726      	b.n	d4ae <_svfiprintf_r+0x2e>
    d660:	ab05      	add	r3, sp, #20
    d662:	9300      	str	r3, [sp, #0]
    d664:	003a      	movs	r2, r7
    d666:	4b07      	ldr	r3, [pc, #28]	; (d684 <_svfiprintf_r+0x204>)
    d668:	0029      	movs	r1, r5
    d66a:	9802      	ldr	r0, [sp, #8]
    d66c:	f000 f9be 	bl	d9ec <_printf_i>
    d670:	e7ea      	b.n	d648 <_svfiprintf_r+0x1c8>
    d672:	46c0      	nop			; (mov r8, r8)
    d674:	0000ee34 	.word	0x0000ee34
    d678:	0000ee3a 	.word	0x0000ee3a
    d67c:	0000ee3e 	.word	0x0000ee3e
    d680:	00000000 	.word	0x00000000
    d684:	0000d3bd 	.word	0x0000d3bd

0000d688 <__sfputc_r>:
    d688:	6893      	ldr	r3, [r2, #8]
    d68a:	b510      	push	{r4, lr}
    d68c:	3b01      	subs	r3, #1
    d68e:	6093      	str	r3, [r2, #8]
    d690:	2b00      	cmp	r3, #0
    d692:	da05      	bge.n	d6a0 <__sfputc_r+0x18>
    d694:	6994      	ldr	r4, [r2, #24]
    d696:	42a3      	cmp	r3, r4
    d698:	db08      	blt.n	d6ac <__sfputc_r+0x24>
    d69a:	b2cb      	uxtb	r3, r1
    d69c:	2b0a      	cmp	r3, #10
    d69e:	d005      	beq.n	d6ac <__sfputc_r+0x24>
    d6a0:	6813      	ldr	r3, [r2, #0]
    d6a2:	1c58      	adds	r0, r3, #1
    d6a4:	6010      	str	r0, [r2, #0]
    d6a6:	7019      	strb	r1, [r3, #0]
    d6a8:	b2c8      	uxtb	r0, r1
    d6aa:	bd10      	pop	{r4, pc}
    d6ac:	f7ff fb0e 	bl	cccc <__swbuf_r>
    d6b0:	e7fb      	b.n	d6aa <__sfputc_r+0x22>

0000d6b2 <__sfputs_r>:
    d6b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d6b4:	0006      	movs	r6, r0
    d6b6:	000f      	movs	r7, r1
    d6b8:	0014      	movs	r4, r2
    d6ba:	18d5      	adds	r5, r2, r3
    d6bc:	42ac      	cmp	r4, r5
    d6be:	d101      	bne.n	d6c4 <__sfputs_r+0x12>
    d6c0:	2000      	movs	r0, #0
    d6c2:	e007      	b.n	d6d4 <__sfputs_r+0x22>
    d6c4:	7821      	ldrb	r1, [r4, #0]
    d6c6:	003a      	movs	r2, r7
    d6c8:	0030      	movs	r0, r6
    d6ca:	f7ff ffdd 	bl	d688 <__sfputc_r>
    d6ce:	3401      	adds	r4, #1
    d6d0:	1c43      	adds	r3, r0, #1
    d6d2:	d1f3      	bne.n	d6bc <__sfputs_r+0xa>
    d6d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000d6d8 <_vfiprintf_r>:
    d6d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    d6da:	b09f      	sub	sp, #124	; 0x7c
    d6dc:	0006      	movs	r6, r0
    d6de:	000f      	movs	r7, r1
    d6e0:	0014      	movs	r4, r2
    d6e2:	9305      	str	r3, [sp, #20]
    d6e4:	2800      	cmp	r0, #0
    d6e6:	d004      	beq.n	d6f2 <_vfiprintf_r+0x1a>
    d6e8:	6983      	ldr	r3, [r0, #24]
    d6ea:	2b00      	cmp	r3, #0
    d6ec:	d101      	bne.n	d6f2 <_vfiprintf_r+0x1a>
    d6ee:	f7ff fcb1 	bl	d054 <__sinit>
    d6f2:	4b7f      	ldr	r3, [pc, #508]	; (d8f0 <_vfiprintf_r+0x218>)
    d6f4:	429f      	cmp	r7, r3
    d6f6:	d15c      	bne.n	d7b2 <_vfiprintf_r+0xda>
    d6f8:	6877      	ldr	r7, [r6, #4]
    d6fa:	89bb      	ldrh	r3, [r7, #12]
    d6fc:	071b      	lsls	r3, r3, #28
    d6fe:	d562      	bpl.n	d7c6 <_vfiprintf_r+0xee>
    d700:	693b      	ldr	r3, [r7, #16]
    d702:	2b00      	cmp	r3, #0
    d704:	d05f      	beq.n	d7c6 <_vfiprintf_r+0xee>
    d706:	2300      	movs	r3, #0
    d708:	ad06      	add	r5, sp, #24
    d70a:	616b      	str	r3, [r5, #20]
    d70c:	3320      	adds	r3, #32
    d70e:	766b      	strb	r3, [r5, #25]
    d710:	3310      	adds	r3, #16
    d712:	76ab      	strb	r3, [r5, #26]
    d714:	9402      	str	r4, [sp, #8]
    d716:	9c02      	ldr	r4, [sp, #8]
    d718:	7823      	ldrb	r3, [r4, #0]
    d71a:	2b00      	cmp	r3, #0
    d71c:	d15d      	bne.n	d7da <_vfiprintf_r+0x102>
    d71e:	9b02      	ldr	r3, [sp, #8]
    d720:	1ae3      	subs	r3, r4, r3
    d722:	9304      	str	r3, [sp, #16]
    d724:	d00d      	beq.n	d742 <_vfiprintf_r+0x6a>
    d726:	9b04      	ldr	r3, [sp, #16]
    d728:	9a02      	ldr	r2, [sp, #8]
    d72a:	0039      	movs	r1, r7
    d72c:	0030      	movs	r0, r6
    d72e:	f7ff ffc0 	bl	d6b2 <__sfputs_r>
    d732:	1c43      	adds	r3, r0, #1
    d734:	d100      	bne.n	d738 <_vfiprintf_r+0x60>
    d736:	e0cc      	b.n	d8d2 <_vfiprintf_r+0x1fa>
    d738:	696a      	ldr	r2, [r5, #20]
    d73a:	9b04      	ldr	r3, [sp, #16]
    d73c:	4694      	mov	ip, r2
    d73e:	4463      	add	r3, ip
    d740:	616b      	str	r3, [r5, #20]
    d742:	7823      	ldrb	r3, [r4, #0]
    d744:	2b00      	cmp	r3, #0
    d746:	d100      	bne.n	d74a <_vfiprintf_r+0x72>
    d748:	e0c3      	b.n	d8d2 <_vfiprintf_r+0x1fa>
    d74a:	2201      	movs	r2, #1
    d74c:	2300      	movs	r3, #0
    d74e:	4252      	negs	r2, r2
    d750:	606a      	str	r2, [r5, #4]
    d752:	a902      	add	r1, sp, #8
    d754:	3254      	adds	r2, #84	; 0x54
    d756:	1852      	adds	r2, r2, r1
    d758:	3401      	adds	r4, #1
    d75a:	602b      	str	r3, [r5, #0]
    d75c:	60eb      	str	r3, [r5, #12]
    d75e:	60ab      	str	r3, [r5, #8]
    d760:	7013      	strb	r3, [r2, #0]
    d762:	65ab      	str	r3, [r5, #88]	; 0x58
    d764:	7821      	ldrb	r1, [r4, #0]
    d766:	2205      	movs	r2, #5
    d768:	4862      	ldr	r0, [pc, #392]	; (d8f4 <_vfiprintf_r+0x21c>)
    d76a:	f000 fb4b 	bl	de04 <memchr>
    d76e:	1c63      	adds	r3, r4, #1
    d770:	469c      	mov	ip, r3
    d772:	2800      	cmp	r0, #0
    d774:	d135      	bne.n	d7e2 <_vfiprintf_r+0x10a>
    d776:	6829      	ldr	r1, [r5, #0]
    d778:	06cb      	lsls	r3, r1, #27
    d77a:	d504      	bpl.n	d786 <_vfiprintf_r+0xae>
    d77c:	2353      	movs	r3, #83	; 0x53
    d77e:	aa02      	add	r2, sp, #8
    d780:	3020      	adds	r0, #32
    d782:	189b      	adds	r3, r3, r2
    d784:	7018      	strb	r0, [r3, #0]
    d786:	070b      	lsls	r3, r1, #28
    d788:	d504      	bpl.n	d794 <_vfiprintf_r+0xbc>
    d78a:	2353      	movs	r3, #83	; 0x53
    d78c:	202b      	movs	r0, #43	; 0x2b
    d78e:	aa02      	add	r2, sp, #8
    d790:	189b      	adds	r3, r3, r2
    d792:	7018      	strb	r0, [r3, #0]
    d794:	7823      	ldrb	r3, [r4, #0]
    d796:	2b2a      	cmp	r3, #42	; 0x2a
    d798:	d02c      	beq.n	d7f4 <_vfiprintf_r+0x11c>
    d79a:	2000      	movs	r0, #0
    d79c:	210a      	movs	r1, #10
    d79e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d7a0:	7822      	ldrb	r2, [r4, #0]
    d7a2:	3a30      	subs	r2, #48	; 0x30
    d7a4:	2a09      	cmp	r2, #9
    d7a6:	d800      	bhi.n	d7aa <_vfiprintf_r+0xd2>
    d7a8:	e06b      	b.n	d882 <_vfiprintf_r+0x1aa>
    d7aa:	2800      	cmp	r0, #0
    d7ac:	d02a      	beq.n	d804 <_vfiprintf_r+0x12c>
    d7ae:	9309      	str	r3, [sp, #36]	; 0x24
    d7b0:	e028      	b.n	d804 <_vfiprintf_r+0x12c>
    d7b2:	4b51      	ldr	r3, [pc, #324]	; (d8f8 <_vfiprintf_r+0x220>)
    d7b4:	429f      	cmp	r7, r3
    d7b6:	d101      	bne.n	d7bc <_vfiprintf_r+0xe4>
    d7b8:	68b7      	ldr	r7, [r6, #8]
    d7ba:	e79e      	b.n	d6fa <_vfiprintf_r+0x22>
    d7bc:	4b4f      	ldr	r3, [pc, #316]	; (d8fc <_vfiprintf_r+0x224>)
    d7be:	429f      	cmp	r7, r3
    d7c0:	d19b      	bne.n	d6fa <_vfiprintf_r+0x22>
    d7c2:	68f7      	ldr	r7, [r6, #12]
    d7c4:	e799      	b.n	d6fa <_vfiprintf_r+0x22>
    d7c6:	0039      	movs	r1, r7
    d7c8:	0030      	movs	r0, r6
    d7ca:	f7ff fad5 	bl	cd78 <__swsetup_r>
    d7ce:	2800      	cmp	r0, #0
    d7d0:	d099      	beq.n	d706 <_vfiprintf_r+0x2e>
    d7d2:	2001      	movs	r0, #1
    d7d4:	4240      	negs	r0, r0
    d7d6:	b01f      	add	sp, #124	; 0x7c
    d7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d7da:	2b25      	cmp	r3, #37	; 0x25
    d7dc:	d09f      	beq.n	d71e <_vfiprintf_r+0x46>
    d7de:	3401      	adds	r4, #1
    d7e0:	e79a      	b.n	d718 <_vfiprintf_r+0x40>
    d7e2:	4b44      	ldr	r3, [pc, #272]	; (d8f4 <_vfiprintf_r+0x21c>)
    d7e4:	6829      	ldr	r1, [r5, #0]
    d7e6:	1ac0      	subs	r0, r0, r3
    d7e8:	2301      	movs	r3, #1
    d7ea:	4083      	lsls	r3, r0
    d7ec:	430b      	orrs	r3, r1
    d7ee:	602b      	str	r3, [r5, #0]
    d7f0:	4664      	mov	r4, ip
    d7f2:	e7b7      	b.n	d764 <_vfiprintf_r+0x8c>
    d7f4:	9b05      	ldr	r3, [sp, #20]
    d7f6:	1d18      	adds	r0, r3, #4
    d7f8:	681b      	ldr	r3, [r3, #0]
    d7fa:	9005      	str	r0, [sp, #20]
    d7fc:	2b00      	cmp	r3, #0
    d7fe:	db3a      	blt.n	d876 <_vfiprintf_r+0x19e>
    d800:	9309      	str	r3, [sp, #36]	; 0x24
    d802:	4664      	mov	r4, ip
    d804:	7823      	ldrb	r3, [r4, #0]
    d806:	2b2e      	cmp	r3, #46	; 0x2e
    d808:	d10b      	bne.n	d822 <_vfiprintf_r+0x14a>
    d80a:	7863      	ldrb	r3, [r4, #1]
    d80c:	1c62      	adds	r2, r4, #1
    d80e:	2b2a      	cmp	r3, #42	; 0x2a
    d810:	d13f      	bne.n	d892 <_vfiprintf_r+0x1ba>
    d812:	9b05      	ldr	r3, [sp, #20]
    d814:	3402      	adds	r4, #2
    d816:	1d1a      	adds	r2, r3, #4
    d818:	681b      	ldr	r3, [r3, #0]
    d81a:	9205      	str	r2, [sp, #20]
    d81c:	2b00      	cmp	r3, #0
    d81e:	db35      	blt.n	d88c <_vfiprintf_r+0x1b4>
    d820:	9307      	str	r3, [sp, #28]
    d822:	7821      	ldrb	r1, [r4, #0]
    d824:	2203      	movs	r2, #3
    d826:	4836      	ldr	r0, [pc, #216]	; (d900 <_vfiprintf_r+0x228>)
    d828:	f000 faec 	bl	de04 <memchr>
    d82c:	2800      	cmp	r0, #0
    d82e:	d007      	beq.n	d840 <_vfiprintf_r+0x168>
    d830:	4b33      	ldr	r3, [pc, #204]	; (d900 <_vfiprintf_r+0x228>)
    d832:	682a      	ldr	r2, [r5, #0]
    d834:	1ac0      	subs	r0, r0, r3
    d836:	2340      	movs	r3, #64	; 0x40
    d838:	4083      	lsls	r3, r0
    d83a:	4313      	orrs	r3, r2
    d83c:	602b      	str	r3, [r5, #0]
    d83e:	3401      	adds	r4, #1
    d840:	7821      	ldrb	r1, [r4, #0]
    d842:	1c63      	adds	r3, r4, #1
    d844:	2206      	movs	r2, #6
    d846:	482f      	ldr	r0, [pc, #188]	; (d904 <_vfiprintf_r+0x22c>)
    d848:	9302      	str	r3, [sp, #8]
    d84a:	7629      	strb	r1, [r5, #24]
    d84c:	f000 fada 	bl	de04 <memchr>
    d850:	2800      	cmp	r0, #0
    d852:	d044      	beq.n	d8de <_vfiprintf_r+0x206>
    d854:	4b2c      	ldr	r3, [pc, #176]	; (d908 <_vfiprintf_r+0x230>)
    d856:	2b00      	cmp	r3, #0
    d858:	d12f      	bne.n	d8ba <_vfiprintf_r+0x1e2>
    d85a:	6829      	ldr	r1, [r5, #0]
    d85c:	9b05      	ldr	r3, [sp, #20]
    d85e:	2207      	movs	r2, #7
    d860:	05c9      	lsls	r1, r1, #23
    d862:	d528      	bpl.n	d8b6 <_vfiprintf_r+0x1de>
    d864:	189b      	adds	r3, r3, r2
    d866:	4393      	bics	r3, r2
    d868:	3308      	adds	r3, #8
    d86a:	9305      	str	r3, [sp, #20]
    d86c:	696b      	ldr	r3, [r5, #20]
    d86e:	9a03      	ldr	r2, [sp, #12]
    d870:	189b      	adds	r3, r3, r2
    d872:	616b      	str	r3, [r5, #20]
    d874:	e74f      	b.n	d716 <_vfiprintf_r+0x3e>
    d876:	425b      	negs	r3, r3
    d878:	60eb      	str	r3, [r5, #12]
    d87a:	2302      	movs	r3, #2
    d87c:	430b      	orrs	r3, r1
    d87e:	602b      	str	r3, [r5, #0]
    d880:	e7bf      	b.n	d802 <_vfiprintf_r+0x12a>
    d882:	434b      	muls	r3, r1
    d884:	3401      	adds	r4, #1
    d886:	189b      	adds	r3, r3, r2
    d888:	2001      	movs	r0, #1
    d88a:	e789      	b.n	d7a0 <_vfiprintf_r+0xc8>
    d88c:	2301      	movs	r3, #1
    d88e:	425b      	negs	r3, r3
    d890:	e7c6      	b.n	d820 <_vfiprintf_r+0x148>
    d892:	2300      	movs	r3, #0
    d894:	0014      	movs	r4, r2
    d896:	200a      	movs	r0, #10
    d898:	001a      	movs	r2, r3
    d89a:	606b      	str	r3, [r5, #4]
    d89c:	7821      	ldrb	r1, [r4, #0]
    d89e:	3930      	subs	r1, #48	; 0x30
    d8a0:	2909      	cmp	r1, #9
    d8a2:	d903      	bls.n	d8ac <_vfiprintf_r+0x1d4>
    d8a4:	2b00      	cmp	r3, #0
    d8a6:	d0bc      	beq.n	d822 <_vfiprintf_r+0x14a>
    d8a8:	9207      	str	r2, [sp, #28]
    d8aa:	e7ba      	b.n	d822 <_vfiprintf_r+0x14a>
    d8ac:	4342      	muls	r2, r0
    d8ae:	3401      	adds	r4, #1
    d8b0:	1852      	adds	r2, r2, r1
    d8b2:	2301      	movs	r3, #1
    d8b4:	e7f2      	b.n	d89c <_vfiprintf_r+0x1c4>
    d8b6:	3307      	adds	r3, #7
    d8b8:	e7d5      	b.n	d866 <_vfiprintf_r+0x18e>
    d8ba:	ab05      	add	r3, sp, #20
    d8bc:	9300      	str	r3, [sp, #0]
    d8be:	003a      	movs	r2, r7
    d8c0:	4b12      	ldr	r3, [pc, #72]	; (d90c <_vfiprintf_r+0x234>)
    d8c2:	0029      	movs	r1, r5
    d8c4:	0030      	movs	r0, r6
    d8c6:	e000      	b.n	d8ca <_vfiprintf_r+0x1f2>
    d8c8:	bf00      	nop
    d8ca:	9003      	str	r0, [sp, #12]
    d8cc:	9b03      	ldr	r3, [sp, #12]
    d8ce:	3301      	adds	r3, #1
    d8d0:	d1cc      	bne.n	d86c <_vfiprintf_r+0x194>
    d8d2:	89bb      	ldrh	r3, [r7, #12]
    d8d4:	065b      	lsls	r3, r3, #25
    d8d6:	d500      	bpl.n	d8da <_vfiprintf_r+0x202>
    d8d8:	e77b      	b.n	d7d2 <_vfiprintf_r+0xfa>
    d8da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d8dc:	e77b      	b.n	d7d6 <_vfiprintf_r+0xfe>
    d8de:	ab05      	add	r3, sp, #20
    d8e0:	9300      	str	r3, [sp, #0]
    d8e2:	003a      	movs	r2, r7
    d8e4:	4b09      	ldr	r3, [pc, #36]	; (d90c <_vfiprintf_r+0x234>)
    d8e6:	0029      	movs	r1, r5
    d8e8:	0030      	movs	r0, r6
    d8ea:	f000 f87f 	bl	d9ec <_printf_i>
    d8ee:	e7ec      	b.n	d8ca <_vfiprintf_r+0x1f2>
    d8f0:	0000edf4 	.word	0x0000edf4
    d8f4:	0000ee34 	.word	0x0000ee34
    d8f8:	0000ee14 	.word	0x0000ee14
    d8fc:	0000edd4 	.word	0x0000edd4
    d900:	0000ee3a 	.word	0x0000ee3a
    d904:	0000ee3e 	.word	0x0000ee3e
    d908:	00000000 	.word	0x00000000
    d90c:	0000d6b3 	.word	0x0000d6b3

0000d910 <_printf_common>:
    d910:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d912:	0015      	movs	r5, r2
    d914:	9301      	str	r3, [sp, #4]
    d916:	688a      	ldr	r2, [r1, #8]
    d918:	690b      	ldr	r3, [r1, #16]
    d91a:	9000      	str	r0, [sp, #0]
    d91c:	000c      	movs	r4, r1
    d91e:	4293      	cmp	r3, r2
    d920:	da00      	bge.n	d924 <_printf_common+0x14>
    d922:	0013      	movs	r3, r2
    d924:	0022      	movs	r2, r4
    d926:	602b      	str	r3, [r5, #0]
    d928:	3243      	adds	r2, #67	; 0x43
    d92a:	7812      	ldrb	r2, [r2, #0]
    d92c:	2a00      	cmp	r2, #0
    d92e:	d001      	beq.n	d934 <_printf_common+0x24>
    d930:	3301      	adds	r3, #1
    d932:	602b      	str	r3, [r5, #0]
    d934:	6823      	ldr	r3, [r4, #0]
    d936:	069b      	lsls	r3, r3, #26
    d938:	d502      	bpl.n	d940 <_printf_common+0x30>
    d93a:	682b      	ldr	r3, [r5, #0]
    d93c:	3302      	adds	r3, #2
    d93e:	602b      	str	r3, [r5, #0]
    d940:	2706      	movs	r7, #6
    d942:	6823      	ldr	r3, [r4, #0]
    d944:	401f      	ands	r7, r3
    d946:	d027      	beq.n	d998 <_printf_common+0x88>
    d948:	0023      	movs	r3, r4
    d94a:	3343      	adds	r3, #67	; 0x43
    d94c:	781b      	ldrb	r3, [r3, #0]
    d94e:	1e5a      	subs	r2, r3, #1
    d950:	4193      	sbcs	r3, r2
    d952:	6822      	ldr	r2, [r4, #0]
    d954:	0692      	lsls	r2, r2, #26
    d956:	d430      	bmi.n	d9ba <_printf_common+0xaa>
    d958:	0022      	movs	r2, r4
    d95a:	9901      	ldr	r1, [sp, #4]
    d95c:	3243      	adds	r2, #67	; 0x43
    d95e:	9800      	ldr	r0, [sp, #0]
    d960:	9e08      	ldr	r6, [sp, #32]
    d962:	47b0      	blx	r6
    d964:	1c43      	adds	r3, r0, #1
    d966:	d025      	beq.n	d9b4 <_printf_common+0xa4>
    d968:	2306      	movs	r3, #6
    d96a:	6820      	ldr	r0, [r4, #0]
    d96c:	682a      	ldr	r2, [r5, #0]
    d96e:	68e1      	ldr	r1, [r4, #12]
    d970:	4003      	ands	r3, r0
    d972:	2500      	movs	r5, #0
    d974:	2b04      	cmp	r3, #4
    d976:	d103      	bne.n	d980 <_printf_common+0x70>
    d978:	1a8d      	subs	r5, r1, r2
    d97a:	43eb      	mvns	r3, r5
    d97c:	17db      	asrs	r3, r3, #31
    d97e:	401d      	ands	r5, r3
    d980:	68a3      	ldr	r3, [r4, #8]
    d982:	6922      	ldr	r2, [r4, #16]
    d984:	4293      	cmp	r3, r2
    d986:	dd01      	ble.n	d98c <_printf_common+0x7c>
    d988:	1a9b      	subs	r3, r3, r2
    d98a:	18ed      	adds	r5, r5, r3
    d98c:	2700      	movs	r7, #0
    d98e:	42bd      	cmp	r5, r7
    d990:	d120      	bne.n	d9d4 <_printf_common+0xc4>
    d992:	2000      	movs	r0, #0
    d994:	e010      	b.n	d9b8 <_printf_common+0xa8>
    d996:	3701      	adds	r7, #1
    d998:	68e3      	ldr	r3, [r4, #12]
    d99a:	682a      	ldr	r2, [r5, #0]
    d99c:	1a9b      	subs	r3, r3, r2
    d99e:	429f      	cmp	r7, r3
    d9a0:	dad2      	bge.n	d948 <_printf_common+0x38>
    d9a2:	0022      	movs	r2, r4
    d9a4:	2301      	movs	r3, #1
    d9a6:	3219      	adds	r2, #25
    d9a8:	9901      	ldr	r1, [sp, #4]
    d9aa:	9800      	ldr	r0, [sp, #0]
    d9ac:	9e08      	ldr	r6, [sp, #32]
    d9ae:	47b0      	blx	r6
    d9b0:	1c43      	adds	r3, r0, #1
    d9b2:	d1f0      	bne.n	d996 <_printf_common+0x86>
    d9b4:	2001      	movs	r0, #1
    d9b6:	4240      	negs	r0, r0
    d9b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    d9ba:	2030      	movs	r0, #48	; 0x30
    d9bc:	18e1      	adds	r1, r4, r3
    d9be:	3143      	adds	r1, #67	; 0x43
    d9c0:	7008      	strb	r0, [r1, #0]
    d9c2:	0021      	movs	r1, r4
    d9c4:	1c5a      	adds	r2, r3, #1
    d9c6:	3145      	adds	r1, #69	; 0x45
    d9c8:	7809      	ldrb	r1, [r1, #0]
    d9ca:	18a2      	adds	r2, r4, r2
    d9cc:	3243      	adds	r2, #67	; 0x43
    d9ce:	3302      	adds	r3, #2
    d9d0:	7011      	strb	r1, [r2, #0]
    d9d2:	e7c1      	b.n	d958 <_printf_common+0x48>
    d9d4:	0022      	movs	r2, r4
    d9d6:	2301      	movs	r3, #1
    d9d8:	321a      	adds	r2, #26
    d9da:	9901      	ldr	r1, [sp, #4]
    d9dc:	9800      	ldr	r0, [sp, #0]
    d9de:	9e08      	ldr	r6, [sp, #32]
    d9e0:	47b0      	blx	r6
    d9e2:	1c43      	adds	r3, r0, #1
    d9e4:	d0e6      	beq.n	d9b4 <_printf_common+0xa4>
    d9e6:	3701      	adds	r7, #1
    d9e8:	e7d1      	b.n	d98e <_printf_common+0x7e>
	...

0000d9ec <_printf_i>:
    d9ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    d9ee:	b08b      	sub	sp, #44	; 0x2c
    d9f0:	9206      	str	r2, [sp, #24]
    d9f2:	000a      	movs	r2, r1
    d9f4:	3243      	adds	r2, #67	; 0x43
    d9f6:	9307      	str	r3, [sp, #28]
    d9f8:	9005      	str	r0, [sp, #20]
    d9fa:	9204      	str	r2, [sp, #16]
    d9fc:	7e0a      	ldrb	r2, [r1, #24]
    d9fe:	000c      	movs	r4, r1
    da00:	9b10      	ldr	r3, [sp, #64]	; 0x40
    da02:	2a6e      	cmp	r2, #110	; 0x6e
    da04:	d100      	bne.n	da08 <_printf_i+0x1c>
    da06:	e08f      	b.n	db28 <_printf_i+0x13c>
    da08:	d817      	bhi.n	da3a <_printf_i+0x4e>
    da0a:	2a63      	cmp	r2, #99	; 0x63
    da0c:	d02c      	beq.n	da68 <_printf_i+0x7c>
    da0e:	d808      	bhi.n	da22 <_printf_i+0x36>
    da10:	2a00      	cmp	r2, #0
    da12:	d100      	bne.n	da16 <_printf_i+0x2a>
    da14:	e099      	b.n	db4a <_printf_i+0x15e>
    da16:	2a58      	cmp	r2, #88	; 0x58
    da18:	d054      	beq.n	dac4 <_printf_i+0xd8>
    da1a:	0026      	movs	r6, r4
    da1c:	3642      	adds	r6, #66	; 0x42
    da1e:	7032      	strb	r2, [r6, #0]
    da20:	e029      	b.n	da76 <_printf_i+0x8a>
    da22:	2a64      	cmp	r2, #100	; 0x64
    da24:	d001      	beq.n	da2a <_printf_i+0x3e>
    da26:	2a69      	cmp	r2, #105	; 0x69
    da28:	d1f7      	bne.n	da1a <_printf_i+0x2e>
    da2a:	6821      	ldr	r1, [r4, #0]
    da2c:	681a      	ldr	r2, [r3, #0]
    da2e:	0608      	lsls	r0, r1, #24
    da30:	d523      	bpl.n	da7a <_printf_i+0x8e>
    da32:	1d11      	adds	r1, r2, #4
    da34:	6019      	str	r1, [r3, #0]
    da36:	6815      	ldr	r5, [r2, #0]
    da38:	e025      	b.n	da86 <_printf_i+0x9a>
    da3a:	2a73      	cmp	r2, #115	; 0x73
    da3c:	d100      	bne.n	da40 <_printf_i+0x54>
    da3e:	e088      	b.n	db52 <_printf_i+0x166>
    da40:	d808      	bhi.n	da54 <_printf_i+0x68>
    da42:	2a6f      	cmp	r2, #111	; 0x6f
    da44:	d029      	beq.n	da9a <_printf_i+0xae>
    da46:	2a70      	cmp	r2, #112	; 0x70
    da48:	d1e7      	bne.n	da1a <_printf_i+0x2e>
    da4a:	2220      	movs	r2, #32
    da4c:	6809      	ldr	r1, [r1, #0]
    da4e:	430a      	orrs	r2, r1
    da50:	6022      	str	r2, [r4, #0]
    da52:	e003      	b.n	da5c <_printf_i+0x70>
    da54:	2a75      	cmp	r2, #117	; 0x75
    da56:	d020      	beq.n	da9a <_printf_i+0xae>
    da58:	2a78      	cmp	r2, #120	; 0x78
    da5a:	d1de      	bne.n	da1a <_printf_i+0x2e>
    da5c:	0022      	movs	r2, r4
    da5e:	2178      	movs	r1, #120	; 0x78
    da60:	3245      	adds	r2, #69	; 0x45
    da62:	7011      	strb	r1, [r2, #0]
    da64:	4a6c      	ldr	r2, [pc, #432]	; (dc18 <_printf_i+0x22c>)
    da66:	e030      	b.n	daca <_printf_i+0xde>
    da68:	000e      	movs	r6, r1
    da6a:	681a      	ldr	r2, [r3, #0]
    da6c:	3642      	adds	r6, #66	; 0x42
    da6e:	1d11      	adds	r1, r2, #4
    da70:	6019      	str	r1, [r3, #0]
    da72:	6813      	ldr	r3, [r2, #0]
    da74:	7033      	strb	r3, [r6, #0]
    da76:	2301      	movs	r3, #1
    da78:	e079      	b.n	db6e <_printf_i+0x182>
    da7a:	0649      	lsls	r1, r1, #25
    da7c:	d5d9      	bpl.n	da32 <_printf_i+0x46>
    da7e:	1d11      	adds	r1, r2, #4
    da80:	6019      	str	r1, [r3, #0]
    da82:	2300      	movs	r3, #0
    da84:	5ed5      	ldrsh	r5, [r2, r3]
    da86:	2d00      	cmp	r5, #0
    da88:	da03      	bge.n	da92 <_printf_i+0xa6>
    da8a:	232d      	movs	r3, #45	; 0x2d
    da8c:	9a04      	ldr	r2, [sp, #16]
    da8e:	426d      	negs	r5, r5
    da90:	7013      	strb	r3, [r2, #0]
    da92:	4b62      	ldr	r3, [pc, #392]	; (dc1c <_printf_i+0x230>)
    da94:	270a      	movs	r7, #10
    da96:	9303      	str	r3, [sp, #12]
    da98:	e02f      	b.n	dafa <_printf_i+0x10e>
    da9a:	6820      	ldr	r0, [r4, #0]
    da9c:	6819      	ldr	r1, [r3, #0]
    da9e:	0605      	lsls	r5, r0, #24
    daa0:	d503      	bpl.n	daaa <_printf_i+0xbe>
    daa2:	1d08      	adds	r0, r1, #4
    daa4:	6018      	str	r0, [r3, #0]
    daa6:	680d      	ldr	r5, [r1, #0]
    daa8:	e005      	b.n	dab6 <_printf_i+0xca>
    daaa:	0640      	lsls	r0, r0, #25
    daac:	d5f9      	bpl.n	daa2 <_printf_i+0xb6>
    daae:	680d      	ldr	r5, [r1, #0]
    dab0:	1d08      	adds	r0, r1, #4
    dab2:	6018      	str	r0, [r3, #0]
    dab4:	b2ad      	uxth	r5, r5
    dab6:	4b59      	ldr	r3, [pc, #356]	; (dc1c <_printf_i+0x230>)
    dab8:	2708      	movs	r7, #8
    daba:	9303      	str	r3, [sp, #12]
    dabc:	2a6f      	cmp	r2, #111	; 0x6f
    dabe:	d018      	beq.n	daf2 <_printf_i+0x106>
    dac0:	270a      	movs	r7, #10
    dac2:	e016      	b.n	daf2 <_printf_i+0x106>
    dac4:	3145      	adds	r1, #69	; 0x45
    dac6:	700a      	strb	r2, [r1, #0]
    dac8:	4a54      	ldr	r2, [pc, #336]	; (dc1c <_printf_i+0x230>)
    daca:	9203      	str	r2, [sp, #12]
    dacc:	681a      	ldr	r2, [r3, #0]
    dace:	6821      	ldr	r1, [r4, #0]
    dad0:	1d10      	adds	r0, r2, #4
    dad2:	6018      	str	r0, [r3, #0]
    dad4:	6815      	ldr	r5, [r2, #0]
    dad6:	0608      	lsls	r0, r1, #24
    dad8:	d522      	bpl.n	db20 <_printf_i+0x134>
    dada:	07cb      	lsls	r3, r1, #31
    dadc:	d502      	bpl.n	dae4 <_printf_i+0xf8>
    dade:	2320      	movs	r3, #32
    dae0:	4319      	orrs	r1, r3
    dae2:	6021      	str	r1, [r4, #0]
    dae4:	2710      	movs	r7, #16
    dae6:	2d00      	cmp	r5, #0
    dae8:	d103      	bne.n	daf2 <_printf_i+0x106>
    daea:	2320      	movs	r3, #32
    daec:	6822      	ldr	r2, [r4, #0]
    daee:	439a      	bics	r2, r3
    daf0:	6022      	str	r2, [r4, #0]
    daf2:	0023      	movs	r3, r4
    daf4:	2200      	movs	r2, #0
    daf6:	3343      	adds	r3, #67	; 0x43
    daf8:	701a      	strb	r2, [r3, #0]
    dafa:	6863      	ldr	r3, [r4, #4]
    dafc:	60a3      	str	r3, [r4, #8]
    dafe:	2b00      	cmp	r3, #0
    db00:	db5c      	blt.n	dbbc <_printf_i+0x1d0>
    db02:	2204      	movs	r2, #4
    db04:	6821      	ldr	r1, [r4, #0]
    db06:	4391      	bics	r1, r2
    db08:	6021      	str	r1, [r4, #0]
    db0a:	2d00      	cmp	r5, #0
    db0c:	d158      	bne.n	dbc0 <_printf_i+0x1d4>
    db0e:	9e04      	ldr	r6, [sp, #16]
    db10:	2b00      	cmp	r3, #0
    db12:	d064      	beq.n	dbde <_printf_i+0x1f2>
    db14:	0026      	movs	r6, r4
    db16:	9b03      	ldr	r3, [sp, #12]
    db18:	3642      	adds	r6, #66	; 0x42
    db1a:	781b      	ldrb	r3, [r3, #0]
    db1c:	7033      	strb	r3, [r6, #0]
    db1e:	e05e      	b.n	dbde <_printf_i+0x1f2>
    db20:	0648      	lsls	r0, r1, #25
    db22:	d5da      	bpl.n	dada <_printf_i+0xee>
    db24:	b2ad      	uxth	r5, r5
    db26:	e7d8      	b.n	dada <_printf_i+0xee>
    db28:	6809      	ldr	r1, [r1, #0]
    db2a:	681a      	ldr	r2, [r3, #0]
    db2c:	0608      	lsls	r0, r1, #24
    db2e:	d505      	bpl.n	db3c <_printf_i+0x150>
    db30:	1d11      	adds	r1, r2, #4
    db32:	6019      	str	r1, [r3, #0]
    db34:	6813      	ldr	r3, [r2, #0]
    db36:	6962      	ldr	r2, [r4, #20]
    db38:	601a      	str	r2, [r3, #0]
    db3a:	e006      	b.n	db4a <_printf_i+0x15e>
    db3c:	0649      	lsls	r1, r1, #25
    db3e:	d5f7      	bpl.n	db30 <_printf_i+0x144>
    db40:	1d11      	adds	r1, r2, #4
    db42:	6019      	str	r1, [r3, #0]
    db44:	6813      	ldr	r3, [r2, #0]
    db46:	8aa2      	ldrh	r2, [r4, #20]
    db48:	801a      	strh	r2, [r3, #0]
    db4a:	2300      	movs	r3, #0
    db4c:	9e04      	ldr	r6, [sp, #16]
    db4e:	6123      	str	r3, [r4, #16]
    db50:	e054      	b.n	dbfc <_printf_i+0x210>
    db52:	681a      	ldr	r2, [r3, #0]
    db54:	1d11      	adds	r1, r2, #4
    db56:	6019      	str	r1, [r3, #0]
    db58:	6816      	ldr	r6, [r2, #0]
    db5a:	2100      	movs	r1, #0
    db5c:	6862      	ldr	r2, [r4, #4]
    db5e:	0030      	movs	r0, r6
    db60:	f000 f950 	bl	de04 <memchr>
    db64:	2800      	cmp	r0, #0
    db66:	d001      	beq.n	db6c <_printf_i+0x180>
    db68:	1b80      	subs	r0, r0, r6
    db6a:	6060      	str	r0, [r4, #4]
    db6c:	6863      	ldr	r3, [r4, #4]
    db6e:	6123      	str	r3, [r4, #16]
    db70:	2300      	movs	r3, #0
    db72:	9a04      	ldr	r2, [sp, #16]
    db74:	7013      	strb	r3, [r2, #0]
    db76:	e041      	b.n	dbfc <_printf_i+0x210>
    db78:	6923      	ldr	r3, [r4, #16]
    db7a:	0032      	movs	r2, r6
    db7c:	9906      	ldr	r1, [sp, #24]
    db7e:	9805      	ldr	r0, [sp, #20]
    db80:	9d07      	ldr	r5, [sp, #28]
    db82:	47a8      	blx	r5
    db84:	1c43      	adds	r3, r0, #1
    db86:	d043      	beq.n	dc10 <_printf_i+0x224>
    db88:	6823      	ldr	r3, [r4, #0]
    db8a:	2500      	movs	r5, #0
    db8c:	079b      	lsls	r3, r3, #30
    db8e:	d40f      	bmi.n	dbb0 <_printf_i+0x1c4>
    db90:	9b09      	ldr	r3, [sp, #36]	; 0x24
    db92:	68e0      	ldr	r0, [r4, #12]
    db94:	4298      	cmp	r0, r3
    db96:	da3d      	bge.n	dc14 <_printf_i+0x228>
    db98:	0018      	movs	r0, r3
    db9a:	e03b      	b.n	dc14 <_printf_i+0x228>
    db9c:	0022      	movs	r2, r4
    db9e:	2301      	movs	r3, #1
    dba0:	3219      	adds	r2, #25
    dba2:	9906      	ldr	r1, [sp, #24]
    dba4:	9805      	ldr	r0, [sp, #20]
    dba6:	9e07      	ldr	r6, [sp, #28]
    dba8:	47b0      	blx	r6
    dbaa:	1c43      	adds	r3, r0, #1
    dbac:	d030      	beq.n	dc10 <_printf_i+0x224>
    dbae:	3501      	adds	r5, #1
    dbb0:	68e3      	ldr	r3, [r4, #12]
    dbb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    dbb4:	1a9b      	subs	r3, r3, r2
    dbb6:	429d      	cmp	r5, r3
    dbb8:	dbf0      	blt.n	db9c <_printf_i+0x1b0>
    dbba:	e7e9      	b.n	db90 <_printf_i+0x1a4>
    dbbc:	2d00      	cmp	r5, #0
    dbbe:	d0a9      	beq.n	db14 <_printf_i+0x128>
    dbc0:	9e04      	ldr	r6, [sp, #16]
    dbc2:	0028      	movs	r0, r5
    dbc4:	0039      	movs	r1, r7
    dbc6:	f7fe fd77 	bl	c6b8 <__aeabi_uidivmod>
    dbca:	9b03      	ldr	r3, [sp, #12]
    dbcc:	3e01      	subs	r6, #1
    dbce:	5c5b      	ldrb	r3, [r3, r1]
    dbd0:	0028      	movs	r0, r5
    dbd2:	7033      	strb	r3, [r6, #0]
    dbd4:	0039      	movs	r1, r7
    dbd6:	f7fe fce9 	bl	c5ac <__udivsi3>
    dbda:	1e05      	subs	r5, r0, #0
    dbdc:	d1f1      	bne.n	dbc2 <_printf_i+0x1d6>
    dbde:	2f08      	cmp	r7, #8
    dbe0:	d109      	bne.n	dbf6 <_printf_i+0x20a>
    dbe2:	6823      	ldr	r3, [r4, #0]
    dbe4:	07db      	lsls	r3, r3, #31
    dbe6:	d506      	bpl.n	dbf6 <_printf_i+0x20a>
    dbe8:	6863      	ldr	r3, [r4, #4]
    dbea:	6922      	ldr	r2, [r4, #16]
    dbec:	4293      	cmp	r3, r2
    dbee:	dc02      	bgt.n	dbf6 <_printf_i+0x20a>
    dbf0:	2330      	movs	r3, #48	; 0x30
    dbf2:	3e01      	subs	r6, #1
    dbf4:	7033      	strb	r3, [r6, #0]
    dbf6:	9b04      	ldr	r3, [sp, #16]
    dbf8:	1b9b      	subs	r3, r3, r6
    dbfa:	6123      	str	r3, [r4, #16]
    dbfc:	9b07      	ldr	r3, [sp, #28]
    dbfe:	aa09      	add	r2, sp, #36	; 0x24
    dc00:	9300      	str	r3, [sp, #0]
    dc02:	0021      	movs	r1, r4
    dc04:	9b06      	ldr	r3, [sp, #24]
    dc06:	9805      	ldr	r0, [sp, #20]
    dc08:	f7ff fe82 	bl	d910 <_printf_common>
    dc0c:	1c43      	adds	r3, r0, #1
    dc0e:	d1b3      	bne.n	db78 <_printf_i+0x18c>
    dc10:	2001      	movs	r0, #1
    dc12:	4240      	negs	r0, r0
    dc14:	b00b      	add	sp, #44	; 0x2c
    dc16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dc18:	0000ee56 	.word	0x0000ee56
    dc1c:	0000ee45 	.word	0x0000ee45

0000dc20 <_putc_r>:
    dc20:	b570      	push	{r4, r5, r6, lr}
    dc22:	0006      	movs	r6, r0
    dc24:	000d      	movs	r5, r1
    dc26:	0014      	movs	r4, r2
    dc28:	2800      	cmp	r0, #0
    dc2a:	d004      	beq.n	dc36 <_putc_r+0x16>
    dc2c:	6983      	ldr	r3, [r0, #24]
    dc2e:	2b00      	cmp	r3, #0
    dc30:	d101      	bne.n	dc36 <_putc_r+0x16>
    dc32:	f7ff fa0f 	bl	d054 <__sinit>
    dc36:	4b12      	ldr	r3, [pc, #72]	; (dc80 <_putc_r+0x60>)
    dc38:	429c      	cmp	r4, r3
    dc3a:	d111      	bne.n	dc60 <_putc_r+0x40>
    dc3c:	6874      	ldr	r4, [r6, #4]
    dc3e:	68a3      	ldr	r3, [r4, #8]
    dc40:	3b01      	subs	r3, #1
    dc42:	60a3      	str	r3, [r4, #8]
    dc44:	2b00      	cmp	r3, #0
    dc46:	da05      	bge.n	dc54 <_putc_r+0x34>
    dc48:	69a2      	ldr	r2, [r4, #24]
    dc4a:	4293      	cmp	r3, r2
    dc4c:	db12      	blt.n	dc74 <_putc_r+0x54>
    dc4e:	b2eb      	uxtb	r3, r5
    dc50:	2b0a      	cmp	r3, #10
    dc52:	d00f      	beq.n	dc74 <_putc_r+0x54>
    dc54:	6823      	ldr	r3, [r4, #0]
    dc56:	b2e8      	uxtb	r0, r5
    dc58:	1c5a      	adds	r2, r3, #1
    dc5a:	6022      	str	r2, [r4, #0]
    dc5c:	701d      	strb	r5, [r3, #0]
    dc5e:	bd70      	pop	{r4, r5, r6, pc}
    dc60:	4b08      	ldr	r3, [pc, #32]	; (dc84 <_putc_r+0x64>)
    dc62:	429c      	cmp	r4, r3
    dc64:	d101      	bne.n	dc6a <_putc_r+0x4a>
    dc66:	68b4      	ldr	r4, [r6, #8]
    dc68:	e7e9      	b.n	dc3e <_putc_r+0x1e>
    dc6a:	4b07      	ldr	r3, [pc, #28]	; (dc88 <_putc_r+0x68>)
    dc6c:	429c      	cmp	r4, r3
    dc6e:	d1e6      	bne.n	dc3e <_putc_r+0x1e>
    dc70:	68f4      	ldr	r4, [r6, #12]
    dc72:	e7e4      	b.n	dc3e <_putc_r+0x1e>
    dc74:	0022      	movs	r2, r4
    dc76:	0029      	movs	r1, r5
    dc78:	0030      	movs	r0, r6
    dc7a:	f7ff f827 	bl	cccc <__swbuf_r>
    dc7e:	e7ee      	b.n	dc5e <_putc_r+0x3e>
    dc80:	0000edf4 	.word	0x0000edf4
    dc84:	0000ee14 	.word	0x0000ee14
    dc88:	0000edd4 	.word	0x0000edd4

0000dc8c <_sbrk_r>:
    dc8c:	2300      	movs	r3, #0
    dc8e:	b570      	push	{r4, r5, r6, lr}
    dc90:	4c06      	ldr	r4, [pc, #24]	; (dcac <_sbrk_r+0x20>)
    dc92:	0005      	movs	r5, r0
    dc94:	0008      	movs	r0, r1
    dc96:	6023      	str	r3, [r4, #0]
    dc98:	f7f7 fb48 	bl	532c <_sbrk>
    dc9c:	1c43      	adds	r3, r0, #1
    dc9e:	d103      	bne.n	dca8 <_sbrk_r+0x1c>
    dca0:	6823      	ldr	r3, [r4, #0]
    dca2:	2b00      	cmp	r3, #0
    dca4:	d000      	beq.n	dca8 <_sbrk_r+0x1c>
    dca6:	602b      	str	r3, [r5, #0]
    dca8:	bd70      	pop	{r4, r5, r6, pc}
    dcaa:	46c0      	nop			; (mov r8, r8)
    dcac:	20003868 	.word	0x20003868

0000dcb0 <__sread>:
    dcb0:	b570      	push	{r4, r5, r6, lr}
    dcb2:	000c      	movs	r4, r1
    dcb4:	250e      	movs	r5, #14
    dcb6:	5f49      	ldrsh	r1, [r1, r5]
    dcb8:	f000 f8ea 	bl	de90 <_read_r>
    dcbc:	2800      	cmp	r0, #0
    dcbe:	db03      	blt.n	dcc8 <__sread+0x18>
    dcc0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    dcc2:	181b      	adds	r3, r3, r0
    dcc4:	6563      	str	r3, [r4, #84]	; 0x54
    dcc6:	bd70      	pop	{r4, r5, r6, pc}
    dcc8:	89a3      	ldrh	r3, [r4, #12]
    dcca:	4a02      	ldr	r2, [pc, #8]	; (dcd4 <__sread+0x24>)
    dccc:	4013      	ands	r3, r2
    dcce:	81a3      	strh	r3, [r4, #12]
    dcd0:	e7f9      	b.n	dcc6 <__sread+0x16>
    dcd2:	46c0      	nop			; (mov r8, r8)
    dcd4:	ffffefff 	.word	0xffffefff

0000dcd8 <__swrite>:
    dcd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dcda:	001f      	movs	r7, r3
    dcdc:	898b      	ldrh	r3, [r1, #12]
    dcde:	0005      	movs	r5, r0
    dce0:	000c      	movs	r4, r1
    dce2:	0016      	movs	r6, r2
    dce4:	05db      	lsls	r3, r3, #23
    dce6:	d505      	bpl.n	dcf4 <__swrite+0x1c>
    dce8:	230e      	movs	r3, #14
    dcea:	5ec9      	ldrsh	r1, [r1, r3]
    dcec:	2200      	movs	r2, #0
    dcee:	2302      	movs	r3, #2
    dcf0:	f000 f874 	bl	dddc <_lseek_r>
    dcf4:	89a3      	ldrh	r3, [r4, #12]
    dcf6:	4a05      	ldr	r2, [pc, #20]	; (dd0c <__swrite+0x34>)
    dcf8:	0028      	movs	r0, r5
    dcfa:	4013      	ands	r3, r2
    dcfc:	81a3      	strh	r3, [r4, #12]
    dcfe:	0032      	movs	r2, r6
    dd00:	230e      	movs	r3, #14
    dd02:	5ee1      	ldrsh	r1, [r4, r3]
    dd04:	003b      	movs	r3, r7
    dd06:	f000 f81f 	bl	dd48 <_write_r>
    dd0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dd0c:	ffffefff 	.word	0xffffefff

0000dd10 <__sseek>:
    dd10:	b570      	push	{r4, r5, r6, lr}
    dd12:	000c      	movs	r4, r1
    dd14:	250e      	movs	r5, #14
    dd16:	5f49      	ldrsh	r1, [r1, r5]
    dd18:	f000 f860 	bl	dddc <_lseek_r>
    dd1c:	89a3      	ldrh	r3, [r4, #12]
    dd1e:	1c42      	adds	r2, r0, #1
    dd20:	d103      	bne.n	dd2a <__sseek+0x1a>
    dd22:	4a05      	ldr	r2, [pc, #20]	; (dd38 <__sseek+0x28>)
    dd24:	4013      	ands	r3, r2
    dd26:	81a3      	strh	r3, [r4, #12]
    dd28:	bd70      	pop	{r4, r5, r6, pc}
    dd2a:	2280      	movs	r2, #128	; 0x80
    dd2c:	0152      	lsls	r2, r2, #5
    dd2e:	4313      	orrs	r3, r2
    dd30:	81a3      	strh	r3, [r4, #12]
    dd32:	6560      	str	r0, [r4, #84]	; 0x54
    dd34:	e7f8      	b.n	dd28 <__sseek+0x18>
    dd36:	46c0      	nop			; (mov r8, r8)
    dd38:	ffffefff 	.word	0xffffefff

0000dd3c <__sclose>:
    dd3c:	b510      	push	{r4, lr}
    dd3e:	230e      	movs	r3, #14
    dd40:	5ec9      	ldrsh	r1, [r1, r3]
    dd42:	f000 f815 	bl	dd70 <_close_r>
    dd46:	bd10      	pop	{r4, pc}

0000dd48 <_write_r>:
    dd48:	b570      	push	{r4, r5, r6, lr}
    dd4a:	0005      	movs	r5, r0
    dd4c:	0008      	movs	r0, r1
    dd4e:	0011      	movs	r1, r2
    dd50:	2200      	movs	r2, #0
    dd52:	4c06      	ldr	r4, [pc, #24]	; (dd6c <_write_r+0x24>)
    dd54:	6022      	str	r2, [r4, #0]
    dd56:	001a      	movs	r2, r3
    dd58:	f7f7 fac0 	bl	52dc <_write>
    dd5c:	1c43      	adds	r3, r0, #1
    dd5e:	d103      	bne.n	dd68 <_write_r+0x20>
    dd60:	6823      	ldr	r3, [r4, #0]
    dd62:	2b00      	cmp	r3, #0
    dd64:	d000      	beq.n	dd68 <_write_r+0x20>
    dd66:	602b      	str	r3, [r5, #0]
    dd68:	bd70      	pop	{r4, r5, r6, pc}
    dd6a:	46c0      	nop			; (mov r8, r8)
    dd6c:	20003868 	.word	0x20003868

0000dd70 <_close_r>:
    dd70:	2300      	movs	r3, #0
    dd72:	b570      	push	{r4, r5, r6, lr}
    dd74:	4c06      	ldr	r4, [pc, #24]	; (dd90 <_close_r+0x20>)
    dd76:	0005      	movs	r5, r0
    dd78:	0008      	movs	r0, r1
    dd7a:	6023      	str	r3, [r4, #0]
    dd7c:	f7f7 fae8 	bl	5350 <_close>
    dd80:	1c43      	adds	r3, r0, #1
    dd82:	d103      	bne.n	dd8c <_close_r+0x1c>
    dd84:	6823      	ldr	r3, [r4, #0]
    dd86:	2b00      	cmp	r3, #0
    dd88:	d000      	beq.n	dd8c <_close_r+0x1c>
    dd8a:	602b      	str	r3, [r5, #0]
    dd8c:	bd70      	pop	{r4, r5, r6, pc}
    dd8e:	46c0      	nop			; (mov r8, r8)
    dd90:	20003868 	.word	0x20003868

0000dd94 <_fstat_r>:
    dd94:	2300      	movs	r3, #0
    dd96:	b570      	push	{r4, r5, r6, lr}
    dd98:	4c06      	ldr	r4, [pc, #24]	; (ddb4 <_fstat_r+0x20>)
    dd9a:	0005      	movs	r5, r0
    dd9c:	0008      	movs	r0, r1
    dd9e:	0011      	movs	r1, r2
    dda0:	6023      	str	r3, [r4, #0]
    dda2:	f7f7 fad8 	bl	5356 <_fstat>
    dda6:	1c43      	adds	r3, r0, #1
    dda8:	d103      	bne.n	ddb2 <_fstat_r+0x1e>
    ddaa:	6823      	ldr	r3, [r4, #0]
    ddac:	2b00      	cmp	r3, #0
    ddae:	d000      	beq.n	ddb2 <_fstat_r+0x1e>
    ddb0:	602b      	str	r3, [r5, #0]
    ddb2:	bd70      	pop	{r4, r5, r6, pc}
    ddb4:	20003868 	.word	0x20003868

0000ddb8 <_isatty_r>:
    ddb8:	2300      	movs	r3, #0
    ddba:	b570      	push	{r4, r5, r6, lr}
    ddbc:	4c06      	ldr	r4, [pc, #24]	; (ddd8 <_isatty_r+0x20>)
    ddbe:	0005      	movs	r5, r0
    ddc0:	0008      	movs	r0, r1
    ddc2:	6023      	str	r3, [r4, #0]
    ddc4:	f7f7 facc 	bl	5360 <_isatty>
    ddc8:	1c43      	adds	r3, r0, #1
    ddca:	d103      	bne.n	ddd4 <_isatty_r+0x1c>
    ddcc:	6823      	ldr	r3, [r4, #0]
    ddce:	2b00      	cmp	r3, #0
    ddd0:	d000      	beq.n	ddd4 <_isatty_r+0x1c>
    ddd2:	602b      	str	r3, [r5, #0]
    ddd4:	bd70      	pop	{r4, r5, r6, pc}
    ddd6:	46c0      	nop			; (mov r8, r8)
    ddd8:	20003868 	.word	0x20003868

0000dddc <_lseek_r>:
    dddc:	b570      	push	{r4, r5, r6, lr}
    ddde:	0005      	movs	r5, r0
    dde0:	0008      	movs	r0, r1
    dde2:	0011      	movs	r1, r2
    dde4:	2200      	movs	r2, #0
    dde6:	4c06      	ldr	r4, [pc, #24]	; (de00 <_lseek_r+0x24>)
    dde8:	6022      	str	r2, [r4, #0]
    ddea:	001a      	movs	r2, r3
    ddec:	f7f7 faba 	bl	5364 <_lseek>
    ddf0:	1c43      	adds	r3, r0, #1
    ddf2:	d103      	bne.n	ddfc <_lseek_r+0x20>
    ddf4:	6823      	ldr	r3, [r4, #0]
    ddf6:	2b00      	cmp	r3, #0
    ddf8:	d000      	beq.n	ddfc <_lseek_r+0x20>
    ddfa:	602b      	str	r3, [r5, #0]
    ddfc:	bd70      	pop	{r4, r5, r6, pc}
    ddfe:	46c0      	nop			; (mov r8, r8)
    de00:	20003868 	.word	0x20003868

0000de04 <memchr>:
    de04:	b2c9      	uxtb	r1, r1
    de06:	1882      	adds	r2, r0, r2
    de08:	4290      	cmp	r0, r2
    de0a:	d101      	bne.n	de10 <memchr+0xc>
    de0c:	2000      	movs	r0, #0
    de0e:	4770      	bx	lr
    de10:	7803      	ldrb	r3, [r0, #0]
    de12:	428b      	cmp	r3, r1
    de14:	d0fb      	beq.n	de0e <memchr+0xa>
    de16:	3001      	adds	r0, #1
    de18:	e7f6      	b.n	de08 <memchr+0x4>

0000de1a <memmove>:
    de1a:	b510      	push	{r4, lr}
    de1c:	4288      	cmp	r0, r1
    de1e:	d902      	bls.n	de26 <memmove+0xc>
    de20:	188b      	adds	r3, r1, r2
    de22:	4298      	cmp	r0, r3
    de24:	d308      	bcc.n	de38 <memmove+0x1e>
    de26:	2300      	movs	r3, #0
    de28:	429a      	cmp	r2, r3
    de2a:	d007      	beq.n	de3c <memmove+0x22>
    de2c:	5ccc      	ldrb	r4, [r1, r3]
    de2e:	54c4      	strb	r4, [r0, r3]
    de30:	3301      	adds	r3, #1
    de32:	e7f9      	b.n	de28 <memmove+0xe>
    de34:	5c8b      	ldrb	r3, [r1, r2]
    de36:	5483      	strb	r3, [r0, r2]
    de38:	3a01      	subs	r2, #1
    de3a:	d2fb      	bcs.n	de34 <memmove+0x1a>
    de3c:	bd10      	pop	{r4, pc}

0000de3e <__malloc_lock>:
    de3e:	4770      	bx	lr

0000de40 <__malloc_unlock>:
    de40:	4770      	bx	lr

0000de42 <_realloc_r>:
    de42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    de44:	0007      	movs	r7, r0
    de46:	000d      	movs	r5, r1
    de48:	0016      	movs	r6, r2
    de4a:	2900      	cmp	r1, #0
    de4c:	d105      	bne.n	de5a <_realloc_r+0x18>
    de4e:	0011      	movs	r1, r2
    de50:	f7ff fa56 	bl	d300 <_malloc_r>
    de54:	0004      	movs	r4, r0
    de56:	0020      	movs	r0, r4
    de58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    de5a:	2a00      	cmp	r2, #0
    de5c:	d103      	bne.n	de66 <_realloc_r+0x24>
    de5e:	f7ff fa05 	bl	d26c <_free_r>
    de62:	0034      	movs	r4, r6
    de64:	e7f7      	b.n	de56 <_realloc_r+0x14>
    de66:	f000 f827 	bl	deb8 <_malloc_usable_size_r>
    de6a:	002c      	movs	r4, r5
    de6c:	4286      	cmp	r6, r0
    de6e:	d9f2      	bls.n	de56 <_realloc_r+0x14>
    de70:	0031      	movs	r1, r6
    de72:	0038      	movs	r0, r7
    de74:	f7ff fa44 	bl	d300 <_malloc_r>
    de78:	1e04      	subs	r4, r0, #0
    de7a:	d0ec      	beq.n	de56 <_realloc_r+0x14>
    de7c:	0029      	movs	r1, r5
    de7e:	0032      	movs	r2, r6
    de80:	f7fe fd67 	bl	c952 <memcpy>
    de84:	0029      	movs	r1, r5
    de86:	0038      	movs	r0, r7
    de88:	f7ff f9f0 	bl	d26c <_free_r>
    de8c:	e7e3      	b.n	de56 <_realloc_r+0x14>
	...

0000de90 <_read_r>:
    de90:	b570      	push	{r4, r5, r6, lr}
    de92:	0005      	movs	r5, r0
    de94:	0008      	movs	r0, r1
    de96:	0011      	movs	r1, r2
    de98:	2200      	movs	r2, #0
    de9a:	4c06      	ldr	r4, [pc, #24]	; (deb4 <_read_r+0x24>)
    de9c:	6022      	str	r2, [r4, #0]
    de9e:	001a      	movs	r2, r3
    dea0:	f7f7 f9fa 	bl	5298 <_read>
    dea4:	1c43      	adds	r3, r0, #1
    dea6:	d103      	bne.n	deb0 <_read_r+0x20>
    dea8:	6823      	ldr	r3, [r4, #0]
    deaa:	2b00      	cmp	r3, #0
    deac:	d000      	beq.n	deb0 <_read_r+0x20>
    deae:	602b      	str	r3, [r5, #0]
    deb0:	bd70      	pop	{r4, r5, r6, pc}
    deb2:	46c0      	nop			; (mov r8, r8)
    deb4:	20003868 	.word	0x20003868

0000deb8 <_malloc_usable_size_r>:
    deb8:	1f0b      	subs	r3, r1, #4
    deba:	681b      	ldr	r3, [r3, #0]
    debc:	1f18      	subs	r0, r3, #4
    debe:	2b00      	cmp	r3, #0
    dec0:	da01      	bge.n	dec6 <_malloc_usable_size_r+0xe>
    dec2:	580b      	ldr	r3, [r1, r0]
    dec4:	18c0      	adds	r0, r0, r3
    dec6:	4770      	bx	lr

0000dec8 <__FUNCTION__.13046>:
    dec8:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
    ded8:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
    dee8:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
    def8:	746c 6320 646d 0000 0dec 0000 0dbc 0000     lt cmd..........
    df08:	0db4 0000 0dcc 0000 0dc4 0000 0de4 0000     ................
    df18:	0dd4 0000 0ddc 0000                         ........

0000df20 <__FUNCTION__.12294>:
    df20:	6968 5f66 6573 646e 0000 0000               hif_send....

0000df2c <__FUNCTION__.12304>:
    df2c:	6968 5f66 7369 0072                         hif_isr.

0000df34 <__FUNCTION__.12313>:
    df34:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

0000df44 <__FUNCTION__.12325>:
    df44:	6968 5f66 6572 6563 7669 0065               hif_receive.

0000df50 <__FUNCTION__.12341>:
    df50:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
    df60:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
    df70:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
    df80:	6961 006c 6828 6669 2029 6461 7264 7365     ail.(hif) addres
    df90:	2073 7562 2073 6166 6c69 0000 6828 6669     s bus fail..(hif
    dfa0:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
    dfb0:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
    dfc0:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
    dfd0:	3d20 2520 3230 3e58 000a 0000 4957 4946      = %02X>....WIFI
    dfe0:	6320 6c61 626c 6361 206b 7369 6e20 746f      callback is not
    dff0:	7220 6765 7369 6574 6572 0064 6353 6b6f      registered.Scok
    e000:	7465 6320 6c61 626c 6361 206b 7369 6e20     et callback is n
    e010:	746f 7220 6765 7369 6574 6572 0064 0000     ot registered...
    e020:	744f 2061 6163 6c6c 6162 6b63 6920 2073     Ota callback is 
    e030:	6f6e 2074 6572 6967 7473 7265 6465 0000     not registered..
    e040:	7243 7079 6f74 6320 6c61 626c 6361 206b     Crypto callback 
    e050:	7369 6e20 746f 7220 6765 7369 6574 6572     is not registere
    e060:	0064 0000 6953 6d67 2061 6163 6c6c 6162     d...Sigma callba
    e070:	6b63 6920 2073 6f6e 2074 6572 6967 7473     ck is not regist
    e080:	7265 6465 0000 0000 6828 6669 2029 6e69     ered....(hif) in
    e090:	6176 696c 2064 7267 756f 2070 4449 0000     valid group ID..
    e0a0:	6828 6669 2029 6f68 7473 6120 7070 6420     (hif) host app d
    e0b0:	6469 276e 2074 6573 2074 5852 4420 6e6f     idn't set RX Don
    e0c0:	2065 253c 3e75 253c 3e58 000a 6828 6669     e <%u><%X>..(hif
    e0d0:	2029 7257 6e6f 2067 6953 657a 0000 0000     ) Wrong Size....
    e0e0:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
    e0f0:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
    e100:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
    e110:	746e 7265 7572 7470 7220 6765 0000 0000     nterrupt reg....
    e120:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
    e130:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
    e140:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
    e150:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
    e160:	6176 696c 2064 7261 7567 656d 746e 0000     valid argument..
    e170:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
    e180:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
    e190:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
    e1a0:	6666 7265 7320 7a69 2065 253c 3e75 253c     ffer size <%u><%
    e1b0:	756c 0a3e 0000 0000 5041 2050 6552 7571     lu>.....APP Requ
    e1c0:	7365 6574 2064 6441 7264 7365 2073 6562     ested Address be
    e1d0:	6f79 646e 7420 6568 7220 6365 7669 6465     yond the recived
    e1e0:	6220 6675 6566 2072 6461 7264 7365 2073      buffer address 
    e1f0:	6e61 2064 656c 676e 6874 0000 5247 2070     and length..GRp 
    e200:	203f 6425 000a 0000 4128 5050 2829 4e49     ? %d....(APP)(IN
    e210:	4f46 0029 6c53 776f 6e69 2067 6f64 6e77     FO).Slowing down
    e220:	2e2e 002e 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
    e230:	7720 6b61 7075 7420 6568 6320 6968 0070      wakup the chip.

0000e240 <__FUNCTION__.12276>:
    e240:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

0000e24c <__FUNCTION__.12305>:
    e24c:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

0000e25c <__FUNCTION__.12336>:
    e25c:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
    e26c:	735f 0063 6f43 666e 696c 7463 6465 4920     _sc.Conflicted I
    e27c:	2050 2022 7525 252e 2e75 7525 252e 2075     P " %u.%u.%u.%u 
    e28c:	2022 000a 4552 2051 6f4e 2074 6564 6966     " ..REQ Not defi
    e29c:	656e 2064 6425 000a 654b 2079 7369 6e20     ned %d..Key is n
    e2ac:	746f 7620 6c61 6469 0000 0000 6e49 6176     ot valid....Inva
    e2bc:	696c 2064 654b 0079 5353 4449 4c20 4e45     lid Key.SSID LEN
    e2cc:	4920 564e 4c41 4449 0000 0000 4843 4920      INVALID....CH I
    e2dc:	564e 4c41 4449 0000 6e49 6176 696c 2064     NVALID..Invalid 
    e2ec:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
    e2fc:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
    e30c:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
    e31c:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
    e32c:	2079 656c 676e 6874 0000 0000 6e75 6564     y length....unde
    e33c:	6966 656e 2064 6573 2063 7974 6570 0000     fined sec type..
    e34c:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
    e35c:	2520 2e75 7525 252e 2075 7653 726e 7665      %u.%u.%u Svnrev
    e36c:	2520 0a75 0000 0000 6946 6d72 6177 6572      %u.....Firmware
    e37c:	4220 6975 646c 2520 2073 6954 656d 2520      Build %s Time %
    e38c:	0a73 0000 6946 6d72 6177 6572 4d20 6e69     s...Firmware Min
    e39c:	6420 6972 6576 2072 6576 2072 203a 7525      driver ver : %u
    e3ac:	252e 2e75 7525 000a 7244 7669 7265 7620     .%u.%u..Driver v
    e3bc:	7265 203a 7525 252e 2e75 7525 000a 0000     er: %u.%u.%u....
    e3cc:	3132 333a 3a39 3431 0000 0000 7041 2072     21:39:14....Apr 
    e3dc:	3132 3220 3130 0039 7244 7669 7265 6220     21 2019.Driver b
    e3ec:	6975 746c 6120 2074 7325 2509 0a73 0000     uilt at %s.%s...
    e3fc:	694d 6d73 7461 6863 4620 7269 616d 7277     Mismatch Firmawr
    e40c:	2065 6556 7372 6f69 006e 0000               e Version...

0000e418 <__FUNCTION__.12133>:
    e418:	6863 7069 775f 6b61 0065 0000               chip_wake...

0000e424 <__FUNCTION__.12182>:
    e424:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
    e434:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
    e444:	7a69 0065 7542 2073 7265 6f72 2072 3528     ize.Bus error (5
    e454:	2e29 6425 2520 786c 000a 0000 6146 6c69     ).%d %lx....Fail
    e464:	6465 7420 206f 6177 756b 2070 6874 2065     ed to wakup the 
    e474:	6863 7069 0000 0000 7244 7669 7265 6556     chip....DriverVe
    e484:	4972 666e 3a6f 3020 2578 3830 786c 000a     rInfo: 0x%08lx..

0000e494 <__FUNCTION__.12180>:
    e494:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

0000e4a0 <__FUNCTION__.12187>:
    e4a0:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
    e4b0:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
    e4c0:	645f 6965 696e 2074 6166 6c69 0000 0000     _deinit fail....
    e4d0:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
    e4e0:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
    e4f0:	6c69 0000 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
    e500:	6166 6c69 6920 696e 2074 7562 0073 0000     fail init bus...
    e510:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
    e520:	6920 746e 7265 7572 7470 2e73 002e 0000      interrupts.....
    e530:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
    e540:	206c 6e69 7469 6220 7375 0000 6843 7069     l init bus..Chip
    e550:	4920 2044 6c25 0a78 0000 0000 1dcc 0000      ID %lx.........
    e560:	1dcc 0000 1dfc 0000 1d7e 0000 1da2 0000     ........~.......
    e570:	1db0 0000 1de2 0000 1de2 0000 1e2a 0000     ............*...
    e580:	1d62 0000 1e64 0000 1e64 0000 1e64 0000     b...d...d...d...
    e590:	1e64 0000 1dbe 0000 c9c3 cac4               d...........

0000e59c <__FUNCTION__.11449>:
    e59c:	7073 5f69 6d63 0064                         spi_cmd.

0000e5a4 <__FUNCTION__.11456>:
    e5a4:	7073 5f69 6164 6174 725f 7073 0000 0000     spi_data_rsp....

0000e5b4 <__FUNCTION__.11465>:
    e5b4:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

0000e5c0 <__FUNCTION__.11481>:
    e5c0:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

0000e5d0 <__FUNCTION__.11496>:
    e5d0:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

0000e5e0 <__FUNCTION__.11508>:
    e5e0:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

0000e5f0 <__FUNCTION__.11519>:
    e5f0:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

0000e600 <__FUNCTION__.11531>:
    e600:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

0000e610 <__FUNCTION__.11544>:
    e610:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

0000e61c <__FUNCTION__.11565>:
    e61c:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

0000e628 <crc7_syndrome_table>:
    e628:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
    e638:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
    e648:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
    e658:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
    e668:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
    e678:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
    e688:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
    e698:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
    e6a8:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
    e6b8:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
    e6c8:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
    e6d8:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
    e6e8:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
    e6f8:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
    e708:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
    e718:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
    e728:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e738:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    e748:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
    e758:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
    e768:	7469 2068 5243 2043 666f 2e66 2e2e 0000     ith CRC off.....
    e778:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e788:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    e798:	7270 746f 636f 6c6f 2e2e 002e 6e5b 696d     protocol....[nmi
    e7a8:	7320 6970 3a5d 4620 6961 656c 2064 6e69      spi]: Failed in
    e7b8:	6574 6e72 6c61 7720 6972 6574 7020 6f72     ternal write pro
    e7c8:	6f74 6f63 206c 6572 2e67 2e2e 0000 0000     tocol reg.......
    e7d8:	6e5b 696d 7320 6970 3a5d 4620 6961 206c     [nmi spi]: Fail 
    e7e8:	6d63 2064 6572 6461 6320 6968 2070 6469     cmd read chip id
    e7f8:	2e2e 002e 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e808:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
    e818:	6c62 636f 206b 2528 3830 2978 2e2e 0a2e     block (%08x)....
    e828:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e838:	6961 656c 2064 6d63 2064 6572 7073 6e6f     ailed cmd respon
    e848:	6573 202c 6572 6461 6220 6f6c 6b63 2820     se, read block (
    e858:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
    e868:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    e878:	636f 206b 6164 6174 7220 6165 2e64 2e2e     ock data read...
    e888:	0000 0000 6552 6573 2074 6e61 2064 6572     ....Reset and re
    e898:	7274 2079 6425 2520 786c 2520 0a64 0000     try %d %lx %d...
    e8a8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e8b8:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
    e8c8:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
    e8d8:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
    e8e8:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
    e8f8:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
    e908:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
    e918:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    e928:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
    e938:	7562 2073 7265 6f72 2e72 2e2e 0000 0000     bus error.......
    e948:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e958:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
    e968:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
    e978:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e988:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
    e998:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
    e9a8:	7265 6f72 2e72 2e2e 0000 0000 6e5b 696d     error.......[nmi
    e9b8:	7320 6970 3a5d 4620 6961 656c 2064 7562      spi]: Failed bu
    e9c8:	2073 7265 6f72 2e72 2e2e 0000 6e5b 696d     s error.....[nmi
    e9d8:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    e9e8:	6174 7220 7365 6f70 736e 2065 6572 6461     ta response read
    e9f8:	202c 7825 2520 2078 7825 000a 6e5b 696d     , %x %x %x..[nmi
    ea08:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    ea18:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
    ea28:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    ea38:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
    ea48:	6220 7375 6520 7272 726f 2e2e 002e 0000      bus error......
    ea58:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    ea68:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
    ea78:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
    ea88:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    ea98:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
    eaa8:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
    eab8:	6f72 2e72 2e2e 0000 6e5b 696d 7320 6970     ror.....[nmi spi
    eac8:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
    ead8:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
    eae8:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
    eaf8:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    eb08:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
    eb18:	7272 726f 2e2e 002e 6e5b 696d 7320 6970     rror....[nmi spi
    eb28:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    eb38:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
    eb48:	7375 6520 7272 726f 2e2e 002e 6e5b 696d     us error....[nmi
    eb58:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
    eb68:	2c64 7220 6165 2064 6572 2067 2528 3830     d, read reg (%08
    eb78:	2978 2e2e 0a2e 0000 6e5b 696d 7320 6970     x)......[nmi spi
    eb88:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
    eb98:	7073 6e6f 6573 202c 6572 6461 7220 6765     sponse, read reg
    eba8:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
    ebb8:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    ebc8:	6174 7220 6165 2e64 2e2e 0000 6552 6573     ta read.....Rese
    ebd8:	2074 6e61 2064 6572 7274 2079 6425 2520     t and retry %d %
    ebe8:	786c 000a 6e5b 696d 7320 6970 3a5d 4620     lx..[nmi spi]: F
    ebf8:	6961 656c 2064 6d63 2c64 7720 6972 6574     ailed cmd, write
    ec08:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
    ec18:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    ec28:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
    ec38:	7277 7469 2065 6572 2067 2528 3830 2978     write reg (%08x)
    ec48:	2e2e 0a2e 0000 0000 6552 6573 2074 6e61     ........Reset an
    ec58:	2064 6572 7274 2079 6425 2520 786c 2520     d retry %d %lx %
    ec68:	786c 000a 4528 5252 2952 7543 7272 6e65     lx..(ERRR)Curren
    ec78:	2074 253c 3e64 000a 6f53 6b63 7420 206f     t <%d>..Sock to 
    ec88:	6564 656c 6574 3c20 6425 0a3e 0000 0000     delete <%d>.....
    ec98:	6f53 6b63 7465 2520 2064 6573 7373 6f69     Socket %d sessio
    eca8:	206e 4449 3d20 2520 0d64 000a 0800 4200     n ID = %d......B
    ecb8:	0c00 4200 1000 4200 1400 4200 1800 4200     ...B...B...B...B
    ecc8:	1c00 4200 4566 0000 4562 0000 4562 0000     ...BfE..bE..bE..
    ecd8:	45c8 0000 45c8 0000 457a 0000 456c 0000     .E...E..zE..lE..
    ece8:	4580 0000 45b6 0000 4804 0000 47e4 0000     .E...E...H...G..
    ecf8:	47e4 0000 4870 0000 47f6 0000 4812 0000     .G..pH...G...H..
    ed08:	47e8 0000 4820 0000 4860 0000 2c00 4200     .G.. H..`H...,.B
    ed18:	3000 4200 3400 4200 009c 0000 61a4 0000     .0.B.4.B.....a..
    ed28:	62ee 0000 617c 0000 62f6 0000 6184 0000     .b..|a...b...a..
    ed38:	618c 0000 6194 0000 619c 0000               .a...a...a..

0000ed44 <tc_interrupt_vectors.11908>:
    ed44:	1312 0014 77f8 0000 7810 0000 782c 0000     .....w...x..,x..
    ed54:	785c 0000 789e 0000 7a5c 0000 7986 0000     \x...x..\z...y..
    ed64:	79b0 0000 7a5c 0000 79dc 0000 7a22 0000     .y..\z...y.."z..
    ed74:	7a72 0000 7a60 0000 7af0 0000 7afc 0000     rz..`z...z...z..
    ed84:	7b08 0000 7b14 0000 7b20 0000 7b2c 0000     .{...{.. {..,{..
    ed94:	7b38 0000 7b44 0000 7325 0000               8{..D{..%s..

0000eda0 <tc_interrupt_vectors.12906>:
    eda0:	1312 0014 3231 3433 3635 3837 0000 0000     ....12345678....
    edb0:	4544 4f4d 415f 0050 4150 204e 6f43 726f     DEMO_AP.PAN Coor
    edc0:	6964 616e 6f74 0072 302d 2578 3430 0058     dinator.-0x%04X.

0000edd0 <_global_impure_ptr>:
    edd0:	0178 2000                                   x.. 

0000edd4 <__sf_fake_stderr>:
	...

0000edf4 <__sf_fake_stdin>:
	...

0000ee14 <__sf_fake_stdout>:
	...
    ee34:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    ee44:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    ee54:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    ee64:	6665 0000                                   ef..

0000ee68 <_init>:
    ee68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ee6a:	46c0      	nop			; (mov r8, r8)
    ee6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ee6e:	bc08      	pop	{r3}
    ee70:	469e      	mov	lr, r3
    ee72:	4770      	bx	lr

0000ee74 <__init_array_start>:
    ee74:	000000dd 	.word	0x000000dd

0000ee78 <_fini>:
    ee78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ee7a:	46c0      	nop			; (mov r8, r8)
    ee7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ee7e:	bc08      	pop	{r3}
    ee80:	469e      	mov	lr, r3
    ee82:	4770      	bx	lr

0000ee84 <__fini_array_start>:
    ee84:	000000b5 	.word	0x000000b5
