<stg><name>sha256_update</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="19">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="5">
<condition id="20">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:0  %ctx_datalen = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_datalen"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:1  %ctx_state_7 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:2  %ctx_state_6 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:3  %ctx_state_5 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:4  %ctx_state_4 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:5  %ctx_state_3 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:6  %ctx_state_2 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:7  %ctx_state_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:8  %ctx_state = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:9  %ctx_bitlen_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_bitlen_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:10  %ctx_bitlen = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_bitlen"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %len)

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %p_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_read45 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read45"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_read34 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)

]]></Node>
<StgValue><ssdm name="p_read34"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %p_read23 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read23"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_read12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read12"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %ctx_datalen_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)

]]></Node>
<StgValue><ssdm name="ctx_datalen_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
:23  %tmp_7 = trunc i32 %len_read to i8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store i32 %p_read12, i32* %ctx_bitlen

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  store i32 %p_read23, i32* %ctx_bitlen_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  store i32 %p_read34, i32* %ctx_state

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  store i32 %p_read45, i32* %ctx_state_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  store i32 %p_read_5, i32* %ctx_state_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  store i32 %p_read_4, i32* %ctx_state_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  store i32 %p_read_3, i32* %ctx_state_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  store i32 %p_read_2, i32* %ctx_state_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  store i32 %p_read_1, i32* %ctx_state_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  store i32 %p_read, i32* %ctx_state_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  store i32 %ctx_datalen_read_1, i32* %ctx_datalen

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i = phi i7 [ 0, %0 ], [ %i_1, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge:1  %i_cast = zext i7 %i to i8

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %exitcond = icmp eq i8 %i_cast, %tmp_7

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 64, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:4  %i_1 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp = zext i7 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_addr = getelementptr [64 x i8]* %data, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
:3  %data_load = load i8* %data_addr, align 1

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
:0  %ctx_datalen_load_1 = load i32* %ctx_datalen

]]></Node>
<StgValue><ssdm name="ctx_datalen_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
:1  %ctx_state_7_load = load i32* %ctx_state_7

]]></Node>
<StgValue><ssdm name="ctx_state_7_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
:2  %ctx_state_6_load = load i32* %ctx_state_6

]]></Node>
<StgValue><ssdm name="ctx_state_6_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
:3  %ctx_state_5_load = load i32* %ctx_state_5

]]></Node>
<StgValue><ssdm name="ctx_state_5_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
:4  %ctx_state_4_load = load i32* %ctx_state_4

]]></Node>
<StgValue><ssdm name="ctx_state_4_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:5  %ctx_state_3_load = load i32* %ctx_state_3

]]></Node>
<StgValue><ssdm name="ctx_state_3_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
:6  %ctx_state_2_load = load i32* %ctx_state_2

]]></Node>
<StgValue><ssdm name="ctx_state_2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
:7  %ctx_state_1_load = load i32* %ctx_state_1

]]></Node>
<StgValue><ssdm name="ctx_state_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
:8  %ctx_state_load = load i32* %ctx_state

]]></Node>
<StgValue><ssdm name="ctx_state_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
:9  %ctx_bitlen_1_load_1 = load i32* %ctx_bitlen_1

]]></Node>
<StgValue><ssdm name="ctx_bitlen_1_load_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
:10  %ctx_bitlen_load_1 = load i32* %ctx_bitlen

]]></Node>
<StgValue><ssdm name="ctx_bitlen_load_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:11  %mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %ctx_datalen_load_1, 0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:12  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %ctx_bitlen_load_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:13  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %ctx_bitlen_1_load_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:14  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %ctx_state_load, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:15  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %ctx_state_1_load, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:16  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %ctx_state_2_load, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:17  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %ctx_state_3_load, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:18  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %ctx_state_4_load, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:19  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %ctx_state_5_load, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:20  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %ctx_state_6_load, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:21  %mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %ctx_state_7_load, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="352">
<![CDATA[
:22  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
:0  %ctx_datalen_load = load i32* %ctx_datalen

]]></Node>
<StgValue><ssdm name="ctx_datalen_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
:3  %data_load = load i8* %data_addr, align 1

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_1 = zext i32 %ctx_datalen_load to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="ctx_data_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:6  store i8 %data_load, i8* %ctx_data_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_2 = add i32 %ctx_datalen_load, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3 = icmp eq i32 %tmp_2, 64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_3, label %._crit_edge1, label %._crit_edge.backedge.pre

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.backedge.pre:0  store i32 %tmp_2, i32* %ctx_datalen

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge.pre:1  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:0  %ctx_state_7_load_1 = load i32* %ctx_state_7

]]></Node>
<StgValue><ssdm name="ctx_state_7_load_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:1  %ctx_state_6_load_1 = load i32* %ctx_state_6

]]></Node>
<StgValue><ssdm name="ctx_state_6_load_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:2  %ctx_state_5_load_1 = load i32* %ctx_state_5

]]></Node>
<StgValue><ssdm name="ctx_state_5_load_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:3  %ctx_state_4_load_1 = load i32* %ctx_state_4

]]></Node>
<StgValue><ssdm name="ctx_state_4_load_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:4  %ctx_state_3_load_1 = load i32* %ctx_state_3

]]></Node>
<StgValue><ssdm name="ctx_state_3_load_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:5  %ctx_state_2_load_1 = load i32* %ctx_state_2

]]></Node>
<StgValue><ssdm name="ctx_state_2_load_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:6  %ctx_state_1_load_1 = load i32* %ctx_state_1

]]></Node>
<StgValue><ssdm name="ctx_state_1_load_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:7  %ctx_state_load_1 = load i32* %ctx_state

]]></Node>
<StgValue><ssdm name="ctx_state_load_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8">
<![CDATA[
._crit_edge1:10  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_load_1, i32 %ctx_state_1_load_1, i32 %ctx_state_2_load_1, i32 %ctx_state_3_load_1, i32 %ctx_state_4_load_1, i32 %ctx_state_5_load_1, i32 %ctx_state_6_load_1, i32 %ctx_state_7_load_1, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:33  store i32 0, i32* %ctx_datalen

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:8  %ctx_bitlen_1_load = load i32* %ctx_bitlen_1

]]></Node>
<StgValue><ssdm name="ctx_bitlen_1_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:9  %ctx_bitlen_load = load i32* %ctx_bitlen

]]></Node>
<StgValue><ssdm name="ctx_bitlen_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8">
<![CDATA[
._crit_edge1:10  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_load_1, i32 %ctx_state_1_load_1, i32 %ctx_state_2_load_1, i32 %ctx_state_3_load_1, i32 %ctx_state_4_load_1, i32 %ctx_state_5_load_1, i32 %ctx_state_6_load_1, i32 %ctx_state_7_load_1, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge1:11  %ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="ctx_state_0_ret"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge1:12  %ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="ctx_state_1_ret"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge1:13  %ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="ctx_state_2_ret"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge1:14  %ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="ctx_state_3_ret"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge1:15  %ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="ctx_state_4_ret"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge1:16  %ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="ctx_state_5_ret"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge1:17  %ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="ctx_state_6_ret"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge1:18  %ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="ctx_state_7_ret"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:19  %tmp_4 = icmp ugt i32 %ctx_bitlen_load, -513

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:20  %tmp_5 = add i32 %ctx_bitlen_1_load, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1:21  %tmp_5_ctx_bitlen_1 = select i1 %tmp_4, i32 %tmp_5, i32 %ctx_bitlen_1_load

]]></Node>
<StgValue><ssdm name="tmp_5_ctx_bitlen_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:22  %tmp_6 = add i32 %ctx_bitlen_load, 512

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:23  store i32 %tmp_6, i32* %ctx_bitlen

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:24  store i32 %tmp_5_ctx_bitlen_1, i32* %ctx_bitlen_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:25  store i32 %ctx_state_0_ret, i32* %ctx_state

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:26  store i32 %ctx_state_1_ret, i32* %ctx_state_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:27  store i32 %ctx_state_2_ret, i32* %ctx_state_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:28  store i32 %ctx_state_3_ret, i32* %ctx_state_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:29  store i32 %ctx_state_4_ret, i32* %ctx_state_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:30  store i32 %ctx_state_5_ret, i32* %ctx_state_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:31  store i32 %ctx_state_6_ret, i32* %ctx_state_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:32  store i32 %ctx_state_7_ret, i32* %ctx_state_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:34  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="128" name="ctx_data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="ctx_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="ctx_datalen_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_datalen_read"/></StgValue>
</port>
<port id="130" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="131" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="132" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="133" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="134" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="135" name="p_read6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read6"/></StgValue>
</port>
<port id="136" name="p_read7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read7"/></StgValue>
</port>
<port id="137" name="p_read8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read8"/></StgValue>
</port>
<port id="138" name="p_read9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read9"/></StgValue>
</port>
<port id="139" name="p_read10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read10"/></StgValue>
</port>
<port id="140" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="len" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="len"/></StgValue>
</port>
<port id="142" name="k" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="144" from="StgValue_143" to="ctx_datalen" fromId="143" toId="6">
</dataflow>
<dataflow id="145" from="StgValue_143" to="ctx_state_7" fromId="143" toId="7">
</dataflow>
<dataflow id="146" from="StgValue_143" to="ctx_state_6" fromId="143" toId="8">
</dataflow>
<dataflow id="147" from="StgValue_143" to="ctx_state_5" fromId="143" toId="9">
</dataflow>
<dataflow id="148" from="StgValue_143" to="ctx_state_4" fromId="143" toId="10">
</dataflow>
<dataflow id="149" from="StgValue_143" to="ctx_state_3" fromId="143" toId="11">
</dataflow>
<dataflow id="150" from="StgValue_143" to="ctx_state_2" fromId="143" toId="12">
</dataflow>
<dataflow id="151" from="StgValue_143" to="ctx_state_1" fromId="143" toId="13">
</dataflow>
<dataflow id="152" from="StgValue_143" to="ctx_state" fromId="143" toId="14">
</dataflow>
<dataflow id="153" from="StgValue_143" to="ctx_bitlen_1" fromId="143" toId="15">
</dataflow>
<dataflow id="154" from="StgValue_143" to="ctx_bitlen" fromId="143" toId="16">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.i32" to="len_read" fromId="155" toId="17">
</dataflow>
<dataflow id="157" from="len" to="len_read" fromId="141" toId="17">
</dataflow>
<dataflow id="158" from="_ssdm_op_Read.ap_auto.i32" to="p_read" fromId="155" toId="18">
</dataflow>
<dataflow id="159" from="p_read10" to="p_read" fromId="139" toId="18">
</dataflow>
<dataflow id="160" from="_ssdm_op_Read.ap_auto.i32" to="p_read_1" fromId="155" toId="19">
</dataflow>
<dataflow id="161" from="p_read9" to="p_read_1" fromId="138" toId="19">
</dataflow>
<dataflow id="162" from="_ssdm_op_Read.ap_auto.i32" to="p_read_2" fromId="155" toId="20">
</dataflow>
<dataflow id="163" from="p_read8" to="p_read_2" fromId="137" toId="20">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.ap_auto.i32" to="p_read_3" fromId="155" toId="21">
</dataflow>
<dataflow id="165" from="p_read7" to="p_read_3" fromId="136" toId="21">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.ap_auto.i32" to="p_read_4" fromId="155" toId="22">
</dataflow>
<dataflow id="167" from="p_read6" to="p_read_4" fromId="135" toId="22">
</dataflow>
<dataflow id="168" from="_ssdm_op_Read.ap_auto.i32" to="p_read_5" fromId="155" toId="23">
</dataflow>
<dataflow id="169" from="p_read5" to="p_read_5" fromId="134" toId="23">
</dataflow>
<dataflow id="170" from="_ssdm_op_Read.ap_auto.i32" to="p_read45" fromId="155" toId="24">
</dataflow>
<dataflow id="171" from="p_read4" to="p_read45" fromId="133" toId="24">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.ap_auto.i32" to="p_read34" fromId="155" toId="25">
</dataflow>
<dataflow id="173" from="p_read3" to="p_read34" fromId="132" toId="25">
</dataflow>
<dataflow id="174" from="_ssdm_op_Read.ap_auto.i32" to="p_read23" fromId="155" toId="26">
</dataflow>
<dataflow id="175" from="p_read2" to="p_read23" fromId="131" toId="26">
</dataflow>
<dataflow id="176" from="_ssdm_op_Read.ap_auto.i32" to="p_read12" fromId="155" toId="27">
</dataflow>
<dataflow id="177" from="p_read1" to="p_read12" fromId="130" toId="27">
</dataflow>
<dataflow id="178" from="_ssdm_op_Read.ap_auto.i32" to="ctx_datalen_read_1" fromId="155" toId="28">
</dataflow>
<dataflow id="179" from="ctx_datalen_read" to="ctx_datalen_read_1" fromId="129" toId="28">
</dataflow>
<dataflow id="180" from="len_read" to="tmp_7" fromId="17" toId="29">
</dataflow>
<dataflow id="181" from="p_read12" to="StgValue_30" fromId="27" toId="30">
</dataflow>
<dataflow id="182" from="ctx_bitlen" to="StgValue_30" fromId="16" toId="30">
</dataflow>
<dataflow id="183" from="p_read23" to="StgValue_31" fromId="26" toId="31">
</dataflow>
<dataflow id="184" from="ctx_bitlen_1" to="StgValue_31" fromId="15" toId="31">
</dataflow>
<dataflow id="185" from="p_read34" to="StgValue_32" fromId="25" toId="32">
</dataflow>
<dataflow id="186" from="ctx_state" to="StgValue_32" fromId="14" toId="32">
</dataflow>
<dataflow id="187" from="p_read45" to="StgValue_33" fromId="24" toId="33">
</dataflow>
<dataflow id="188" from="ctx_state_1" to="StgValue_33" fromId="13" toId="33">
</dataflow>
<dataflow id="189" from="p_read_5" to="StgValue_34" fromId="23" toId="34">
</dataflow>
<dataflow id="190" from="ctx_state_2" to="StgValue_34" fromId="12" toId="34">
</dataflow>
<dataflow id="191" from="p_read_4" to="StgValue_35" fromId="22" toId="35">
</dataflow>
<dataflow id="192" from="ctx_state_3" to="StgValue_35" fromId="11" toId="35">
</dataflow>
<dataflow id="193" from="p_read_3" to="StgValue_36" fromId="21" toId="36">
</dataflow>
<dataflow id="194" from="ctx_state_4" to="StgValue_36" fromId="10" toId="36">
</dataflow>
<dataflow id="195" from="p_read_2" to="StgValue_37" fromId="20" toId="37">
</dataflow>
<dataflow id="196" from="ctx_state_5" to="StgValue_37" fromId="9" toId="37">
</dataflow>
<dataflow id="197" from="p_read_1" to="StgValue_38" fromId="19" toId="38">
</dataflow>
<dataflow id="198" from="ctx_state_6" to="StgValue_38" fromId="8" toId="38">
</dataflow>
<dataflow id="199" from="p_read" to="StgValue_39" fromId="18" toId="39">
</dataflow>
<dataflow id="200" from="ctx_state_7" to="StgValue_39" fromId="7" toId="39">
</dataflow>
<dataflow id="201" from="ctx_datalen_read_1" to="StgValue_40" fromId="28" toId="40">
</dataflow>
<dataflow id="202" from="ctx_datalen" to="StgValue_40" fromId="6" toId="40">
</dataflow>
<dataflow id="204" from="StgValue_203" to="i" fromId="203" toId="42">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="StgValue_41" to="i" fromId="41" toId="42">
</dataflow>
<dataflow id="206" from="i_1" to="i" fromId="46" toId="42">
<BackEdge/>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="207" from="StgValue_120" to="i" fromId="120" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="208" from="i" to="i_cast" fromId="42" toId="43">
</dataflow>
<dataflow id="209" from="i_cast" to="exitcond" fromId="43" toId="44">
</dataflow>
<dataflow id="210" from="tmp_7" to="exitcond" fromId="29" toId="44">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="211" toId="45">
</dataflow>
<dataflow id="214" from="StgValue_213" to="empty" fromId="213" toId="45">
</dataflow>
<dataflow id="216" from="StgValue_215" to="empty" fromId="215" toId="45">
</dataflow>
<dataflow id="217" from="StgValue_213" to="empty" fromId="213" toId="45">
</dataflow>
<dataflow id="218" from="i" to="i_1" fromId="42" toId="46">
</dataflow>
<dataflow id="220" from="StgValue_219" to="i_1" fromId="219" toId="46">
</dataflow>
<dataflow id="221" from="exitcond" to="StgValue_47" fromId="44" toId="47">
</dataflow>
<dataflow id="222" from="i" to="tmp" fromId="42" toId="48">
</dataflow>
<dataflow id="223" from="data" to="data_addr" fromId="140" toId="49">
</dataflow>
<dataflow id="224" from="StgValue_213" to="data_addr" fromId="213" toId="49">
</dataflow>
<dataflow id="225" from="tmp" to="data_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="226" from="data_addr" to="data_load" fromId="49" toId="50">
</dataflow>
<dataflow id="227" from="ctx_datalen" to="ctx_datalen_load_1" fromId="6" toId="51">
</dataflow>
<dataflow id="228" from="ctx_state_7" to="ctx_state_7_load" fromId="7" toId="52">
</dataflow>
<dataflow id="229" from="ctx_state_6" to="ctx_state_6_load" fromId="8" toId="53">
</dataflow>
<dataflow id="230" from="ctx_state_5" to="ctx_state_5_load" fromId="9" toId="54">
</dataflow>
<dataflow id="231" from="ctx_state_4" to="ctx_state_4_load" fromId="10" toId="55">
</dataflow>
<dataflow id="232" from="ctx_state_3" to="ctx_state_3_load" fromId="11" toId="56">
</dataflow>
<dataflow id="233" from="ctx_state_2" to="ctx_state_2_load" fromId="12" toId="57">
</dataflow>
<dataflow id="234" from="ctx_state_1" to="ctx_state_1_load" fromId="13" toId="58">
</dataflow>
<dataflow id="235" from="ctx_state" to="ctx_state_load" fromId="14" toId="59">
</dataflow>
<dataflow id="236" from="ctx_bitlen_1" to="ctx_bitlen_1_load_1" fromId="15" toId="60">
</dataflow>
<dataflow id="237" from="ctx_bitlen" to="ctx_bitlen_load_1" fromId="16" toId="61">
</dataflow>
<dataflow id="239" from="StgValue_238" to="mrv_s" fromId="238" toId="62">
</dataflow>
<dataflow id="240" from="ctx_datalen_load_1" to="mrv_s" fromId="51" toId="62">
</dataflow>
<dataflow id="241" from="mrv_s" to="mrv_1" fromId="62" toId="63">
</dataflow>
<dataflow id="242" from="ctx_bitlen_load_1" to="mrv_1" fromId="61" toId="63">
</dataflow>
<dataflow id="243" from="mrv_1" to="mrv_2" fromId="63" toId="64">
</dataflow>
<dataflow id="244" from="ctx_bitlen_1_load_1" to="mrv_2" fromId="60" toId="64">
</dataflow>
<dataflow id="245" from="mrv_2" to="mrv_3" fromId="64" toId="65">
</dataflow>
<dataflow id="246" from="ctx_state_load" to="mrv_3" fromId="59" toId="65">
</dataflow>
<dataflow id="247" from="mrv_3" to="mrv_4" fromId="65" toId="66">
</dataflow>
<dataflow id="248" from="ctx_state_1_load" to="mrv_4" fromId="58" toId="66">
</dataflow>
<dataflow id="249" from="mrv_4" to="mrv_5" fromId="66" toId="67">
</dataflow>
<dataflow id="250" from="ctx_state_2_load" to="mrv_5" fromId="57" toId="67">
</dataflow>
<dataflow id="251" from="mrv_5" to="mrv_6" fromId="67" toId="68">
</dataflow>
<dataflow id="252" from="ctx_state_3_load" to="mrv_6" fromId="56" toId="68">
</dataflow>
<dataflow id="253" from="mrv_6" to="mrv_7" fromId="68" toId="69">
</dataflow>
<dataflow id="254" from="ctx_state_4_load" to="mrv_7" fromId="55" toId="69">
</dataflow>
<dataflow id="255" from="mrv_7" to="mrv_8" fromId="69" toId="70">
</dataflow>
<dataflow id="256" from="ctx_state_5_load" to="mrv_8" fromId="54" toId="70">
</dataflow>
<dataflow id="257" from="mrv_8" to="mrv_9" fromId="70" toId="71">
</dataflow>
<dataflow id="258" from="ctx_state_6_load" to="mrv_9" fromId="53" toId="71">
</dataflow>
<dataflow id="259" from="mrv_9" to="mrv_10" fromId="71" toId="72">
</dataflow>
<dataflow id="260" from="ctx_state_7_load" to="mrv_10" fromId="52" toId="72">
</dataflow>
<dataflow id="261" from="mrv_10" to="StgValue_73" fromId="72" toId="73">
</dataflow>
<dataflow id="262" from="ctx_datalen" to="ctx_datalen_load" fromId="6" toId="74">
</dataflow>
<dataflow id="263" from="data_addr" to="data_load" fromId="49" toId="75">
</dataflow>
<dataflow id="264" from="ctx_datalen_load" to="tmp_1" fromId="74" toId="76">
</dataflow>
<dataflow id="265" from="ctx_data" to="ctx_data_addr" fromId="128" toId="77">
</dataflow>
<dataflow id="266" from="StgValue_213" to="ctx_data_addr" fromId="213" toId="77">
</dataflow>
<dataflow id="267" from="tmp_1" to="ctx_data_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="268" from="data_load" to="StgValue_78" fromId="75" toId="78">
</dataflow>
<dataflow id="269" from="ctx_data_addr" to="StgValue_78" fromId="77" toId="78">
</dataflow>
<dataflow id="270" from="ctx_datalen_load" to="tmp_2" fromId="74" toId="79">
</dataflow>
<dataflow id="271" from="StgValue_143" to="tmp_2" fromId="143" toId="79">
</dataflow>
<dataflow id="272" from="tmp_2" to="tmp_3" fromId="79" toId="80">
</dataflow>
<dataflow id="274" from="StgValue_273" to="tmp_3" fromId="273" toId="80">
</dataflow>
<dataflow id="275" from="tmp_3" to="StgValue_81" fromId="80" toId="81">
</dataflow>
<dataflow id="276" from="tmp_2" to="StgValue_82" fromId="79" toId="82">
</dataflow>
<dataflow id="277" from="ctx_datalen" to="StgValue_82" fromId="6" toId="82">
</dataflow>
<dataflow id="278" from="ctx_state_7" to="ctx_state_7_load_1" fromId="7" toId="84">
</dataflow>
<dataflow id="279" from="ctx_state_6" to="ctx_state_6_load_1" fromId="8" toId="85">
</dataflow>
<dataflow id="280" from="ctx_state_5" to="ctx_state_5_load_1" fromId="9" toId="86">
</dataflow>
<dataflow id="281" from="ctx_state_4" to="ctx_state_4_load_1" fromId="10" toId="87">
</dataflow>
<dataflow id="282" from="ctx_state_3" to="ctx_state_3_load_1" fromId="11" toId="88">
</dataflow>
<dataflow id="283" from="ctx_state_2" to="ctx_state_2_load_1" fromId="12" toId="89">
</dataflow>
<dataflow id="284" from="ctx_state_1" to="ctx_state_1_load_1" fromId="13" toId="90">
</dataflow>
<dataflow id="285" from="ctx_state" to="ctx_state_load_1" fromId="14" toId="91">
</dataflow>
<dataflow id="287" from="sha256_transform" to="call_ret" fromId="286" toId="92">
</dataflow>
<dataflow id="288" from="ctx_state_load_1" to="call_ret" fromId="91" toId="92">
</dataflow>
<dataflow id="289" from="ctx_state_1_load_1" to="call_ret" fromId="90" toId="92">
</dataflow>
<dataflow id="290" from="ctx_state_2_load_1" to="call_ret" fromId="89" toId="92">
</dataflow>
<dataflow id="291" from="ctx_state_3_load_1" to="call_ret" fromId="88" toId="92">
</dataflow>
<dataflow id="292" from="ctx_state_4_load_1" to="call_ret" fromId="87" toId="92">
</dataflow>
<dataflow id="293" from="ctx_state_5_load_1" to="call_ret" fromId="86" toId="92">
</dataflow>
<dataflow id="294" from="ctx_state_6_load_1" to="call_ret" fromId="85" toId="92">
</dataflow>
<dataflow id="295" from="ctx_state_7_load_1" to="call_ret" fromId="84" toId="92">
</dataflow>
<dataflow id="296" from="ctx_data" to="call_ret" fromId="128" toId="92">
</dataflow>
<dataflow id="297" from="k" to="call_ret" fromId="142" toId="92">
</dataflow>
<dataflow id="299" from="StgValue_298" to="StgValue_93" fromId="298" toId="93">
</dataflow>
<dataflow id="300" from="ctx_datalen" to="StgValue_93" fromId="6" toId="93">
</dataflow>
<dataflow id="301" from="ctx_bitlen_1" to="ctx_bitlen_1_load" fromId="15" toId="94">
</dataflow>
<dataflow id="302" from="ctx_bitlen" to="ctx_bitlen_load" fromId="16" toId="95">
</dataflow>
<dataflow id="303" from="sha256_transform" to="call_ret" fromId="286" toId="96">
</dataflow>
<dataflow id="304" from="ctx_state_load_1" to="call_ret" fromId="91" toId="96">
</dataflow>
<dataflow id="305" from="ctx_state_1_load_1" to="call_ret" fromId="90" toId="96">
</dataflow>
<dataflow id="306" from="ctx_state_2_load_1" to="call_ret" fromId="89" toId="96">
</dataflow>
<dataflow id="307" from="ctx_state_3_load_1" to="call_ret" fromId="88" toId="96">
</dataflow>
<dataflow id="308" from="ctx_state_4_load_1" to="call_ret" fromId="87" toId="96">
</dataflow>
<dataflow id="309" from="ctx_state_5_load_1" to="call_ret" fromId="86" toId="96">
</dataflow>
<dataflow id="310" from="ctx_state_6_load_1" to="call_ret" fromId="85" toId="96">
</dataflow>
<dataflow id="311" from="ctx_state_7_load_1" to="call_ret" fromId="84" toId="96">
</dataflow>
<dataflow id="312" from="ctx_data" to="call_ret" fromId="128" toId="96">
</dataflow>
<dataflow id="313" from="k" to="call_ret" fromId="142" toId="96">
</dataflow>
<dataflow id="314" from="call_ret" to="ctx_state_0_ret" fromId="96" toId="97">
</dataflow>
<dataflow id="315" from="call_ret" to="ctx_state_1_ret" fromId="96" toId="98">
</dataflow>
<dataflow id="316" from="call_ret" to="ctx_state_2_ret" fromId="96" toId="99">
</dataflow>
<dataflow id="317" from="call_ret" to="ctx_state_3_ret" fromId="96" toId="100">
</dataflow>
<dataflow id="318" from="call_ret" to="ctx_state_4_ret" fromId="96" toId="101">
</dataflow>
<dataflow id="319" from="call_ret" to="ctx_state_5_ret" fromId="96" toId="102">
</dataflow>
<dataflow id="320" from="call_ret" to="ctx_state_6_ret" fromId="96" toId="103">
</dataflow>
<dataflow id="321" from="call_ret" to="ctx_state_7_ret" fromId="96" toId="104">
</dataflow>
<dataflow id="322" from="ctx_bitlen_load" to="tmp_4" fromId="95" toId="105">
</dataflow>
<dataflow id="324" from="StgValue_323" to="tmp_4" fromId="323" toId="105">
</dataflow>
<dataflow id="325" from="ctx_bitlen_1_load" to="tmp_5" fromId="94" toId="106">
</dataflow>
<dataflow id="326" from="StgValue_143" to="tmp_5" fromId="143" toId="106">
</dataflow>
<dataflow id="327" from="tmp_4" to="tmp_5_ctx_bitlen_1" fromId="105" toId="107">
</dataflow>
<dataflow id="328" from="tmp_5" to="tmp_5_ctx_bitlen_1" fromId="106" toId="107">
</dataflow>
<dataflow id="329" from="ctx_bitlen_1_load" to="tmp_5_ctx_bitlen_1" fromId="94" toId="107">
</dataflow>
<dataflow id="330" from="ctx_bitlen_load" to="tmp_6" fromId="95" toId="108">
</dataflow>
<dataflow id="332" from="StgValue_331" to="tmp_6" fromId="331" toId="108">
</dataflow>
<dataflow id="333" from="tmp_6" to="StgValue_109" fromId="108" toId="109">
</dataflow>
<dataflow id="334" from="ctx_bitlen" to="StgValue_109" fromId="16" toId="109">
</dataflow>
<dataflow id="335" from="tmp_5_ctx_bitlen_1" to="StgValue_110" fromId="107" toId="110">
</dataflow>
<dataflow id="336" from="ctx_bitlen_1" to="StgValue_110" fromId="15" toId="110">
</dataflow>
<dataflow id="337" from="ctx_state_0_ret" to="StgValue_111" fromId="97" toId="111">
</dataflow>
<dataflow id="338" from="ctx_state" to="StgValue_111" fromId="14" toId="111">
</dataflow>
<dataflow id="339" from="ctx_state_1_ret" to="StgValue_112" fromId="98" toId="112">
</dataflow>
<dataflow id="340" from="ctx_state_1" to="StgValue_112" fromId="13" toId="112">
</dataflow>
<dataflow id="341" from="ctx_state_2_ret" to="StgValue_113" fromId="99" toId="113">
</dataflow>
<dataflow id="342" from="ctx_state_2" to="StgValue_113" fromId="12" toId="113">
</dataflow>
<dataflow id="343" from="ctx_state_3_ret" to="StgValue_114" fromId="100" toId="114">
</dataflow>
<dataflow id="344" from="ctx_state_3" to="StgValue_114" fromId="11" toId="114">
</dataflow>
<dataflow id="345" from="ctx_state_4_ret" to="StgValue_115" fromId="101" toId="115">
</dataflow>
<dataflow id="346" from="ctx_state_4" to="StgValue_115" fromId="10" toId="115">
</dataflow>
<dataflow id="347" from="ctx_state_5_ret" to="StgValue_116" fromId="102" toId="116">
</dataflow>
<dataflow id="348" from="ctx_state_5" to="StgValue_116" fromId="9" toId="116">
</dataflow>
<dataflow id="349" from="ctx_state_6_ret" to="StgValue_117" fromId="103" toId="117">
</dataflow>
<dataflow id="350" from="ctx_state_6" to="StgValue_117" fromId="8" toId="117">
</dataflow>
<dataflow id="351" from="ctx_state_7_ret" to="StgValue_118" fromId="104" toId="118">
</dataflow>
<dataflow id="352" from="ctx_state_7" to="StgValue_118" fromId="7" toId="118">
</dataflow>
<dataflow id="353" from="exitcond" to="StgValue_2" fromId="44" toId="2">
</dataflow>
<dataflow id="354" from="tmp_3" to="StgValue_3" fromId="80" toId="3">
</dataflow>
<dataflow id="355" from="tmp_3" to="StgValue_5" fromId="80" toId="5">
</dataflow>
</dataflows>


</stg>
