
*** Running vivado
    with args -log stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 353.832 ; gain = 82.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch' [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_n' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
	Parameter n bound to: 250000 - type: integer 
	Parameter counter_bits bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n' (1#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
WARNING: [Synth 8-350] instance 'counter_inst_I' of module 'counter_n' requires 4 connections, but only 3 given [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:29]
INFO: [Synth 8-638] synthesizing module 'counter_n__parameterized0' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
	Parameter n bound to: 40 - type: integer 
	Parameter counter_bits bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n__parameterized0' (1#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
WARNING: [Synth 8-350] instance 'counter_inst_II' of module 'counter_n' requires 4 connections, but only 3 given [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:33]
INFO: [Synth 8-638] synthesizing module 'button_unit' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_button_process_unit.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_synchronizer.v:1]
INFO: [Synth 8-638] synthesizing module 'dffer' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_dffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'dffer' (2#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_dffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (3#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_synchronizer.v:1]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_debouncer.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_n__parameterized1' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
	Parameter n bound to: 100000 - type: integer 
	Parameter counter_bits bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n__parameterized1' (3#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
INFO: [Synth 8-638] synthesizing module 'timer' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_timer.v:1]
	Parameter period bound to: 10 - type: integer 
	Parameter count_bits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (4#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_timer.v:1]
INFO: [Synth 8-638] synthesizing module 'Button_controler' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_contorler.v:1]
	Parameter LOW bound to: 4'b0001 
	Parameter WAIT_HIGH bound to: 4'b0010 
	Parameter HIGH bound to: 4'b0100 
	Parameter WAIT_LOW bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'Button_controler' (5#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_contorler.v:1]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'PulseWidth_conver' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_PulseWidth_conver.v:1]
INFO: [Synth 8-256] done synthesizing module 'PulseWidth_conver' (7#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_PulseWidth_conver.v:1]
INFO: [Synth 8-256] done synthesizing module 'button_unit' (8#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_button_process_unit.v:1]
INFO: [Synth 8-638] synthesizing module 'control' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_control.v:1]
	Parameter RESET bound to: 2'b00 
	Parameter TIMING bound to: 2'b01 
	Parameter STOP bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'control' (9#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_control.v:1]
INFO: [Synth 8-638] synthesizing module 'timing' [E:/Modelsim_Vivado/lab12_stopwatch/src/T_timing.v:1]
INFO: [Synth 8-638] synthesizing module 'timing_counter' [E:/Modelsim_Vivado/lab12_stopwatch/src/T_counter.v:1]
	Parameter n bound to: 10 - type: integer 
	Parameter counter_bits bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter' (10#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/T_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized0' [E:/Modelsim_Vivado/lab12_stopwatch/src/T_counter.v:1]
	Parameter n bound to: 60 - type: integer 
	Parameter counter_bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized0' (10#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/T_counter.v:1]
INFO: [Synth 8-256] done synthesizing module 'timing' (11#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/T_timing.v:1]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_bin2bcd.v:2]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (12#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_bin2bcd.v:2]
INFO: [Synth 8-638] synthesizing module 'display' [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:1]
INFO: [Synth 8-226] default block is never used [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:44]
INFO: [Synth 8-226] default block is never used [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:57]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:43]
WARNING: [Synth 8-6014] Unused sequential element d_temp_reg was removed.  [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:56]
INFO: [Synth 8-256] done synthesizing module 'display' (13#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:1]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (14#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 394.160 ; gain = 122.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin counter_inst_I:r to constant 0 [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:29]
WARNING: [Synth 8-3295] tying undriven pin counter_inst_II:r to constant 0 [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 394.160 ; gain = 122.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Modelsim_Vivado/lab12_stopwatch/vivado/lab12_stopwatch.srcs/constrs_1/new/lab12_stopwatch.xdc]
Finished Parsing XDC File [E:/Modelsim_Vivado/lab12_stopwatch/vivado/lab12_stopwatch.srcs/constrs_1/new/lab12_stopwatch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Modelsim_Vivado/lab12_stopwatch/vivado/lab12_stopwatch.srcs/constrs_1/new/lab12_stopwatch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 813.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Modelsim_Vivado/lab12_stopwatch/src/B_timer.v:29]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'Button_controler'
INFO: [Synth 8-5544] ROM "timer_clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_control.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'clr_reg' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_control.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module counter_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module dffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_n__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Button_controler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module timing_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module timing_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element button_unit_inst/debouncer_inst/timer_inst/count_reg was removed.  [E:/Modelsim_Vivado/lab12_stopwatch/src/B_timer.v:29]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    42|
|4     |LUT2   |    28|
|5     |LUT3   |     7|
|6     |LUT4   |    24|
|7     |LUT5   |    12|
|8     |LUT6   |    25|
|9     |FDRE   |    74|
|10    |FDSE   |     2|
|11    |LD     |     2|
|12    |IBUF   |     3|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------------------+------+
|      |Instance                    |Module                         |Cells |
+------+----------------------------+-------------------------------+------+
|1     |top                         |                               |   241|
|2     |  button_unit_inst          |button_unit                    |    72|
|3     |    PulseWidth_conver       |PulseWidth_conver              |     1|
|4     |      dffer_inst_1          |dffer_2                        |     1|
|5     |    debouncer_inst          |debouncer                      |    69|
|6     |      Button_controler_inst |Button_controler               |    12|
|7     |      counter_n_inst        |counter_n__parameterized1      |    43|
|8     |      timer_inst            |timer                          |    14|
|9     |    synchronizer_inst       |synchronizer                   |     2|
|10    |      dffer_inst1           |dffer                          |     1|
|11    |      dffer_inst2           |dffer_1                        |     1|
|12    |  control_inst              |control                        |     8|
|13    |  counter_inst_I            |counter_n                      |    63|
|14    |  counter_inst_II           |counter_n__parameterized0      |    14|
|15    |  display_inst              |display                        |     8|
|16    |  timing_inst               |timing                         |    60|
|17    |    timing_counter_q0       |timing_counter                 |    10|
|18    |    timing_counter_qm       |timing_counter_0               |     8|
|19    |    timing_counter_qs       |timing_counter__parameterized0 |    42|
+------+----------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 813.109 ; gain = 122.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 813.109 ; gain = 541.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

50 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 813.109 ; gain = 550.504
INFO: [Common 17-1381] The checkpoint 'E:/Modelsim_Vivado/lab12_stopwatch/vivado/lab12_stopwatch.runs/synth_1/stopwatch.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 813.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 01:31:18 2023...

*** Running vivado
    with args -log stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 354.688 ; gain = 82.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch' [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_n' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
	Parameter n bound to: 250000 - type: integer 
	Parameter counter_bits bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n' (1#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
WARNING: [Synth 8-350] instance 'counter_inst_I' of module 'counter_n' requires 4 connections, but only 3 given [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:29]
INFO: [Synth 8-638] synthesizing module 'counter_n__parameterized0' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
	Parameter n bound to: 40 - type: integer 
	Parameter counter_bits bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n__parameterized0' (1#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
WARNING: [Synth 8-350] instance 'counter_inst_II' of module 'counter_n' requires 4 connections, but only 3 given [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:33]
INFO: [Synth 8-638] synthesizing module 'button_unit' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_button_process_unit.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_synchronizer.v:1]
INFO: [Synth 8-638] synthesizing module 'dffer' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_dffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'dffer' (2#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_dffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (3#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_synchronizer.v:1]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_debouncer.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_n__parameterized1' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
	Parameter n bound to: 100000 - type: integer 
	Parameter counter_bits bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n__parameterized1' (3#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_counter_n.v:1]
INFO: [Synth 8-638] synthesizing module 'timer' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_timer.v:1]
	Parameter period bound to: 10 - type: integer 
	Parameter count_bits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (4#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_timer.v:1]
INFO: [Synth 8-638] synthesizing module 'Button_controler' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_contorler.v:1]
	Parameter LOW bound to: 4'b0001 
	Parameter WAIT_HIGH bound to: 4'b0010 
	Parameter HIGH bound to: 4'b0100 
	Parameter WAIT_LOW bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'Button_controler' (5#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_contorler.v:1]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'PulseWidth_conver' [E:/Modelsim_Vivado/lab12_stopwatch/src/B_PulseWidth_conver.v:1]
INFO: [Synth 8-256] done synthesizing module 'PulseWidth_conver' (7#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_PulseWidth_conver.v:1]
INFO: [Synth 8-256] done synthesizing module 'button_unit' (8#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/B_button_process_unit.v:1]
INFO: [Synth 8-638] synthesizing module 'control' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_control.v:1]
	Parameter RESET bound to: 2'b00 
	Parameter TIMING bound to: 2'b01 
	Parameter STOP bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'control' (9#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_control.v:1]
INFO: [Synth 8-638] synthesizing module 'timing' [E:/Modelsim_Vivado/lab12_stopwatch/src/T_timing.v:1]
INFO: [Synth 8-638] synthesizing module 'timing_counter' [E:/Modelsim_Vivado/lab12_stopwatch/src/T_counter.v:1]
	Parameter n bound to: 10 - type: integer 
	Parameter counter_bits bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter' (10#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/T_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized0' [E:/Modelsim_Vivado/lab12_stopwatch/src/T_counter.v:1]
	Parameter n bound to: 60 - type: integer 
	Parameter counter_bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized0' (10#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/T_counter.v:1]
INFO: [Synth 8-256] done synthesizing module 'timing' (11#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/T_timing.v:1]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_bin2bcd.v:2]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (12#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/P_bin2bcd.v:2]
INFO: [Synth 8-638] synthesizing module 'display' [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:1]
INFO: [Synth 8-226] default block is never used [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:44]
INFO: [Synth 8-226] default block is never used [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:57]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:43]
WARNING: [Synth 8-6014] Unused sequential element d_temp_reg was removed.  [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:56]
INFO: [Synth 8-256] done synthesizing module 'display' (13#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/D_display.v:1]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (14#1) [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 394.016 ; gain = 122.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin counter_inst_I:r to constant 0 [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:29]
WARNING: [Synth 8-3295] tying undriven pin counter_inst_II:r to constant 0 [E:/Modelsim_Vivado/lab12_stopwatch/src/0_StopWatch.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 394.016 ; gain = 122.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Modelsim_Vivado/lab12_stopwatch/vivado/lab12_stopwatch.srcs/constrs_1/new/lab12_stopwatch.xdc]
Finished Parsing XDC File [E:/Modelsim_Vivado/lab12_stopwatch/vivado/lab12_stopwatch.srcs/constrs_1/new/lab12_stopwatch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Modelsim_Vivado/lab12_stopwatch/vivado/lab12_stopwatch.srcs/constrs_1/new/lab12_stopwatch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Modelsim_Vivado/lab12_stopwatch/src/B_timer.v:29]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'Button_controler'
INFO: [Synth 8-5544] ROM "timer_clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_control.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'clr_reg' [E:/Modelsim_Vivado/lab12_stopwatch/src/P_control.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module counter_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module dffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_n__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Button_controler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module timing_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module timing_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element button_unit_inst/debouncer_inst/timer_inst/count_reg was removed.  [E:/Modelsim_Vivado/lab12_stopwatch/src/B_timer.v:29]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    42|
|4     |LUT2   |    28|
|5     |LUT3   |     7|
|6     |LUT4   |    24|
|7     |LUT5   |    12|
|8     |LUT6   |    25|
|9     |FDRE   |    74|
|10    |FDSE   |     2|
|11    |LD     |     2|
|12    |IBUF   |     3|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------------------+------+
|      |Instance                    |Module                         |Cells |
+------+----------------------------+-------------------------------+------+
|1     |top                         |                               |   241|
|2     |  button_unit_inst          |button_unit                    |    72|
|3     |    PulseWidth_conver       |PulseWidth_conver              |     1|
|4     |      dffer_inst_1          |dffer_2                        |     1|
|5     |    debouncer_inst          |debouncer                      |    69|
|6     |      Button_controler_inst |Button_controler               |    12|
|7     |      counter_n_inst        |counter_n__parameterized1      |    43|
|8     |      timer_inst            |timer                          |    14|
|9     |    synchronizer_inst       |synchronizer                   |     2|
|10    |      dffer_inst1           |dffer                          |     1|
|11    |      dffer_inst2           |dffer_1                        |     1|
|12    |  control_inst              |control                        |     8|
|13    |  counter_inst_I            |counter_n                      |    63|
|14    |  counter_inst_II           |counter_n__parameterized0      |    14|
|15    |  display_inst              |display                        |     8|
|16    |  timing_inst               |timing                         |    60|
|17    |    timing_counter_q0       |timing_counter                 |    10|
|18    |    timing_counter_qm       |timing_counter_0               |     8|
|19    |    timing_counter_qs       |timing_counter__parameterized0 |    42|
+------+----------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 812.957 ; gain = 541.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 812.957 ; gain = 122.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 812.957 ; gain = 541.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

50 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 812.957 ; gain = 550.340
INFO: [Common 17-1381] The checkpoint 'E:/Modelsim_Vivado/lab12_stopwatch/vivado/lab12_stopwatch.runs/synth_1/stopwatch.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 812.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 01:32:07 2023...
