// Seed: 1681725495
module module_0 (
    output supply1 id_0,
    output supply1 id_1
);
  always @(id_3 or posedge id_3) begin : LABEL_0
    if (id_3) begin : LABEL_0
      force id_3 = id_3;
      while (1) begin : LABEL_0
        id_3 = #id_4 id_4;
        disable id_5;
      end
    end
    #1 id_0 = 1;
    id_0 = 1;
  end
  wire id_6;
  wire id_7 = id_7;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wand id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
