{
    "verilog.linting.verilator.includePath": [],
    "verilog.linting.verilator.arguments": "-F beezip.f --timing",
    "verilog.formatting.verilogHDL.formatter": "verible-verilog-format"
}