Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testLoaderTest_behav xil_defaultlib.testLoaderTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [D:/FPGA/ledmatrix/ledmatrix.srcs/sources_1/new/testLoader.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA/ledmatrix/ledmatrix.srcs/sources_1/new/RGBtoLED.v" Line 1. Module RGBtoLED doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/ledmatrix/ledmatrix.srcs/sources_1/new/RGBtoLED.v" Line 1. Module RGBtoLED doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bitSender
Compiling module xil_defaultlib.RGBtoLED
Compiling module xil_defaultlib.testLoader
Compiling module xil_defaultlib.testLoaderTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot testLoaderTest_behav
