@article{mybib:taur2002cmos,
  title={CMOS design near the limit of scaling},
  author={Taur, Yuan},
  journal={IBM Journal of Research and Development},
  volume={46},
  number={2.3},
  pages={213--222},
  year={2002},
  publisher={IBM}
}

@inproceedings{mybib:black2006stacking,
  title={Die stacking (3D) microarchitecture},
  author={Black, Bryan and others},
  booktitle={Proc. MICRO},
  pages={469--479},
  year={2006},
  organization={IEEE}
}
 @inproceedings{mybib:beyne20063d,
  title={3D system integration technologies},
  author={Beyne, Eric},
  booktitle={International Symposium on VLSI Technology, Systems, and Applications},
  pages={1--9},
  year={2006},
  organization={IEEE}
}
@inproceedings{mybib:beyne2008through,
  title={Through-silicon via and die stacking technologies for microsystems-integration},
  author={Beyne, Eric and others},
  booktitle={IEDM},
  pages={1--4},
  year={2008},
  organization={IEEE}
}

@inproceedings{mybib:dong2009system,
  title={System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs)},
  author={Dong, Xiangyu and Xie, Yuan},
  booktitle={ASPDAC},
  pages={234--241},
  year={2009},
  organization={IEEE}
}
@inproceedings{mybib:deliveryref1,
author = "K. Chang and A. Koneru and K. Chakrabarty and S. K. Lim",
title = "Design Automation and Testing of Monolithic 3D ICs: Opportunities, Challenges, and Solutions",
booktitle = "Proc. IITC 2017",
address = "Irvine, CA, USA",
month = nov,
year = "2017"
}
@inproceedings{mybib:katti20093d,
  title="3D stacked ICs using Cu TSVs and die to wafer hybrid collective bonding",
  author="Katti, Guruprasad and others",
  booktitle="Proc. IEDM",
  pages="1--4",
  year="2009",
  organization="IEEE"
}

@inproceedings{mybib:HBref,
author = "L. Peng and others",
title = "Advances in SiCN-SiCN Bonding with High Accuracy Wafer-to-Wafer (W2W) Stacking Technology",
booktitle = "Proc. IITC",
address = "Santa Clara, CA, USA",
month = jun,
year = "2018"
}
@inproceedings{mybib:kim2016ultra,
  title={Ultra-fine pitch 3D integration using face-to-face hybrid wafer bonding combined with a via-middle through-silicon-via process},
  author={Kim, Soon-Wook and others},
  booktitle={2016 IEEE 66th Electronic Components and Technology Conference (ECTC)},
  pages={1179--1185},
  year={2016},
  organization={IEEE}
}
@inproceedings{mybib:radu2010recent,
  title={Recent Developments of Cu-Cu non-thermo compression bonding for wafer-to-wafer 3D stacking},
  author={Radu, Ionut and others},
  booktitle={2010 IEEE International 3D Systems Integration Conference (3DIC)},
  pages={1--6},
  year={2010},
  organization={IEEE}
}

@inproceedings{mybib:bprref,
author = "J. Ryckaert and others",
title = "Enabling Sub-5nm CMOS Technology Scaling Thinner and Taller!",
booktitle = "Proc. 2019 {IEEE} International Electron Devices Meeting (IEDM)",
address = " San Francisco, CA, USA",
month = dec,
year = "2019"
}

@inproceedings{mybib:TSVref1,
author = "Moongon Jung and Sung Kyu Lim",
title = "A Study of IR-drop Noise Issues in 3D ICs with Through-Silicon-Vias",
booktitle = "3DIC 2010",
address = " Munich, Germany",
month = nov,
year = "2010"
}
@article{mybib:khan2010power,
  title={Power delivery design for 3-D ICs using different through-silicon via (TSV) technologies},
  author={Khan, Nauman H and Alam, Syed M and Hassoun, Soha},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={19},
  number={4},
  pages={647--658},
  year={2010},
  publisher={IEEE}
}

@inproceedings{mybib:TSVref2,
author = "P. Singh and others",
title = "Power delivery network design and optimization for 3D stacked die designs",
booktitle = "Proc. 3DIC",
address = " Munich, Germany",
month = nov,
year = "2010"
}

@inproceedings{mybib:dyebiedie,
author = "G. Sisto and others",
title = "Design Enablement of Fine Pitch Face-to-Face 3D System Integration using Die-by-Die Place and Route",
booktitle = "Proc. 3DIC",
address = "  Sendai, Japan",
month = oct,
year = "2019"
}

@article{mybib:monolithic,
  author        = "S. K. Samal and K. Samadi and P. Kamal and Y. Du and S. K. Lim",
  title         = "Full Chip Impact Study of Power Delivery Network Designs in Gate-Level Monolithic 3-D ICs",
  journal       = IEEE_J_CAD,
  volume        = "36",
  month         = jun,
  year          = "2017",
  pages         = "992 - 1003"
}

@article{mybib:backsidePDN,
  author        = "M. O. Hossen and B. Chava and G. Van der Plas and E. Beyne",
  title         = "Power Delivery Network (PDN) Modeling forBackside-PDN Configurations With Buried Power Rails and ÂµTSVs",
  journal       = IEEE_J_ED,
  volume        = "67",
  month         = jan,
  year          = "2020",
  pages         = "11-17"
}

@inproceedings{mybib:nanoTSV,
author = "A. Jourdain and others",
title = "Extreme Wafer Thinning and nano-TSV processing for 3D Heterogeneous Integration",
booktitle = "Proc. ECTC",
address = "  Orlando, FL, USA",
month = jun,
year = "2020"
}