Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Apr 21 11:12:25 2025
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  76          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (177)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (177)
--------------------------------------------------
 There are 177 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  188          inf        0.000                      0                  188           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 qpsk_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.681ns  (logic 8.642ns (39.860%)  route 13.039ns (60.140%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE                         0.000     0.000 r  qpsk_inst/data_out_reg[11]/C
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  qpsk_inst/data_out_reg[11]/Q
                         net (fo=30, routed)          1.395     1.851    qpsk_inst/data_out[11]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.154     2.005 r  qpsk_inst/single_disp1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.005    qpsk_inst/single_disp1_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     2.406 r  qpsk_inst/single_disp1_carry/O[3]
                         net (fo=1, routed)           0.861     3.267    qpsk_inst/single_disp1_carry_n_4
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.306     3.573 r  qpsk_inst/single_disp1__6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.573    qpsk_inst/single_disp1__6_carry__1_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.821 f  qpsk_inst/single_disp1__6_carry__1/O[2]
                         net (fo=17, routed)          0.872     4.694    qpsk_inst/single_disp1__6_carry__1_n_5
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.302     4.996 r  qpsk_inst/i__carry__0_i_9/O
                         net (fo=2, routed)           0.681     5.677    qpsk_inst/i__carry__0_i_9_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  qpsk_inst/i__carry__0_i_3/O
                         net (fo=10, routed)          1.294     7.095    qpsk_inst/i__carry__0_i_3_n_0
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  qpsk_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.219    qpsk_inst/i__carry__0_i_6_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  qpsk_inst/single_disp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    qpsk_inst/single_disp1_inferred__0/i__carry__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.991 r  qpsk_inst/single_disp1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.961     8.952    qpsk_inst/single_disp1_inferred__0/i__carry__1_n_7
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.299     9.251 r  qpsk_inst/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000     9.251    qpsk_inst/i___13_carry_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.801 r  qpsk_inst/single_disp1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     9.801    qpsk_inst/single_disp1_inferred__0/i___13_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.135 r  qpsk_inst/single_disp1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.015    11.149    qpsk_inst/single_disp1_inferred__0/i___13_carry__0_n_6
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.303    11.452 r  qpsk_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.848    12.300    qpsk_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.424 r  qpsk_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           0.816    13.240    qpsk_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.364 r  qpsk_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    14.314    qpsk_inst/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  qpsk_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.281    15.719    qpsk_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I1_O)        0.152    15.871 r  qpsk_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065    17.936    seg_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.745    21.681 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.681    seg[2]
    A5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.436ns  (logic 8.631ns (40.262%)  route 12.806ns (59.738%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE                         0.000     0.000 r  qpsk_inst/data_out_reg[11]/C
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  qpsk_inst/data_out_reg[11]/Q
                         net (fo=30, routed)          1.395     1.851    qpsk_inst/data_out[11]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.154     2.005 r  qpsk_inst/single_disp1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.005    qpsk_inst/single_disp1_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     2.406 r  qpsk_inst/single_disp1_carry/O[3]
                         net (fo=1, routed)           0.861     3.267    qpsk_inst/single_disp1_carry_n_4
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.306     3.573 r  qpsk_inst/single_disp1__6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.573    qpsk_inst/single_disp1__6_carry__1_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.821 f  qpsk_inst/single_disp1__6_carry__1/O[2]
                         net (fo=17, routed)          0.872     4.694    qpsk_inst/single_disp1__6_carry__1_n_5
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.302     4.996 r  qpsk_inst/i__carry__0_i_9/O
                         net (fo=2, routed)           0.681     5.677    qpsk_inst/i__carry__0_i_9_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  qpsk_inst/i__carry__0_i_3/O
                         net (fo=10, routed)          1.294     7.095    qpsk_inst/i__carry__0_i_3_n_0
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  qpsk_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.219    qpsk_inst/i__carry__0_i_6_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  qpsk_inst/single_disp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    qpsk_inst/single_disp1_inferred__0/i__carry__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.991 r  qpsk_inst/single_disp1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.961     8.952    qpsk_inst/single_disp1_inferred__0/i__carry__1_n_7
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.299     9.251 r  qpsk_inst/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000     9.251    qpsk_inst/i___13_carry_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.801 r  qpsk_inst/single_disp1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     9.801    qpsk_inst/single_disp1_inferred__0/i___13_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.135 r  qpsk_inst/single_disp1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.015    11.149    qpsk_inst/single_disp1_inferred__0/i___13_carry__0_n_6
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.303    11.452 r  qpsk_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.848    12.300    qpsk_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.424 r  qpsk_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           0.816    13.240    qpsk_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.364 r  qpsk_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    14.314    qpsk_inst/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  qpsk_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.283    15.721    qpsk_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I1_O)        0.152    15.873 r  qpsk_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.830    17.703    seg_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.734    21.436 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.436    seg[0]
    D7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.237ns  (logic 8.616ns (40.568%)  route 12.622ns (59.432%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE                         0.000     0.000 r  qpsk_inst/data_out_reg[11]/C
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  qpsk_inst/data_out_reg[11]/Q
                         net (fo=30, routed)          1.395     1.851    qpsk_inst/data_out[11]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.154     2.005 r  qpsk_inst/single_disp1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.005    qpsk_inst/single_disp1_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     2.406 r  qpsk_inst/single_disp1_carry/O[3]
                         net (fo=1, routed)           0.861     3.267    qpsk_inst/single_disp1_carry_n_4
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.306     3.573 r  qpsk_inst/single_disp1__6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.573    qpsk_inst/single_disp1__6_carry__1_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.821 f  qpsk_inst/single_disp1__6_carry__1/O[2]
                         net (fo=17, routed)          0.872     4.694    qpsk_inst/single_disp1__6_carry__1_n_5
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.302     4.996 r  qpsk_inst/i__carry__0_i_9/O
                         net (fo=2, routed)           0.681     5.677    qpsk_inst/i__carry__0_i_9_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  qpsk_inst/i__carry__0_i_3/O
                         net (fo=10, routed)          1.294     7.095    qpsk_inst/i__carry__0_i_3_n_0
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  qpsk_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.219    qpsk_inst/i__carry__0_i_6_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  qpsk_inst/single_disp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    qpsk_inst/single_disp1_inferred__0/i__carry__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.991 r  qpsk_inst/single_disp1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.961     8.952    qpsk_inst/single_disp1_inferred__0/i__carry__1_n_7
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.299     9.251 r  qpsk_inst/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000     9.251    qpsk_inst/i___13_carry_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.801 r  qpsk_inst/single_disp1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     9.801    qpsk_inst/single_disp1_inferred__0/i___13_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.135 r  qpsk_inst/single_disp1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.015    11.149    qpsk_inst/single_disp1_inferred__0/i___13_carry__0_n_6
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.303    11.452 f  qpsk_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.848    12.300    qpsk_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.424 f  qpsk_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           0.816    13.240    qpsk_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.364 f  qpsk_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    14.314    qpsk_inst/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.438 f  qpsk_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.116    15.554    qpsk_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.153    15.707 r  qpsk_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.813    17.520    seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.718    21.237 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.237    seg[5]
    D6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.215ns  (logic 8.387ns (39.531%)  route 12.829ns (60.469%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE                         0.000     0.000 r  qpsk_inst/data_out_reg[11]/C
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  qpsk_inst/data_out_reg[11]/Q
                         net (fo=30, routed)          1.395     1.851    qpsk_inst/data_out[11]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.154     2.005 r  qpsk_inst/single_disp1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.005    qpsk_inst/single_disp1_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     2.406 r  qpsk_inst/single_disp1_carry/O[3]
                         net (fo=1, routed)           0.861     3.267    qpsk_inst/single_disp1_carry_n_4
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.306     3.573 r  qpsk_inst/single_disp1__6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.573    qpsk_inst/single_disp1__6_carry__1_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.821 f  qpsk_inst/single_disp1__6_carry__1/O[2]
                         net (fo=17, routed)          0.872     4.694    qpsk_inst/single_disp1__6_carry__1_n_5
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.302     4.996 r  qpsk_inst/i__carry__0_i_9/O
                         net (fo=2, routed)           0.681     5.677    qpsk_inst/i__carry__0_i_9_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  qpsk_inst/i__carry__0_i_3/O
                         net (fo=10, routed)          1.294     7.095    qpsk_inst/i__carry__0_i_3_n_0
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  qpsk_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.219    qpsk_inst/i__carry__0_i_6_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  qpsk_inst/single_disp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    qpsk_inst/single_disp1_inferred__0/i__carry__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.991 r  qpsk_inst/single_disp1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.961     8.952    qpsk_inst/single_disp1_inferred__0/i__carry__1_n_7
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.299     9.251 r  qpsk_inst/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000     9.251    qpsk_inst/i___13_carry_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.801 r  qpsk_inst/single_disp1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     9.801    qpsk_inst/single_disp1_inferred__0/i___13_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.135 r  qpsk_inst/single_disp1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.015    11.149    qpsk_inst/single_disp1_inferred__0/i___13_carry__0_n_6
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.303    11.452 r  qpsk_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.848    12.300    qpsk_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.424 r  qpsk_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           0.816    13.240    qpsk_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.364 r  qpsk_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    14.314    qpsk_inst/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  qpsk_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.281    15.719    qpsk_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I2_O)        0.124    15.843 r  qpsk_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855    17.698    seg_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    21.215 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.215    seg[1]
    C5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.074ns  (logic 8.404ns (39.878%)  route 12.670ns (60.122%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE                         0.000     0.000 r  qpsk_inst/data_out_reg[11]/C
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  qpsk_inst/data_out_reg[11]/Q
                         net (fo=30, routed)          1.395     1.851    qpsk_inst/data_out[11]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.154     2.005 r  qpsk_inst/single_disp1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.005    qpsk_inst/single_disp1_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     2.406 r  qpsk_inst/single_disp1_carry/O[3]
                         net (fo=1, routed)           0.861     3.267    qpsk_inst/single_disp1_carry_n_4
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.306     3.573 r  qpsk_inst/single_disp1__6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.573    qpsk_inst/single_disp1__6_carry__1_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.821 f  qpsk_inst/single_disp1__6_carry__1/O[2]
                         net (fo=17, routed)          0.872     4.694    qpsk_inst/single_disp1__6_carry__1_n_5
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.302     4.996 r  qpsk_inst/i__carry__0_i_9/O
                         net (fo=2, routed)           0.681     5.677    qpsk_inst/i__carry__0_i_9_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  qpsk_inst/i__carry__0_i_3/O
                         net (fo=10, routed)          1.294     7.095    qpsk_inst/i__carry__0_i_3_n_0
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  qpsk_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.219    qpsk_inst/i__carry__0_i_6_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  qpsk_inst/single_disp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    qpsk_inst/single_disp1_inferred__0/i__carry__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.991 r  qpsk_inst/single_disp1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.961     8.952    qpsk_inst/single_disp1_inferred__0/i__carry__1_n_7
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.299     9.251 r  qpsk_inst/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000     9.251    qpsk_inst/i___13_carry_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.801 r  qpsk_inst/single_disp1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     9.801    qpsk_inst/single_disp1_inferred__0/i___13_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.135 r  qpsk_inst/single_disp1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.015    11.149    qpsk_inst/single_disp1_inferred__0/i___13_carry__0_n_6
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.303    11.452 f  qpsk_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.848    12.300    qpsk_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.424 f  qpsk_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           0.816    13.240    qpsk_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.364 f  qpsk_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    14.314    qpsk_inst/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.438 f  qpsk_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.116    15.554    qpsk_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.678 r  qpsk_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861    17.539    seg_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    21.074 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.074    seg[4]
    A7                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.052ns  (logic 8.409ns (39.943%)  route 12.643ns (60.057%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE                         0.000     0.000 r  qpsk_inst/data_out_reg[11]/C
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  qpsk_inst/data_out_reg[11]/Q
                         net (fo=30, routed)          1.395     1.851    qpsk_inst/data_out[11]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.154     2.005 r  qpsk_inst/single_disp1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.005    qpsk_inst/single_disp1_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     2.406 r  qpsk_inst/single_disp1_carry/O[3]
                         net (fo=1, routed)           0.861     3.267    qpsk_inst/single_disp1_carry_n_4
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.306     3.573 r  qpsk_inst/single_disp1__6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.573    qpsk_inst/single_disp1__6_carry__1_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.821 f  qpsk_inst/single_disp1__6_carry__1/O[2]
                         net (fo=17, routed)          0.872     4.694    qpsk_inst/single_disp1__6_carry__1_n_5
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.302     4.996 r  qpsk_inst/i__carry__0_i_9/O
                         net (fo=2, routed)           0.681     5.677    qpsk_inst/i__carry__0_i_9_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  qpsk_inst/i__carry__0_i_3/O
                         net (fo=10, routed)          1.294     7.095    qpsk_inst/i__carry__0_i_3_n_0
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  qpsk_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.219    qpsk_inst/i__carry__0_i_6_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  qpsk_inst/single_disp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    qpsk_inst/single_disp1_inferred__0/i__carry__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.991 r  qpsk_inst/single_disp1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.961     8.952    qpsk_inst/single_disp1_inferred__0/i__carry__1_n_7
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.299     9.251 r  qpsk_inst/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000     9.251    qpsk_inst/i___13_carry_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.801 r  qpsk_inst/single_disp1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     9.801    qpsk_inst/single_disp1_inferred__0/i___13_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.135 r  qpsk_inst/single_disp1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.015    11.149    qpsk_inst/single_disp1_inferred__0/i___13_carry__0_n_6
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.303    11.452 r  qpsk_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.848    12.300    qpsk_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.424 r  qpsk_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           0.816    13.240    qpsk_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.364 r  qpsk_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    14.314    qpsk_inst/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  qpsk_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.283    15.721    qpsk_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.845 r  qpsk_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668    17.512    seg_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540    21.052 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.052    seg[3]
    B7                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.860ns  (logic 8.389ns (40.214%)  route 12.471ns (59.786%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE                         0.000     0.000 r  qpsk_inst/data_out_reg[11]/C
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  qpsk_inst/data_out_reg[11]/Q
                         net (fo=30, routed)          1.395     1.851    qpsk_inst/data_out[11]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.154     2.005 r  qpsk_inst/single_disp1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.005    qpsk_inst/single_disp1_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     2.406 r  qpsk_inst/single_disp1_carry/O[3]
                         net (fo=1, routed)           0.861     3.267    qpsk_inst/single_disp1_carry_n_4
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.306     3.573 r  qpsk_inst/single_disp1__6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.573    qpsk_inst/single_disp1__6_carry__1_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.821 f  qpsk_inst/single_disp1__6_carry__1/O[2]
                         net (fo=17, routed)          0.872     4.694    qpsk_inst/single_disp1__6_carry__1_n_5
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.302     4.996 r  qpsk_inst/i__carry__0_i_9/O
                         net (fo=2, routed)           0.681     5.677    qpsk_inst/i__carry__0_i_9_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  qpsk_inst/i__carry__0_i_3/O
                         net (fo=10, routed)          1.294     7.095    qpsk_inst/i__carry__0_i_3_n_0
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  qpsk_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.219    qpsk_inst/i__carry__0_i_6_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  qpsk_inst/single_disp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    qpsk_inst/single_disp1_inferred__0/i__carry__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.991 r  qpsk_inst/single_disp1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.961     8.952    qpsk_inst/single_disp1_inferred__0/i__carry__1_n_7
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.299     9.251 r  qpsk_inst/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000     9.251    qpsk_inst/i___13_carry_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.801 r  qpsk_inst/single_disp1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     9.801    qpsk_inst/single_disp1_inferred__0/i___13_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.135 r  qpsk_inst/single_disp1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.015    11.149    qpsk_inst/single_disp1_inferred__0/i___13_carry__0_n_6
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.303    11.452 f  qpsk_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.848    12.300    qpsk_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.424 f  qpsk_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           0.816    13.240    qpsk_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.364 f  qpsk_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    14.314    qpsk_inst/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.438 f  qpsk_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878    15.316    qpsk_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.440 r  qpsk_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.900    17.340    seg_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    20.860 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.860    seg[6]
    B5                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 4.344ns (55.414%)  route 3.495ns (44.586%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  qpsk_inst/refresh_counter_reg[19]/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  qpsk_inst/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.630     2.086    qpsk_inst/activating_ctr[1]
    SLICE_X65Y92         LUT2 (Prop_lut2_I1_O)        0.152     2.238 r  qpsk_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.103    an_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.736     7.840 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.840    an[3]
    A8                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 4.107ns (55.433%)  route 3.302ns (44.567%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  qpsk_inst/refresh_counter_reg[19]/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  qpsk_inst/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.630     2.086    qpsk_inst/activating_ctr[1]
    SLICE_X65Y92         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  qpsk_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.882    an_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         3.527     7.410 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.410    an[2]
    C7                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 4.325ns (62.910%)  route 2.550ns (37.090%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  qpsk_inst/refresh_counter_reg[18]/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  qpsk_inst/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.886     1.342    qpsk_inst/activating_ctr[0]
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.146     1.488 r  qpsk_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.152    an_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         3.723     6.875 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.875    an[0]
    D5                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/clk_ctr1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/clk_ctr1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE                         0.000     0.000 r  rx_inst/clk_ctr1_reg[0]/C
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/clk_ctr1_reg[0]/Q
                         net (fo=9, routed)           0.109     0.250    rx_inst/clk_ctr1_reg_n_0_[0]
    SLICE_X59Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  rx_inst/clk_ctr1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    rx_inst/clk_ctr1[1]_i_1_n_0
    SLICE_X59Y82         FDCE                                         r  rx_inst/clk_ctr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qpsk_inst/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.832%)  route 0.120ns (39.168%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE                         0.000     0.000 r  qpsk_inst/index_reg[1]/C
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  qpsk_inst/index_reg[1]/Q
                         net (fo=15, routed)          0.120     0.261    qpsk_inst/index_reg[1]
    SLICE_X60Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  qpsk_inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.306    qpsk_inst/data_out[7]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  qpsk_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qpsk_inst/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE                         0.000     0.000 r  qpsk_inst/index_reg[1]/C
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  qpsk_inst/index_reg[1]/Q
                         net (fo=15, routed)          0.122     0.263    qpsk_inst/index_reg[1]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.045     0.308 r  qpsk_inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    qpsk_inst/data_out[6]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  qpsk_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/FSM_onehot_state1_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            rx_inst/RXbits1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDPE                         0.000     0.000 r  rx_inst/FSM_onehot_state1_reg[0]/C
    SLICE_X61Y83         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  rx_inst/FSM_onehot_state1_reg[0]/Q
                         net (fo=5, routed)           0.122     0.263    rx_inst/FSM_onehot_state1_reg_n_0_[0]
    SLICE_X60Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  rx_inst/RXbits1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rx_inst/RXbits1[15]_i_1_n_0
    SLICE_X60Y83         FDCE                                         r  rx_inst/RXbits1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/FSM_onehot_state1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/FSM_onehot_state1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDCE                         0.000     0.000 r  rx_inst/FSM_onehot_state1_reg[4]/C
    SLICE_X61Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/FSM_onehot_state1_reg[4]/Q
                         net (fo=2, routed)           0.123     0.264    rx_inst/FSM_onehot_state1_reg_n_0_[4]
    SLICE_X61Y83         LUT4 (Prop_lut4_I2_O)        0.045     0.309 r  rx_inst/FSM_onehot_state1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    rx_inst/FSM_onehot_state1[0]_i_1_n_0
    SLICE_X61Y83         FDPE                                         r  rx_inst/FSM_onehot_state1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qpsk_inst/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.949%)  route 0.098ns (30.051%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE                         0.000     0.000 r  qpsk_inst/index_reg[3]/C
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  qpsk_inst/index_reg[3]/Q
                         net (fo=15, routed)          0.098     0.226    qpsk_inst/index_reg[3]
    SLICE_X61Y85         LUT5 (Prop_lut5_I3_O)        0.099     0.325 r  qpsk_inst/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.325    qpsk_inst/index[1]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  qpsk_inst/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qpsk_inst/data_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE                         0.000     0.000 r  qpsk_inst/data_out_reg[8]/C
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  qpsk_inst/data_out_reg[8]/Q
                         net (fo=6, routed)           0.144     0.285    qpsk_inst/data_out[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  qpsk_inst/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.330    qpsk_inst/data_out[8]_i_1_n_0
    SLICE_X61Y87         FDRE                                         r  qpsk_inst/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qpsk_inst/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE                         0.000     0.000 r  qpsk_inst/index_reg[2]/C
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  qpsk_inst/index_reg[2]/Q
                         net (fo=15, routed)          0.155     0.296    qpsk_inst/index_reg[2]
    SLICE_X60Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.341 r  qpsk_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    qpsk_inst/data_out[1]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  qpsk_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qpsk_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qpsk_inst/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE                         0.000     0.000 r  qpsk_inst/index_reg[2]/C
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  qpsk_inst/index_reg[2]/Q
                         net (fo=15, routed)          0.159     0.300    qpsk_inst/index_reg[2]
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  qpsk_inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.345    qpsk_inst/data_out[4]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  qpsk_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/no_bits1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/no_bits1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE                         0.000     0.000 r  rx_inst/no_bits1_reg[3]/C
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/no_bits1_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    rx_inst/no_bits1_reg[3]
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.042     0.356 r  rx_inst/no_bits1[3]_i_2/O
                         net (fo=1, routed)           0.000     0.356    rx_inst/p_0_in__0[3]
    SLICE_X62Y83         FDCE                                         r  rx_inst/no_bits1_reg[3]/D
  -------------------------------------------------------------------    -------------------





