{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@200:215@HdlStmProcess", "\nassign rd_last_beat = (rd_addr == rd_length) & rd_enable;\nassign rd_response_eot = m_axis_last & m_axis_valid & m_axis_ready;\n\n// Read logic\nalways @(posedge m_axis_aclk) begin\n  if (rd_request_valid & rd_request_ready)\n    rd_active <= 1'b1;\n  else if (rd_last_beat)\n    rd_active <= rd_req_cnt == 2;\nend\n\nassign rd_enable = rd_fifo_s_ready & rd_active &\n    (rd_fifo_room >= (m_axis_valid&m_axis_ready ? 1 : RAM_LATENCY));\n\nalways @(posedge m_axis_aclk) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[205, "always @(posedge m_axis_aclk) begin\n"], [206, "  if (rd_request_valid & rd_request_ready)\n"], [207, "    rd_active <= 1'b1;\n"], [208, "  else if (rd_last_beat)\n"], [209, "    rd_active <= rd_req_cnt == 2;\n"], [210, "end\n"]], "Add": []}}