41 41 41
Available num physical pages: 35184372088576
WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 200000000
Simulation Instructions: 200000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2611363 heartbeat IPC: 3.82942 cumulative IPC: 3.82942 (Simulation time: 0 hr 9 min 39 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5188076 heartbeat IPC: 3.88092 cumulative IPC: 3.855 (Simulation time: 0 hr 18 min 44 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 7799734 heartbeat IPC: 3.82899 cumulative IPC: 3.84629 (Simulation time: 0 hr 28 min 9 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10381120 heartbeat IPC: 3.87389 cumulative IPC: 3.85315 (Simulation time: 0 hr 37 min 17 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 12991991 heartbeat IPC: 3.83014 cumulative IPC: 3.84853 (Simulation time: 0 hr 46 min 31 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 15574164 heartbeat IPC: 3.87271 cumulative IPC: 3.85254 (Simulation time: 0 hr 55 min 38 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 18167866 heartbeat IPC: 3.8555 cumulative IPC: 3.85296 (Simulation time: 1 hr 4 min 50 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 20759413 heartbeat IPC: 3.8587 cumulative IPC: 3.85368 (Simulation time: 1 hr 13 min 54 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 23332483 heartbeat IPC: 3.88641 cumulative IPC: 3.85729 (Simulation time: 1 hr 22 min 48 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 25944303 heartbeat IPC: 3.82875 cumulative IPC: 3.85442 (Simulation time: 1 hr 32 min 1 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 28521178 heartbeat IPC: 3.88067 cumulative IPC: 3.85679 (Simulation time: 1 hr 41 min 1 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 31103326 heartbeat IPC: 3.87275 cumulative IPC: 3.85811 (Simulation time: 1 hr 50 min 10 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 33713871 heartbeat IPC: 3.83062 cumulative IPC: 3.85598 (Simulation time: 1 hr 59 min 3 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 36295647 heartbeat IPC: 3.87331 cumulative IPC: 3.85722 (Simulation time: 2 hr 8 min 5 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 38885578 heartbeat IPC: 3.86111 cumulative IPC: 3.85748 (Simulation time: 2 hr 17 min 17 sec) 
Heartbeat CPU 0 instructions: 160000003 cycles: 41487803 heartbeat IPC: 3.84287 cumulative IPC: 3.85656 (Simulation time: 2 hr 26 min 23 sec) 
Heartbeat CPU 0 instructions: 170000002 cycles: 44060920 heartbeat IPC: 3.88634 cumulative IPC: 3.8583 (Simulation time: 2 hr 35 min 8 sec) 
Heartbeat CPU 0 instructions: 180000002 cycles: 46669293 heartbeat IPC: 3.83381 cumulative IPC: 3.85693 (Simulation time: 2 hr 44 min 18 sec) 
Heartbeat CPU 0 instructions: 190000002 cycles: 49244323 heartbeat IPC: 3.88345 cumulative IPC: 3.85832 (Simulation time: 2 hr 53 min 21 sec) 
Heartbeat CPU 0 instructions: 200000001 cycles: 51848245 heartbeat IPC: 3.84037 cumulative IPC: 3.85742 (Simulation time: 3 hr 2 min 15 sec) 
Max paddr 504M
Warmup finished CPU 0 instructions: 200000001 cycles: 51848246 cumulative IPC: 3.85742 (Simulation time: 3 hr 2 min 15 sec) 

Warmup complete CPU 0 instructions: 200000001 cycles: 51848246 (Simulation time: 3 hr 2 min 15 sec) 

Heartbeat CPU 0 instructions: 210000002 cycles: 129351031 heartbeat IPC: 0.129028 cumulative IPC: 0.129028 (Simulation time: 3 hr 57 min 56 sec) 
Heartbeat CPU 0 instructions: 220000001 cycles: 220544060 heartbeat IPC: 0.109658 cumulative IPC: 0.118557 (Simulation time: 4 hr 59 min 48 sec) 
Heartbeat CPU 0 instructions: 230000000 cycles: 305300963 heartbeat IPC: 0.117985 cumulative IPC: 0.118366 (Simulation time: 6 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 240000004 cycles: 385987222 heartbeat IPC: 0.123937 cumulative IPC: 0.119711 (Simulation time: 6 hr 54 min 31 sec) 
Heartbeat CPU 0 instructions: 250000004 cycles: 481296699 heartbeat IPC: 0.104922 cumulative IPC: 0.116429 (Simulation time: 7 hr 44 min 38 sec) 
Heartbeat CPU 0 instructions: 260000001 cycles: 569183480 heartbeat IPC: 0.113783 cumulative IPC: 0.115979 (Simulation time: 8 hr 26 min 26 sec) 
Heartbeat CPU 0 instructions: 270000003 cycles: 663616604 heartbeat IPC: 0.105896 cumulative IPC: 0.114423 (Simulation time: 9 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 280000000 cycles: 743652175 heartbeat IPC: 0.124945 cumulative IPC: 0.11564 (Simulation time: 9 hr 24 min 19 sec) 
Heartbeat CPU 0 instructions: 290000000 cycles: 832315194 heartbeat IPC: 0.112787 cumulative IPC: 0.115316 (Simulation time: 9 hr 37 min 44 sec) 
Heartbeat CPU 0 instructions: 300000000 cycles: 913902476 heartbeat IPC: 0.122569 cumulative IPC: 0.116002 (Simulation time: 9 hr 45 min 6 sec) 
Heartbeat CPU 0 instructions: 310000000 cycles: 1001130445 heartbeat IPC: 0.114643 cumulative IPC: 0.115878 (Simulation time: 9 hr 54 min 13 sec) 
Heartbeat CPU 0 instructions: 320000000 cycles: 1082747772 heartbeat IPC: 0.122524 cumulative IPC: 0.116404 (Simulation time: 10 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 330000000 cycles: 1167710684 heartbeat IPC: 0.117699 cumulative IPC: 0.116502 (Simulation time: 10 hr 7 min 43 sec) 
Heartbeat CPU 0 instructions: 340000000 cycles: 1249658461 heartbeat IPC: 0.122029 cumulative IPC: 0.11688 (Simulation time: 10 hr 14 min 23 sec) 
Heartbeat CPU 0 instructions: 350000003 cycles: 1329551929 heartbeat IPC: 0.125167 cumulative IPC: 0.117399 (Simulation time: 10 hr 21 min 10 sec) 
Heartbeat CPU 0 instructions: 360000002 cycles: 1409837075 heartbeat IPC: 0.124557 cumulative IPC: 0.117822 (Simulation time: 10 hr 28 min 14 sec) 
Heartbeat CPU 0 instructions: 370000001 cycles: 1497594347 heartbeat IPC: 0.113951 cumulative IPC: 0.117587 (Simulation time: 10 hr 35 min 53 sec) 
Heartbeat CPU 0 instructions: 380000001 cycles: 1579037820 heartbeat IPC: 0.122785 cumulative IPC: 0.117864 (Simulation time: 10 hr 43 min 15 sec) 
Heartbeat CPU 0 instructions: 390000000 cycles: 1661342203 heartbeat IPC: 0.121501 cumulative IPC: 0.11805 (Simulation time: 10 hr 50 min 36 sec) 
Heartbeat CPU 0 instructions: 400000002 cycles: 1750052037 heartbeat IPC: 0.112728 cumulative IPC: 0.117772 (Simulation time: 10 hr 58 min 6 sec) 
Max paddr 879M
Simulation finished CPU 0 instructions: 200000001 cycles: 1698203792 cumulative IPC: 0.117772 (Simulation time: 10 hr 58 min 6 sec) 

Simulation complete CPU 0 instructions: 200000001 cycles: 1698203792 (Simulation time: 10 hr 58 min 6 sec) 


ChampSim completed all CPUs

[
  {
    "name": "Simulation",
    "traces": [
      "../traces/429.mcf-51B.champsimtrace.xz"
    ],
    "roi": {
      "cores": [
        {
          "instructions": 200000001,
          "cycles": 1698203792,
          "Avg ROB occupancy at mispredict": 17.006, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 147582,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 6273273,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":1,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":1,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":34515877,
          "miss":33173189
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 1665748,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.28269,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 79331403,
          "RQ_MERGED": 0,
          "RQ_FULL": 11642339,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":13582966,
          "miss":2278061
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 15.1484,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 15861027,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":24631482,
          "miss":30675630
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":8931764,
          "miss":1061777
        },
        "TRANSLATION": {
          "hit":430348,
          "miss":2547465
        },
        "mshr full": 93378216,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 13.7224,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 91078418,
          "RQ_MERGED": 7663845,
          "RQ_FULL": 28094123,
          "WQ_ACCESS": 10447555,
          "WQ_MERGED": 453717,
          "WQ_FULL": 298
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":5341111,
          "miss":14182337
        },
        "RFO": {
          "hit":298267,
          "miss":316632
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":3282936,
          "miss":0
        },
        "TRANSLATION": {
          "hit":730585,
          "miss":1816880
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 28.3955,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 22687133,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 3283117,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [2223143],
          "miss": [11959189]
        },
        "RFO": {
          "hit": [72210],
          "miss": [244421]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [2167123],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [157306],
          "miss": [1659574]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 32.0248,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 16315849,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 2177060,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 175901,
          "RQ ROW_BUFFER_MISS": 13685733,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 65016,
          "WQ ROW_BUFFER_MISS": 1892637,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.90352
        }
      ]

    },
    "sim": {
      "cores": [
        {
          "instructions": 200000001,
          "cycles": 1698203792,
          "Avg ROB occupancy at mispredict": 17.006, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 147582,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 6273273,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":1,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":1,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":34515877,
          "miss":33173189
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 1665748,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.28269,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 79331403,
          "RQ_MERGED": 0,
          "RQ_FULL": 11642339,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":13582966,
          "miss":2278061
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 15.1484,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 15861027,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":24631482,
          "miss":30675630
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":8931764,
          "miss":1061777
        },
        "TRANSLATION": {
          "hit":430348,
          "miss":2547465
        },
        "mshr full": 93378216,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 13.7224,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 91078418,
          "RQ_MERGED": 7663845,
          "RQ_FULL": 28094123,
          "WQ_ACCESS": 10447555,
          "WQ_MERGED": 453717,
          "WQ_FULL": 298
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":5341111,
          "miss":14182337
        },
        "RFO": {
          "hit":298267,
          "miss":316632
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":3282936,
          "miss":0
        },
        "TRANSLATION": {
          "hit":730585,
          "miss":1816880
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 28.3955,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 22687133,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 3283117,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [2223143],
          "miss": [11959189]
        },
        "RFO": {
          "hit": [72210],
          "miss": [244421]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [2167123],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [157306],
          "miss": [1659574]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 32.0248,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 16315849,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 2177060,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 175901,
          "RQ ROW_BUFFER_MISS": 13685733,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 65016,
          "WQ ROW_BUFFER_MISS": 1892637,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.90352
        }
      ]

    }
  }
]
cpu0_ITLB
cpu0_DTLB
cpu0_STLB
cpu0_L1D
cpu0_L2C
Num Con Filled: 0
Num Con Useful: 0 Useless:0 Accuracy: -nan
LLC
