# Computer-Architecture
# RV64I Single-Cycle Processor

This repository contains the SystemVerilog implementation of a single-cycle processor based on the RISC-V RV64I instruction set architecture.

## ğŸ“„ Project Overview

The processor supports:
- RV64I instruction set
- Instruction and Data Memory
- Control Unit with Decoder
- ALU with multiple operations
- Branch PC Generator


## ğŸ‘¨â€ğŸ’» Authors

- Jayant Patil, Aditya Grewal, Avanindra Mishra, Sagar Hosmani, Omkarnimith Muthabyraiah, Jash Shah
- Hochschule Ravensburg-Weingarten, Master of Electrical Engineering & Embedded Systems

## ğŸ“š Reference

- Hennessy & Patterson, *Computer Organization and Design â€“ RISC-V Edition*
