

================================================================
== Vivado HLS Report for 'dataflow_in_loop'
================================================================
* Date:           Fri Feb  3 01:28:19 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.029 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      529|      529| 2.116 us | 2.116 us |  523|  523| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                                Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dense_ss_test_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_mult2_U0  |dense_ss_test_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_mult2_s  |      522|      522| 2.088 us | 2.088 us |  522|  522|   none  |
        |dense_ss_test_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config3_mult1_U0  |dense_ss_test_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config3_mult1_s  |      156|      156| 0.624 us | 0.624 us |  156|  156|   none  |
        |relu_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_relu1_U0    |relu_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_relu1_s    |      131|      131| 0.524 us | 0.524 us |  131|  131|   none  |
        |relu_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_relu2_U0    |relu_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_relu2_s    |      131|      131| 0.524 us | 0.524 us |  131|  131|   none  |
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       2|    -|
|FIFO                 |        0|      -|       15|      60|    -|
|Instance             |       61|    128|    13934|   25544|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       61|    128|    13949|   25606|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        4|      4|        1|       5|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        2|      2|    ~0   |       2|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                               Instance                               |                                Module                               | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+------+-------+-----+
    |dense_ss_test_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_mult2_U0  |dense_ss_test_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_mult2_s  |       31|     64|  6403|  12364|    0|
    |dense_ss_test_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config3_mult1_U0  |dense_ss_test_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config3_mult1_s  |       30|     64|  7482|  12919|    0|
    |relu_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_relu1_U0    |relu_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_relu1_s    |        0|      0|    25|    135|    0|
    |relu_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_relu2_U0    |relu_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_relu2_s    |        0|      0|    24|    126|    0|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                 |                                                                     |       61|    128| 13934|  25544|    0|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+---+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+---+----+-----+------+-----+---------+
    |dense1_res_0_V_V_U  |        0|  5|   0|    -|     1|    8|        8|
    |dense2_res_0_V_V_U  |        0|  5|   0|    -|     1|    8|        8|
    |relu1_res_0_V_V_U   |        0|  5|   0|    -|     1|    8|        8|
    +--------------------+---------+---+----+-----+------+-----+---------+
    |Total               |        0| 15|   0|    0|     3|   24|       24|
    +--------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|data_V_V_dout     |  in |    8|   ap_fifo  |     data_V_V     |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |     data_V_V     |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |     data_V_V     |    pointer   |
|res_V_V_din       | out |    8|   ap_fifo  |      res_V_V     |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |      res_V_V     |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |      res_V_V     |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs | dataflow_in_loop | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dataflow_in_loop | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dataflow_in_loop | return value |
|ap_done           | out |    1| ap_ctrl_hs | dataflow_in_loop | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dataflow_in_loop | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dataflow_in_loop | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dataflow_in_loop | return value |
+------------------+-----+-----+------------+------------------+--------------+

