// Seed: 1128119073
module module_0 (
    output uwire id_0,
    input  tri1  id_1
);
  id_3(
      1, id_1 * id_1, 1 * id_4
  );
  string id_5;
  assign id_5 = "";
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wire  id_2,
    input  wire  id_3,
    input  tri1  id_4,
    input  tri1  id_5
);
  tri1 id_7 = id_4;
  module_0(
      id_7, id_5
  );
endmodule
module module_2 (
    input wire id_0
    , id_14 = id_5 && id_2,
    output tri1 id_1,
    input uwire id_2,
    output tri0 id_3,
    output wand id_4,
    input uwire id_5,
    output tri id_6,
    input supply0 id_7,
    input wand id_8,
    input tri0 id_9,
    output uwire id_10,
    input supply0 id_11#(
        .id_15(1 | 1'b0),
        .id_16(1 * id_16),
        .id_17(id_11 <= 1)
    ),
    input wor id_12
);
  xnor (id_10, id_2, id_14, id_9, id_0, id_12, id_7, id_16);
  module_0(
      id_6, id_11
  );
  assign id_6 = 1;
endmodule
