v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|delayed_unxsync_rxdxx1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|do_start_rx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|delayed_unxrx_in_processxx3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_char_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|framing_error,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|break_detect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|do_load_shifter,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|tx_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|tx_shift_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|tx_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lDec,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lEx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|sDec,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validDec,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|sOf,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOf,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lOs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lOf,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|sOs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[6],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clock50,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_n,Global Clock,
