
Sample_Client.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000028  00800100  00000974  00000a08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000974  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  00800128  00800128  00000a30  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00000a30  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000060  00000000  00000000  00000a48  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000023a  00000000  00000000  00000aa8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000003c  00000000  00000000  00000ce2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000117  00000000  00000000  00000d1e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 e7       	ldi	r30, 0x74	; 116
  7c:	f9 e0       	ldi	r31, 0x09	; 9
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a8 32       	cpi	r26, 0x28	; 40
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a8 e2       	ldi	r26, 0x28	; 40
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a1 34       	cpi	r26, 0x41	; 65
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <main>
  9e:	0c 94 b8 04 	jmp	0x970	; 0x970 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <w5500packetInit>:
  a6:	cf 92       	push	r12
  a8:	df 92       	push	r13
  aa:	ef 92       	push	r14
  ac:	ff 92       	push	r15
  ae:	0f 93       	push	r16
  b0:	1f 93       	push	r17
  b2:	cf 93       	push	r28
  b4:	df 93       	push	r29
  b6:	ec 01       	movw	r28, r24
  b8:	7b 01       	movw	r14, r22
  ba:	6b 01       	movw	r12, r22
  bc:	83 e0       	ldi	r24, 0x03	; 3
  be:	c8 0e       	add	r12, r24
  c0:	d1 1c       	adc	r13, r1
  c2:	c6 01       	movw	r24, r12
  c4:	0e 94 88 03 	call	0x710	; 0x710 <malloc>
  c8:	8c 01       	movw	r16, r24
  ca:	99 83       	std	Y+1, r25	; 0x01
  cc:	88 83       	st	Y, r24
  ce:	c6 01       	movw	r24, r12
  d0:	0e 94 88 03 	call	0x710	; 0x710 <malloc>
  d4:	9b 83       	std	Y+3, r25	; 0x03
  d6:	8a 83       	std	Y+2, r24	; 0x02
  d8:	03 96       	adiw	r24, 0x03	; 3
  da:	9d 83       	std	Y+5, r25	; 0x05
  dc:	8c 83       	std	Y+4, r24	; 0x04
  de:	1f 83       	std	Y+7, r17	; 0x07
  e0:	0e 83       	std	Y+6, r16	; 0x06
  e2:	c8 01       	movw	r24, r16
  e4:	02 96       	adiw	r24, 0x02	; 2
  e6:	99 87       	std	Y+9, r25	; 0x09
  e8:	88 87       	std	Y+8, r24	; 0x08
  ea:	0d 5f       	subi	r16, 0xFD	; 253
  ec:	1f 4f       	sbci	r17, 0xFF	; 255
  ee:	1b 87       	std	Y+11, r17	; 0x0b
  f0:	0a 87       	std	Y+10, r16	; 0x0a
  f2:	1d 86       	std	Y+13, r1	; 0x0d
  f4:	1c 86       	std	Y+12, r1	; 0x0c
  f6:	1f 86       	std	Y+15, r1	; 0x0f
  f8:	1e 86       	std	Y+14, r1	; 0x0e
  fa:	f9 8a       	std	Y+17, r15	; 0x11
  fc:	e8 8a       	std	Y+16, r14	; 0x10
  fe:	df 91       	pop	r29
 100:	cf 91       	pop	r28
 102:	1f 91       	pop	r17
 104:	0f 91       	pop	r16
 106:	ff 90       	pop	r15
 108:	ef 90       	pop	r14
 10a:	df 90       	pop	r13
 10c:	cf 90       	pop	r12
 10e:	08 95       	ret

00000110 <w5500WritepacketConstruct>:
 110:	0f 93       	push	r16
 112:	1f 93       	push	r17
 114:	cf 93       	push	r28
 116:	df 93       	push	r29
 118:	fc 01       	movw	r30, r24
 11a:	db 01       	movw	r26, r22
 11c:	15 87       	std	Z+13, r17	; 0x0d
 11e:	04 87       	std	Z+12, r16	; 0x0c
 120:	c8 01       	movw	r24, r16
 122:	03 96       	adiw	r24, 0x03	; 3
 124:	97 87       	std	Z+15, r25	; 0x0f
 126:	86 87       	std	Z+14, r24	; 0x0e
 128:	c6 81       	ldd	r28, Z+6	; 0x06
 12a:	d7 81       	ldd	r29, Z+7	; 0x07
 12c:	8c 91       	ld	r24, X
 12e:	89 83       	std	Y+1, r24	; 0x01
 130:	c6 81       	ldd	r28, Z+6	; 0x06
 132:	d7 81       	ldd	r29, Z+7	; 0x07
 134:	11 96       	adiw	r26, 0x01	; 1
 136:	8c 91       	ld	r24, X
 138:	88 83       	st	Y, r24
 13a:	a0 85       	ldd	r26, Z+8	; 0x08
 13c:	b1 85       	ldd	r27, Z+9	; 0x09
 13e:	88 e0       	ldi	r24, 0x08	; 8
 140:	48 9f       	mul	r20, r24
 142:	a0 01       	movw	r20, r0
 144:	11 24       	eor	r1, r1
 146:	44 60       	ori	r20, 0x04	; 4
 148:	4c 93       	st	X, r20
 14a:	a8 01       	movw	r20, r16
 14c:	b9 01       	movw	r22, r18
 14e:	82 85       	ldd	r24, Z+10	; 0x0a
 150:	93 85       	ldd	r25, Z+11	; 0x0b
 152:	df 91       	pop	r29
 154:	cf 91       	pop	r28
 156:	1f 91       	pop	r17
 158:	0f 91       	pop	r16
 15a:	0c 94 af 04 	jmp	0x95e	; 0x95e <memcpy>

0000015e <w5500ReadpacketConstruct>:
 15e:	cf 93       	push	r28
 160:	df 93       	push	r29
 162:	fc 01       	movw	r30, r24
 164:	35 87       	std	Z+13, r19	; 0x0d
 166:	24 87       	std	Z+12, r18	; 0x0c
 168:	2d 5f       	subi	r18, 0xFD	; 253
 16a:	3f 4f       	sbci	r19, 0xFF	; 255
 16c:	37 87       	std	Z+15, r19	; 0x0f
 16e:	26 87       	std	Z+14, r18	; 0x0e
 170:	a6 81       	ldd	r26, Z+6	; 0x06
 172:	b7 81       	ldd	r27, Z+7	; 0x07
 174:	eb 01       	movw	r28, r22
 176:	88 81       	ld	r24, Y
 178:	11 96       	adiw	r26, 0x01	; 1
 17a:	8c 93       	st	X, r24
 17c:	a6 81       	ldd	r26, Z+6	; 0x06
 17e:	b7 81       	ldd	r27, Z+7	; 0x07
 180:	89 81       	ldd	r24, Y+1	; 0x01
 182:	8c 93       	st	X, r24
 184:	00 84       	ldd	r0, Z+8	; 0x08
 186:	f1 85       	ldd	r31, Z+9	; 0x09
 188:	e0 2d       	mov	r30, r0
 18a:	44 0f       	add	r20, r20
 18c:	44 0f       	add	r20, r20
 18e:	44 0f       	add	r20, r20
 190:	40 83       	st	Z, r20
 192:	df 91       	pop	r29
 194:	cf 91       	pop	r28
 196:	08 95       	ret

00000198 <w5500SourceHWConfig>:
 198:	8f 92       	push	r8
 19a:	9f 92       	push	r9
 19c:	af 92       	push	r10
 19e:	bf 92       	push	r11
 1a0:	cf 92       	push	r12
 1a2:	df 92       	push	r13
 1a4:	ef 92       	push	r14
 1a6:	ff 92       	push	r15
 1a8:	0f 93       	push	r16
 1aa:	1f 93       	push	r17
 1ac:	cf 93       	push	r28
 1ae:	df 93       	push	r29
 1b0:	00 d0       	rcall	.+0      	; 0x1b2 <w5500SourceHWConfig+0x1a>
 1b2:	cd b7       	in	r28, 0x3d	; 61
 1b4:	de b7       	in	r29, 0x3e	; 62
 1b6:	7c 01       	movw	r14, r24
 1b8:	4a 01       	movw	r8, r20
 1ba:	59 01       	movw	r10, r18
 1bc:	68 01       	movw	r12, r16
 1be:	81 e0       	ldi	r24, 0x01	; 1
 1c0:	90 e0       	ldi	r25, 0x00	; 0
 1c2:	9a 83       	std	Y+2, r25	; 0x02
 1c4:	89 83       	std	Y+1, r24	; 0x01
 1c6:	04 e0       	ldi	r16, 0x04	; 4
 1c8:	10 e0       	ldi	r17, 0x00	; 0
 1ca:	9b 01       	movw	r18, r22
 1cc:	40 e0       	ldi	r20, 0x00	; 0
 1ce:	be 01       	movw	r22, r28
 1d0:	6f 5f       	subi	r22, 0xFF	; 255
 1d2:	7f 4f       	sbci	r23, 0xFF	; 255
 1d4:	c7 01       	movw	r24, r14
 1d6:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 1da:	f7 01       	movw	r30, r14
 1dc:	42 81       	ldd	r20, Z+2	; 0x02
 1de:	53 81       	ldd	r21, Z+3	; 0x03
 1e0:	66 85       	ldd	r22, Z+14	; 0x0e
 1e2:	77 85       	ldd	r23, Z+15	; 0x0f
 1e4:	80 81       	ld	r24, Z
 1e6:	91 81       	ldd	r25, Z+1	; 0x01
 1e8:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 1ec:	85 e0       	ldi	r24, 0x05	; 5
 1ee:	90 e0       	ldi	r25, 0x00	; 0
 1f0:	9a 83       	std	Y+2, r25	; 0x02
 1f2:	89 83       	std	Y+1, r24	; 0x01
 1f4:	94 01       	movw	r18, r8
 1f6:	40 e0       	ldi	r20, 0x00	; 0
 1f8:	be 01       	movw	r22, r28
 1fa:	6f 5f       	subi	r22, 0xFF	; 255
 1fc:	7f 4f       	sbci	r23, 0xFF	; 255
 1fe:	c7 01       	movw	r24, r14
 200:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 204:	f7 01       	movw	r30, r14
 206:	42 81       	ldd	r20, Z+2	; 0x02
 208:	53 81       	ldd	r21, Z+3	; 0x03
 20a:	66 85       	ldd	r22, Z+14	; 0x0e
 20c:	77 85       	ldd	r23, Z+15	; 0x0f
 20e:	80 81       	ld	r24, Z
 210:	91 81       	ldd	r25, Z+1	; 0x01
 212:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 216:	89 e0       	ldi	r24, 0x09	; 9
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	9a 83       	std	Y+2, r25	; 0x02
 21c:	89 83       	std	Y+1, r24	; 0x01
 21e:	06 e0       	ldi	r16, 0x06	; 6
 220:	10 e0       	ldi	r17, 0x00	; 0
 222:	95 01       	movw	r18, r10
 224:	40 e0       	ldi	r20, 0x00	; 0
 226:	be 01       	movw	r22, r28
 228:	6f 5f       	subi	r22, 0xFF	; 255
 22a:	7f 4f       	sbci	r23, 0xFF	; 255
 22c:	c7 01       	movw	r24, r14
 22e:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 232:	f7 01       	movw	r30, r14
 234:	42 81       	ldd	r20, Z+2	; 0x02
 236:	53 81       	ldd	r21, Z+3	; 0x03
 238:	66 85       	ldd	r22, Z+14	; 0x0e
 23a:	77 85       	ldd	r23, Z+15	; 0x0f
 23c:	80 81       	ld	r24, Z
 23e:	91 81       	ldd	r25, Z+1	; 0x01
 240:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 244:	8f e0       	ldi	r24, 0x0F	; 15
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	9a 83       	std	Y+2, r25	; 0x02
 24a:	89 83       	std	Y+1, r24	; 0x01
 24c:	04 e0       	ldi	r16, 0x04	; 4
 24e:	10 e0       	ldi	r17, 0x00	; 0
 250:	96 01       	movw	r18, r12
 252:	40 e0       	ldi	r20, 0x00	; 0
 254:	be 01       	movw	r22, r28
 256:	6f 5f       	subi	r22, 0xFF	; 255
 258:	7f 4f       	sbci	r23, 0xFF	; 255
 25a:	c7 01       	movw	r24, r14
 25c:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 260:	f7 01       	movw	r30, r14
 262:	42 81       	ldd	r20, Z+2	; 0x02
 264:	53 81       	ldd	r21, Z+3	; 0x03
 266:	66 85       	ldd	r22, Z+14	; 0x0e
 268:	77 85       	ldd	r23, Z+15	; 0x0f
 26a:	80 81       	ld	r24, Z
 26c:	91 81       	ldd	r25, Z+1	; 0x01
 26e:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 272:	0f 90       	pop	r0
 274:	0f 90       	pop	r0
 276:	df 91       	pop	r29
 278:	cf 91       	pop	r28
 27a:	1f 91       	pop	r17
 27c:	0f 91       	pop	r16
 27e:	ff 90       	pop	r15
 280:	ef 90       	pop	r14
 282:	df 90       	pop	r13
 284:	cf 90       	pop	r12
 286:	bf 90       	pop	r11
 288:	af 90       	pop	r10
 28a:	9f 90       	pop	r9
 28c:	8f 90       	pop	r8
 28e:	08 95       	ret

00000290 <w5500UDPSockConfig>:
 290:	5f 92       	push	r5
 292:	6f 92       	push	r6
 294:	7f 92       	push	r7
 296:	8f 92       	push	r8
 298:	9f 92       	push	r9
 29a:	af 92       	push	r10
 29c:	bf 92       	push	r11
 29e:	cf 92       	push	r12
 2a0:	df 92       	push	r13
 2a2:	ef 92       	push	r14
 2a4:	ff 92       	push	r15
 2a6:	0f 93       	push	r16
 2a8:	1f 93       	push	r17
 2aa:	cf 93       	push	r28
 2ac:	df 93       	push	r29
 2ae:	00 d0       	rcall	.+0      	; 0x2b0 <w5500UDPSockConfig+0x20>
 2b0:	00 d0       	rcall	.+0      	; 0x2b2 <w5500UDPSockConfig+0x22>
 2b2:	cd b7       	in	r28, 0x3d	; 61
 2b4:	de b7       	in	r29, 0x3e	; 62
 2b6:	7c 01       	movw	r14, r24
 2b8:	3b 01       	movw	r6, r22
 2ba:	4a 01       	movw	r8, r20
 2bc:	59 01       	movw	r10, r18
 2be:	68 01       	movw	r12, r16
 2c0:	83 e0       	ldi	r24, 0x03	; 3
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	9a 83       	std	Y+2, r25	; 0x02
 2c6:	89 83       	std	Y+1, r24	; 0x01
 2c8:	82 e0       	ldi	r24, 0x02	; 2
 2ca:	8c 83       	std	Y+4, r24	; 0x04
 2cc:	81 e0       	ldi	r24, 0x01	; 1
 2ce:	8b 83       	std	Y+3, r24	; 0x03
 2d0:	21 e0       	ldi	r18, 0x01	; 1
 2d2:	30 e0       	ldi	r19, 0x00	; 0
 2d4:	41 e0       	ldi	r20, 0x01	; 1
 2d6:	be 01       	movw	r22, r28
 2d8:	6f 5f       	subi	r22, 0xFF	; 255
 2da:	7f 4f       	sbci	r23, 0xFF	; 255
 2dc:	c7 01       	movw	r24, r14
 2de:	0e 94 af 00 	call	0x15e	; 0x15e <w5500ReadpacketConstruct>
 2e2:	d7 01       	movw	r26, r14
 2e4:	12 96       	adiw	r26, 0x02	; 2
 2e6:	4d 91       	ld	r20, X+
 2e8:	5c 91       	ld	r21, X
 2ea:	13 97       	sbiw	r26, 0x03	; 3
 2ec:	1e 96       	adiw	r26, 0x0e	; 14
 2ee:	6d 91       	ld	r22, X+
 2f0:	7c 91       	ld	r23, X
 2f2:	1f 97       	sbiw	r26, 0x0f	; 15
 2f4:	8d 91       	ld	r24, X+
 2f6:	9c 91       	ld	r25, X
 2f8:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 2fc:	55 24       	eor	r5, r5
 2fe:	53 94       	inc	r5
 300:	d7 01       	movw	r26, r14
 302:	14 96       	adiw	r26, 0x04	; 4
 304:	ed 91       	ld	r30, X+
 306:	fc 91       	ld	r31, X
 308:	15 97       	sbiw	r26, 0x05	; 5
 30a:	80 81       	ld	r24, Z
 30c:	88 23       	and	r24, r24
 30e:	e9 f0       	breq	.+58     	; 0x34a <w5500UDPSockConfig+0xba>
 310:	bd e1       	ldi	r27, 0x1D	; 29
 312:	5b 16       	cp	r5, r27
 314:	09 f4       	brne	.+2      	; 0x318 <w5500UDPSockConfig+0x88>
 316:	b1 c0       	rjmp	.+354    	; 0x47a <w5500UDPSockConfig+0x1ea>
 318:	e4 e0       	ldi	r30, 0x04	; 4
 31a:	5e 0e       	add	r5, r30
 31c:	21 e0       	ldi	r18, 0x01	; 1
 31e:	30 e0       	ldi	r19, 0x00	; 0
 320:	45 2d       	mov	r20, r5
 322:	be 01       	movw	r22, r28
 324:	6f 5f       	subi	r22, 0xFF	; 255
 326:	7f 4f       	sbci	r23, 0xFF	; 255
 328:	c7 01       	movw	r24, r14
 32a:	0e 94 af 00 	call	0x15e	; 0x15e <w5500ReadpacketConstruct>
 32e:	d7 01       	movw	r26, r14
 330:	12 96       	adiw	r26, 0x02	; 2
 332:	4d 91       	ld	r20, X+
 334:	5c 91       	ld	r21, X
 336:	13 97       	sbiw	r26, 0x03	; 3
 338:	1e 96       	adiw	r26, 0x0e	; 14
 33a:	6d 91       	ld	r22, X+
 33c:	7c 91       	ld	r23, X
 33e:	1f 97       	sbiw	r26, 0x0f	; 15
 340:	8d 91       	ld	r24, X+
 342:	9c 91       	ld	r25, X
 344:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 348:	db cf       	rjmp	.-74     	; 0x300 <w5500UDPSockConfig+0x70>
 34a:	84 e0       	ldi	r24, 0x04	; 4
 34c:	90 e0       	ldi	r25, 0x00	; 0
 34e:	9a 83       	std	Y+2, r25	; 0x02
 350:	89 83       	std	Y+1, r24	; 0x01
 352:	02 e0       	ldi	r16, 0x02	; 2
 354:	10 e0       	ldi	r17, 0x00	; 0
 356:	93 01       	movw	r18, r6
 358:	45 2d       	mov	r20, r5
 35a:	be 01       	movw	r22, r28
 35c:	6f 5f       	subi	r22, 0xFF	; 255
 35e:	7f 4f       	sbci	r23, 0xFF	; 255
 360:	c7 01       	movw	r24, r14
 362:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 366:	f7 01       	movw	r30, r14
 368:	42 81       	ldd	r20, Z+2	; 0x02
 36a:	53 81       	ldd	r21, Z+3	; 0x03
 36c:	66 85       	ldd	r22, Z+14	; 0x0e
 36e:	77 85       	ldd	r23, Z+15	; 0x0f
 370:	80 81       	ld	r24, Z
 372:	91 81       	ldd	r25, Z+1	; 0x01
 374:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 378:	86 e0       	ldi	r24, 0x06	; 6
 37a:	90 e0       	ldi	r25, 0x00	; 0
 37c:	9a 83       	std	Y+2, r25	; 0x02
 37e:	89 83       	std	Y+1, r24	; 0x01
 380:	06 e0       	ldi	r16, 0x06	; 6
 382:	10 e0       	ldi	r17, 0x00	; 0
 384:	94 01       	movw	r18, r8
 386:	45 2d       	mov	r20, r5
 388:	be 01       	movw	r22, r28
 38a:	6f 5f       	subi	r22, 0xFF	; 255
 38c:	7f 4f       	sbci	r23, 0xFF	; 255
 38e:	c7 01       	movw	r24, r14
 390:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 394:	d7 01       	movw	r26, r14
 396:	12 96       	adiw	r26, 0x02	; 2
 398:	4d 91       	ld	r20, X+
 39a:	5c 91       	ld	r21, X
 39c:	13 97       	sbiw	r26, 0x03	; 3
 39e:	1e 96       	adiw	r26, 0x0e	; 14
 3a0:	6d 91       	ld	r22, X+
 3a2:	7c 91       	ld	r23, X
 3a4:	1f 97       	sbiw	r26, 0x0f	; 15
 3a6:	8d 91       	ld	r24, X+
 3a8:	9c 91       	ld	r25, X
 3aa:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 3ae:	8c e0       	ldi	r24, 0x0C	; 12
 3b0:	90 e0       	ldi	r25, 0x00	; 0
 3b2:	9a 83       	std	Y+2, r25	; 0x02
 3b4:	89 83       	std	Y+1, r24	; 0x01
 3b6:	04 e0       	ldi	r16, 0x04	; 4
 3b8:	10 e0       	ldi	r17, 0x00	; 0
 3ba:	95 01       	movw	r18, r10
 3bc:	45 2d       	mov	r20, r5
 3be:	be 01       	movw	r22, r28
 3c0:	6f 5f       	subi	r22, 0xFF	; 255
 3c2:	7f 4f       	sbci	r23, 0xFF	; 255
 3c4:	c7 01       	movw	r24, r14
 3c6:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 3ca:	f7 01       	movw	r30, r14
 3cc:	42 81       	ldd	r20, Z+2	; 0x02
 3ce:	53 81       	ldd	r21, Z+3	; 0x03
 3d0:	66 85       	ldd	r22, Z+14	; 0x0e
 3d2:	77 85       	ldd	r23, Z+15	; 0x0f
 3d4:	80 81       	ld	r24, Z
 3d6:	91 81       	ldd	r25, Z+1	; 0x01
 3d8:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 3dc:	80 e1       	ldi	r24, 0x10	; 16
 3de:	90 e0       	ldi	r25, 0x00	; 0
 3e0:	9a 83       	std	Y+2, r25	; 0x02
 3e2:	89 83       	std	Y+1, r24	; 0x01
 3e4:	02 e0       	ldi	r16, 0x02	; 2
 3e6:	10 e0       	ldi	r17, 0x00	; 0
 3e8:	96 01       	movw	r18, r12
 3ea:	45 2d       	mov	r20, r5
 3ec:	be 01       	movw	r22, r28
 3ee:	6f 5f       	subi	r22, 0xFF	; 255
 3f0:	7f 4f       	sbci	r23, 0xFF	; 255
 3f2:	c7 01       	movw	r24, r14
 3f4:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 3f8:	d7 01       	movw	r26, r14
 3fa:	12 96       	adiw	r26, 0x02	; 2
 3fc:	4d 91       	ld	r20, X+
 3fe:	5c 91       	ld	r21, X
 400:	13 97       	sbiw	r26, 0x03	; 3
 402:	1e 96       	adiw	r26, 0x0e	; 14
 404:	6d 91       	ld	r22, X+
 406:	7c 91       	ld	r23, X
 408:	1f 97       	sbiw	r26, 0x0f	; 15
 40a:	8d 91       	ld	r24, X+
 40c:	9c 91       	ld	r25, X
 40e:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 412:	1a 82       	std	Y+2, r1	; 0x02
 414:	19 82       	std	Y+1, r1	; 0x01
 416:	01 e0       	ldi	r16, 0x01	; 1
 418:	10 e0       	ldi	r17, 0x00	; 0
 41a:	9e 01       	movw	r18, r28
 41c:	2c 5f       	subi	r18, 0xFC	; 252
 41e:	3f 4f       	sbci	r19, 0xFF	; 255
 420:	45 2d       	mov	r20, r5
 422:	be 01       	movw	r22, r28
 424:	6f 5f       	subi	r22, 0xFF	; 255
 426:	7f 4f       	sbci	r23, 0xFF	; 255
 428:	c7 01       	movw	r24, r14
 42a:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 42e:	f7 01       	movw	r30, r14
 430:	42 81       	ldd	r20, Z+2	; 0x02
 432:	53 81       	ldd	r21, Z+3	; 0x03
 434:	66 85       	ldd	r22, Z+14	; 0x0e
 436:	77 85       	ldd	r23, Z+15	; 0x0f
 438:	80 81       	ld	r24, Z
 43a:	91 81       	ldd	r25, Z+1	; 0x01
 43c:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 440:	81 e0       	ldi	r24, 0x01	; 1
 442:	90 e0       	ldi	r25, 0x00	; 0
 444:	9a 83       	std	Y+2, r25	; 0x02
 446:	89 83       	std	Y+1, r24	; 0x01
 448:	9e 01       	movw	r18, r28
 44a:	2d 5f       	subi	r18, 0xFD	; 253
 44c:	3f 4f       	sbci	r19, 0xFF	; 255
 44e:	45 2d       	mov	r20, r5
 450:	be 01       	movw	r22, r28
 452:	6f 5f       	subi	r22, 0xFF	; 255
 454:	7f 4f       	sbci	r23, 0xFF	; 255
 456:	c7 01       	movw	r24, r14
 458:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 45c:	d7 01       	movw	r26, r14
 45e:	12 96       	adiw	r26, 0x02	; 2
 460:	4d 91       	ld	r20, X+
 462:	5c 91       	ld	r21, X
 464:	13 97       	sbiw	r26, 0x03	; 3
 466:	1e 96       	adiw	r26, 0x0e	; 14
 468:	6d 91       	ld	r22, X+
 46a:	7c 91       	ld	r23, X
 46c:	1f 97       	sbiw	r26, 0x0f	; 15
 46e:	8d 91       	ld	r24, X+
 470:	9c 91       	ld	r25, X
 472:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 476:	85 2d       	mov	r24, r5
 478:	01 c0       	rjmp	.+2      	; 0x47c <w5500UDPSockConfig+0x1ec>
 47a:	80 e0       	ldi	r24, 0x00	; 0
 47c:	0f 90       	pop	r0
 47e:	0f 90       	pop	r0
 480:	0f 90       	pop	r0
 482:	0f 90       	pop	r0
 484:	df 91       	pop	r29
 486:	cf 91       	pop	r28
 488:	1f 91       	pop	r17
 48a:	0f 91       	pop	r16
 48c:	ff 90       	pop	r15
 48e:	ef 90       	pop	r14
 490:	df 90       	pop	r13
 492:	cf 90       	pop	r12
 494:	bf 90       	pop	r11
 496:	af 90       	pop	r10
 498:	9f 90       	pop	r9
 49a:	8f 90       	pop	r8
 49c:	7f 90       	pop	r7
 49e:	6f 90       	pop	r6
 4a0:	5f 90       	pop	r5
 4a2:	08 95       	ret

000004a4 <w5500UDPsend>:
 4a4:	9f 92       	push	r9
 4a6:	af 92       	push	r10
 4a8:	bf 92       	push	r11
 4aa:	cf 92       	push	r12
 4ac:	df 92       	push	r13
 4ae:	ef 92       	push	r14
 4b0:	ff 92       	push	r15
 4b2:	0f 93       	push	r16
 4b4:	1f 93       	push	r17
 4b6:	cf 93       	push	r28
 4b8:	df 93       	push	r29
 4ba:	cd b7       	in	r28, 0x3d	; 61
 4bc:	de b7       	in	r29, 0x3e	; 62
 4be:	27 97       	sbiw	r28, 0x07	; 7
 4c0:	0f b6       	in	r0, 0x3f	; 63
 4c2:	f8 94       	cli
 4c4:	de bf       	out	0x3e, r29	; 62
 4c6:	0f be       	out	0x3f, r0	; 63
 4c8:	cd bf       	out	0x3d, r28	; 61
 4ca:	7c 01       	movw	r14, r24
 4cc:	96 2e       	mov	r9, r22
 4ce:	5a 01       	movw	r10, r20
 4d0:	69 01       	movw	r12, r18
 4d2:	82 e2       	ldi	r24, 0x22	; 34
 4d4:	90 e0       	ldi	r25, 0x00	; 0
 4d6:	9e 83       	std	Y+6, r25	; 0x06
 4d8:	8d 83       	std	Y+5, r24	; 0x05
 4da:	1c 82       	std	Y+4, r1	; 0x04
 4dc:	1b 82       	std	Y+3, r1	; 0x03
 4de:	1a 82       	std	Y+2, r1	; 0x02
 4e0:	19 82       	std	Y+1, r1	; 0x01
 4e2:	80 e2       	ldi	r24, 0x20	; 32
 4e4:	8f 83       	std	Y+7, r24	; 0x07
 4e6:	22 e0       	ldi	r18, 0x02	; 2
 4e8:	30 e0       	ldi	r19, 0x00	; 0
 4ea:	46 2f       	mov	r20, r22
 4ec:	be 01       	movw	r22, r28
 4ee:	6b 5f       	subi	r22, 0xFB	; 251
 4f0:	7f 4f       	sbci	r23, 0xFF	; 255
 4f2:	c7 01       	movw	r24, r14
 4f4:	0e 94 af 00 	call	0x15e	; 0x15e <w5500ReadpacketConstruct>
 4f8:	d7 01       	movw	r26, r14
 4fa:	12 96       	adiw	r26, 0x02	; 2
 4fc:	4d 91       	ld	r20, X+
 4fe:	5c 91       	ld	r21, X
 500:	13 97       	sbiw	r26, 0x03	; 3
 502:	1e 96       	adiw	r26, 0x0e	; 14
 504:	6d 91       	ld	r22, X+
 506:	7c 91       	ld	r23, X
 508:	1f 97       	sbiw	r26, 0x0f	; 15
 50a:	8d 91       	ld	r24, X+
 50c:	9c 91       	ld	r25, X
 50e:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 512:	d7 01       	movw	r26, r14
 514:	14 96       	adiw	r26, 0x04	; 4
 516:	ed 91       	ld	r30, X+
 518:	fc 91       	ld	r31, X
 51a:	15 97       	sbiw	r26, 0x05	; 5
 51c:	80 81       	ld	r24, Z
 51e:	90 e0       	ldi	r25, 0x00	; 0
 520:	98 2f       	mov	r25, r24
 522:	88 27       	eor	r24, r24
 524:	21 81       	ldd	r18, Z+1	; 0x01
 526:	82 2b       	or	r24, r18
 528:	9c 83       	std	Y+4, r25	; 0x04
 52a:	8b 83       	std	Y+3, r24	; 0x03
 52c:	41 e0       	ldi	r20, 0x01	; 1
 52e:	49 0d       	add	r20, r9
 530:	86 01       	movw	r16, r12
 532:	95 01       	movw	r18, r10
 534:	be 01       	movw	r22, r28
 536:	6d 5f       	subi	r22, 0xFD	; 253
 538:	7f 4f       	sbci	r23, 0xFF	; 255
 53a:	c7 01       	movw	r24, r14
 53c:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 540:	f7 01       	movw	r30, r14
 542:	42 81       	ldd	r20, Z+2	; 0x02
 544:	53 81       	ldd	r21, Z+3	; 0x03
 546:	66 85       	ldd	r22, Z+14	; 0x0e
 548:	77 85       	ldd	r23, Z+15	; 0x0f
 54a:	80 81       	ld	r24, Z
 54c:	91 81       	ldd	r25, Z+1	; 0x01
 54e:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 552:	8b 81       	ldd	r24, Y+3	; 0x03
 554:	9c 81       	ldd	r25, Y+4	; 0x04
 556:	8c 0d       	add	r24, r12
 558:	9d 1d       	adc	r25, r13
 55a:	98 27       	eor	r25, r24
 55c:	89 27       	eor	r24, r25
 55e:	98 27       	eor	r25, r24
 560:	9a 83       	std	Y+2, r25	; 0x02
 562:	89 83       	std	Y+1, r24	; 0x01
 564:	84 e2       	ldi	r24, 0x24	; 36
 566:	90 e0       	ldi	r25, 0x00	; 0
 568:	9e 83       	std	Y+6, r25	; 0x06
 56a:	8d 83       	std	Y+5, r24	; 0x05
 56c:	02 e0       	ldi	r16, 0x02	; 2
 56e:	10 e0       	ldi	r17, 0x00	; 0
 570:	9e 01       	movw	r18, r28
 572:	2f 5f       	subi	r18, 0xFF	; 255
 574:	3f 4f       	sbci	r19, 0xFF	; 255
 576:	49 2d       	mov	r20, r9
 578:	be 01       	movw	r22, r28
 57a:	6b 5f       	subi	r22, 0xFB	; 251
 57c:	7f 4f       	sbci	r23, 0xFF	; 255
 57e:	c7 01       	movw	r24, r14
 580:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 584:	d7 01       	movw	r26, r14
 586:	12 96       	adiw	r26, 0x02	; 2
 588:	4d 91       	ld	r20, X+
 58a:	5c 91       	ld	r21, X
 58c:	13 97       	sbiw	r26, 0x03	; 3
 58e:	1e 96       	adiw	r26, 0x0e	; 14
 590:	6d 91       	ld	r22, X+
 592:	7c 91       	ld	r23, X
 594:	1f 97       	sbiw	r26, 0x0f	; 15
 596:	8d 91       	ld	r24, X+
 598:	9c 91       	ld	r25, X
 59a:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 59e:	81 e0       	ldi	r24, 0x01	; 1
 5a0:	90 e0       	ldi	r25, 0x00	; 0
 5a2:	9e 83       	std	Y+6, r25	; 0x06
 5a4:	8d 83       	std	Y+5, r24	; 0x05
 5a6:	01 e0       	ldi	r16, 0x01	; 1
 5a8:	10 e0       	ldi	r17, 0x00	; 0
 5aa:	9e 01       	movw	r18, r28
 5ac:	29 5f       	subi	r18, 0xF9	; 249
 5ae:	3f 4f       	sbci	r19, 0xFF	; 255
 5b0:	49 2d       	mov	r20, r9
 5b2:	be 01       	movw	r22, r28
 5b4:	6b 5f       	subi	r22, 0xFB	; 251
 5b6:	7f 4f       	sbci	r23, 0xFF	; 255
 5b8:	c7 01       	movw	r24, r14
 5ba:	0e 94 88 00 	call	0x110	; 0x110 <w5500WritepacketConstruct>
 5be:	f7 01       	movw	r30, r14
 5c0:	42 81       	ldd	r20, Z+2	; 0x02
 5c2:	53 81       	ldd	r21, Z+3	; 0x03
 5c4:	66 85       	ldd	r22, Z+14	; 0x0e
 5c6:	77 85       	ldd	r23, Z+15	; 0x0f
 5c8:	80 81       	ld	r24, Z
 5ca:	91 81       	ldd	r25, Z+1	; 0x01
 5cc:	0e 94 59 03 	call	0x6b2	; 0x6b2 <SPI328P_MasterTransaction>
 5d0:	27 96       	adiw	r28, 0x07	; 7
 5d2:	0f b6       	in	r0, 0x3f	; 63
 5d4:	f8 94       	cli
 5d6:	de bf       	out	0x3e, r29	; 62
 5d8:	0f be       	out	0x3f, r0	; 63
 5da:	cd bf       	out	0x3d, r28	; 61
 5dc:	df 91       	pop	r29
 5de:	cf 91       	pop	r28
 5e0:	1f 91       	pop	r17
 5e2:	0f 91       	pop	r16
 5e4:	ff 90       	pop	r15
 5e6:	ef 90       	pop	r14
 5e8:	df 90       	pop	r13
 5ea:	cf 90       	pop	r12
 5ec:	bf 90       	pop	r11
 5ee:	af 90       	pop	r10
 5f0:	9f 90       	pop	r9
 5f2:	08 95       	ret

000005f4 <main>:
 5f4:	0f 93       	push	r16
 5f6:	1f 93       	push	r17
 5f8:	cf 93       	push	r28
 5fa:	df 93       	push	r29
 5fc:	1f 92       	push	r1
 5fe:	cd b7       	in	r28, 0x3d	; 61
 600:	de b7       	in	r29, 0x3e	; 62
 602:	19 82       	std	Y+1, r1	; 0x01
 604:	0e 94 4e 03 	call	0x69c	; 0x69c <SPI328P_MasterInit>
 608:	62 e3       	ldi	r22, 0x32	; 50
 60a:	70 e0       	ldi	r23, 0x00	; 0
 60c:	80 91 06 01 	lds	r24, 0x0106
 610:	90 91 07 01 	lds	r25, 0x0107
 614:	0e 94 53 00 	call	0xa6	; 0xa6 <w5500packetInit>
 618:	06 e1       	ldi	r16, 0x16	; 22
 61a:	11 e0       	ldi	r17, 0x01	; 1
 61c:	2e e1       	ldi	r18, 0x1E	; 30
 61e:	31 e0       	ldi	r19, 0x01	; 1
 620:	4a e1       	ldi	r20, 0x1A	; 26
 622:	51 e0       	ldi	r21, 0x01	; 1
 624:	64 e2       	ldi	r22, 0x24	; 36
 626:	71 e0       	ldi	r23, 0x01	; 1
 628:	80 91 06 01 	lds	r24, 0x0106
 62c:	90 91 07 01 	lds	r25, 0x0107
 630:	0e 94 cc 00 	call	0x198	; 0x198 <w5500SourceHWConfig>
 634:	08 e0       	ldi	r16, 0x08	; 8
 636:	11 e0       	ldi	r17, 0x01	; 1
 638:	2a e0       	ldi	r18, 0x0A	; 10
 63a:	31 e0       	ldi	r19, 0x01	; 1
 63c:	4e e0       	ldi	r20, 0x0E	; 14
 63e:	51 e0       	ldi	r21, 0x01	; 1
 640:	64 e1       	ldi	r22, 0x14	; 20
 642:	71 e0       	ldi	r23, 0x01	; 1
 644:	80 91 06 01 	lds	r24, 0x0106
 648:	90 91 07 01 	lds	r25, 0x0107
 64c:	0e 94 48 01 	call	0x290	; 0x290 <w5500UDPSockConfig>
 650:	80 93 2a 01 	sts	0x012A, r24
 654:	88 23       	and	r24, r24
 656:	d1 f0       	breq	.+52     	; 0x68c <main+0x98>
 658:	89 81       	ldd	r24, Y+1	; 0x01
 65a:	8f 5f       	subi	r24, 0xFF	; 255
 65c:	89 83       	std	Y+1, r24	; 0x01
 65e:	21 e0       	ldi	r18, 0x01	; 1
 660:	30 e0       	ldi	r19, 0x00	; 0
 662:	ae 01       	movw	r20, r28
 664:	4f 5f       	subi	r20, 0xFF	; 255
 666:	5f 4f       	sbci	r21, 0xFF	; 255
 668:	60 91 2a 01 	lds	r22, 0x012A
 66c:	80 91 06 01 	lds	r24, 0x0106
 670:	90 91 07 01 	lds	r25, 0x0107
 674:	0e 94 52 02 	call	0x4a4	; 0x4a4 <w5500UDPsend>
 678:	2f ef       	ldi	r18, 0xFF	; 255
 67a:	83 e2       	ldi	r24, 0x23	; 35
 67c:	94 ef       	ldi	r25, 0xF4	; 244
 67e:	21 50       	subi	r18, 0x01	; 1
 680:	80 40       	sbci	r24, 0x00	; 0
 682:	90 40       	sbci	r25, 0x00	; 0
 684:	e1 f7       	brne	.-8      	; 0x67e <main+0x8a>
 686:	00 c0       	rjmp	.+0      	; 0x688 <main+0x94>
 688:	00 00       	nop
 68a:	e6 cf       	rjmp	.-52     	; 0x658 <main+0x64>
 68c:	80 e0       	ldi	r24, 0x00	; 0
 68e:	90 e0       	ldi	r25, 0x00	; 0
 690:	0f 90       	pop	r0
 692:	df 91       	pop	r29
 694:	cf 91       	pop	r28
 696:	1f 91       	pop	r17
 698:	0f 91       	pop	r16
 69a:	08 95       	ret

0000069c <SPI328P_MasterInit>:
 69c:	84 b1       	in	r24, 0x04	; 4
 69e:	8c 62       	ori	r24, 0x2C	; 44
 6a0:	84 b9       	out	0x04, r24	; 4
 6a2:	8c b5       	in	r24, 0x2c	; 44
 6a4:	80 65       	ori	r24, 0x50	; 80
 6a6:	8c bd       	out	0x2c, r24	; 44
 6a8:	8d b5       	in	r24, 0x2d	; 45
 6aa:	81 60       	ori	r24, 0x01	; 1
 6ac:	8d bd       	out	0x2d, r24	; 45
 6ae:	2a 9a       	sbi	0x05, 2	; 5
 6b0:	08 95       	ret

000006b2 <SPI328P_MasterTransaction>:
 6b2:	2a 98       	cbi	0x05, 2	; 5
 6b4:	fa 01       	movw	r30, r20
 6b6:	9f 01       	movw	r18, r30
 6b8:	24 1b       	sub	r18, r20
 6ba:	35 0b       	sbc	r19, r21
 6bc:	26 17       	cp	r18, r22
 6be:	37 07       	cpc	r19, r23
 6c0:	54 f4       	brge	.+20     	; 0x6d6 <SPI328P_MasterTransaction+0x24>
 6c2:	dc 01       	movw	r26, r24
 6c4:	2d 91       	ld	r18, X+
 6c6:	cd 01       	movw	r24, r26
 6c8:	2e bd       	out	0x2e, r18	; 46
 6ca:	0d b4       	in	r0, 0x2d	; 45
 6cc:	07 fe       	sbrs	r0, 7
 6ce:	fd cf       	rjmp	.-6      	; 0x6ca <SPI328P_MasterTransaction+0x18>
 6d0:	2e b5       	in	r18, 0x2e	; 46
 6d2:	21 93       	st	Z+, r18
 6d4:	f0 cf       	rjmp	.-32     	; 0x6b6 <SPI328P_MasterTransaction+0x4>
 6d6:	2a 9a       	sbi	0x05, 2	; 5
 6d8:	08 95       	ret

000006da <USART328P_Init>:
 6da:	90 93 c5 00 	sts	0x00C5, r25
 6de:	80 93 c4 00 	sts	0x00C4, r24
 6e2:	88 e0       	ldi	r24, 0x08	; 8
 6e4:	80 93 c1 00 	sts	0x00C1, r24
 6e8:	86 e0       	ldi	r24, 0x06	; 6
 6ea:	80 93 c2 00 	sts	0x00C2, r24
 6ee:	08 95       	ret

000006f0 <USART328P_Transmit>:
 6f0:	fc 01       	movw	r30, r24
 6f2:	9f 01       	movw	r18, r30
 6f4:	28 1b       	sub	r18, r24
 6f6:	39 0b       	sbc	r19, r25
 6f8:	26 17       	cp	r18, r22
 6fa:	37 07       	cpc	r19, r23
 6fc:	44 f4       	brge	.+16     	; 0x70e <USART328P_Transmit+0x1e>
 6fe:	20 91 c0 00 	lds	r18, 0x00C0
 702:	25 ff       	sbrs	r18, 5
 704:	fc cf       	rjmp	.-8      	; 0x6fe <USART328P_Transmit+0xe>
 706:	21 91       	ld	r18, Z+
 708:	20 93 c6 00 	sts	0x00C6, r18
 70c:	f2 cf       	rjmp	.-28     	; 0x6f2 <USART328P_Transmit+0x2>
 70e:	08 95       	ret

00000710 <malloc>:
 710:	cf 93       	push	r28
 712:	df 93       	push	r29
 714:	82 30       	cpi	r24, 0x02	; 2
 716:	91 05       	cpc	r25, r1
 718:	10 f4       	brcc	.+4      	; 0x71e <malloc+0xe>
 71a:	82 e0       	ldi	r24, 0x02	; 2
 71c:	90 e0       	ldi	r25, 0x00	; 0
 71e:	e0 91 3f 01 	lds	r30, 0x013F
 722:	f0 91 40 01 	lds	r31, 0x0140
 726:	20 e0       	ldi	r18, 0x00	; 0
 728:	30 e0       	ldi	r19, 0x00	; 0
 72a:	a0 e0       	ldi	r26, 0x00	; 0
 72c:	b0 e0       	ldi	r27, 0x00	; 0
 72e:	30 97       	sbiw	r30, 0x00	; 0
 730:	39 f1       	breq	.+78     	; 0x780 <malloc+0x70>
 732:	40 81       	ld	r20, Z
 734:	51 81       	ldd	r21, Z+1	; 0x01
 736:	48 17       	cp	r20, r24
 738:	59 07       	cpc	r21, r25
 73a:	b8 f0       	brcs	.+46     	; 0x76a <malloc+0x5a>
 73c:	48 17       	cp	r20, r24
 73e:	59 07       	cpc	r21, r25
 740:	71 f4       	brne	.+28     	; 0x75e <malloc+0x4e>
 742:	82 81       	ldd	r24, Z+2	; 0x02
 744:	93 81       	ldd	r25, Z+3	; 0x03
 746:	10 97       	sbiw	r26, 0x00	; 0
 748:	29 f0       	breq	.+10     	; 0x754 <malloc+0x44>
 74a:	13 96       	adiw	r26, 0x03	; 3
 74c:	9c 93       	st	X, r25
 74e:	8e 93       	st	-X, r24
 750:	12 97       	sbiw	r26, 0x02	; 2
 752:	2c c0       	rjmp	.+88     	; 0x7ac <malloc+0x9c>
 754:	90 93 40 01 	sts	0x0140, r25
 758:	80 93 3f 01 	sts	0x013F, r24
 75c:	27 c0       	rjmp	.+78     	; 0x7ac <malloc+0x9c>
 75e:	21 15       	cp	r18, r1
 760:	31 05       	cpc	r19, r1
 762:	31 f0       	breq	.+12     	; 0x770 <malloc+0x60>
 764:	42 17       	cp	r20, r18
 766:	53 07       	cpc	r21, r19
 768:	18 f0       	brcs	.+6      	; 0x770 <malloc+0x60>
 76a:	a9 01       	movw	r20, r18
 76c:	db 01       	movw	r26, r22
 76e:	01 c0       	rjmp	.+2      	; 0x772 <malloc+0x62>
 770:	ef 01       	movw	r28, r30
 772:	9a 01       	movw	r18, r20
 774:	bd 01       	movw	r22, r26
 776:	df 01       	movw	r26, r30
 778:	02 80       	ldd	r0, Z+2	; 0x02
 77a:	f3 81       	ldd	r31, Z+3	; 0x03
 77c:	e0 2d       	mov	r30, r0
 77e:	d7 cf       	rjmp	.-82     	; 0x72e <malloc+0x1e>
 780:	21 15       	cp	r18, r1
 782:	31 05       	cpc	r19, r1
 784:	f9 f0       	breq	.+62     	; 0x7c4 <malloc+0xb4>
 786:	28 1b       	sub	r18, r24
 788:	39 0b       	sbc	r19, r25
 78a:	24 30       	cpi	r18, 0x04	; 4
 78c:	31 05       	cpc	r19, r1
 78e:	80 f4       	brcc	.+32     	; 0x7b0 <malloc+0xa0>
 790:	8a 81       	ldd	r24, Y+2	; 0x02
 792:	9b 81       	ldd	r25, Y+3	; 0x03
 794:	61 15       	cp	r22, r1
 796:	71 05       	cpc	r23, r1
 798:	21 f0       	breq	.+8      	; 0x7a2 <malloc+0x92>
 79a:	fb 01       	movw	r30, r22
 79c:	93 83       	std	Z+3, r25	; 0x03
 79e:	82 83       	std	Z+2, r24	; 0x02
 7a0:	04 c0       	rjmp	.+8      	; 0x7aa <malloc+0x9a>
 7a2:	90 93 40 01 	sts	0x0140, r25
 7a6:	80 93 3f 01 	sts	0x013F, r24
 7aa:	fe 01       	movw	r30, r28
 7ac:	32 96       	adiw	r30, 0x02	; 2
 7ae:	44 c0       	rjmp	.+136    	; 0x838 <malloc+0x128>
 7b0:	fe 01       	movw	r30, r28
 7b2:	e2 0f       	add	r30, r18
 7b4:	f3 1f       	adc	r31, r19
 7b6:	81 93       	st	Z+, r24
 7b8:	91 93       	st	Z+, r25
 7ba:	22 50       	subi	r18, 0x02	; 2
 7bc:	31 09       	sbc	r19, r1
 7be:	39 83       	std	Y+1, r19	; 0x01
 7c0:	28 83       	st	Y, r18
 7c2:	3a c0       	rjmp	.+116    	; 0x838 <malloc+0x128>
 7c4:	20 91 3d 01 	lds	r18, 0x013D
 7c8:	30 91 3e 01 	lds	r19, 0x013E
 7cc:	23 2b       	or	r18, r19
 7ce:	41 f4       	brne	.+16     	; 0x7e0 <malloc+0xd0>
 7d0:	20 91 02 01 	lds	r18, 0x0102
 7d4:	30 91 03 01 	lds	r19, 0x0103
 7d8:	30 93 3e 01 	sts	0x013E, r19
 7dc:	20 93 3d 01 	sts	0x013D, r18
 7e0:	20 91 00 01 	lds	r18, 0x0100
 7e4:	30 91 01 01 	lds	r19, 0x0101
 7e8:	21 15       	cp	r18, r1
 7ea:	31 05       	cpc	r19, r1
 7ec:	41 f4       	brne	.+16     	; 0x7fe <malloc+0xee>
 7ee:	2d b7       	in	r18, 0x3d	; 61
 7f0:	3e b7       	in	r19, 0x3e	; 62
 7f2:	40 91 04 01 	lds	r20, 0x0104
 7f6:	50 91 05 01 	lds	r21, 0x0105
 7fa:	24 1b       	sub	r18, r20
 7fc:	35 0b       	sbc	r19, r21
 7fe:	e0 91 3d 01 	lds	r30, 0x013D
 802:	f0 91 3e 01 	lds	r31, 0x013E
 806:	e2 17       	cp	r30, r18
 808:	f3 07       	cpc	r31, r19
 80a:	a0 f4       	brcc	.+40     	; 0x834 <malloc+0x124>
 80c:	2e 1b       	sub	r18, r30
 80e:	3f 0b       	sbc	r19, r31
 810:	28 17       	cp	r18, r24
 812:	39 07       	cpc	r19, r25
 814:	78 f0       	brcs	.+30     	; 0x834 <malloc+0x124>
 816:	ac 01       	movw	r20, r24
 818:	4e 5f       	subi	r20, 0xFE	; 254
 81a:	5f 4f       	sbci	r21, 0xFF	; 255
 81c:	24 17       	cp	r18, r20
 81e:	35 07       	cpc	r19, r21
 820:	48 f0       	brcs	.+18     	; 0x834 <malloc+0x124>
 822:	4e 0f       	add	r20, r30
 824:	5f 1f       	adc	r21, r31
 826:	50 93 3e 01 	sts	0x013E, r21
 82a:	40 93 3d 01 	sts	0x013D, r20
 82e:	81 93       	st	Z+, r24
 830:	91 93       	st	Z+, r25
 832:	02 c0       	rjmp	.+4      	; 0x838 <malloc+0x128>
 834:	e0 e0       	ldi	r30, 0x00	; 0
 836:	f0 e0       	ldi	r31, 0x00	; 0
 838:	cf 01       	movw	r24, r30
 83a:	df 91       	pop	r29
 83c:	cf 91       	pop	r28
 83e:	08 95       	ret

00000840 <free>:
 840:	cf 93       	push	r28
 842:	df 93       	push	r29
 844:	00 97       	sbiw	r24, 0x00	; 0
 846:	09 f4       	brne	.+2      	; 0x84a <free+0xa>
 848:	87 c0       	rjmp	.+270    	; 0x958 <__stack+0x59>
 84a:	fc 01       	movw	r30, r24
 84c:	32 97       	sbiw	r30, 0x02	; 2
 84e:	13 82       	std	Z+3, r1	; 0x03
 850:	12 82       	std	Z+2, r1	; 0x02
 852:	c0 91 3f 01 	lds	r28, 0x013F
 856:	d0 91 40 01 	lds	r29, 0x0140
 85a:	20 97       	sbiw	r28, 0x00	; 0
 85c:	81 f4       	brne	.+32     	; 0x87e <free+0x3e>
 85e:	20 81       	ld	r18, Z
 860:	31 81       	ldd	r19, Z+1	; 0x01
 862:	28 0f       	add	r18, r24
 864:	39 1f       	adc	r19, r25
 866:	80 91 3d 01 	lds	r24, 0x013D
 86a:	90 91 3e 01 	lds	r25, 0x013E
 86e:	82 17       	cp	r24, r18
 870:	93 07       	cpc	r25, r19
 872:	79 f5       	brne	.+94     	; 0x8d2 <free+0x92>
 874:	f0 93 3e 01 	sts	0x013E, r31
 878:	e0 93 3d 01 	sts	0x013D, r30
 87c:	6d c0       	rjmp	.+218    	; 0x958 <__stack+0x59>
 87e:	de 01       	movw	r26, r28
 880:	20 e0       	ldi	r18, 0x00	; 0
 882:	30 e0       	ldi	r19, 0x00	; 0
 884:	ae 17       	cp	r26, r30
 886:	bf 07       	cpc	r27, r31
 888:	50 f4       	brcc	.+20     	; 0x89e <free+0x5e>
 88a:	12 96       	adiw	r26, 0x02	; 2
 88c:	4d 91       	ld	r20, X+
 88e:	5c 91       	ld	r21, X
 890:	13 97       	sbiw	r26, 0x03	; 3
 892:	9d 01       	movw	r18, r26
 894:	41 15       	cp	r20, r1
 896:	51 05       	cpc	r21, r1
 898:	09 f1       	breq	.+66     	; 0x8dc <free+0x9c>
 89a:	da 01       	movw	r26, r20
 89c:	f3 cf       	rjmp	.-26     	; 0x884 <free+0x44>
 89e:	b3 83       	std	Z+3, r27	; 0x03
 8a0:	a2 83       	std	Z+2, r26	; 0x02
 8a2:	40 81       	ld	r20, Z
 8a4:	51 81       	ldd	r21, Z+1	; 0x01
 8a6:	84 0f       	add	r24, r20
 8a8:	95 1f       	adc	r25, r21
 8aa:	8a 17       	cp	r24, r26
 8ac:	9b 07       	cpc	r25, r27
 8ae:	71 f4       	brne	.+28     	; 0x8cc <free+0x8c>
 8b0:	8d 91       	ld	r24, X+
 8b2:	9c 91       	ld	r25, X
 8b4:	11 97       	sbiw	r26, 0x01	; 1
 8b6:	84 0f       	add	r24, r20
 8b8:	95 1f       	adc	r25, r21
 8ba:	02 96       	adiw	r24, 0x02	; 2
 8bc:	91 83       	std	Z+1, r25	; 0x01
 8be:	80 83       	st	Z, r24
 8c0:	12 96       	adiw	r26, 0x02	; 2
 8c2:	8d 91       	ld	r24, X+
 8c4:	9c 91       	ld	r25, X
 8c6:	13 97       	sbiw	r26, 0x03	; 3
 8c8:	93 83       	std	Z+3, r25	; 0x03
 8ca:	82 83       	std	Z+2, r24	; 0x02
 8cc:	21 15       	cp	r18, r1
 8ce:	31 05       	cpc	r19, r1
 8d0:	29 f4       	brne	.+10     	; 0x8dc <free+0x9c>
 8d2:	f0 93 40 01 	sts	0x0140, r31
 8d6:	e0 93 3f 01 	sts	0x013F, r30
 8da:	3e c0       	rjmp	.+124    	; 0x958 <__stack+0x59>
 8dc:	d9 01       	movw	r26, r18
 8de:	13 96       	adiw	r26, 0x03	; 3
 8e0:	fc 93       	st	X, r31
 8e2:	ee 93       	st	-X, r30
 8e4:	12 97       	sbiw	r26, 0x02	; 2
 8e6:	4d 91       	ld	r20, X+
 8e8:	5d 91       	ld	r21, X+
 8ea:	a4 0f       	add	r26, r20
 8ec:	b5 1f       	adc	r27, r21
 8ee:	ea 17       	cp	r30, r26
 8f0:	fb 07       	cpc	r31, r27
 8f2:	79 f4       	brne	.+30     	; 0x912 <__stack+0x13>
 8f4:	80 81       	ld	r24, Z
 8f6:	91 81       	ldd	r25, Z+1	; 0x01
 8f8:	84 0f       	add	r24, r20
 8fa:	95 1f       	adc	r25, r21
 8fc:	02 96       	adiw	r24, 0x02	; 2
 8fe:	d9 01       	movw	r26, r18
 900:	11 96       	adiw	r26, 0x01	; 1
 902:	9c 93       	st	X, r25
 904:	8e 93       	st	-X, r24
 906:	82 81       	ldd	r24, Z+2	; 0x02
 908:	93 81       	ldd	r25, Z+3	; 0x03
 90a:	13 96       	adiw	r26, 0x03	; 3
 90c:	9c 93       	st	X, r25
 90e:	8e 93       	st	-X, r24
 910:	12 97       	sbiw	r26, 0x02	; 2
 912:	e0 e0       	ldi	r30, 0x00	; 0
 914:	f0 e0       	ldi	r31, 0x00	; 0
 916:	8a 81       	ldd	r24, Y+2	; 0x02
 918:	9b 81       	ldd	r25, Y+3	; 0x03
 91a:	00 97       	sbiw	r24, 0x00	; 0
 91c:	19 f0       	breq	.+6      	; 0x924 <__stack+0x25>
 91e:	fe 01       	movw	r30, r28
 920:	ec 01       	movw	r28, r24
 922:	f9 cf       	rjmp	.-14     	; 0x916 <__stack+0x17>
 924:	ce 01       	movw	r24, r28
 926:	02 96       	adiw	r24, 0x02	; 2
 928:	28 81       	ld	r18, Y
 92a:	39 81       	ldd	r19, Y+1	; 0x01
 92c:	82 0f       	add	r24, r18
 92e:	93 1f       	adc	r25, r19
 930:	20 91 3d 01 	lds	r18, 0x013D
 934:	30 91 3e 01 	lds	r19, 0x013E
 938:	28 17       	cp	r18, r24
 93a:	39 07       	cpc	r19, r25
 93c:	69 f4       	brne	.+26     	; 0x958 <__stack+0x59>
 93e:	30 97       	sbiw	r30, 0x00	; 0
 940:	29 f4       	brne	.+10     	; 0x94c <__stack+0x4d>
 942:	10 92 40 01 	sts	0x0140, r1
 946:	10 92 3f 01 	sts	0x013F, r1
 94a:	02 c0       	rjmp	.+4      	; 0x950 <__stack+0x51>
 94c:	13 82       	std	Z+3, r1	; 0x03
 94e:	12 82       	std	Z+2, r1	; 0x02
 950:	d0 93 3e 01 	sts	0x013E, r29
 954:	c0 93 3d 01 	sts	0x013D, r28
 958:	df 91       	pop	r29
 95a:	cf 91       	pop	r28
 95c:	08 95       	ret

0000095e <memcpy>:
 95e:	fb 01       	movw	r30, r22
 960:	dc 01       	movw	r26, r24
 962:	02 c0       	rjmp	.+4      	; 0x968 <memcpy+0xa>
 964:	01 90       	ld	r0, Z+
 966:	0d 92       	st	X+, r0
 968:	41 50       	subi	r20, 0x01	; 1
 96a:	50 40       	sbci	r21, 0x00	; 0
 96c:	d8 f7       	brcc	.-10     	; 0x964 <memcpy+0x6>
 96e:	08 95       	ret

00000970 <_exit>:
 970:	f8 94       	cli

00000972 <__stop_program>:
 972:	ff cf       	rjmp	.-2      	; 0x972 <__stop_program>
