#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028e546d9c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028e5433b440 .scope module, "tb_matrix_system" "tb_matrix_system" 3 6;
 .timescale -9 -12;
P_0000028e5430eca0 .param/l "MODE_CONV" 1 3 18, +C4<00000000000000000000000000000010>;
P_0000028e5430ecd8 .param/l "MODE_GEN" 1 3 17, +C4<00000000000000000000000000000001>;
P_0000028e5430ed10 .param/l "MODE_TB" 1 3 16, +C4<00000000000000000000000000000000>;
L_0000028e54750b10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028e547465a0_0 .net/2s *"_ivl_0", 31 0, L_0000028e54750b10;  1 drivers
L_0000028e54750ba0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028e547494b0_0 .net/2s *"_ivl_12", 31 0, L_0000028e54750ba0;  1 drivers
v0000028e547483d0_0 .net *"_ivl_14", 0 0, L_0000028e54799d60;  1 drivers
L_0000028e54750be8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000028e54748dd0_0 .net/2s *"_ivl_16", 31 0, L_0000028e54750be8;  1 drivers
v0000028e54749c30_0 .net *"_ivl_18", 0 0, L_0000028e547985a0;  1 drivers
v0000028e54749d70_0 .net *"_ivl_2", 0 0, L_0000028e547986e0;  1 drivers
v0000028e54748b50_0 .net *"_ivl_20", 2 0, L_0000028e5479a080;  1 drivers
L_0000028e54750c30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028e547480b0_0 .net/2s *"_ivl_24", 31 0, L_0000028e54750c30;  1 drivers
v0000028e54748510_0 .net *"_ivl_26", 0 0, L_0000028e547997c0;  1 drivers
L_0000028e54750c78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000028e54748790_0 .net/2s *"_ivl_28", 31 0, L_0000028e54750c78;  1 drivers
v0000028e54748150_0 .net *"_ivl_30", 0 0, L_0000028e54799b80;  1 drivers
v0000028e54749190_0 .net *"_ivl_32", 2 0, L_0000028e5479a1c0;  1 drivers
L_0000028e54750cc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028e54748e70_0 .net/2s *"_ivl_36", 31 0, L_0000028e54750cc0;  1 drivers
v0000028e54748330_0 .net *"_ivl_38", 0 0, L_0000028e54799860;  1 drivers
L_0000028e54750b58 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000028e547481f0_0 .net/2s *"_ivl_4", 31 0, L_0000028e54750b58;  1 drivers
L_0000028e54750d08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028e54748a10_0 .net/2s *"_ivl_42", 31 0, L_0000028e54750d08;  1 drivers
v0000028e54748470_0 .net *"_ivl_44", 0 0, L_0000028e54798640;  1 drivers
L_0000028e54750d50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028e54748fb0_0 .net/2s *"_ivl_48", 31 0, L_0000028e54750d50;  1 drivers
v0000028e547492d0_0 .net *"_ivl_50", 0 0, L_0000028e54798780;  1 drivers
L_0000028e54750d98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028e54748f10_0 .net/2s *"_ivl_54", 31 0, L_0000028e54750d98;  1 drivers
v0000028e547486f0_0 .net *"_ivl_56", 0 0, L_0000028e54798f00;  1 drivers
v0000028e54748d30_0 .net *"_ivl_6", 0 0, L_0000028e5479a300;  1 drivers
L_0000028e54750de0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028e54748290_0 .net/2s *"_ivl_60", 31 0, L_0000028e54750de0;  1 drivers
v0000028e54749af0_0 .net *"_ivl_62", 0 0, L_0000028e54799040;  1 drivers
v0000028e54749b90_0 .net *"_ivl_8", 1 0, L_0000028e54798960;  1 drivers
v0000028e54748bf0_0 .net "alu_dim_we", 0 0, v0000028e546e1f60_0;  1 drivers
v0000028e54749050_0 .net "alu_done", 0 0, v0000028e546e2280_0;  1 drivers
v0000028e547490f0_0 .net "alu_error", 0 0, v0000028e546e20a0_0;  1 drivers
v0000028e54749eb0_0 .var "alu_opcode", 2 0;
v0000028e54748970_0 .net "alu_rd_col", 2 0, v0000028e546e23c0_0;  1 drivers
v0000028e54748c90_0 .net "alu_rd_row", 2 0, v0000028e546e30e0_0;  1 drivers
v0000028e54749a50_0 .net "alu_rd_slot", 1 0, v0000028e546e2640_0;  1 drivers
v0000028e547495f0_0 .net "alu_res_m", 2 0, v0000028e546e2500_0;  1 drivers
v0000028e54749550_0 .net "alu_res_n", 2 0, v0000028e546e2820_0;  1 drivers
v0000028e54748830_0 .var "alu_scalar", 15 0;
v0000028e54749910_0 .var "alu_start", 0 0;
v0000028e54749370_0 .net "alu_wr_col", 2 0, v0000028e546e3680_0;  1 drivers
v0000028e54749cd0_0 .net "alu_wr_data", 15 0, v0000028e546e26e0_0;  1 drivers
v0000028e547497d0_0 .net "alu_wr_row", 2 0, v0000028e546e3b80_0;  1 drivers
L_0000028e547509f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028e54749690_0 .net "alu_wr_slot", 1 0, L_0000028e547509f0;  1 drivers
v0000028e54748ab0_0 .net "alu_wr_we", 0 0, v0000028e546e39a0_0;  1 drivers
v0000028e54749230_0 .var "clk", 0 0;
v0000028e547485b0_0 .var/i "conv_col_cnt", 31 0;
v0000028e54748010_0 .net "conv_done", 0 0, v0000028e54739060_0;  1 drivers
v0000028e547488d0_0 .net "conv_rd_col", 2 0, v0000028e54739e20_0;  1 drivers
v0000028e54749410_0 .net "conv_rd_row", 2 0, v0000028e547399c0_0;  1 drivers
v0000028e54749730_0 .net "conv_rd_slot", 1 0, v0000028e547397e0_0;  1 drivers
v0000028e54749870_0 .net "conv_res_data", 15 0, v0000028e54739100_0;  1 drivers
v0000028e547499b0_0 .net "conv_res_valid", 0 0, v0000028e547392e0_0;  1 drivers
v0000028e54749e10_0 .var "conv_start", 0 0;
v0000028e54748650_0 .net "gen_done", 0 0, v0000028e5473aaa0_0;  1 drivers
v0000028e5474a520_0 .net "gen_out_col", 2 0, v0000028e5473a460_0;  1 drivers
v0000028e5474b420_0 .net "gen_out_data", 15 0, v0000028e54739600_0;  1 drivers
v0000028e5474ab60_0 .net "gen_out_dim_m", 2 0, v0000028e547396a0_0;  1 drivers
v0000028e5474bec0_0 .net "gen_out_dim_n", 2 0, v0000028e547391a0_0;  1 drivers
v0000028e5474a480_0 .net "gen_out_dim_we", 0 0, v0000028e5473ac80_0;  1 drivers
v0000028e5474ac00_0 .net "gen_out_row", 2 0, v0000028e54739a60_0;  1 drivers
v0000028e5474b4c0_0 .net "gen_out_slot", 1 0, v0000028e54739ba0_0;  1 drivers
v0000028e5474b2e0_0 .net "gen_out_we", 0 0, v0000028e54739d80_0;  1 drivers
v0000028e5474aa20_0 .var "gen_start", 0 0;
v0000028e5474b560_0 .var "gen_target_m", 2 0;
v0000028e5474bce0_0 .var "gen_target_n", 2 0;
v0000028e5474a5c0_0 .var "gen_target_slot", 1 0;
v0000028e5474a020_0 .net "mem_alu_cur_m", 2 0, L_0000028e54328260;  1 drivers
v0000028e5474a840_0 .net "mem_alu_cur_n", 2 0, L_0000028e54328340;  1 drivers
v0000028e5474bba0_0 .net "mem_alu_rdata", 15 0, L_0000028e543286c0;  1 drivers
v0000028e5474a660_0 .net "mem_u_col", 2 0, L_0000028e54798500;  1 drivers
v0000028e5474b740_0 .net "mem_u_dim_m", 2 0, L_0000028e54798c80;  1 drivers
v0000028e5474a8e0_0 .net "mem_u_dim_n", 2 0, L_0000028e54798e60;  1 drivers
v0000028e5474b240_0 .net "mem_u_dim_we", 0 0, L_0000028e547ad050;  1 drivers
v0000028e5474a160_0 .net "mem_u_rdata", 15 0, L_0000028e54328880;  1 drivers
v0000028e5474a340_0 .net "mem_u_row", 2 0, L_0000028e54798460;  1 drivers
v0000028e5474a700_0 .net "mem_u_slot", 1 0, L_0000028e547995e0;  1 drivers
v0000028e5474a3e0_0 .net "mem_u_wdata", 15 0, L_0000028e54798be0;  1 drivers
v0000028e5474a980_0 .net "mem_u_we", 0 0, L_0000028e54799a40;  1 drivers
v0000028e5474b6a0_0 .var/i "mode", 31 0;
v0000028e5474a7a0_0 .var "rst_n", 0 0;
v0000028e5474b380_0 .var "tb_col", 2 0;
v0000028e5474ad40_0 .var "tb_data", 15 0;
v0000028e5474a0c0_0 .var "tb_dim_m", 2 0;
v0000028e5474aac0_0 .var "tb_dim_n", 2 0;
v0000028e5474b7e0_0 .var "tb_dim_we", 0 0;
v0000028e5474a200_0 .var "tb_row", 2 0;
v0000028e5474b880_0 .var "tb_slot", 1 0;
v0000028e5474aca0_0 .var "tb_we", 0 0;
L_0000028e547986e0 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750b10;
L_0000028e5479a300 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750b58;
L_0000028e54798960 .functor MUXZ 2, v0000028e5474b880_0, v0000028e547397e0_0, L_0000028e5479a300, C4<>;
L_0000028e547995e0 .functor MUXZ 2, L_0000028e54798960, v0000028e54739ba0_0, L_0000028e547986e0, C4<>;
L_0000028e54799d60 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750ba0;
L_0000028e547985a0 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750be8;
L_0000028e5479a080 .functor MUXZ 3, v0000028e5474a200_0, v0000028e547399c0_0, L_0000028e547985a0, C4<>;
L_0000028e54798460 .functor MUXZ 3, L_0000028e5479a080, v0000028e54739a60_0, L_0000028e54799d60, C4<>;
L_0000028e547997c0 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750c30;
L_0000028e54799b80 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750c78;
L_0000028e5479a1c0 .functor MUXZ 3, v0000028e5474b380_0, v0000028e54739e20_0, L_0000028e54799b80, C4<>;
L_0000028e54798500 .functor MUXZ 3, L_0000028e5479a1c0, v0000028e5473a460_0, L_0000028e547997c0, C4<>;
L_0000028e54799860 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750cc0;
L_0000028e54798be0 .functor MUXZ 16, v0000028e5474ad40_0, v0000028e54739600_0, L_0000028e54799860, C4<>;
L_0000028e54798640 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750d08;
L_0000028e54799a40 .functor MUXZ 1, v0000028e5474aca0_0, v0000028e54739d80_0, L_0000028e54798640, C4<>;
L_0000028e54798780 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750d50;
L_0000028e54798c80 .functor MUXZ 3, v0000028e5474a0c0_0, v0000028e547396a0_0, L_0000028e54798780, C4<>;
L_0000028e54798f00 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750d98;
L_0000028e54798e60 .functor MUXZ 3, v0000028e5474aac0_0, v0000028e547391a0_0, L_0000028e54798f00, C4<>;
L_0000028e54799040 .cmp/eq 32, v0000028e5474b6a0_0, L_0000028e54750de0;
L_0000028e547ad050 .functor MUXZ 1, v0000028e5474b7e0_0, v0000028e5473ac80_0, L_0000028e54799040, C4<>;
S_0000028e546e0ef0 .scope task, "generate_matrix" "generate_matrix" 3 240, 3 240 0, S_0000028e5433b440;
 .timescale -9 -12;
v0000028e546e34a0_0 .var "m", 2 0;
v0000028e546e2b40_0 .var "n", 2 0;
v0000028e546e21e0_0 .var "slot", 1 0;
v0000028e546e2be0_0 .var/i "timeout", 31 0;
E_0000028e546c2fe0 .event posedge, v0000028e546e3720_0;
TD_tb_matrix_system.generate_matrix ;
    %vpi_call/w 3 246 "$display", "[TB] Generating Matrix %0d x %0d in Slot %0d...", v0000028e546e34a0_0, v0000028e546e2b40_0, v0000028e546e21e0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %load/vec4 v0000028e546e21e0_0;
    %store/vec4 v0000028e5474a5c0_0, 0, 2;
    %load/vec4 v0000028e546e34a0_0;
    %store/vec4 v0000028e5474b560_0, 0, 3;
    %load/vec4 v0000028e546e2b40_0;
    %store/vec4 v0000028e5474bce0_0, 0, 3;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e5474aa20_0, 0;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5474aa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e546e2be0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000028e54748650_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000028e546e2be0_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0000028e546c2fe0;
    %load/vec4 v0000028e546e2be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e546e2be0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000028e546e2be0_0;
    %cmpi/s 1000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.3, 5;
    %vpi_call/w 3 265 "$display", "[TB] ERROR: Timeout waiting for Matrix Gen!" {0 0 0};
    %vpi_call/w 3 266 "$finish" {0 0 0};
T_0.3 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %vpi_call/w 3 271 "$display", "[TB] Generation Done." {0 0 0};
    %end;
S_0000028e546defe0 .scope task, "print_matrix" "print_matrix" 3 335, 3 335 0, S_0000028e5433b440;
 .timescale -9 -12;
v0000028e546e2c80_0 .var/i "c", 31 0;
v0000028e546e3360_0 .var "dim_m", 2 0;
v0000028e546e3400_0 .var "dim_n", 2 0;
v0000028e546e2d20_0 .var/i "r", 31 0;
v0000028e546e2a00_0 .var "slot", 1 0;
TD_tb_matrix_system.print_matrix ;
    %load/vec4 v0000028e546e2a00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000028e54746be0, 4;
    %store/vec4 v0000028e546e3360_0, 0, 3;
    %load/vec4 v0000028e546e2a00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000028e547470e0, 4;
    %store/vec4 v0000028e546e3400_0, 0, 3;
    %vpi_call/w 3 358 "$display", "--- Matrix in Slot %0d (%0d x %0d) ---", v0000028e546e2a00_0, v0000028e546e3360_0, v0000028e546e3400_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %load/vec4 v0000028e546e2a00_0;
    %store/vec4 v0000028e5474b880_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e546e2d20_0, 0, 32;
T_1.5 ;
    %load/vec4 v0000028e546e2d20_0;
    %load/vec4 v0000028e546e3360_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.6, 5;
    %vpi_call/w 3 364 "$write", "Row %0d: ", v0000028e546e2d20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e546e2c80_0, 0, 32;
T_1.7 ;
    %load/vec4 v0000028e546e2c80_0;
    %load/vec4 v0000028e546e3400_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.8, 5;
    %load/vec4 v0000028e546e2d20_0;
    %pad/s 3;
    %store/vec4 v0000028e5474a200_0, 0, 3;
    %load/vec4 v0000028e546e2c80_0;
    %pad/s 3;
    %store/vec4 v0000028e5474b380_0, 0, 3;
    %delay 1000, 0;
    %load/vec4 v0000028e5474a160_0;
    %vpi_call/w 3 369 "$write", "%6d ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0000028e546e2c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e546e2c80_0, 0, 32;
    %jmp T_1.7;
T_1.8 ;
    %vpi_call/w 3 371 "$write", "\012" {0 0 0};
    %load/vec4 v0000028e546e2d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e546e2d20_0, 0, 32;
    %jmp T_1.5;
T_1.6 ;
    %vpi_call/w 3 373 "$display", "-------------------------------------" {0 0 0};
    %end;
S_0000028e546e0270 .scope task, "run_alu" "run_alu" 3 276, 3 276 0, S_0000028e5433b440;
 .timescale -9 -12;
v0000028e546e2140_0 .var "expected_slot_c", 1 0;
v0000028e546e32c0_0 .var "op", 2 0;
v0000028e546e2dc0_0 .var "sc", 15 0;
E_0000028e546c2c60 .event anyedge, v0000028e546e20a0_0;
E_0000028e546c3120 .event anyedge, v0000028e546e2280_0;
TD_tb_matrix_system.run_alu ;
    %vpi_call/w 3 281 "$display", "[TB] Starting ALU Opcode %b, Scalar %d...", v0000028e546e32c0_0, v0000028e546e2dc0_0 {0 0 0};
    %load/vec4 v0000028e546e32c0_0;
    %store/vec4 v0000028e54749eb0_0, 0, 3;
    %load/vec4 v0000028e546e2dc0_0;
    %store/vec4 v0000028e54748830_0, 0, 16;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e54749910_0, 0;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e54749910_0, 0;
    %fork t_1, S_0000028e546e0270;
    %fork t_2, S_0000028e546e0270;
    %join;
    %join/detach 1;
    %jmp t_0;
t_1 ;
T_2.9 ;
    %load/vec4 v0000028e54749050_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.10, 6;
    %wait E_0000028e546c3120;
    %jmp T_2.9;
T_2.10 ;
    %end;
t_2 ;
T_2.11 ;
    %load/vec4 v0000028e547490f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.12, 6;
    %wait E_0000028e546c2c60;
    %jmp T_2.11;
T_2.12 ;
    %end;
    .scope S_0000028e546e0270;
t_0 ;
    %load/vec4 v0000028e547490f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %vpi_call/w 3 296 "$display", "[TB] ALU reported ERROR!" {0 0 0};
    %jmp T_2.14;
T_2.13 ;
    %vpi_call/w 3 297 "$display", "[TB] ALU Operation Done." {0 0 0};
T_2.14 ;
    %delay 10000, 0;
    %end;
S_0000028e546843a0 .scope task, "run_convolution" "run_convolution" 3 304, 3 304 0, S_0000028e5433b440;
 .timescale -9 -12;
v0000028e546e2e60_0 .var/i "timeout", 31 0;
TD_tb_matrix_system.run_convolution ;
    %vpi_call/w 3 307 "$display", "[TB] Starting Bonus Convolution..." {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e547485b0_0, 0, 32;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e54749e10_0, 0;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e54749e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e546e2e60_0, 0, 32;
T_3.15 ;
    %load/vec4 v0000028e54748010_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.17, 9;
    %load/vec4 v0000028e546e2e60_0;
    %cmpi/s 2000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz T_3.16, 8;
    %wait E_0000028e546c2fe0;
    %load/vec4 v0000028e546e2e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e546e2e60_0, 0, 32;
    %jmp T_3.15;
T_3.16 ;
    %load/vec4 v0000028e546e2e60_0;
    %cmpi/s 2000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.18, 5;
    %vpi_call/w 3 323 "$display", "[TB] ERROR: Timeout waiting for Convolution!" {0 0 0};
    %vpi_call/w 3 324 "$finish" {0 0 0};
T_3.18 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %vpi_call/w 3 329 "$display", "[TB] Convolution Done." {0 0 0};
    %end;
S_0000028e546ddfd0 .scope task, "sys_reset" "sys_reset" 3 225, 3 225 0, S_0000028e5433b440;
 .timescale -9 -12;
TD_tb_matrix_system.sys_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5474a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5474aa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e54749910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e54749e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5474aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5474b7e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e5474a7a0_0, 0, 1;
    %delay 20000, 0;
    %end;
S_0000028e542fc470 .scope module, "u_alu" "matrix_alu" 3 146, 4 3 0, S_0000028e5433b440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 16 "scalar_val";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 2 "mem_rd_slot";
    .port_info 8 /OUTPUT 3 "mem_rd_row";
    .port_info 9 /OUTPUT 3 "mem_rd_col";
    .port_info 10 /INPUT 16 "mem_rd_data";
    .port_info 11 /INPUT 3 "mem_current_m";
    .port_info 12 /INPUT 3 "mem_current_n";
    .port_info 13 /OUTPUT 2 "mem_wr_slot";
    .port_info 14 /OUTPUT 3 "mem_wr_row";
    .port_info 15 /OUTPUT 3 "mem_wr_col";
    .port_info 16 /OUTPUT 16 "mem_wr_data";
    .port_info 17 /OUTPUT 1 "mem_wr_we";
    .port_info 18 /OUTPUT 3 "mem_res_m";
    .port_info 19 /OUTPUT 3 "mem_res_n";
    .port_info 20 /OUTPUT 1 "mem_dim_we";
P_0000028e542bc9e0 .param/l "OP_ADD" 1 4 34, C4<000>;
P_0000028e542bca18 .param/l "OP_MUL" 1 4 36, C4<010>;
P_0000028e542bca50 .param/l "OP_SCA" 1 4 37, C4<011>;
P_0000028e542bca88 .param/l "OP_SUB" 1 4 35, C4<001>;
P_0000028e542bcac0 .param/l "OP_TRA" 1 4 38, C4<100>;
P_0000028e542bcaf8 .param/l "SLOT_A" 1 4 40, C4<00>;
P_0000028e542bcb30 .param/l "SLOT_B" 1 4 41, C4<01>;
P_0000028e542bcb68 .param/l "SLOT_C" 1 4 42, C4<10>;
P_0000028e542bcba0 .param/l "S_CHECK" 1 4 48, +C4<00000000000000000000000000000011>;
P_0000028e542bcbd8 .param/l "S_DONE" 1 4 54, +C4<00000000000000000000000000001001>;
P_0000028e542bcc10 .param/l "S_ERROR" 1 4 55, +C4<00000000000000000000000000001010>;
P_0000028e542bcc48 .param/l "S_GET_DIM_A" 1 4 46, +C4<00000000000000000000000000000001>;
P_0000028e542bcc80 .param/l "S_GET_DIM_B" 1 4 47, +C4<00000000000000000000000000000010>;
P_0000028e542bccb8 .param/l "S_IDLE" 1 4 45, +C4<00000000000000000000000000000000>;
P_0000028e542bccf0 .param/l "S_INIT_CALC" 1 4 49, +C4<00000000000000000000000000000100>;
P_0000028e542bcd28 .param/l "S_MAT_MUL_ACC" 1 4 52, +C4<00000000000000000000000000000111>;
P_0000028e542bcd60 .param/l "S_READ_OP1" 1 4 50, +C4<00000000000000000000000000000101>;
P_0000028e542bcd98 .param/l "S_READ_OP2" 1 4 51, +C4<00000000000000000000000000000110>;
P_0000028e542bcdd0 .param/l "S_WRITE" 1 4 53, +C4<00000000000000000000000000001000>;
v0000028e546e3900_0 .var/s "accumulator", 31 0;
v0000028e546e3720_0 .net "clk", 0 0, v0000028e54749230_0;  1 drivers
v0000028e546e2aa0_0 .var "dim_ma", 2 0;
v0000028e546e3180_0 .var "dim_mb", 2 0;
v0000028e546e1ec0_0 .var "dim_na", 2 0;
v0000028e546e25a0_0 .var "dim_nb", 2 0;
v0000028e546e2280_0 .var "done", 0 0;
v0000028e546e20a0_0 .var "error", 0 0;
v0000028e546e2f00_0 .var "i", 2 0;
v0000028e546e3c20_0 .var "j", 2 0;
v0000028e546e35e0_0 .var "k", 2 0;
v0000028e546e3540_0 .net "mem_current_m", 2 0, L_0000028e54328260;  alias, 1 drivers
v0000028e546e2320_0 .net "mem_current_n", 2 0, L_0000028e54328340;  alias, 1 drivers
v0000028e546e1f60_0 .var "mem_dim_we", 0 0;
v0000028e546e23c0_0 .var "mem_rd_col", 2 0;
v0000028e546e2460_0 .net "mem_rd_data", 15 0, L_0000028e543286c0;  alias, 1 drivers
v0000028e546e30e0_0 .var "mem_rd_row", 2 0;
v0000028e546e2640_0 .var "mem_rd_slot", 1 0;
v0000028e546e2500_0 .var "mem_res_m", 2 0;
v0000028e546e2820_0 .var "mem_res_n", 2 0;
v0000028e546e3680_0 .var "mem_wr_col", 2 0;
v0000028e546e26e0_0 .var "mem_wr_data", 15 0;
v0000028e546e3b80_0 .var "mem_wr_row", 2 0;
v0000028e546e2fa0_0 .net "mem_wr_slot", 1 0, L_0000028e547509f0;  alias, 1 drivers
v0000028e546e39a0_0 .var "mem_wr_we", 0 0;
v0000028e546e3cc0_0 .net "opcode", 2 0, v0000028e54749eb0_0;  1 drivers
v0000028e546e3040_0 .var/s "reg_op_a", 15 0;
v0000028e546e37c0_0 .var/s "reg_op_b", 15 0;
v0000028e546e3220_0 .net "rst_n", 0 0, v0000028e5474a7a0_0;  1 drivers
v0000028e546e3860_0 .net "scalar_val", 15 0, v0000028e54748830_0;  1 drivers
v0000028e546e3a40_0 .net "start", 0 0, v0000028e54749910_0;  1 drivers
v0000028e546e2780_0 .var "state", 3 0;
E_0000028e546c2d60/0 .event anyedge, v0000028e546e2780_0, v0000028e546e3cc0_0, v0000028e546e3c20_0, v0000028e546e2f00_0;
E_0000028e546c2d60/1 .event anyedge, v0000028e546e35e0_0;
E_0000028e546c2d60 .event/or E_0000028e546c2d60/0, E_0000028e546c2d60/1;
E_0000028e546c32e0/0 .event negedge, v0000028e546e3220_0;
E_0000028e546c32e0/1 .event posedge, v0000028e546e3720_0;
E_0000028e546c32e0 .event/or E_0000028e546c32e0/0, E_0000028e546c32e0/1;
S_0000028e542fc600 .scope module, "u_conv" "bonus_conv" 3 185, 5 3 0, S_0000028e5433b440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_conv";
    .port_info 3 /OUTPUT 2 "mem_rd_slot";
    .port_info 4 /OUTPUT 3 "mem_rd_row";
    .port_info 5 /OUTPUT 3 "mem_rd_col";
    .port_info 6 /INPUT 16 "mem_rd_data";
    .port_info 7 /OUTPUT 16 "conv_res_data";
    .port_info 8 /OUTPUT 1 "conv_res_valid";
    .port_info 9 /OUTPUT 1 "conv_done";
P_0000028e5430f210 .param/l "S_CALC_DONE" 1 5 47, +C4<00000000000000000000000000000101>;
P_0000028e5430f248 .param/l "S_CALC_INIT" 1 5 44, +C4<00000000000000000000000000000010>;
P_0000028e5430f280 .param/l "S_CALC_MAC" 1 5 46, +C4<00000000000000000000000000000100>;
P_0000028e5430f2b8 .param/l "S_CALC_PRE" 1 5 45, +C4<00000000000000000000000000000011>;
P_0000028e5430f2f0 .param/l "S_DONE" 1 5 48, +C4<00000000000000000000000000000110>;
P_0000028e5430f328 .param/l "S_IDLE" 1 5 42, +C4<00000000000000000000000000000000>;
P_0000028e5430f360 .param/l "S_LOAD_KERNEL" 1 5 43, +C4<00000000000000000000000000000001>;
v0000028e54689610_0 .var/s "accumulator", 31 0;
v0000028e54689a70_0 .net "clk", 0 0, v0000028e54749230_0;  alias, 1 drivers
v0000028e54739060_0 .var "conv_done", 0 0;
v0000028e54739100_0 .var "conv_res_data", 15 0;
v0000028e547392e0_0 .var "conv_res_valid", 0 0;
v0000028e54739880_0 .var "kc", 3 0;
v0000028e5473a0a0 .array/s "kernel", 8 0, 15 0;
v0000028e54739380_0 .var "kr", 3 0;
v0000028e5473ae60_0 .var "mac_cnt", 3 0;
v0000028e54739e20_0 .var "mem_rd_col", 2 0;
v0000028e5473abe0_0 .net "mem_rd_data", 15 0, L_0000028e54328880;  alias, 1 drivers
v0000028e547399c0_0 .var "mem_rd_row", 2 0;
v0000028e547397e0_0 .var "mem_rd_slot", 1 0;
v0000028e5473a820_0 .var "next_kc", 3 0;
v0000028e54739420_0 .var "next_kr", 3 0;
v0000028e54739240_0 .var "out_c", 3 0;
v0000028e54739740_0 .var "out_r", 3 0;
v0000028e5473a640_0 .net "rom_data", 3 0, v0000028e546a1640_0;  1 drivers
v0000028e5473a140_0 .var "rom_x", 3 0;
v0000028e54739c40_0 .var "rom_y", 3 0;
v0000028e54738fc0_0 .net "rst_n", 0 0, v0000028e5474a7a0_0;  alias, 1 drivers
v0000028e547394c0_0 .net "start_conv", 0 0, v0000028e54749e10_0;  1 drivers
v0000028e54739560_0 .var "state", 3 0;
S_0000028e5430f3a0 .scope module, "u_rom" "input_image_rom" 5 27, 5 224 0, S_0000028e542fc600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "x";
    .port_info 2 /INPUT 4 "y";
    .port_info 3 /OUTPUT 4 "data_out";
v0000028e546e3ae0_0 .net *"_ivl_0", 6 0, L_0000028e547994a0;  1 drivers
L_0000028e54750ac8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028e546e28c0_0 .net *"_ivl_11", 2 0, L_0000028e54750ac8;  1 drivers
L_0000028e54750a38 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028e546e1e20_0 .net *"_ivl_3", 2 0, L_0000028e54750a38;  1 drivers
L_0000028e54750a80 .functor BUFT 1, C4<0001100>, C4<0>, C4<0>, C4<0>;
v0000028e546e2000_0 .net/2u *"_ivl_4", 6 0, L_0000028e54750a80;  1 drivers
v0000028e546a13c0_0 .net *"_ivl_7", 6 0, L_0000028e54798a00;  1 drivers
v0000028e546a0740_0 .net *"_ivl_8", 6 0, L_0000028e547988c0;  1 drivers
v0000028e546a1a00_0 .net "addr", 6 0, L_0000028e54799540;  1 drivers
v0000028e546a10a0_0 .net "clk", 0 0, v0000028e54749230_0;  alias, 1 drivers
v0000028e546a1640_0 .var "data_out", 3 0;
v0000028e546a1780 .array "rom", 119 0, 3 0;
v0000028e546a1820_0 .net "x", 3 0, v0000028e5473a140_0;  1 drivers
v0000028e546a1c80_0 .net "y", 3 0, v0000028e54739c40_0;  1 drivers
L_0000028e547994a0 .concat [ 4 3 0 0], v0000028e5473a140_0, L_0000028e54750a38;
L_0000028e54798a00 .arith/mult 7, L_0000028e547994a0, L_0000028e54750a80;
L_0000028e547988c0 .concat [ 4 3 0 0], v0000028e54739c40_0, L_0000028e54750ac8;
L_0000028e54799540 .arith/sum 7, L_0000028e54798a00, L_0000028e547988c0;
S_0000028e542e2030 .scope module, "u_gen" "matrix_gen" 3 104, 6 3 0, S_0000028e5433b440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "target_m";
    .port_info 4 /INPUT 3 "target_n";
    .port_info 5 /INPUT 2 "target_slot";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 2 "gen_slot_idx";
    .port_info 8 /OUTPUT 3 "gen_row";
    .port_info 9 /OUTPUT 3 "gen_col";
    .port_info 10 /OUTPUT 16 "gen_data";
    .port_info 11 /OUTPUT 1 "gen_we";
    .port_info 12 /OUTPUT 3 "gen_dim_m";
    .port_info 13 /OUTPUT 3 "gen_dim_n";
    .port_info 14 /OUTPUT 1 "gen_dim_we";
P_0000028e546de160 .param/l "S_DONE" 1 6 28, +C4<00000000000000000000000000000011>;
P_0000028e546de198 .param/l "S_GEN_LOOP" 1 6 27, +C4<00000000000000000000000000000010>;
P_0000028e546de1d0 .param/l "S_IDLE" 1 6 25, +C4<00000000000000000000000000000000>;
P_0000028e546de208 .param/l "S_WRITE_DIM" 1 6 26, +C4<00000000000000000000000000000001>;
L_0000028e54327d20 .functor XOR 1, L_0000028e54798aa0, L_0000028e54798fa0, C4<0>, C4<0>;
L_0000028e543288f0 .functor XOR 1, L_0000028e54327d20, L_0000028e54799400, C4<0>, C4<0>;
L_0000028e543283b0 .functor XOR 1, L_0000028e543288f0, L_0000028e54799900, C4<0>, C4<0>;
v0000028e5473a1e0_0 .net *"_ivl_1", 0 0, L_0000028e54798aa0;  1 drivers
v0000028e54739b00_0 .net *"_ivl_11", 0 0, L_0000028e54799900;  1 drivers
v0000028e5473a280_0 .net *"_ivl_3", 0 0, L_0000028e54798fa0;  1 drivers
v0000028e5473a6e0_0 .net *"_ivl_4", 0 0, L_0000028e54327d20;  1 drivers
v0000028e5473a000_0 .net *"_ivl_7", 0 0, L_0000028e54799400;  1 drivers
v0000028e5473a320_0 .net *"_ivl_8", 0 0, L_0000028e543288f0;  1 drivers
v0000028e5473a3c0_0 .net "clk", 0 0, v0000028e54749230_0;  alias, 1 drivers
v0000028e5473aaa0_0 .var "done", 0 0;
v0000028e54739920_0 .net "feedback", 0 0, L_0000028e543283b0;  1 drivers
v0000028e5473a460_0 .var "gen_col", 2 0;
v0000028e54739600_0 .var "gen_data", 15 0;
v0000028e547396a0_0 .var "gen_dim_m", 2 0;
v0000028e547391a0_0 .var "gen_dim_n", 2 0;
v0000028e5473ac80_0 .var "gen_dim_we", 0 0;
v0000028e54739a60_0 .var "gen_row", 2 0;
v0000028e54739ba0_0 .var "gen_slot_idx", 1 0;
v0000028e54739d80_0 .var "gen_we", 0 0;
v0000028e5473a780_0 .var "i", 2 0;
v0000028e5473aa00_0 .var "j", 2 0;
v0000028e54739f60_0 .var "latched_m", 2 0;
v0000028e5473ab40_0 .var "latched_n", 2 0;
v0000028e54739ce0_0 .var "latched_slot", 1 0;
v0000028e5473ad20_0 .var "lfsr_reg", 15 0;
v0000028e54739ec0_0 .net "rst_n", 0 0, v0000028e5474a7a0_0;  alias, 1 drivers
v0000028e5473a500_0 .net "start", 0 0, v0000028e5474aa20_0;  1 drivers
v0000028e5473a5a0_0 .var "state", 2 0;
v0000028e5473a8c0_0 .net "target_m", 2 0, v0000028e5474b560_0;  1 drivers
v0000028e5473a960_0 .net "target_n", 2 0, v0000028e5474bce0_0;  1 drivers
v0000028e5473adc0_0 .net "target_slot", 1 0, v0000028e5474a5c0_0;  1 drivers
L_0000028e54798aa0 .part v0000028e5473ad20_0, 15, 1;
L_0000028e54798fa0 .part v0000028e5473ad20_0, 13, 1;
L_0000028e54799400 .part v0000028e5473ad20_0, 12, 1;
L_0000028e54799900 .part v0000028e5473ad20_0, 10, 1;
S_0000028e542e21c0 .scope module, "u_mem" "matrix_mem" 3 53, 7 3 0, S_0000028e5433b440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "user_slot_idx";
    .port_info 3 /INPUT 3 "user_row";
    .port_info 4 /INPUT 3 "user_col";
    .port_info 5 /INPUT 16 "user_data";
    .port_info 6 /INPUT 1 "user_we";
    .port_info 7 /INPUT 3 "user_dim_m";
    .port_info 8 /INPUT 3 "user_dim_n";
    .port_info 9 /INPUT 1 "user_dim_we";
    .port_info 10 /INPUT 2 "alu_rd_slot";
    .port_info 11 /INPUT 3 "alu_rd_row";
    .port_info 12 /INPUT 3 "alu_rd_col";
    .port_info 13 /OUTPUT 16 "user_rd_data";
    .port_info 14 /OUTPUT 16 "alu_rd_data";
    .port_info 15 /OUTPUT 3 "alu_current_m";
    .port_info 16 /OUTPUT 3 "alu_current_n";
    .port_info 17 /INPUT 2 "alu_wr_slot";
    .port_info 18 /INPUT 3 "alu_wr_row";
    .port_info 19 /INPUT 3 "alu_wr_col";
    .port_info 20 /INPUT 16 "alu_wr_data";
    .port_info 21 /INPUT 1 "alu_wr_we";
    .port_info 22 /INPUT 3 "alu_res_m";
    .port_info 23 /INPUT 3 "alu_res_n";
    .port_info 24 /INPUT 1 "alu_dim_we";
P_0000028e546c3760 .param/l "MEM_DEPTH" 1 7 36, +C4<00000000000000000000000001100000>;
L_0000028e543286c0 .functor BUFZ 16, L_0000028e54798d20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000028e54328260 .functor BUFZ 3, L_0000028e54799ea0, C4<000>, C4<000>, C4<000>;
L_0000028e54328340 .functor BUFZ 3, L_0000028e54799f40, C4<000>, C4<000>, C4<000>;
L_0000028e54328880 .functor BUFZ 16, L_0000028e54799360, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000028e54750408 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028e54744a20_0 .net/2u *"_ivl_0", 2 0, L_0000028e54750408;  1 drivers
L_0000028e547508d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028e54743800_0 .net *"_ivl_101", 0 0, L_0000028e547508d0;  1 drivers
v0000028e54743a80_0 .net *"_ivl_104", 2 0, L_0000028e54799ea0;  1 drivers
v0000028e54744ac0_0 .net *"_ivl_106", 3 0, L_0000028e54799cc0;  1 drivers
L_0000028e54750918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e54743c60_0 .net *"_ivl_109", 1 0, L_0000028e54750918;  1 drivers
v0000028e54743120_0 .net *"_ivl_112", 2 0, L_0000028e54799f40;  1 drivers
v0000028e54743300_0 .net *"_ivl_114", 3 0, L_0000028e54799180;  1 drivers
L_0000028e54750960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e547438a0_0 .net *"_ivl_117", 1 0, L_0000028e54750960;  1 drivers
L_0000028e547504e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028e547440c0_0 .net/2u *"_ivl_12", 4 0, L_0000028e547504e0;  1 drivers
v0000028e54743580_0 .net *"_ivl_120", 15 0, L_0000028e54799360;  1 drivers
v0000028e54744200_0 .net *"_ivl_122", 7 0, L_0000028e54799720;  1 drivers
L_0000028e547509a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028e547443e0_0 .net *"_ivl_125", 0 0, L_0000028e547509a8;  1 drivers
v0000028e54743b20_0 .net *"_ivl_14", 6 0, L_0000028e5474af20;  1 drivers
v0000028e54744e80_0 .net *"_ivl_16", 6 0, L_0000028e5474b100;  1 drivers
L_0000028e54750528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028e54744660_0 .net *"_ivl_19", 0 0, L_0000028e54750528;  1 drivers
v0000028e54743e40_0 .net *"_ivl_20", 6 0, L_0000028e5474b600;  1 drivers
v0000028e54744b60_0 .net *"_ivl_22", 4 0, L_0000028e5474afc0;  1 drivers
L_0000028e54750570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e54743ee0_0 .net *"_ivl_24", 1 0, L_0000028e54750570;  1 drivers
v0000028e54744480_0 .net *"_ivl_26", 6 0, L_0000028e5474a2a0;  1 drivers
L_0000028e547505b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028e54744ca0_0 .net *"_ivl_29", 0 0, L_0000028e547505b8;  1 drivers
v0000028e54743440_0 .net *"_ivl_30", 6 0, L_0000028e5474b1a0;  1 drivers
v0000028e54742fe0_0 .net *"_ivl_32", 6 0, L_0000028e5474b920;  1 drivers
v0000028e54743940_0 .net *"_ivl_34", 6 0, L_0000028e5474b9c0;  1 drivers
L_0000028e54750600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000028e54744c00_0 .net *"_ivl_37", 3 0, L_0000028e54750600;  1 drivers
L_0000028e54750450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028e54743620_0 .net/2u *"_ivl_4", 2 0, L_0000028e54750450;  1 drivers
L_0000028e54750648 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028e54744700_0 .net/2u *"_ivl_40", 4 0, L_0000028e54750648;  1 drivers
v0000028e547439e0_0 .net *"_ivl_42", 6 0, L_0000028e5474bd80;  1 drivers
v0000028e547442a0_0 .net *"_ivl_44", 6 0, L_0000028e5474bb00;  1 drivers
L_0000028e54750690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028e54743da0_0 .net *"_ivl_47", 0 0, L_0000028e54750690;  1 drivers
v0000028e54743bc0_0 .net *"_ivl_48", 6 0, L_0000028e5474be20;  1 drivers
v0000028e54744de0_0 .net *"_ivl_50", 4 0, L_0000028e5474bc40;  1 drivers
L_0000028e547506d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e54744020_0 .net *"_ivl_52", 1 0, L_0000028e547506d8;  1 drivers
v0000028e54744d40_0 .net *"_ivl_54", 6 0, L_0000028e54799c20;  1 drivers
L_0000028e54750720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028e54743080_0 .net *"_ivl_57", 0 0, L_0000028e54750720;  1 drivers
v0000028e54744340_0 .net *"_ivl_58", 6 0, L_0000028e54798820;  1 drivers
v0000028e547447a0_0 .net *"_ivl_60", 6 0, L_0000028e5479a260;  1 drivers
v0000028e54744160_0 .net *"_ivl_62", 6 0, L_0000028e54799220;  1 drivers
L_0000028e54750768 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000028e54744520_0 .net *"_ivl_65", 3 0, L_0000028e54750768;  1 drivers
L_0000028e54750e28 .functor BUFT 1, C4<1000000>, C4<0>, C4<0>, C4<0>;
v0000028e54743d00_0 .net *"_ivl_70", 6 0, L_0000028e54750e28;  1 drivers
v0000028e54743f80_0 .net *"_ivl_72", 6 0, L_0000028e54799e00;  1 drivers
L_0000028e547507b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028e547445c0_0 .net *"_ivl_75", 0 0, L_0000028e547507b0;  1 drivers
v0000028e54744840_0 .net *"_ivl_76", 6 0, L_0000028e54798b40;  1 drivers
v0000028e547448e0_0 .net *"_ivl_78", 4 0, L_0000028e547992c0;  1 drivers
L_0000028e54750498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028e54744980_0 .net/2u *"_ivl_8", 2 0, L_0000028e54750498;  1 drivers
L_0000028e547507f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e547433a0_0 .net *"_ivl_80", 1 0, L_0000028e547507f8;  1 drivers
v0000028e547431c0_0 .net *"_ivl_82", 6 0, L_0000028e5479a120;  1 drivers
L_0000028e54750840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028e54743260_0 .net *"_ivl_85", 0 0, L_0000028e54750840;  1 drivers
v0000028e547436c0_0 .net *"_ivl_86", 6 0, L_0000028e547999a0;  1 drivers
v0000028e547434e0_0 .net *"_ivl_88", 6 0, L_0000028e54799fe0;  1 drivers
v0000028e54743760_0 .net *"_ivl_90", 6 0, L_0000028e54799680;  1 drivers
L_0000028e54750888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000028e54747400_0 .net *"_ivl_93", 3 0, L_0000028e54750888;  1 drivers
v0000028e54746e60_0 .net *"_ivl_96", 15 0, L_0000028e54798d20;  1 drivers
v0000028e547474a0_0 .net *"_ivl_98", 7 0, L_0000028e54799ae0;  1 drivers
v0000028e54746d20_0 .net "addr_alu_rd", 6 0, L_0000028e547990e0;  1 drivers
v0000028e54747cc0_0 .net "addr_alu_wr", 6 0, L_0000028e54798dc0;  1 drivers
v0000028e54746280_0 .net "addr_user", 6 0, L_0000028e5474ba60;  1 drivers
v0000028e547472c0_0 .net "alu_current_m", 2 0, L_0000028e54328260;  alias, 1 drivers
v0000028e54746dc0_0 .net "alu_current_n", 2 0, L_0000028e54328340;  alias, 1 drivers
v0000028e54746b40_0 .net "alu_dim_we", 0 0, v0000028e546e1f60_0;  alias, 1 drivers
v0000028e547466e0_0 .net "alu_rd_col", 2 0, v0000028e546e23c0_0;  alias, 1 drivers
v0000028e54746820_0 .net "alu_rd_data", 15 0, L_0000028e543286c0;  alias, 1 drivers
v0000028e54747540_0 .net "alu_rd_row", 2 0, v0000028e546e30e0_0;  alias, 1 drivers
v0000028e547479a0_0 .net "alu_rd_slot", 1 0, v0000028e546e2640_0;  alias, 1 drivers
v0000028e547468c0_0 .net "alu_res_m", 2 0, v0000028e546e2500_0;  alias, 1 drivers
v0000028e54747680_0 .net "alu_res_n", 2 0, v0000028e546e2820_0;  alias, 1 drivers
v0000028e54746f00_0 .net "alu_wr_col", 2 0, v0000028e546e3680_0;  alias, 1 drivers
v0000028e54746fa0_0 .net "alu_wr_data", 15 0, v0000028e546e26e0_0;  alias, 1 drivers
v0000028e54746960_0 .net "alu_wr_row", 2 0, v0000028e546e3b80_0;  alias, 1 drivers
v0000028e54746a00_0 .net "alu_wr_slot", 1 0, L_0000028e547509f0;  alias, 1 drivers
v0000028e54746aa0_0 .net "alu_wr_we", 0 0, v0000028e546e39a0_0;  alias, 1 drivers
v0000028e54747040_0 .net "clk", 0 0, v0000028e54749230_0;  alias, 1 drivers
v0000028e54746be0 .array "dims_m", 2 0, 2 0;
v0000028e547470e0 .array "dims_n", 2 0, 2 0;
v0000028e54747ae0_0 .var/i "i", 31 0;
v0000028e54746c80 .array "mem", 95 0, 15 0;
v0000028e547475e0_0 .net "r_row_ext", 5 0, L_0000028e5474ade0;  1 drivers
v0000028e54747180_0 .net "rst_n", 0 0, v0000028e5474a7a0_0;  alias, 1 drivers
v0000028e54747220_0 .net "u_row_ext", 5 0, L_0000028e5474b060;  1 drivers
v0000028e54747360_0 .net "user_col", 2 0, L_0000028e54798500;  alias, 1 drivers
v0000028e54747720_0 .net "user_data", 15 0, L_0000028e54798be0;  alias, 1 drivers
v0000028e54746320_0 .net "user_dim_m", 2 0, L_0000028e54798c80;  alias, 1 drivers
v0000028e54747ea0_0 .net "user_dim_n", 2 0, L_0000028e54798e60;  alias, 1 drivers
v0000028e54747b80_0 .net "user_dim_we", 0 0, L_0000028e547ad050;  alias, 1 drivers
v0000028e547477c0_0 .net "user_rd_data", 15 0, L_0000028e54328880;  alias, 1 drivers
v0000028e54747860_0 .net "user_row", 2 0, L_0000028e54798460;  alias, 1 drivers
v0000028e54746000_0 .net "user_slot_idx", 1 0, L_0000028e547995e0;  alias, 1 drivers
v0000028e54747900_0 .net "user_we", 0 0, L_0000028e54799a40;  alias, 1 drivers
v0000028e54747a40_0 .net "w_row_ext", 5 0, L_0000028e5474ae80;  1 drivers
L_0000028e5474b060 .concat [ 3 3 0 0], L_0000028e54798460, L_0000028e54750408;
L_0000028e5474ade0 .concat [ 3 3 0 0], v0000028e546e30e0_0, L_0000028e54750450;
L_0000028e5474ae80 .concat [ 3 3 0 0], v0000028e546e3b80_0, L_0000028e54750498;
L_0000028e5474af20 .concat [ 5 2 0 0], L_0000028e547504e0, L_0000028e547995e0;
L_0000028e5474b100 .concat [ 6 1 0 0], L_0000028e5474b060, L_0000028e54750528;
L_0000028e5474afc0 .part L_0000028e5474b100, 0, 5;
L_0000028e5474b600 .concat [ 2 5 0 0], L_0000028e54750570, L_0000028e5474afc0;
L_0000028e5474a2a0 .concat [ 6 1 0 0], L_0000028e5474b060, L_0000028e547505b8;
L_0000028e5474b1a0 .arith/sum 7, L_0000028e5474b600, L_0000028e5474a2a0;
L_0000028e5474b920 .arith/sum 7, L_0000028e5474af20, L_0000028e5474b1a0;
L_0000028e5474b9c0 .concat [ 3 4 0 0], L_0000028e54798500, L_0000028e54750600;
L_0000028e5474ba60 .arith/sum 7, L_0000028e5474b920, L_0000028e5474b9c0;
L_0000028e5474bd80 .concat [ 5 2 0 0], L_0000028e54750648, v0000028e546e2640_0;
L_0000028e5474bb00 .concat [ 6 1 0 0], L_0000028e5474ade0, L_0000028e54750690;
L_0000028e5474bc40 .part L_0000028e5474bb00, 0, 5;
L_0000028e5474be20 .concat [ 2 5 0 0], L_0000028e547506d8, L_0000028e5474bc40;
L_0000028e54799c20 .concat [ 6 1 0 0], L_0000028e5474ade0, L_0000028e54750720;
L_0000028e54798820 .arith/sum 7, L_0000028e5474be20, L_0000028e54799c20;
L_0000028e5479a260 .arith/sum 7, L_0000028e5474bd80, L_0000028e54798820;
L_0000028e54799220 .concat [ 3 4 0 0], v0000028e546e23c0_0, L_0000028e54750768;
L_0000028e547990e0 .arith/sum 7, L_0000028e5479a260, L_0000028e54799220;
L_0000028e54799e00 .concat [ 6 1 0 0], L_0000028e5474ae80, L_0000028e547507b0;
L_0000028e547992c0 .part L_0000028e54799e00, 0, 5;
L_0000028e54798b40 .concat [ 2 5 0 0], L_0000028e547507f8, L_0000028e547992c0;
L_0000028e5479a120 .concat [ 6 1 0 0], L_0000028e5474ae80, L_0000028e54750840;
L_0000028e547999a0 .arith/sum 7, L_0000028e54798b40, L_0000028e5479a120;
L_0000028e54799fe0 .arith/sum 7, L_0000028e54750e28, L_0000028e547999a0;
L_0000028e54799680 .concat [ 3 4 0 0], v0000028e546e3680_0, L_0000028e54750888;
L_0000028e54798dc0 .arith/sum 7, L_0000028e54799fe0, L_0000028e54799680;
L_0000028e54798d20 .array/port v0000028e54746c80, L_0000028e54799ae0;
L_0000028e54799ae0 .concat [ 7 1 0 0], L_0000028e547990e0, L_0000028e547508d0;
L_0000028e54799ea0 .array/port v0000028e54746be0, L_0000028e54799cc0;
L_0000028e54799cc0 .concat [ 2 2 0 0], v0000028e546e2640_0, L_0000028e54750918;
L_0000028e54799f40 .array/port v0000028e547470e0, L_0000028e54799180;
L_0000028e54799180 .concat [ 2 2 0 0], v0000028e546e2640_0, L_0000028e54750960;
L_0000028e54799360 .array/port v0000028e54746c80, L_0000028e54799720;
L_0000028e54799720 .concat [ 7 1 0 0], L_0000028e5474ba60, L_0000028e547509a8;
S_0000028e542d04c0 .scope task, "write_cell" "write_cell" 3 404, 3 404 0, S_0000028e5433b440;
 .timescale -9 -12;
v0000028e54746640_0 .var "c", 2 0;
v0000028e54747c20_0 .var "d", 15 0;
v0000028e54747d60_0 .var "r", 2 0;
v0000028e54747e00_0 .var "s", 1 0;
TD_tb_matrix_system.write_cell ;
    %load/vec4 v0000028e54747e00_0;
    %store/vec4 v0000028e5474b880_0, 0, 2;
    %load/vec4 v0000028e54747d60_0;
    %store/vec4 v0000028e5474a200_0, 0, 3;
    %load/vec4 v0000028e54746640_0;
    %store/vec4 v0000028e5474b380_0, 0, 3;
    %load/vec4 v0000028e54747c20_0;
    %store/vec4 v0000028e5474ad40_0, 0, 16;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e5474aca0_0, 0;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5474aca0_0, 0;
    %end;
S_0000028e546ebdf0 .scope task, "write_kernel" "write_kernel" 3 379, 3 379 0, S_0000028e5433b440;
 .timescale -9 -12;
TD_tb_matrix_system.write_kernel ;
    %vpi_call/w 3 381 "$display", "[TB] Writing 3x3 Kernel to Slot 0 for Convolution..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e5474b880_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e5474a0c0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e5474aac0_0, 0, 3;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e5474b7e0_0, 0;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5474b7e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %vpi_call/w 3 400 "$display", "[TB] Kernel Written." {0 0 0};
    %end;
S_0000028e546ebf80 .scope task, "write_matrix_linear" "write_matrix_linear" 3 420, 3 420 0, S_0000028e5433b440;
 .timescale -9 -12;
v0000028e54746500_0 .var/i "c", 31 0;
v0000028e547460a0_0 .var "m", 2 0;
v0000028e54746140_0 .var "n", 2 0;
v0000028e547461e0_0 .var/i "r", 31 0;
v0000028e547463c0_0 .var "slot", 1 0;
v0000028e54746460_0 .var "start_val", 15 0;
v0000028e54746780_0 .var "val", 15 0;
TD_tb_matrix_system.write_matrix_linear ;
    %vpi_call/w 3 428 "$display", "[TB] Writing Linear Matrix to Slot %0d...", v0000028e547463c0_0 {0 0 0};
    %load/vec4 v0000028e54746460_0;
    %store/vec4 v0000028e54746780_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %load/vec4 v0000028e547463c0_0;
    %store/vec4 v0000028e5474b880_0, 0, 2;
    %load/vec4 v0000028e547460a0_0;
    %store/vec4 v0000028e5474a0c0_0, 0, 3;
    %load/vec4 v0000028e54746140_0;
    %store/vec4 v0000028e5474aac0_0, 0, 3;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e5474b7e0_0, 0;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5474b7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e547461e0_0, 0, 32;
T_7.20 ;
    %load/vec4 v0000028e547461e0_0;
    %load/vec4 v0000028e547460a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.21, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e54746500_0, 0, 32;
T_7.22 ;
    %load/vec4 v0000028e54746500_0;
    %load/vec4 v0000028e54746140_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.23, 5;
    %load/vec4 v0000028e547463c0_0;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %load/vec4 v0000028e547461e0_0;
    %pad/s 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %load/vec4 v0000028e54746500_0;
    %pad/s 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %load/vec4 v0000028e54746780_0;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %load/vec4 v0000028e54746780_0;
    %addi 1, 0, 16;
    %store/vec4 v0000028e54746780_0, 0, 16;
    %load/vec4 v0000028e54746500_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e54746500_0, 0, 32;
    %jmp T_7.22;
T_7.23 ;
    %load/vec4 v0000028e547461e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e547461e0_0, 0, 32;
    %jmp T_7.20;
T_7.21 ;
    %end;
    .scope S_0000028e542e21c0;
T_8 ;
    %wait E_0000028e546c32e0;
    %load/vec4 v0000028e54747180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e54747ae0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0000028e54747ae0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0000028e54747ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e54746be0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0000028e54747ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e547470e0, 0, 4;
    %load/vec4 v0000028e54747ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e54747ae0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028e54747900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000028e54747720_0;
    %load/vec4 v0000028e54746280_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e54746c80, 0, 4;
T_8.4 ;
    %load/vec4 v0000028e54747b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0000028e54746320_0;
    %load/vec4 v0000028e54746000_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e54746be0, 0, 4;
    %load/vec4 v0000028e54747ea0_0;
    %load/vec4 v0000028e54746000_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e547470e0, 0, 4;
T_8.6 ;
    %load/vec4 v0000028e54746aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0000028e54746fa0_0;
    %load/vec4 v0000028e54747cc0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e54746c80, 0, 4;
T_8.8 ;
    %load/vec4 v0000028e54746b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0000028e547468c0_0;
    %load/vec4 v0000028e54746a00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e54746be0, 0, 4;
    %load/vec4 v0000028e54747680_0;
    %load/vec4 v0000028e54746a00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e547470e0, 0, 4;
T_8.10 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028e542e2030;
T_9 ;
    %wait E_0000028e546c32e0;
    %load/vec4 v0000028e54739ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473a5a0_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0000028e5473ad20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5473aaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e54739d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5473ac80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028e54739ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e54739a60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473a460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028e54739600_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e547396a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e547391a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473a780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473aa00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e54739f60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473ab40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028e54739ce0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e54739d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5473ac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5473aaa0_0, 0;
    %load/vec4 v0000028e5473a5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0000028e5473a500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0000028e5473a8c0_0;
    %assign/vec4 v0000028e54739f60_0, 0;
    %load/vec4 v0000028e5473a960_0;
    %assign/vec4 v0000028e5473ab40_0, 0;
    %load/vec4 v0000028e5473adc0_0;
    %assign/vec4 v0000028e54739ce0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000028e5473a5a0_0, 0;
    %vpi_call/w 6 61 "$display", "MatrixGen: Start received. Target: %d x %d", v0000028e5473a8c0_0, v0000028e5473a960_0 {0 0 0};
T_9.7 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000028e54739ce0_0;
    %assign/vec4 v0000028e54739ba0_0, 0;
    %load/vec4 v0000028e54739f60_0;
    %assign/vec4 v0000028e547396a0_0, 0;
    %load/vec4 v0000028e5473ab40_0;
    %assign/vec4 v0000028e547391a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e5473ac80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473a780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473aa00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000028e5473a5a0_0, 0;
    %vpi_call/w 6 74 "$display", "MatrixGen: Dimensions written. Entering Loop." {0 0 0};
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0000028e5473ad20_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000028e54739920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028e5473ad20_0, 0;
    %load/vec4 v0000028e54739ce0_0;
    %assign/vec4 v0000028e54739ba0_0, 0;
    %load/vec4 v0000028e5473a780_0;
    %assign/vec4 v0000028e54739a60_0, 0;
    %load/vec4 v0000028e5473aa00_0;
    %assign/vec4 v0000028e5473a460_0, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0000028e5473ad20_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028e54739600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e54739d80_0, 0;
    %load/vec4 v0000028e5473aa00_0;
    %pad/u 32;
    %load/vec4 v0000028e5473ab40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473aa00_0, 0;
    %load/vec4 v0000028e5473a780_0;
    %pad/u 32;
    %load/vec4 v0000028e54739f60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000028e5473a5a0_0, 0;
    %vpi_call/w 6 92 "$display", "MatrixGen: Loop Done." {0 0 0};
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0000028e5473a780_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028e5473a780_0, 0;
T_9.12 ;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0000028e5473aa00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028e5473aa00_0, 0;
T_9.10 ;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e5473aaa0_0, 0;
    %load/vec4 v0000028e5473a500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e5473a5a0_0, 0;
T_9.13 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028e542fc470;
T_10 ;
    %wait E_0000028e546c32e0;
    %load/vec4 v0000028e546e3220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e546e2280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e546e20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e546e39a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e546e1f60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e2f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e3c20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e35e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e2500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e2820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e2aa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e1ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e3180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e25a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028e546e3040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028e546e37c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e546e3900_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e546e39a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e546e1f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e546e2280_0, 0;
    %load/vec4 v0000028e546e3a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e546e20a0_0, 0;
T_10.2 ;
    %load/vec4 v0000028e546e2780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %jmp T_10.15;
T_10.4 ;
    %load/vec4 v0000028e546e3a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.16 ;
    %jmp T_10.15;
T_10.5 ;
    %load/vec4 v0000028e546e3540_0;
    %assign/vec4 v0000028e546e2aa0_0, 0;
    %load/vec4 v0000028e546e2320_0;
    %assign/vec4 v0000028e546e1ec0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.15;
T_10.6 ;
    %load/vec4 v0000028e546e3540_0;
    %assign/vec4 v0000028e546e3180_0, 0;
    %load/vec4 v0000028e546e2320_0;
    %assign/vec4 v0000028e546e25a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.15;
T_10.7 ;
    %load/vec4 v0000028e546e3cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.24;
T_10.18 ;
    %load/vec4 v0000028e546e2aa0_0;
    %load/vec4 v0000028e546e3180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.27, 4;
    %load/vec4 v0000028e546e1ec0_0;
    %load/vec4 v0000028e546e25a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.25, 8;
    %load/vec4 v0000028e546e2aa0_0;
    %assign/vec4 v0000028e546e2500_0, 0;
    %load/vec4 v0000028e546e1ec0_0;
    %assign/vec4 v0000028e546e2820_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.26 ;
    %jmp T_10.24;
T_10.19 ;
    %load/vec4 v0000028e546e2aa0_0;
    %load/vec4 v0000028e546e3180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.30, 4;
    %load/vec4 v0000028e546e1ec0_0;
    %load/vec4 v0000028e546e25a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %load/vec4 v0000028e546e2aa0_0;
    %assign/vec4 v0000028e546e2500_0, 0;
    %load/vec4 v0000028e546e1ec0_0;
    %assign/vec4 v0000028e546e2820_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.29;
T_10.28 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.29 ;
    %jmp T_10.24;
T_10.20 ;
    %load/vec4 v0000028e546e1ec0_0;
    %load/vec4 v0000028e546e3180_0;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %load/vec4 v0000028e546e2aa0_0;
    %assign/vec4 v0000028e546e2500_0, 0;
    %load/vec4 v0000028e546e25a0_0;
    %assign/vec4 v0000028e546e2820_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.32 ;
    %jmp T_10.24;
T_10.21 ;
    %load/vec4 v0000028e546e1ec0_0;
    %assign/vec4 v0000028e546e2500_0, 0;
    %load/vec4 v0000028e546e2aa0_0;
    %assign/vec4 v0000028e546e2820_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.24;
T_10.22 ;
    %load/vec4 v0000028e546e2aa0_0;
    %assign/vec4 v0000028e546e2500_0, 0;
    %load/vec4 v0000028e546e1ec0_0;
    %assign/vec4 v0000028e546e2820_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.15;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e546e1f60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e2f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e3c20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e35e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e546e3900_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.15;
T_10.9 ;
    %load/vec4 v0000028e546e2460_0;
    %assign/vec4 v0000028e546e3040_0, 0;
    %load/vec4 v0000028e546e3cc0_0;
    %cmpi/e 4, 0, 3;
    %jmp/1 T_10.35, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028e546e3cc0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_10.35;
    %jmp/0xz  T_10.33, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.34;
T_10.33 ;
    %load/vec4 v0000028e546e3cc0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_10.36, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.37;
T_10.36 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.37 ;
T_10.34 ;
    %jmp T_10.15;
T_10.10 ;
    %load/vec4 v0000028e546e2460_0;
    %assign/vec4 v0000028e546e37c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.15;
T_10.11 ;
    %load/vec4 v0000028e546e3900_0;
    %load/vec4 v0000028e546e3040_0;
    %pad/s 32;
    %load/vec4 v0000028e546e2460_0;
    %pad/s 32;
    %mul;
    %add;
    %assign/vec4 v0000028e546e3900_0, 0;
    %load/vec4 v0000028e546e35e0_0;
    %pad/u 32;
    %load/vec4 v0000028e546e1ec0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.38, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.39;
T_10.38 ;
    %load/vec4 v0000028e546e35e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028e546e35e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.39 ;
    %jmp T_10.15;
T_10.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e546e39a0_0, 0;
    %load/vec4 v0000028e546e2f00_0;
    %assign/vec4 v0000028e546e3b80_0, 0;
    %load/vec4 v0000028e546e3c20_0;
    %assign/vec4 v0000028e546e3680_0, 0;
    %load/vec4 v0000028e546e3cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.44, 6;
    %jmp T_10.45;
T_10.40 ;
    %load/vec4 v0000028e546e3040_0;
    %load/vec4 v0000028e546e37c0_0;
    %add;
    %assign/vec4 v0000028e546e26e0_0, 0;
    %jmp T_10.45;
T_10.41 ;
    %load/vec4 v0000028e546e3040_0;
    %load/vec4 v0000028e546e37c0_0;
    %sub;
    %assign/vec4 v0000028e546e26e0_0, 0;
    %jmp T_10.45;
T_10.42 ;
    %load/vec4 v0000028e546e3040_0;
    %load/vec4 v0000028e546e3860_0;
    %mul;
    %assign/vec4 v0000028e546e26e0_0, 0;
    %jmp T_10.45;
T_10.43 ;
    %load/vec4 v0000028e546e3040_0;
    %assign/vec4 v0000028e546e26e0_0, 0;
    %jmp T_10.45;
T_10.44 ;
    %load/vec4 v0000028e546e3900_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000028e546e26e0_0, 0;
    %jmp T_10.45;
T_10.45 ;
    %pop/vec4 1;
    %load/vec4 v0000028e546e3c20_0;
    %pad/u 32;
    %load/vec4 v0000028e546e2820_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.46, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e3c20_0, 0;
    %load/vec4 v0000028e546e2f00_0;
    %pad/u 32;
    %load/vec4 v0000028e546e2500_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.48, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
    %jmp T_10.49;
T_10.48 ;
    %load/vec4 v0000028e546e2f00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028e546e2f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e35e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e546e3900_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.49 ;
    %jmp T_10.47;
T_10.46 ;
    %load/vec4 v0000028e546e3c20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028e546e3c20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e546e35e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e546e3900_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.47 ;
    %jmp T_10.15;
T_10.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e546e2280_0, 0;
    %load/vec4 v0000028e546e3a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.50, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.50 ;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e546e20a0_0, 0;
    %load/vec4 v0000028e546e3a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.52, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e546e2780_0, 0;
T_10.52 ;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028e542fc470;
T_11 ;
    %wait E_0000028e546c2d60;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2640_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e546e30e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e546e23c0_0, 0, 3;
    %load/vec4 v0000028e546e2780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2640_0, 0, 2;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2640_0, 0, 2;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e546e2640_0, 0, 2;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2640_0, 0, 2;
    %load/vec4 v0000028e546e3cc0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.7, 4;
    %load/vec4 v0000028e546e3c20_0;
    %store/vec4 v0000028e546e30e0_0, 0, 3;
    %load/vec4 v0000028e546e2f00_0;
    %store/vec4 v0000028e546e23c0_0, 0, 3;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0000028e546e3cc0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v0000028e546e2f00_0;
    %store/vec4 v0000028e546e30e0_0, 0, 3;
    %load/vec4 v0000028e546e35e0_0;
    %store/vec4 v0000028e546e23c0_0, 0, 3;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0000028e546e2f00_0;
    %store/vec4 v0000028e546e30e0_0, 0, 3;
    %load/vec4 v0000028e546e3c20_0;
    %store/vec4 v0000028e546e23c0_0, 0, 3;
T_11.10 ;
T_11.8 ;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e546e2640_0, 0, 2;
    %load/vec4 v0000028e546e2f00_0;
    %store/vec4 v0000028e546e30e0_0, 0, 3;
    %load/vec4 v0000028e546e3c20_0;
    %store/vec4 v0000028e546e23c0_0, 0, 3;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e546e2640_0, 0, 2;
    %load/vec4 v0000028e546e35e0_0;
    %store/vec4 v0000028e546e30e0_0, 0, 3;
    %load/vec4 v0000028e546e3c20_0;
    %store/vec4 v0000028e546e23c0_0, 0, 3;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000028e5430f3a0;
T_12 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 110, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 111, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 113, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 114, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 115, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 118, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 119, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e546a1780, 4, 0;
    %end;
    .thread T_12;
    .scope S_0000028e5430f3a0;
T_13 ;
    %wait E_0000028e546c2fe0;
    %load/vec4 v0000028e546a1a00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000028e546a1780, 4;
    %assign/vec4 v0000028e546a1640_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000028e542fc600;
T_14 ;
    %wait E_0000028e546c32e0;
    %load/vec4 v0000028e54738fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028e547397e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e547399c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e54739e20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028e54739100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e547392e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e54739060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e5473a140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e54689610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e5473ae60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e547392e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e54739060_0, 0;
    %load/vec4 v0000028e54739560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0000028e547394c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028e547397e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e547399c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e54739e20_0, 0;
T_14.10 ;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0000028e5473abe0_0;
    %load/vec4 v0000028e54739380_0;
    %pad/u 6;
    %pad/u 8;
    %muli 3, 0, 8;
    %pad/u 9;
    %load/vec4 v0000028e54739880_0;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e5473a0a0, 0, 4;
    %load/vec4 v0000028e54739880_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739880_0, 0;
    %load/vec4 v0000028e54739380_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739240_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0000028e54739380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e54739380_0, 0;
T_14.15 ;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0000028e54739880_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e54739880_0, 0;
T_14.13 ;
    %load/vec4 v0000028e54739880_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_14.16, 5;
    %load/vec4 v0000028e54739880_0;
    %addi 1, 0, 4;
    %pad/u 3;
    %assign/vec4 v0000028e54739e20_0, 0;
    %load/vec4 v0000028e54739380_0;
    %pad/u 3;
    %assign/vec4 v0000028e547399c0_0, 0;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0000028e54739380_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_14.18, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e54739e20_0, 0;
    %load/vec4 v0000028e54739380_0;
    %addi 1, 0, 4;
    %pad/u 3;
    %assign/vec4 v0000028e547399c0_0, 0;
T_14.18 ;
T_14.17 ;
    %jmp T_14.9;
T_14.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e54689610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e5473ae60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739880_0, 0;
    %load/vec4 v0000028e54739740_0;
    %assign/vec4 v0000028e5473a140_0, 0;
    %load/vec4 v0000028e54739240_0;
    %assign/vec4 v0000028e54739c40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739420_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028e5473a820_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0000028e54739740_0;
    %assign/vec4 v0000028e5473a140_0, 0;
    %load/vec4 v0000028e54739240_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e54739c40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739420_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028e5473a820_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0000028e54689610_0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0000028e5473a640_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %load/vec4 v0000028e54739380_0;
    %pad/u 6;
    %pad/u 8;
    %muli 3, 0, 8;
    %pad/u 9;
    %load/vec4 v0000028e54739880_0;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028e5473a0a0, 4;
    %pad/s 32;
    %mul;
    %add;
    %assign/vec4 v0000028e54689610_0, 0;
    %load/vec4 v0000028e5473ae60_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_14.20, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
    %jmp T_14.21;
T_14.20 ;
    %load/vec4 v0000028e5473ae60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e5473ae60_0, 0;
    %load/vec4 v0000028e54739880_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739880_0, 0;
    %load/vec4 v0000028e54739380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e54739380_0, 0;
    %jmp T_14.23;
T_14.22 ;
    %load/vec4 v0000028e54739880_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e54739880_0, 0;
T_14.23 ;
    %load/vec4 v0000028e5473ae60_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_14.24, 5;
    %load/vec4 v0000028e54739740_0;
    %load/vec4 v0000028e54739420_0;
    %add;
    %assign/vec4 v0000028e5473a140_0, 0;
    %load/vec4 v0000028e54739240_0;
    %load/vec4 v0000028e5473a820_0;
    %add;
    %assign/vec4 v0000028e54739c40_0, 0;
    %load/vec4 v0000028e5473a820_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e5473a820_0, 0;
    %load/vec4 v0000028e54739420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e54739420_0, 0;
    %jmp T_14.27;
T_14.26 ;
    %load/vec4 v0000028e5473a820_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e5473a820_0, 0;
T_14.27 ;
T_14.24 ;
T_14.21 ;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0000028e54689610_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000028e54739100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e547392e0_0, 0;
    %load/vec4 v0000028e54739240_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_14.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739240_0, 0;
    %load/vec4 v0000028e54739740_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_14.30, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
    %jmp T_14.31;
T_14.30 ;
    %load/vec4 v0000028e54739740_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e54739740_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
T_14.31 ;
    %jmp T_14.29;
T_14.28 ;
    %load/vec4 v0000028e54739240_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028e54739240_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
T_14.29 ;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e54739060_0, 0;
    %load/vec4 v0000028e547394c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028e54739560_0, 0;
T_14.32 ;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000028e5433b440;
T_15 ;
    %vpi_call/w 3 455 "$dumpfile", "tb_matrix.vcd" {0 0 0};
    %vpi_call/w 3 456 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028e5433b440 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e54749230_0, 0, 1;
    %fork TD_tb_matrix_system.sys_reset, S_0000028e546ddfd0;
    %join;
    %vpi_call/w 3 465 "$display", "\012=== TEST 1: Matrix Addition (A + B -> C) ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e21e0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e546e34a0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e546e2b40_0, 0, 3;
    %fork TD_tb_matrix_system.generate_matrix, S_0000028e546e0ef0;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e546e21e0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e546e34a0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e546e2b40_0, 0, 3;
    %fork TD_tb_matrix_system.generate_matrix, S_0000028e546e0ef0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e546e32c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e546e2dc0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2140_0, 0, 2;
    %fork TD_tb_matrix_system.run_alu, S_0000028e546e0270;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %vpi_call/w 3 476 "$display", "\012=== TEST 2: Matrix Multiplication (A * B -> C) ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e21e0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e546e34a0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e546e2b40_0, 0, 3;
    %fork TD_tb_matrix_system.generate_matrix, S_0000028e546e0ef0;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e546e21e0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e546e34a0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e546e2b40_0, 0, 3;
    %fork TD_tb_matrix_system.generate_matrix, S_0000028e546e0ef0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e546e32c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e546e2dc0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2140_0, 0, 2;
    %fork TD_tb_matrix_system.run_alu, S_0000028e546e0270;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %vpi_call/w 3 487 "$display", "\012=== TEST 3: Scalar Multiplication (A * 2 -> C) ===" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e546e32c0_0, 0, 3;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000028e546e2dc0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2140_0, 0, 2;
    %fork TD_tb_matrix_system.run_alu, S_0000028e546e0270;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %vpi_call/w 3 493 "$display", "\012=== TEST 4: Transpose (A^T -> C) ===" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028e546e32c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e546e2dc0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2140_0, 0, 2;
    %fork TD_tb_matrix_system.run_alu, S_0000028e546e0270;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %vpi_call/w 3 499 "$display", "\012=== TEST 5: Error Check (Add 2x3 and 3x2) ===" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e546e32c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e546e2dc0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2140_0, 0, 2;
    %fork TD_tb_matrix_system.run_alu, S_0000028e546e0270;
    %join;
    %vpi_call/w 3 505 "$display", "\012=== TEST 6: Bonus Convolution (Identity Kernel) ===" {0 0 0};
    %fork TD_tb_matrix_system.write_kernel, S_0000028e546ebdf0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %fork TD_tb_matrix_system.run_convolution, S_0000028e546843a0;
    %join;
    %vpi_call/w 3 513 "$display", "\012=== TEST 7: Bonus Convolution (All Ones Kernel) ===" {0 0 0};
    %vpi_call/w 3 521 "$display", "[TB] Writing All-Ones Kernel..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e5474b6a0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e5474b880_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e5474a0c0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e5474aac0_0, 0, 3;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e5474b7e0_0, 0;
    %wait E_0000028e546c2fe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e5474b7e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e54747e00_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54747d60_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54746640_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54747c20_0, 0, 16;
    %fork TD_tb_matrix_system.write_cell, S_0000028e542d04c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %fork TD_tb_matrix_system.run_convolution, S_0000028e546843a0;
    %join;
    %vpi_call/w 3 536 "$display", "\012=== TEST 8: Manual Input ALU Test ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e547463c0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e547460a0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54746140_0, 0, 3;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028e54746460_0, 0, 16;
    %fork TD_tb_matrix_system.write_matrix_linear, S_0000028e546ebf80;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e547463c0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e547460a0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e54746140_0, 0, 3;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000028e54746460_0, 0, 16;
    %fork TD_tb_matrix_system.write_matrix_linear, S_0000028e546ebf80;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e546e32c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e546e2dc0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2140_0, 0, 2;
    %fork TD_tb_matrix_system.run_alu, S_0000028e546e0270;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e546e2a00_0, 0, 2;
    %fork TD_tb_matrix_system.print_matrix, S_0000028e546defe0;
    %join;
    %vpi_call/w 3 548 "$display", "\012All Tests Completed." {0 0 0};
    %vpi_call/w 3 549 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000028e5433b440;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v0000028e54749230_0;
    %inv;
    %store/vec4 v0000028e54749230_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028e5433b440;
T_17 ;
    %wait E_0000028e546c2fe0;
    %load/vec4 v0000028e547499b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000028e54749870_0;
    %vpi_call/w 3 559 "$write", "%6d ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0000028e547485b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e547485b0_0, 0, 32;
    %load/vec4 v0000028e547485b0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 562 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e547485b0_0, 0, 32;
T_17.2 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000028e5433b440;
T_18 ;
    %wait E_0000028e546c2fe0;
    %load/vec4 v0000028e5474b6a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call/w 3 571 "$display", "DEBUG: Gen State: %d, Start: %b, Done: %b, rst_n: %b", v0000028e5473a5a0_0, v0000028e5474aa20_0, v0000028e54748650_0, v0000028e5474a7a0_0 {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_matrix_system.v";
    "Matrix_alu/matrix_alu.v";
    "Bonus_Conv/bonus_conv.v";
    "Matrix_Gen/matrix_gen.v";
    "Matrix_mem/matrix_mem.v";
