 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : test_pe
Version: L-2016.03-SP5-5
Date   : Wed May  8 21:22:15 2019
****************************************


Library(s) Used:

    tcbn40lpbwphvttc (File: /cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwphvt_110b/tcbn40lpbwphvttc.db)


Operating Conditions: NCCOM   Library: tcbn40lpbwphvttc
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
test_pe                ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth16_2
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_file_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth16_3
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_3
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_4
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_5
                       ZeroWireload      tcbn40lpbwphvttc
test_pe_comp_unq1_0    ZeroWireload      tcbn40lpbwphvttc
test_lut_DataWidth1_0  ZeroWireload      tcbn40lpbwphvttc
test_debug_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_debug_reg_DataWidth1_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_pe_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
                       ZeroWireload      tcbn40lpbwphvttc
test_full_add_DataWidth16_2
                       ZeroWireload      tcbn40lpbwphvttc
test_full_add_DataWidth16_3
                       ZeroWireload      tcbn40lpbwphvttc
test_cmpr_0            ZeroWireload      tcbn40lpbwphvttc
test_mult_add_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_shifter_unq1_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
test_pe                                3.07e-03 3.28e-02   79.009 3.59e-02 100.0
  test_debug_bit (test_debug_reg_DataWidth1_0)
                                       3.07e-07 2.41e-04    0.196 2.42e-04   0.7
  test_debug_data (test_debug_reg_DataWidth16_0)
                                       4.56e-06 3.56e-03    2.907 3.57e-03   9.9
  test_lut (test_lut_DataWidth1_0)     4.11e-05 1.98e-03    1.445 2.02e-03   5.6
  test_pe_comp (test_pe_comp_unq1_0)   4.03e-05 1.67e-04   53.767 2.61e-04   0.7
    test_shifter (test_shifter_unq1_DataWidth16_0)
                                       5.65e-06 6.75e-06    3.588 1.60e-05   0.0
    test_mult_add (test_mult_add_DataWidth16_0)
                                       2.11e-05 9.46e-05   36.489 1.52e-04   0.4
    cmpr (test_cmpr_0)                 4.82e-07 7.20e-07    0.183 1.39e-06   0.0
    GEN_ADD[1].full_add (test_full_add_DataWidth16_3)
                                       1.16e-06 2.70e-05    3.136 3.13e-05   0.1
    GEN_ADD[0].full_add (test_full_add_DataWidth16_2)
                                       2.33e-06 1.42e-05    3.136 1.96e-05   0.1
  test_opt_reg_f (test_opt_reg_DataWidth1_5)
                                       2.52e-05 3.29e-04    0.312 3.54e-04   1.0
  test_opt_reg_e (test_opt_reg_DataWidth1_4)
                                       2.49e-05 3.28e-04    0.312 3.53e-04   1.0
  test_opt_reg_d (test_opt_reg_DataWidth1_3)
                                       2.60e-05 3.31e-04    0.312 3.57e-04   1.0
  test_opt_reg_c (test_opt_reg_DataWidth16_3)
                                       3.86e-04 5.83e-03    3.674 6.22e-03  17.3
  test_opt_reg_file (test_opt_reg_file_DataWidth16_0)
                                       3.87e-04 5.86e-03    3.685 6.25e-03  17.4
  test_opt_reg_a (test_opt_reg_DataWidth16_2)
                                       3.85e-04 5.92e-03    3.741 6.31e-03  17.6
1
