//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0
// _ZZ57Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0E16T_exp_red_shared has been demoted
// _ZZ57Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0E8red_buf1 has been demoted

.visible .entry Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0(
	.param .u64 Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0_param_0,
	.param .u64 Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0_param_1,
	.param .u64 Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0_param_2,
	.param .u64 Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0_param_3
)
{
	.reg .pred 	%p<15>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<16>;
	// demoted variable
	.shared .align 4 .b8 _ZZ57Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0E16T_exp_red_shared[32];
	// demoted variable
	.shared .align 4 .b8 _ZZ57Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0E8red_buf1[4096];

	ld.param.u64 	%rd2, [Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0_param_0];
	ld.param.u64 	%rd5, [Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r1, 3;
	add.s32 	%r9, %r3, %r2;
	mul.wide.s32 	%rd7, %r9, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r10, %r2, 2;
	mov.u32 	%r11, _ZZ57Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0E16T_exp_red_shared;
	add.s32 	%r5, %r11, %r10;
	setp.ne.s32	%p2, %r4, 0;
	@%p2 bra 	BB0_2;

	mov.u32 	%r12, 0;
	st.shared.u32 	[%r5], %r12;

BB0_2:
	shl.b32 	%r13, %r2, 8;
	add.s32 	%r14, %r4, %r13;
	shl.b32 	%r15, %r1, 11;
	add.s32 	%r16, %r14, %r15;
	cvta.to.global.u64 	%rd9, %rd2;
	mul.wide.s32 	%rd10, %r16, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f4, [%rd11];
	sub.f32 	%f5, %f4, %f1;
	mul.f32 	%f6, %f5, 0f3FB8AA3B;
	ex2.approx.f32 	%f7, %f6;
	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd1, %rd12, %rd10;
	st.global.f32 	[%rd1], %f7;
	ld.global.nc.f32 	%f8, [%rd11+512];
	sub.f32 	%f9, %f8, %f1;
	mul.f32 	%f10, %f9, 0f3FB8AA3B;
	ex2.approx.f32 	%f2, %f10;
	st.global.f32 	[%rd1+512], %f2;
	bar.sync 	0;
	ld.global.f32 	%f11, [%rd1];
	add.f32 	%f12, %f11, 0f00000000;
	sub.f32 	%f13, %f12, %f11;
	sub.f32 	%f14, %f2, %f13;
	add.f32 	%f15, %f12, %f14;
	mov.u32 	%r17, %ntid.x;
	mad.lo.s32 	%r18, %r17, %r2, %r4;
	and.b32  	%r6, %r18, 127;
	and.b32  	%r7, %r18, -128;
	add.s32 	%r19, %r7, %r6;
	shl.b32 	%r20, %r19, 2;
	mov.u32 	%r21, _ZZ57Fused_Sub_Exp_ReduceSum_split_7344591616841510150_kernel0E8red_buf1;
	add.s32 	%r8, %r21, %r20;
	st.shared.f32 	[%r8], %f15;
	bar.sync 	0;
	setp.gt.u32	%p3, %r6, 63;
	@%p3 bra 	BB0_4;

	ld.shared.f32 	%f16, [%r8];
	ld.shared.f32 	%f17, [%r8+256];
	add.f32 	%f18, %f16, %f17;
	st.shared.f32 	[%r8], %f18;

BB0_4:
	bar.sync 	0;
	setp.gt.u32	%p4, %r6, 31;
	@%p4 bra 	BB0_6;

	ld.shared.f32 	%f19, [%r8];
	ld.shared.f32 	%f20, [%r8+128];
	add.f32 	%f21, %f19, %f20;
	st.shared.f32 	[%r8], %f21;

BB0_6:
	setp.lt.u32	%p1, %r6, 32;
	bar.sync 	0;
	@!%p1 bra 	BB0_9;
	bra.uni 	BB0_7;

BB0_7:
	ld.shared.f32 	%f22, [%r8];
	mov.b32 	 %r22, %f22;
	mov.u32 	%r23, 2;
	mov.u32 	%r24, 31;
	mov.u32 	%r25, 16;
	mov.u32 	%r26, -1;
	shfl.sync.down.b32 	%r27|%p5, %r22, %r25, %r24, %r26;
	mov.b32 	 %f23, %r27;
	add.f32 	%f24, %f22, %f23;
	mov.b32 	 %r28, %f24;
	mov.u32 	%r29, 8;
	shfl.sync.down.b32 	%r30|%p6, %r28, %r29, %r24, %r26;
	mov.b32 	 %f25, %r30;
	add.f32 	%f26, %f24, %f25;
	mov.b32 	 %r31, %f26;
	mov.u32 	%r32, 4;
	shfl.sync.down.b32 	%r33|%p7, %r31, %r32, %r24, %r26;
	mov.b32 	 %f27, %r33;
	add.f32 	%f28, %f26, %f27;
	mov.b32 	 %r34, %f28;
	shfl.sync.down.b32 	%r35|%p8, %r34, %r23, %r24, %r26;
	mov.b32 	 %f29, %r35;
	add.f32 	%f30, %f28, %f29;
	mov.b32 	 %r36, %f30;
	mov.u32 	%r37, 1;
	shfl.sync.down.b32 	%r38|%p9, %r36, %r37, %r24, %r26;
	mov.b32 	 %f31, %r38;
	add.f32 	%f3, %f30, %f31;
	setp.ne.s32	%p10, %r6, 0;
	@%p10 bra 	BB0_9;

	st.shared.f32 	[%r8], %f3;

BB0_9:
	bar.sync 	0;
	setp.ne.s32	%p11, %r6, 0;
	@%p11 bra 	BB0_11;

	shl.b32 	%r39, %r7, 2;
	add.s32 	%r41, %r21, %r39;
	ld.shared.f32 	%f32, [%r41];
	ld.shared.f32 	%f33, [%r5];
	add.f32 	%f34, %f33, %f32;
	st.shared.f32 	[%r5], %f34;

BB0_11:
	bar.sync 	0;
	setp.eq.s32	%p12, %r2, 0;
	setp.lt.s32	%p13, %r4, 8;
	and.pred  	%p14, %p13, %p12;
	@!%p14 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_12:
	shl.b32 	%r42, %r4, 2;
	add.s32 	%r44, %r11, %r42;
	ld.shared.f32 	%f35, [%r44];
	add.s32 	%r45, %r3, %r4;
	cvta.to.global.u64 	%rd13, %rd4;
	mul.wide.s32 	%rd14, %r45, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.f32 	[%rd15], %f35;

BB0_13:
	bar.sync 	0;
	ret;
}


