// Seed: 2500563784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_5 = 1'd0;
  assign module_1.id_0 = 0;
  assign id_4 = id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_1 = 32'd59
) (
    input wand _id_0,
    output supply0 _id_1
);
  wire id_3 = id_0;
  assign id_3 = id_0;
  logic [id_0 : 1  ==  id_1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4
  );
  wand id_5 = -1;
endmodule
