#VERSION#
1.06
#POITUPLE#
1
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
1
0
0
0
../src/L1C_inst.sv
CPU_wrapper.L1CI
11
45
177
177
#POITUPLE#
2
11
2
1
0
0
0
37
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
2
0
0
0
../src/AXI/DefaultSlave.sv
AXI.DS
56
67
56
56
#POITUPLE#
3
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
3
0
0
0
../src/AXI/Interface.sv

20
27
77
77
#POITUPLE#
4
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
4
0
0
0
../src/AXI/Interface.sv

26
32
103
103
#POITUPLE#
5
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
5
0
0
0
../src/AXI/Interface.sv

30
33
127
127
#POITUPLE#
6
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
6
0
0
0
../src/AXI/Interface.sv

30
33
127
127
#POITUPLE#
7
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
7
0
0
0
../src/AXI/Interface.sv

30
33
127
127
#POITUPLE#
8
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
8
0
0
0
../src/AXI/Interface.sv

30
33
127
127
#POITUPLE#
9
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
9
0
0
0
../src/AXI/Interface.sv

17
22
129
129
#POITUPLE#
10
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
10
0
0
0
../src/AXI/Interface.sv

17
22
129
129
#POITUPLE#
11
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
11
0
0
0
../src/AXI/Interface.sv

11
17
130
130
#MESSAGETUPLE#
0
1
1
VERI-1209
Warning
"expression size 2 truncated to fit in target size 1"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
2
2
VERI-1209
Warning
"expression size 4 truncated to fit in target size 1"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
3
3
VDB-1002
Warning
"net 'wire_M0AW.AWREADY' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
4
4
VDB-1002
Warning
"net 'wire_M0W.WREADY' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
5
5
VDB-1002
Warning
"net 'wire_M0B.BID[3]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
6
6
VDB-1002
Warning
"net 'wire_M0B.BID[2]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
7
7
VDB-1002
Warning
"net 'wire_M0B.BID[1]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
8
8
VDB-1002
Warning
"net 'wire_M0B.BID[0]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
9
9
VDB-1002
Warning
"net 'wire_M0B.BRESP[1]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
10
10
VDB-1002
Warning
"net 'wire_M0B.BRESP[0]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
11
11
VDB-1002
Warning
"net 'wire_M0B.BVALID' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MODULETUPLE#
1
AXI:(RA_M0=inter_RA_M0,RD_M0=inter_RD_M0,WA_M1=inter_WA_M1,WD_M1=inter_WD_M1,WR_M1=inter_WR_M1,RA_M1=inter_RA_M1,RD_M1=inter_RD_M1,WA_S0=inter_WA_S0,WD_S0=inter_WD_S0,WR_S0=inter_WR_S0,RA_S0=inter_RA_S0,RD_S0=inter_RD_S0,WA_S1=inter_WA_S1,WD_S1=inter_WD_S1,WR_S1=inter_WR_S1,RA_S1=inter_RA_S1,RD_S1=inter_RD_S1,WA_S2=inter_WA_S2,WD_S2=inter_WD_S2,WR_S2=inter_WR_S2,RA_S2=inter_RA_S2,RD_S2=inter_RD_S2,WA_S3=inter_WA_S3,WD_S3=inter_WD_S3,WR_S3=inter_WR_S3,RA_S3=inter_RA_S3,RD_S3=inter_RD_S3)
1
1
#MODULETUPLE#
2
CPU_wrapper:(M0_AW=inter_WA_M0_AW,M0_W=inter_WD_M0_W,M0_B=inter_WR_M0_B,M0_AR=inter_RA_M0_AR,M0_R=inter_RD_M0_R,M1_AW=inter_WA_M1_AW,M1_W=inter_WD_M1_W,M1_B=inter_WR_M1_B,M1_AR=inter_RA_M1_AR,M1_R=inter_RD_M1_R)
1
2
#MODULETUPLE#
3
ROM_wrapper:(S0AW=inter_WA_ROM,S0W=inter_WD_ROM,S0B=inter_WR_ROM,S0AR=inter_RA_ROM,S0R=inter_RD_ROM)
1
3
#MODULETUPLE#
4
SRAM_wrapper:(S_AW=inter_WA_SRAM,S_W=inter_WD_SRAM,S_B=inter_WR_SRAM,S_AR=inter_RA_SRAM,S_R=inter_RD_SRAM)
2
4
5
#MODULETUPLE#
5
DRAM_wrapper:(S4AW=inter_WA_DRAM,S4W=inter_WD_DRAM,S4B=inter_WR_DRAM,S4AR=inter_RA_DRAM,S4R=inter_RD_DRAM)
1
6
#MODULETUPLE#
6
SRAM
2
7
8
#MODULETUPLE#
7
CPU
1
9
#MODULETUPLE#
8
Master
2
10
12
#MODULETUPLE#
9
L1C_inst
1
11
#MODULETUPLE#
10
L1C_data
1
13
#MODULETUPLE#
11
data_array_wrapper
2
14
18
#MODULETUPLE#
12
tag_array_wrapper
2
15
19
#MODULETUPLE#
13
tag_array
2
16
20
#MODULETUPLE#
14
data_array
2
17
21
#MODULETUPLE#
15
IF:(IFEXEi=IFEXE_inter_IFEXEi,IFHCi=IFHC_inter_IFHCi,IFIDo=IFID_inter_IFIDo)
1
22
#MODULETUPLE#
16
ID:(IFIDi=IFID_inter_IFIDi,IDEXEo=IDEXE_inter_IDEXEo)
1
23
#MODULETUPLE#
17
EXE:(IDEXEi=IDEXE_inter_IDEXEi,EXEMEMo=EXEMEM_inter_EXEMEMo,IFEXEo=IFEXE_inter_IFEXEo)
1
24
#MODULETUPLE#
18
MEM:(EXEMEMi=EXEMEM_inter_EXEMEMi,MEMWBo=MEMWB_inter_MEMWBo)
1
25
#MODULETUPLE#
19
WB:(MEMWBi=MEMWB_inter_MEMWBi)
1
26
#MODULETUPLE#
20
BranchCtrl
1
27
#MODULETUPLE#
21
ForwardUnit
1
28
#MODULETUPLE#
22
HazardCtrl:(IFHCo=IFHC_inter_IFHCo)
1
29
#MODULETUPLE#
23
ALU
1
30
#MODULETUPLE#
24
ALUCtrl
1
31
#MODULETUPLE#
25
Csr
1
32
#MODULETUPLE#
26
RegisterFile
1
33
#MODULETUPLE#
27
ImmediateGenerator
1
34
#MODULETUPLE#
28
ControlUnit
1
35
#MODULETUPLE#
29
ProgramCounter
1
36
#MODULETUPLE#
30
DefaultSlave:(SD_RA=inter_RA_SD,SD_RD=inter_RD_SD,SD_WA=inter_WA_SD,SD_WD=inter_WD_SD,SD_WR=inter_WR_SD)
1
37
#MODULETUPLE#
31
ReadAddr:(M0=inter_RA_M0,M1=inter_RA_M1,S0=inter_RA_S0,S1=inter_RA_S1,S2=inter_RA_S2,S3=inter_RA_S3,SD=inter_RA_SDEFAULT)
1
38
#MODULETUPLE#
32
ReadData:(M0=inter_RD_M0,M1=inter_RD_M1,S0=inter_RD_S0,S1=inter_RD_S1,S2=inter_RD_S2,S3=inter_RD_S3,SD=inter_RD_SDEFAULT)
1
39
#MODULETUPLE#
33
WriteAddr:(M1=inter_WA_M1,S0=inter_WA_S0,S1=inter_WA_S1,S2=inter_WA_S2,S3=inter_WA_S3,SD=inter_WA_SDEFAULT)
1
40
#MODULETUPLE#
34
WriteData:(M1=inter_WD_M1,S0=inter_WD_S0,S1=inter_WD_S1,S2=inter_WD_S2,S3=inter_WD_S3,SD=inter_WD_SDEFAULT)
1
41
#MODULETUPLE#
35
WriteRespon:(M1=inter_WR_M1,S0=inter_WR_S0,S1=inter_WR_S1,S2=inter_WR_S2,S3=inter_WR_S3,SD=inter_WR_SDEFAULT)
1
42
#MODULETUPLE#
36
Arbiter
2
43
45
#MODULETUPLE#
37
Decoder
2
44
46
#MODULETUPLE#
38
inter_RA
8
47
52
57
62
67
72
77
90
#MODULETUPLE#
39
inter_WA
8
48
53
58
63
68
73
78
92
#MODULETUPLE#
40
inter_WR
8
49
54
59
64
69
74
79
94
#MODULETUPLE#
41
inter_RD
8
50
55
60
65
70
75
80
91
#MODULETUPLE#
42
inter_WD
8
51
56
61
66
71
76
81
93
#MODULETUPLE#
43
inter_IFIO
1
82
#MODULETUPLE#
44
inter_MEMIO
1
83
#MODULETUPLE#
45
cache
1
84
#MODULETUPLE#
46
VALIDCtrl
5
85
86
87
88
89
#MODULETUPLE#
47
EXEMEM_inter
1
95
#MODULETUPLE#
48
IDEXE_inter
1
96
#MODULETUPLE#
49
IFEXE_inter
1
97
#MODULETUPLE#
50
IFHC_inter
1
98
#MODULETUPLE#
51
IFID_inter
1
99
#MODULETUPLE#
52
MEMWB_inter
1
100
#INSTANCETUPLE#
1
AXI
1
#INSTANCETUPLE#
2
CPU_wrapper
2
#INSTANCETUPLE#
3
ROM_wrapper
3
#INSTANCETUPLE#
4
IM1
4
#INSTANCETUPLE#
5
DM1
4
#INSTANCETUPLE#
6
DRAM_wrapper
5
#INSTANCETUPLE#
7
DM1.i_SRAM
6
#INSTANCETUPLE#
8
IM1.i_SRAM
6
#INSTANCETUPLE#
9
CPU_wrapper.CPU
7
#INSTANCETUPLE#
10
CPU_wrapper.M0
8
#INSTANCETUPLE#
11
CPU_wrapper.L1CI
9
#INSTANCETUPLE#
12
CPU_wrapper.M1
8
#INSTANCETUPLE#
13
CPU_wrapper.L1CD
10
#INSTANCETUPLE#
14
CPU_wrapper.L1CD.DA
11
#INSTANCETUPLE#
15
CPU_wrapper.L1CD.TA
12
#INSTANCETUPLE#
16
CPU_wrapper.L1CD.TA.i_tag_array
13
#INSTANCETUPLE#
17
CPU_wrapper.L1CD.DA.i_data_array
14
#INSTANCETUPLE#
18
CPU_wrapper.L1CI.DA
11
#INSTANCETUPLE#
19
CPU_wrapper.L1CI.TA
12
#INSTANCETUPLE#
20
CPU_wrapper.L1CI.TA.i_tag_array
13
#INSTANCETUPLE#
21
CPU_wrapper.L1CI.DA.i_data_array
14
#INSTANCETUPLE#
22
CPU_wrapper.CPU.IF
15
#INSTANCETUPLE#
23
CPU_wrapper.CPU.ID
16
#INSTANCETUPLE#
24
CPU_wrapper.CPU.EXE
17
#INSTANCETUPLE#
25
CPU_wrapper.CPU.MEM
18
#INSTANCETUPLE#
26
CPU_wrapper.CPU.WB
19
#INSTANCETUPLE#
27
CPU_wrapper.CPU.BC
20
#INSTANCETUPLE#
28
CPU_wrapper.CPU.FU
21
#INSTANCETUPLE#
29
CPU_wrapper.CPU.HC
22
#INSTANCETUPLE#
30
CPU_wrapper.CPU.EXE.ALU
23
#INSTANCETUPLE#
31
CPU_wrapper.CPU.EXE.ALUCtrl
24
#INSTANCETUPLE#
32
CPU_wrapper.CPU.EXE.Csr
25
#INSTANCETUPLE#
33
CPU_wrapper.CPU.ID.RF
26
#INSTANCETUPLE#
34
CPU_wrapper.CPU.ID.IG
27
#INSTANCETUPLE#
35
CPU_wrapper.CPU.ID.CU
28
#INSTANCETUPLE#
36
CPU_wrapper.CPU.IF.PC
29
#INSTANCETUPLE#
37
AXI.DS
30
#INSTANCETUPLE#
38
AXI.RA
31
#INSTANCETUPLE#
39
AXI.RD
32
#INSTANCETUPLE#
40
AXI.WA
33
#INSTANCETUPLE#
41
AXI.WD
34
#INSTANCETUPLE#
42
AXI.WR
35
#INSTANCETUPLE#
43
AXI.WA.WArbiter
36
#INSTANCETUPLE#
44
AXI.WA.WDecoder
37
#INSTANCETUPLE#
45
AXI.RA.RArbiter
36
#INSTANCETUPLE#
46
AXI.RA.RDecoder
37
#INSTANCETUPLE#
47
wire_M0AR
38
#INSTANCETUPLE#
48
wire_M0AW
39
#INSTANCETUPLE#
49
wire_M0B
40
#INSTANCETUPLE#
50
wire_M0R
41
#INSTANCETUPLE#
51
wire_M0W
42
#INSTANCETUPLE#
52
wire_M1AR
38
#INSTANCETUPLE#
53
wire_M1AW
39
#INSTANCETUPLE#
54
wire_M1B
40
#INSTANCETUPLE#
55
wire_M1R
41
#INSTANCETUPLE#
56
wire_M1W
42
#INSTANCETUPLE#
57
wire_S0AR
38
#INSTANCETUPLE#
58
wire_S0AW
39
#INSTANCETUPLE#
59
wire_S0B
40
#INSTANCETUPLE#
60
wire_S0R
41
#INSTANCETUPLE#
61
wire_S0W
42
#INSTANCETUPLE#
62
wire_S1AR
38
#INSTANCETUPLE#
63
wire_S1AW
39
#INSTANCETUPLE#
64
wire_S1B
40
#INSTANCETUPLE#
65
wire_S1R
41
#INSTANCETUPLE#
66
wire_S1W
42
#INSTANCETUPLE#
67
wire_S2AR
38
#INSTANCETUPLE#
68
wire_S2AW
39
#INSTANCETUPLE#
69
wire_S2B
40
#INSTANCETUPLE#
70
wire_S2R
41
#INSTANCETUPLE#
71
wire_S2W
42
#INSTANCETUPLE#
72
wire_S3AR
38
#INSTANCETUPLE#
73
wire_S3AW
39
#INSTANCETUPLE#
74
wire_S3B
40
#INSTANCETUPLE#
75
wire_S3R
41
#INSTANCETUPLE#
76
wire_S3W
42
#INSTANCETUPLE#
77
AXI.wire_AR
38
#INSTANCETUPLE#
78
AXI.wire_AW
39
#INSTANCETUPLE#
79
AXI.wire_B
40
#INSTANCETUPLE#
80
AXI.wire_R
41
#INSTANCETUPLE#
81
AXI.wire_W
42
#INSTANCETUPLE#
82
CPU_wrapper.wire_IFIO
43
#INSTANCETUPLE#
83
CPU_wrapper.wire_MEMIO
44
#INSTANCETUPLE#
84
CPU_wrapper.wire_cache
45
#INSTANCETUPLE#
85
AXI.RA.VS0
46
#INSTANCETUPLE#
86
AXI.RA.VS1
46
#INSTANCETUPLE#
87
AXI.RA.VS2
46
#INSTANCETUPLE#
88
AXI.RA.VS3
46
#INSTANCETUPLE#
89
AXI.RA.VSD
46
#INSTANCETUPLE#
90
AXI.RA.Wire
38
#INSTANCETUPLE#
91
AXI.RD.Wire
41
#INSTANCETUPLE#
92
AXI.WA.Wire
39
#INSTANCETUPLE#
93
AXI.WD.Wire
42
#INSTANCETUPLE#
94
AXI.WR.Wire
40
#INSTANCETUPLE#
95
CPU_wrapper.CPU.Wire_EXEMEM
47
#INSTANCETUPLE#
96
CPU_wrapper.CPU.Wire_IDEXE
48
#INSTANCETUPLE#
97
CPU_wrapper.CPU.Wire_IFEXE
49
#INSTANCETUPLE#
98
CPU_wrapper.CPU.Wire_IFHC
50
#INSTANCETUPLE#
99
CPU_wrapper.CPU.Wire_IFID
51
#INSTANCETUPLE#
100
CPU_wrapper.CPU.Wire_MEMWB
52
<source-checksums>
0
<tag-defenition>
0
<superLintPoiType-tagAndMessage>
0
<top-model-name>
top
<progress-events>
0
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
0
<hal-category-is-enabled>
0
<candidate-merged-group>
0
<id-to-merged-signature>
0
<propertyId-to-fsmInfo>
0
<fsmName-to-idleState>
0
<fsmName-to-disablingState>
0
<idToPrimaryGroupData>
11
11
2
-1
<priority>
-1
0
10
2
-1
<priority>
-1
0
9
2
-1
<priority>
-1
0
8
2
-1
<priority>
-1
0
7
2
-1
<priority>
-1
0
6
2
-1
<priority>
-1
0
2
2
-1
<priority>
-1
0
1
2
-1
<priority>
-1
0
3
2
-1
<priority>
-1
0
4
2
-1
<priority>
-1
0
5
2
-1
<priority>
-1
0
<verificMsgData>
11
1
2
3
4
5
6
7
8
9
10
11
<isNewFlowUsed>
1
<propertyCtlLtlPairTable>
0
<ctlPoiToArgs>
0
