
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.30 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/catapult.log"
/INPUTFILES/2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go compile
Source file analysis completed (CIN-68)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT_precomp' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/ntt.cpp
solution file add ./src/ntt_tb.cpp -exclude true
/INPUTFILES/1

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 2.87 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 62, Real ops = 29, Vars = 20 (SOL-21)
Inlining routine 'operator>=<64, true>' (CIN-14)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v1/CDesignChecker/design_checker.sh'
Synthesizing routine 'inPlaceNTT_DIT_precomp' (CIN-13)
Found top design routine 'inPlaceNTT_DIT_precomp' specified by directive (CIN-52)
Inlining routine 'modulo' (CIN-14)
Inlining routine 'inPlaceNTT_DIT_precomp' (CIN-14)
Generating synthesis internal form... (CIN-3)
Design 'inPlaceNTT_DIT_precomp' was read (SOL-1)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
Optimizing block '/inPlaceNTT_DIT_precomp' ... (CIN-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'operator>=<64, true>' (CIN-14)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' iterated at most 9 times. (LOOP-2)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'modulo' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' iterated at most 513 times. (LOOP-2)
Inlining routine 'modulo' (CIN-14)

# Messages from "go libraries"

# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 1.04 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 62, Real ops = 29, Vars = 20 (SOL-21)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
go libraries
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
solution library add amba
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-3_beh.lib' [mgc_Xilinx-VIRTEX-uplus-3_beh]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
solution library remove *
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Precision -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Precision -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 62, Real ops = 29, Vars = 20 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.13 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 124, Real ops = 47, Vars = 33 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 0.62 seconds, memory usage 1519624kB, peak memory usage 1519624kB (SOL-9)
/inPlaceNTT_DIT_precomp/vec:rsc/MAP_TO_MODULE amba.ccs_axi4_slave_mem
# Warning: AXI4 Component 'amba.ccs_axi4_slave_mem' requires asynchronous reset when processing MAP_TO_MODULE directive (DIR-48)
directive set /inPlaceNTT_DIT_precomp/twiddle:rsc -MAP_TO_MODULE amba.ccs_axi4_slave_mem
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v5' at state 'assembly' (PRJ-2)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v5/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
go extract
/inPlaceNTT_DIT_precomp/twiddle:rsc/MAP_TO_MODULE amba.ccs_axi4_slave_mem
N_UNROLL parameter 2 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# Info: Design complexity at end of 'loops': Total ops = 124, Real ops = 47, Vars = 33 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.64 seconds, memory usage 1519624kB, peak memory usage 1519624kB (SOL-9)
/inPlaceNTT_DIT_precomp/twiddle:rsc/INTERLEAVE 2
directive set /inPlaceNTT_DIT_precomp/twiddle:rsc -INTERLEAVE 2
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v4/CDesignChecker/design_checker.sh'
N_UNROLL parameter 2 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v4' at state 'assembly' (PRJ-2)
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL 2
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -UNROLL 2
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
go extract
/inPlaceNTT_DIT_precomp/vec:rsc/INTERLEAVE 2
# Info: Design complexity at end of 'loops': Total ops = 70, Real ops = 29, Vars = 24 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 0.06 seconds, memory usage 1511432kB, peak memory usage 1511432kB (SOL-9)
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
/inPlaceNTT_DIT_precomp/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
/inPlaceNTT_DIT_precomp/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
directive set /inPlaceNTT_DIT_precomp/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v3/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v3' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
go extract
# Info: Design complexity at end of 'loops': Total ops = 70, Real ops = 29, Vars = 24 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.02 seconds, memory usage 1454080kB, peak memory usage 1454080kB (SOL-9)
go extract
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Opening Catapult Ultra Synthesis "Datasheet" in PDF Viewer...
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 156, Real ops = 47, Vars = 45 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 1.21 seconds, memory usage 1519624kB, peak memory usage 1519624kB (SOL-9)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 512 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 512 x 64). (MEM-4)
Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' split into 1 x 2 blocks (MEM-11)
Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 2 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 512 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 512 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 156, Real ops = 47, Vars = 45 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 0.04 seconds, memory usage 1519624kB, peak memory usage 1519624kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 217, Real ops = 58, Vars = 62 (SOL-21)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 0.43 seconds, memory usage 1519624kB, peak memory usage 1519624kB (SOL-9)
Design 'inPlaceNTT_DIT_precomp' contains '58' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 217, Real ops = 58, Vars = 62 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 0.51 seconds, memory usage 1519624kB, peak memory usage 1519624kB (SOL-9)
# Info: Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 180439, Area (Datapath, Register, Total) = 26223.42, 0.00, 26223.42 (CRAAS-12)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 127244 c-steps) (SCHD-8)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 127240, Area (Datapath, Register, Total) = 32757.97, 0.00, 32757.97 (CRAAS-11)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (55 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Resource allocation and scheduling done. (CRAAS-2)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 5395, Real ops = 142, Vars = 999 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 10.54 seconds, memory usage 1511432kB, peak memory usage 1519624kB (SOL-9)
Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
Report written to file 'cycle.rpt'
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
Global signal 'twiddle:rsc(0)(1).RID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(1)' (SCHD-46)
Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(1).s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(0)' (SCHD-46)
Global signal 'twiddle:rsc(0)(0).RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).BID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(0).s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(1).s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).RID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'vec:rsc(0)(1)' (SCHD-46)
Global signal 'vec:rsc(0)(1).RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
Global signal 'vec:rsc(0)(0).AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
Global signal 'vec:rsc(0)(0).AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
Global signal 'vec:rsc(0)(0).ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'vec:rsc(0)(0)' (SCHD-46)
Global signal 'vec:rsc(0)(0).RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).RID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).BID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 1814, Real ops = 506, Vars = 967 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 2.39 seconds, memory usage 1511432kB, peak memory usage 1519624kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
Creating shared register 'COMP_LOOP-2:tmp:lshift.itm' for variables 'COMP_LOOP-2:tmp:lshift.itm, COMP_LOOP-2:tmp:mul.idiv.sva, COMP_LOOP-1:acc#10.idiv.sva' (2 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 1785, Real ops = 464, Vars = 1655 (SOL-21)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 5.57 seconds, memory usage 1517576kB, peak memory usage 1519624kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 1774, Real ops = 468, Vars = 952 (SOL-21)
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 13.78 seconds, memory usage 1583112kB, peak memory usage 1583112kB (SOL-9)
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: No matching part found
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xcvuplus.ini'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v5/concat_sim_rtl.v
Add dependent file: ./rtl.v
# Warning: No matching part found
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xcvuplus.ini'
# Warning: Precision does not support retiming for 'VIRTEX-uplus'
# Warning: Precision does not support retiming for 'VIRTEX-uplus'
Synthesis script written to file 'rtl.v.psr'
Synthesis script written to file 'concat_rtl.v.psr'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Warning: Precision does not support retiming for 'VIRTEX-uplus'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Synthesis script written to file 'concat_rtl.vhdl.psr'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v5/concat_rtl.vhdl
Synthesis script written to file 'rtl.vhdl.psr'
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Warning: No matching part found
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xcvuplus.ini'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Generating SCVerify testbench files
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v5/concat_sim_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Add dependent file: ./rtl.vhdl
order file name is: rtl.v_order_sim.txt
# Warning: No matching part found
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xcvuplus.ini'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Warning: Precision does not support retiming for 'VIRTEX-uplus'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v5/concat_rtl.v
Add dependent file: ./rtl.v
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Report written to file 'rtl.rpt'
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
order file name is: rtl.vhdl_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
