#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003CBB68 .scope module, "Exemplo0041" "Exemplo0041" 2 23;
 .timescale 0 0;
v00773F60_0 .net "clk", 0 0, v00773F08_0; 1 drivers
S_003CBF20 .scope module, "CLK1" "clock" 2 26, 2 7, S_003CBB68;
 .timescale 0 0;
v00773F08_0 .var "clk", 0 0;
S_003CBAE0 .scope module, "Exercicio02" "Exercicio02" 3 24;
 .timescale 0 0;
v007AD580_0 .net "clk", 0 0, v007AD528_0; 1 drivers
v007AD5D8_0 .var "clr", 0 0;
v007AD630_0 .var "data", 0 0;
RS_0078519C/0/0 .resolv tri, L_007ADC60, L_007ADD10, L_007ADE18, L_007ADF20;
RS_0078519C/0/4 .resolv tri, L_007AE058, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0078519C .resolv tri, RS_0078519C/0/0, RS_0078519C/0/4, C4<zzzzz>, C4<zzzzz>;
v007AD688_0 .net8 "s", 4 0, RS_0078519C; 5 drivers
S_003CB9D0 .scope module, "Clock1" "clock" 3 29, 2 7, S_003CBAE0;
 .timescale 0 0;
v007AD528_0 .var "clk", 0 0;
S_003CBA58 .scope module, "CONT" "contador" 3 31, 3 10, S_003CBAE0;
 .timescale 0 0;
v007AD370_0 .alias "clk", 0 0, v007AD580_0;
v007AD3C8_0 .net "clr", 0 0, v007AD5D8_0; 1 drivers
v007AD420_0 .net "data", 0 0, v007AD630_0; 1 drivers
RS_00785184/0/0 .resolv tri, L_007ADC08, L_007ADCB8, L_007ADDC0, L_007ADEC8;
RS_00785184/0/4 .resolv tri, L_007AE000, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_00785184 .resolv tri, RS_00785184/0/0, RS_00785184/0/4, C4<zzzzz>, C4<zzzzz>;
v007AD478_0 .net8 "q", 4 0, RS_00785184; 5 drivers
v007AD4D0_0 .alias "s", 4 0, v007AD688_0;
L_007ADC08 .part/pv v007AD2C0_0, 0, 1, 5;
L_007ADC60 .part/pv v007AD318_0, 0, 1, 5;
L_007ADCB8 .part/pv v007AD108_0, 1, 1, 5;
L_007ADD10 .part/pv v007AD160_0, 1, 1, 5;
L_007ADD68 .part RS_00785184, 0, 1;
L_007ADDC0 .part/pv v007801D8_0, 2, 1, 5;
L_007ADE18 .part/pv v00780230_0, 2, 1, 5;
L_007ADE70 .part RS_00785184, 1, 1;
L_007ADEC8 .part/pv v003C2C90_0, 3, 1, 5;
L_007ADF20 .part/pv v00780B88_0, 3, 1, 5;
L_007ADF78 .part RS_00785184, 2, 1;
L_007AE000 .part/pv v003CEA20_0, 4, 1, 5;
L_007AE058 .part/pv v003CEA78_0, 4, 1, 5;
L_007AE0B0 .part RS_00785184, 3, 1;
S_003CBC78 .scope module, "JK0" "jkff" 3 15, 4 78, S_003CBA58;
 .timescale 0 0;
v007AD1B8_0 .alias "clk", 0 0, v007AD580_0;
v007AD210_0 .alias "j", 0 0, v007AD420_0;
v007AD268_0 .alias "k", 0 0, v007AD420_0;
v007AD2C0_0 .var "q", 0 0;
v007AD318_0 .var "qnot", 0 0;
E_0076F3D0 .event posedge, v007AD1B8_0;
S_003CBD00 .scope module, "JK1" "jkff" 3 16, 4 78, S_003CBA58;
 .timescale 0 0;
v007AD000_0 .net "clk", 0 0, L_007ADD68; 1 drivers
v007AD058_0 .alias "j", 0 0, v007AD420_0;
v007AD0B0_0 .alias "k", 0 0, v007AD420_0;
v007AD108_0 .var "q", 0 0;
v007AD160_0 .var "qnot", 0 0;
E_0076ECF0 .event posedge, v007AD000_0;
S_003CBD88 .scope module, "JK2" "jkff" 3 17, 4 78, S_003CBA58;
 .timescale 0 0;
v00780BE0_0 .net "clk", 0 0, L_007ADE70; 1 drivers
v00780C38_0 .alias "j", 0 0, v007AD420_0;
v00780180_0 .alias "k", 0 0, v007AD420_0;
v007801D8_0 .var "q", 0 0;
v00780230_0 .var "qnot", 0 0;
E_0076F430 .event posedge, v00780BE0_0;
S_003CBE10 .scope module, "JK3" "jkff" 3 18, 4 78, S_003CBA58;
 .timescale 0 0;
v003CEAD0_0 .net "clk", 0 0, L_007ADF78; 1 drivers
v003C2BE0_0 .alias "j", 0 0, v007AD420_0;
v003C2C38_0 .alias "k", 0 0, v007AD420_0;
v003C2C90_0 .var "q", 0 0;
v00780B88_0 .var "qnot", 0 0;
E_0076EED0 .event posedge, v003CEAD0_0;
S_003CBE98 .scope module, "JK4" "jkff" 3 19, 4 78, S_003CBA58;
 .timescale 0 0;
v003C3748_0 .net "clk", 0 0, L_007AE0B0; 1 drivers
v003C37A0_0 .alias "j", 0 0, v007AD420_0;
v003C37F8_0 .alias "k", 0 0, v007AD420_0;
v003CEA20_0 .var "q", 0 0;
v003CEA78_0 .var "qnot", 0 0;
E_0076EF10 .event posedge, v003C3748_0;
S_003CC0B8 .scope module, "dff" "dff" 4 9;
 .timescale 0 0;
v007AD6E0_0 .net "clk", 0 0, C4<z>; 0 drivers
v007AD738_0 .net "d", 0 0, C4<z>; 0 drivers
v007AD790_0 .var "q", 0 0;
v007AD7E8_0 .var "qnot", 0 0;
E_0076F1F0 .event posedge, v007AD6E0_0;
S_003CC030 .scope module, "srff" "srff" 4 51;
 .timescale 0 0;
v007AD840_0 .net "clk", 0 0, C4<z>; 0 drivers
v007AD898_0 .var "q", 0 0;
v007AD8F0_0 .var "qnot", 0 0;
v007AD948_0 .net "r", 0 0, C4<z>; 0 drivers
v007AD9A0_0 .net "s", 0 0, C4<z>; 0 drivers
E_0076F170 .event posedge, v007AD840_0;
S_003CBFA8 .scope module, "tff" "tff" 4 22;
 .timescale 0 0;
v007AD9F8_0 .net "clear", 0 0, C4<z>; 0 drivers
v007ADA50_0 .net "clk", 0 0, C4<z>; 0 drivers
v007ADAA8_0 .net "preset", 0 0, C4<z>; 0 drivers
v007ADB00_0 .var "q", 0 0;
v007ADB58_0 .var "qnot", 0 0;
v007ADBB0_0 .net "t", 0 0, C4<z>; 0 drivers
E_0076F110 .event posedge, v007ADA50_0;
    .scope S_003CBF20;
T_0 ;
    %set/v v00773F08_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_003CBF20;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00773F08_0, 1;
    %inv 8, 1;
    %set/v v00773F08_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_003CBB68;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "clock.vcd";
    %vpi_call 2 30 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_2;
    .scope S_003CB9D0;
T_3 ;
    %set/v v007AD528_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_003CB9D0;
T_4 ;
    %delay 12, 0;
    %load/v 8, v007AD528_0, 1;
    %inv 8, 1;
    %set/v v007AD528_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_003CBC78;
T_5 ;
    %wait E_0076F3D0;
    %load/v 8, v007AD210_0, 1;
    %load/v 9, v007AD268_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD2C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD318_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007AD210_0, 1;
    %inv 8, 1;
    %load/v 9, v007AD268_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD2C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD318_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v007AD210_0, 1;
    %load/v 9, v007AD268_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v007AD2C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD2C0_0, 0, 8;
    %load/v 8, v007AD318_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD318_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_003CBD00;
T_6 ;
    %wait E_0076ECF0;
    %load/v 8, v007AD058_0, 1;
    %load/v 9, v007AD0B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD108_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD160_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007AD058_0, 1;
    %inv 8, 1;
    %load/v 9, v007AD0B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD108_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD160_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v007AD058_0, 1;
    %load/v 9, v007AD0B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v007AD108_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD108_0, 0, 8;
    %load/v 8, v007AD160_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD160_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_003CBD88;
T_7 ;
    %wait E_0076F430;
    %load/v 8, v00780C38_0, 1;
    %load/v 9, v00780180_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007801D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00780230_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00780C38_0, 1;
    %inv 8, 1;
    %load/v 9, v00780180_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007801D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00780230_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00780C38_0, 1;
    %load/v 9, v00780180_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v007801D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007801D8_0, 0, 8;
    %load/v 8, v00780230_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00780230_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_003CBE10;
T_8 ;
    %wait E_0076EED0;
    %load/v 8, v003C2BE0_0, 1;
    %load/v 9, v003C2C38_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003C2C90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00780B88_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v003C2BE0_0, 1;
    %inv 8, 1;
    %load/v 9, v003C2C38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003C2C90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00780B88_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v003C2BE0_0, 1;
    %load/v 9, v003C2C38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v003C2C90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003C2C90_0, 0, 8;
    %load/v 8, v00780B88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00780B88_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_003CBE98;
T_9 ;
    %wait E_0076EF10;
    %load/v 8, v003C37A0_0, 1;
    %load/v 9, v003C37F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003CEA20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003CEA78_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v003C37A0_0, 1;
    %inv 8, 1;
    %load/v 9, v003C37F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003CEA20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003CEA78_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v003C37A0_0, 1;
    %load/v 9, v003C37F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v003CEA20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003CEA20_0, 0, 8;
    %load/v 8, v003CEA78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003CEA78_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_003CBAE0;
T_10 ;
    %delay 1, 0;
    %set/v v007AD630_0, 1, 1;
    %delay 1, 0;
    %set/v v007AD5D8_0, 0, 1;
    %vpi_call 3 37 "$display", "Exercicio02 - Roger Rubens Machado - 430533\012";
    %vpi_call 3 38 "$display", "Data Clear Clock Saida";
    %vpi_call 3 39 "$monitor", "%1b  %1b  %1b  %4b", v007AD630_0, v007AD5D8_0, v007AD580_0, v007AD688_0;
    %delay 100, 0;
    %vpi_call 3 41 "$finish";
    %end;
    .thread T_10;
    .scope S_003CC0B8;
T_11 ;
    %wait E_0076F1F0;
    %load/v 8, v007AD738_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD790_0, 0, 8;
    %load/v 8, v007AD790_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD7E8_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_003CC030;
T_12 ;
    %wait E_0076F170;
    %load/v 8, v007AD9A0_0, 1;
    %load/v 9, v007AD948_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD898_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD8F0_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v007AD9A0_0, 1;
    %inv 8, 1;
    %load/v 9, v007AD948_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD8F0_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v007AD9A0_0, 1;
    %load/v 9, v007AD948_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007AD8F0_0, 0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_003CBFA8;
T_13 ;
    %wait E_0076F110;
    %load/v 8, v007AD9F8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007ADB00_0, 0, 0;
    %load/v 8, v007ADB00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ADB58_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v007ADAA8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007ADB00_0, 0, 1;
    %load/v 8, v007ADB00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ADB58_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v007ADBB0_0, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v007ADB00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ADB00_0, 0, 8;
    %load/v 8, v007ADB00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ADB58_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Roger Rubens\Documents\Ciência da Computação\Arquitetura de Computadores I\2° semestre\Guia 09\Exercicio02.v";
    "./flipflops.v";
