-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Tue May 12 09:24:29 2020
-- Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_calo_inv_dr_sq_5/rom_lut_calo_inv_dr_sq_5_sim_netlist.vhdl
-- Design      : rom_lut_calo_inv_dr_sq_5
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3C1C38C666DA556D3C1C38C666DA556C3C1C38C666DA556C3C1C38C666DA556C",
      INITP_01 => X"3E1C38C6664B55593E1C38C6664B55493E1C38C666CB55493E1C38C666DB5549",
      INITP_02 => X"3E1E38E7326D6A963E1E38E636494AD23E1E38E666495A533E1E38E66649555B",
      INITP_03 => X"1E0E1C633324AD291E1E1C633365AAAD1E1E3CE3336D2AA43E1E38E7326D2AB4",
      INITP_04 => X"1F0F1C7399B2D5D41F0F1C7399B695561F0F1C731936B5521F0E1C633324A54B",
      INITP_05 => X"0F878E39CCD96B520F070E398C9B4AAA0F0F0E31999A5AAB1F0F1E31999252AD",
      INITP_06 => X"0783871CE66496AA0787871CC66DB5AB0F878F18CCCDA5550F878E38CCC92D55",
      INITP_07 => X"03C1E38E33336D6A07C3C38E7332495507C3C38C63365A5507C3C71C6666D2B6",
      INITP_08 => X"81F0F1E318CC9A5A81E0E1C7199992D583E1E1C7399934B583E1E3C6319B25AA",
      INITP_09 => X"E0F87871C6736692C0F878F1CE666CB5C1F070E38C66492DC1F0F0E39CCCDB6A",
      INITP_0A => X"F07C1E3C739CC9B6F07C3C38E3199925E07C3C38E7399369E0F83C70C733365A",
      INITP_0B => X"F81F0F0F1CE73326F81E0F0E38E6666DF83E0F1E39CE66C9F03E1E1C718CCC9A",
      INITP_0C => X"7E07C3C3C718C66CFE0F83C38E39CCCDFC0F87878E31999BFC1F07871C7319B2",
      INITP_0D => X"3F83F0F0F1C719CC3F03E0F0E1C631993F03E1E1E38E73337E07C1E1C71C6666",
      INITP_0E => X"0FE07C3E1C38E3190FC0F83C3C71C6331FC1F87C78F18E661F81F07870E39CC6",
      INITP_0F => X"03F81F0787871C7303F03E0F870E38E707F03E0F0F1C31CE07E07C1E1E1C739C",
      INIT_00 => X"BC38B93EC755E67F1ABE6614C883460FE0B99B867A788094B4DF185FB51A9017",
      INIT_01 => X"B9EC215890C904407DBBFD3F84C9115BA7F54597EC439CF857B91D84EF5DCE43",
      INIT_02 => X"BB38B83DC653E67E1ABD6513C782440EDFB8998478767F92B1DD165DB2178D14",
      INIT_03 => X"B8EC215890C9033F7DBBFD3F83C9115BA7F54597EB429CF857B81C84EF5CCE43",
      INIT_04 => X"B936B63BC451E47B18BA620FC47F410ADBB4957F7371798CABD70F55AA0F840B",
      INIT_05 => X"B8EC21578FC8033F7CBBFC3E82C8105AA6F34396EA419AF655B71B82ED5BCC41",
      INIT_06 => X"B632B337C04CDF7713B55C0BBF793A04D4AD8E786B687083A1CC04499E0176FB",
      INIT_07 => X"B7EB20558EC7013D7BB9FB3D81C70F58A4F24294E83F98F453B41880EA58C93E",
      INIT_08 => X"B22EAE32BB48DA710DAF5503B77132FBCBA3836D5F5C637593BDF4388BEE61E6",
      INIT_09 => X"B5E91E558CC4FF3C79B8F93A7EC50C56A2EF3F91E53C95F150B1157CE654C539",
      INIT_0A => X"AC28A82CB441D26904A64DFAAD6727EFBF96765F514D536480A9DF2274D647C9",
      INIT_0B => X"B4E61C538AC2FD3977B6F6387CC209539EEC3C8EE23891ED4BAD1077E24FC034",
      INIT_0C => X"A520A024AB38C95FFB9C42EEA15A1AE1B087664E3F3A3F4F6A92C60858B828A8",
      INIT_0D => X"B1E41A5087C0FB3774B2F33579BF064F9BE83889DD348DE846A70B72DC49B92D",
      INIT_0E => X"9D18971AA22EBF54EF8F35E1934A0BD09F75533A2A2327365076A9E937950281",
      INIT_0F => X"AFE2174C85BDF83370AFEF3175BB024B96E33384D82F87E240A1056BD541B225",
      INIT_10 => X"930E8D0F9621B247E28126D1833AF9BE8B603D23110A0C19325687C5116DD853",
      INIT_11 => X"ABDF144A80B9F4306CABEB2D71B6FD4691DE2D7FD22881DC399AFD63CD39A91C",
      INIT_12 => X"880381038A15A438D27116C07026E4A975492409F6EDEEF91032619DE73FA720",
      INIT_13 => X"A8DC0F467DB6F02A68A7E7286CB0F8418BD82778CC217AD43292F55BC3309F12",
      INIT_14 => X"7DF674F67C069529C26003AD5C12CE925C2F09ECD8CDCCD6EA0A3770B70D72E8",
      INIT_15 => X"A5D80C4279B2EB2763A2E12365ABF23A85D22071C41A72CC2989EB51B9259407",
      INIT_16 => X"6FE966E76CF68417AF4CEF9746FAB5784112EBCCB6AAA7AEC1DF093F84D638AA",
      INIT_17 => X"A0D4083E74ADE6215E9CDB1D60A5EB337ECA1969BC1169C31F7FE146AE1988FA",
      INIT_18 => X"61DA56D65BE470049B37D9802DE19B5A23F3CAAA92847F8494AFD60A4B9AF967",
      INIT_19 => X"9CCF03396EA7E11C5896D416599EE42C76C21061B3085FB91574D63AA20D7BEC",
      INIT_1A => X"52CA45C549D15DEF8520C16713C57E3D04D1A7856B5A5356647CA0D10F5AB51E",
      INIT_1B => X"97CAFE336AA2DB16528ECF0F5296DB246EB90757A9FE55AE0A68CA2E95FF6DDD",
      INIT_1C => X"41B833B235BC48D86D08A74CF6A85F1DE1AD815D412E252530466794CE166CD1",
      INIT_1D => X"92C4F82D649BD40F4A87C7084A8ED41B65B0FE4D9FF349A2FE5CBD2087F05DCD",
      INIT_1E => X"2FA6209E20A631C054ED8C2FD9883EFABD87593315FFF3F1F90C29538ACD1F80",
      INIT_1F => X"8CBEF2275C95CE084381BFFF4185CB125BA6F34294E73D96F14EAF1278E14DBC",
      INIT_20 => X"1C920B890A8E19A73AD26F11B9671BD5965F2E06E6CEBFBABFCEE90F4181CE29",
      INIT_21 => X"86B8EC20558EC6FF3C79B7F6387CC108519CE83788DB3189E340A00268D03BAA",
      INIT_22 => X"087DF672F275FF8C1EB450F19744F6AE6E3402D7B49A8880828EA5C7F53079CF",
      INIT_23 => X"80B2E4184F86BEF83370AEED2F72B7FD4690DD2B7BCE237BD43190F257BE2997",
      INIT_24 => X"F367DF5AD95DE470FF952FCF741FCF864307D3A580634F44424A5D7CA6DC1F71",
      INIT_25 => X"79ABDD11477EB6F02A67A5E42568ACF23A84D01E6EC0156CC5217FE145AC1683",
      INIT_26 => X"DD50C741BF41C852E1750EAC4FF8A75B16D7A1724A2A1304FF04132D5384C30F",
      INIT_27 => X"72A2D60A3F75AEE6215C9BDA1B5CA0E72E78C31160B2065CB5106ECF3298016E",
      INIT_28 => X"C638AE27A425AA33C154EB8728CF7C2FE8A86E3C11EFD4C2BABBC6DCFD2A63A9",
      INIT_29 => X"6A9CCD02376DA5DD185390CF0F5295DB226BB60352A3F64CA4FF5CBC1E84EC58",
      INIT_2A => X"AE1F940C88088B13A030C661FFA65001B8753904D7B1937E726F7688A4CCFF40",
      INIT_2B => X"6294C6F92E649BD40E4986C4044689CE155DA8F44393E63B93EC49A80A6ED641",
      INIT_2C => X"950679F06BE96BF27D0CA039D77A23D0864102CB9A71503828212431486B99D4",
      INIT_2D => X"5A8BBDEF255A90CA033E7BB9F8387CC1074F99E53383D52980D93593F458BF29",
      INIT_2E => X"7CEB5DD34CC94ACF59E6790FAC4DF4A0510BC98F5C300BEFDBD1CFD7EA073065",
      INIT_2F => X"5282B4E61B5187BFF8336EADEC2C6FB2F9408AD52272C3176DC6217EDE41A710",
      INIT_30 => X"61CF40B52DA828AB33C050E47E1FC36C1DD28F521BECC4A48D7E787C89A1C4F3",
      INIT_31 => X"4979ABDD11467DB4ED2763A0DF1F61A4EA317AC41160B10459B10B68C7298EF6",
      INIT_32 => X"45B222950C8705870D9726B952EF9139E6995313D9A77B583C291F1E2639567F",
      INIT_33 => X"4070A0D3063C72A9E11B5693D1115396DA2169B3004E9EF0459CF551B01175DB",
      INIT_34 => X"29940375EB64E161E66EFB8D23BE5E03AE5F15D29560310AEAD3C4BEC2CFE608",
      INIT_35 => X"366597C9FC31659DD40F4986C4034385CB1158A2ED3B8BDC3086DF3A97F75AC0",
      INIT_36 => X"0B76E454C940BB3ABD44CF5FF38C29CB7523D6905017E5BA967A675C5B627490",
      INIT_37 => X"2D5C8DBEF1255A90C9023C77B5F43577B9004790DB2876C71A70C8227EDD3FA4",
      INIT_38 => X"ED57C333A51B95139419A230C258F4943AE5954D0ACD9768412109F9F2F40016",
      INIT_39 => X"225282B2E6184E84BBF42E6AA7E42565A9ED357DC71462B20459B00964C32387",
      INIT_3A => X"CF37A21081F66EEA69ED74FF8E24BD5BFDA55408C2824815EAC5A99488858B9A",
      INIT_3B => X"184777A8DA0D4277AEE61F5B97D4155697DB226AB4FF4C9CED4197EF4AA70769",
      INIT_3C => X"AF1680ED5CD046C03EC045CD5CEE8521C06712C27935F8C19169472E1D14141D",
      INIT_3D => X"0D3C6C9CCD01356AA0D9124C87C5044585C90F569FEA3785D6297ED52F8BEA4B",
      INIT_3E => X"8FF55DC837A91E961292159B28B84CE58326CE7B2EE7A66C380BE5C7B0A29C9F",
      INIT_3F => X"02316090C2F4285C93CA033D77B5F33374B7FC428AD4206EBE1064BB136ECC2C",
      INIT_40 => X"6ED23AA41181F46BE563E46AF38013A943E48933E3995415DDAC815E422E231F",
      INIT_41 => X"F7255484B5E61A4F84BBF32D68A4E22162A4E82E75BE0A57A6F74A9FF751AE0D",
      INIT_42 => X"4DB0157EEA58CA3FB733B236BD48D86C04A043EB974800BE824C1DF5D4BAA99F",
      INIT_43 => X"EC194877A8DA0D4175ACE41D5793D00F4F90D4195FA8F23E8DDD2F84DA338EEC",
      INIT_44 => X"2B8CF158C22F9F128903800187109D2EC45EFDA14AF8AC6626EBB88A64452E1E",
      INIT_45 => X"E00D3A6B9BCBFE31679DD40C4681BEFC3A7CBF034991DB2673C21467BD156FCC",
      INIT_46 => X"0869CC319A0574E55AD24DCD4FD661EF821AB656FBA7570DC98A5220F4D0B39D",
      INIT_47 => X"D4012F5C8DBEEF23578DC4FC356EABE92868A9ED337AC20D59A8F84A9FF64FAA",
      INIT_48 => X"E544A60A71DB48B72AA01A97169B23B040D46E0BAE5502B46B28EBB4845A371C",
      INIT_49 => X"C8F422507EB0E114487DB2EA235C99D4145394D71C62AAF33F8CDC2D81D62E88",
      INIT_4A => X"C11F7FE248B01B89FA6EE661DF61E670FD8F25C05F03AC5A0DC6844913E4BC9A",
      INIT_4B => X"BBE7144271A0D205386CA2D9114A85C2FF3E7EC1044A91DA2471BF0F62B60D66",
      INIT_4C => X"9DFA59BA1E85EE5AC93CB12AA626A930BB48DB740FB055FFAE631DDDA26E4018",
      INIT_4D => X"AEDA07346393C2F5285C90C7FF3872ADEA2868A9ED3177BF0955A2F14396EC43",
      INIT_4E => X"79D43191F459C02B98097CF36CEA6AEF77039326C05DFEA54F00B67131F7C497",
      INIT_4F => X"A1CDF9265484B4E4174B7EB5EC245E99D4135292D4185EA5ED3884D32375CA20",
      INIT_50 => X"54AE0A68C92C92FB67D546BB33AD2CAE33BC48DA7008A74AF19D4E04C0814815",
      INIT_51 => X"94BFEB184574A4D4063A6EA2D9114A84C0FD3A7BBCFF448AD21B67B40354A7FD",
      INIT_52 => X"2F87E23F9E0064CB35A11083F871ED6CEF75FF8D1FB550EF923AE7984F0BCD94",
      INIT_53 => X"87B1DD09376594C4F6285C90C6FD366EA9E62463A3E6296EB5FE4895E33385D9",
      INIT_54 => X"0960B91573D3359B026DDA4ABE34AD2AA92EB540CF62F89333D77E2CDE965214",
      INIT_55 => X"79A3CEFA275584B4E416497DB2E9215A94D00C4A8ACB0E5399E02A75C21162B4",
      INIT_56 => X"E33991EB47A5066AD038A41283F76EE865E66BF37E0DA038D47418C16E20D894",
      INIT_57 => X"6B95C0EB184573A2D304376A9FD40C437EB9F43171B2F3377CC30B55A1EF3E90",
      INIT_58 => X"BD1168C01B78D7399D046DD948BA2EA6219F1FA52EBA4ADD7511B155FEAC5E15",
      INIT_59 => X"5D87B1DC08356392C1F224578BC0F62E67A0DD185897D81B5FA5EC3580CC1B6B",
      INIT_5A => X"97EA3F96EF4AA8076ACF36A00D7CEE64DC57D658DD65F28316AE4AEA8F37E596",
      INIT_5B => X"4F78A2CDF8255280B0E0114377ACE118508AC4FF3E7DBDFD4186CD145EAAF746",
      INIT_5C => X"70C2156BC21C78D63799FF67D13EAE21970F8B0A8D129B28B84CE48020C46C19",
      INIT_5D => X"416993BDE814416E9DCDFE306397CB023972ACE72462A0E22468ADF43C87D320",
      INIT_5E => X"4999EB4096EE48A40364C82D96016EDF52C841BD3CBF44CD5AEB7E16B251F49D",
      INIT_5F => X"325A83ADD803305C8BBAEB1C4E82B6EC215A93CE0A4785C506498DD31A63AEFB",
      INIT_60 => X"2271C21469BF1873D02F90F45AC32E9C0D80F670EC6BEE73FD8919AD43DF7E21",
      INIT_61 => X"244B749DC7F21E4B79A7D708396CA0D40B417BB4EF2B69A7E82A6DB2F8408AD5",
      INIT_62 => X"FB4898E93C91E8419CF959BB1F85EE5AC839AD239B18981AA029B544D86E09A7",
      INIT_63 => X"153C648DB7E10D396594C2F325578ABEF32A6199D40F4C8AC90B4D91D61D65AF",
      INIT_64 => X"D4206EBD0F62B80F68C42181E348AF1884F263D64CC642C043C951DD6CFE942E",
      INIT_65 => X"062D547DA6D0FB275380B0DF0F4173A7DB114880B9F4306CABEB2C6FB3F94089",
      INIT_66 => X"ACF74392E23487DD358EEA48A80A6FD63FAB198AFD74ED69E769ED75018F21B5",
      INIT_67 => X"F71D446C95BFE914416E9CCAFA2A5C90C4F92F659FD8134F8DCB0C4E91D51B63",
      INIT_68 => X"85CE1966B50557AB0159B30F6DCD2F94FB64D03EAF2197118C0B8C109721AF3F",
      INIT_69 => X"E70D345C84ADD7022D5A87B6E4154677ACE0154C84BBF6316EACEB2C6EB1F63D",
      INIT_6A => X"5DA5EF3A88D62779CE247CD63290F052B71E87F260D144B931AD2AAB2EB43EC9",
      INIT_6B => X"D8FE244B739CC5EF1A4573A0CFFF2F6194C7FC3168A0DA14508CCB0A4B8DD116",
      INIT_6C => X"357CC50F5AA8F7489AEE459DF753B11173D83EA71380EF63D84ECA47C649CE56",
      INIT_6D => X"C9EE143A628AB3DC07325E8CBAE918497BAEE2174C84BBF6316CA9E82869ACF0",
      INIT_6E => X"0E539AE32D79C71667B90E64BC1672D03092F65DC5309D0D7EF36AE35EDE5FE3",
      INIT_6F => X"B9DE03295078A0CAF41E4A77A4D202316395C8FC31689FD8124D89C6054587C9",
      INIT_70 => X"E62A70B7004B97E43384D72B81D9338FED4DAF1278E14BB827970A80FA75F272",
      INIT_71 => X"A9CEF3183F668EB7E00A35618EBBEA1A4A7CAEE2164C82B9F32D68A4E22161A3",
      INIT_72 => X"BE01468CD31C67B3004FA0F3479DF54FAA0867C92C92F963CF3DAE1F950D8502",
      INIT_73 => X"99BDE2072D547BA3CCF6214C77A5D302316294C7FA2F659CD40D4782BFFD3C7C",
      INIT_74 => X"97D91C60A6EE3781CD1B6ABB0D61B70F68C32180E144A80F79E451C031A61C94",
      INIT_75 => X"89ADD1F61B426990B9E20C37628FBBEA18497AACDF13487EB5ED26609CD91756",
      INIT_76 => X"6FB0F2357AC007509BE63483D3267ACF2780DA3796F658BD238BF562D040B228",
      INIT_77 => X"799CC0E50A2F567DA5CDF7214C77A5D2FF306090C2F62A5F95CD053E79B5F230",
      INIT_78 => X"4887C80A4D92D81F68B2FE4B9AEA3C90E53C95EF4BA9096BCE339B046FDB4ABC",
      INIT_79 => X"698CAFD3F81D436A91B9E20C36618DBAE8164675A7DA0D4175ADE41C5690CB09",
      INIT_7A => X"205E9EDF2164A8EE367EC91461B00051A5F950A8025DBA197ADD41A70F79E553",
      INIT_7B => X"597B9EC2E60B30567DA5CDF6204A76A2CFFD2A5B8CBDEF23578DC2FA336CA7E3",
      INIT_7C => X"F93674B4F43679BE044B93DD2875C31364B70B61B9126DC92787E94CB11880EB",
      INIT_7D => X"496B8DB0D4F81D436990B8E009335E89B6E3114070A0D205386CA2D80F4982BD",
      INIT_7E => X"D20E4B89C8094B8ED2175EA7F03B88D52575C81B71C7207AD53391F254B81D84",
      INIT_7F => X"395A7C9FC2E60A2F557BA3CBF31C47719DCAF6255384B5E6184C81B7ED255C97",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F1010101111121213131414151616171819",
      INIT_01 => X"06060606060607070707070707070808080808080809090909090A0A0A0A0A0B",
      INIT_02 => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F1010101111121213131414151616171819",
      INIT_03 => X"06060606060607070707070707070808080808080809090909090A0A0A0A0A0B",
      INIT_04 => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F1010101111121213131414151616171819",
      INIT_05 => X"06060606060607070707070707070808080808080809090909090A0A0A0A0A0B",
      INIT_06 => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F1010101111121213131414151616171818",
      INIT_07 => X"06060606060607070707070707070808080808080809090909090A0A0A0A0A0B",
      INIT_08 => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101111121213131414151616171818",
      INIT_09 => X"06060606060606070707070707070808080808080809090909090A0A0A0A0A0B",
      INIT_0A => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101111121213131414151616171818",
      INIT_0B => X"06060606060606070707070707070808080808080809090909090A0A0A0A0A0B",
      INIT_0C => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101111121213131414151616171818",
      INIT_0D => X"06060606060606070707070707070808080808080809090909090A0A0A0A0A0B",
      INIT_0E => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101111121213131414151516171818",
      INIT_0F => X"06060606060606070707070707070808080808080809090909090A0A0A0A0A0B",
      INIT_10 => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101111121213131414151516171718",
      INIT_11 => X"0606060606060607070707070707070808080808080909090909090A0A0A0A0B",
      INIT_12 => X"0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101111111212131414151516171718",
      INIT_13 => X"0606060606060607070707070707070808080808080909090909090A0A0A0A0B",
      INIT_14 => X"0B0B0B0B0C0C0C0D0D0D0E0E0E0F0F0F10101111111212131314151516171718",
      INIT_15 => X"0606060606060607070707070707070808080808080909090909090A0A0A0A0B",
      INIT_16 => X"0B0B0B0B0C0C0C0D0D0D0D0E0E0E0F0F10101011111212131314151516161718",
      INIT_17 => X"0606060606060607070707070707070808080808080909090909090A0A0A0A0A",
      INIT_18 => X"0B0B0B0B0C0C0C0D0D0D0D0E0E0E0F0F10101011111212131314141516161718",
      INIT_19 => X"0606060606060607070707070707070808080808080909090909090A0A0A0A0A",
      INIT_1A => X"0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F10101011111212131314141516161718",
      INIT_1B => X"0606060606060607070707070707070808080808080809090909090A0A0A0A0A",
      INIT_1C => X"0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F101011111212131314141515161717",
      INIT_1D => X"0606060606060607070707070707070808080808080809090909090A0A0A0A0A",
      INIT_1E => X"0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F101011111112121314141515161717",
      INIT_1F => X"0606060606060607070707070707070808080808080809090909090A0A0A0A0A",
      INIT_20 => X"0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F101011111112121313141515161617",
      INIT_21 => X"0606060606060606070707070707070808080808080809090909090A0A0A0A0A",
      INIT_22 => X"0B0B0B0B0B0C0C0C0D0D0D0D0E0E0E0F0F101010111112121313141415161617",
      INIT_23 => X"060606060606060607070707070707070808080808080909090909090A0A0A0A",
      INIT_24 => X"0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F101010111112121313141415151617",
      INIT_25 => X"060606060606060607070707070707070808080808080909090909090A0A0A0A",
      INIT_26 => X"0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F1010111112121213141415151617",
      INIT_27 => X"060606060606060607070707070707070808080808080909090909090A0A0A0A",
      INIT_28 => X"0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F1010111111121213131414151616",
      INIT_29 => X"060606060606060607070707070707070808080808080809090909090A0A0A0A",
      INIT_2A => X"0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0F0F0F1010101111121213131414151516",
      INIT_2B => X"060606060606060607070707070707070808080808080809090909090A0A0A0A",
      INIT_2C => X"0A0B0B0B0B0B0C0C0C0D0D0D0D0E0E0E0F0F1010101111121213131414151516",
      INIT_2D => X"06060606060606060707070707070707080808080808080909090909090A0A0A",
      INIT_2E => X"0A0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101111111212131314151516",
      INIT_2F => X"06060606060606060607070707070707070808080808080909090909090A0A0A",
      INIT_30 => X"0A0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101011111212131314141515",
      INIT_31 => X"06060606060606060607070707070707070808080808080909090909090A0A0A",
      INIT_32 => X"0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F10101011111212131314141515",
      INIT_33 => X"06060606060606060607070707070707070808080808080809090909090A0A0A",
      INIT_34 => X"0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F101011111112121313141415",
      INIT_35 => X"0606060606060606060707070707070707080808080808080909090909090A0A",
      INIT_36 => X"0A0A0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F101010111112121313141415",
      INIT_37 => X"0606060606060606060707070707070707080808080808080909090909090A0A",
      INIT_38 => X"0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F101010111112121213131415",
      INIT_39 => X"0606060606060606060607070707070707070808080808080909090909090A0A",
      INIT_3A => X"0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F1010111111121213131414",
      INIT_3B => X"0606060606060606060607070707070707070808080808080809090909090A0A",
      INIT_3C => X"0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F1010101111121213131414",
      INIT_3D => X"060606060606060606060707070707070707080808080808080909090909090A",
      INIT_3E => X"0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F10101111111212131314",
      INIT_3F => X"060606060606060606060707070707070707070808080808080909090909090A",
      INIT_40 => X"0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101011111212131314",
      INIT_41 => X"050606060606060606060607070707070707070808080808080809090909090A",
      INIT_42 => X"0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F10101011111112121313",
      INIT_43 => X"0506060606060606060606070707070707070708080808080808090909090909",
      INIT_44 => X"0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F101010111112121313",
      INIT_45 => X"0506060606060606060606070707070707070708080808080808090909090909",
      INIT_46 => X"0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F101010111111121213",
      INIT_47 => X"0506060606060606060606060707070707070707080808080808080909090909",
      INIT_48 => X"090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F1010101111121213",
      INIT_49 => X"0505060606060606060606060707070707070707080808080808080909090909",
      INIT_4A => X"090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F1010101111111212",
      INIT_4B => X"0505060606060606060606060707070707070707080808080808080909090909",
      INIT_4C => X"09090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F10101011111212",
      INIT_4D => X"0505060606060606060606060607070707070707070808080808080809090909",
      INIT_4E => X"09090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F10101011111112",
      INIT_4F => X"0505050606060606060606060607070707070707070808080808080809090909",
      INIT_50 => X"09090A0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F101010111112",
      INIT_51 => X"0505050606060606060606060607070707070707070708080808080809090909",
      INIT_52 => X"0909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F0F1010111111",
      INIT_53 => X"0505050606060606060606060606070707070707070708080808080808090909",
      INIT_54 => X"0909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F1010101111",
      INIT_55 => X"0505050506060606060606060606070707070707070708080808080808090909",
      INIT_56 => X"090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F0F10101011",
      INIT_57 => X"0505050506060606060606060606070707070707070707080808080808080909",
      INIT_58 => X"090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F101011",
      INIT_59 => X"0505050506060606060606060606060707070707070707080808080808080909",
      INIT_5A => X"09090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F101010",
      INIT_5B => X"0505050505060606060606060606060707070707070707070808080808080809",
      INIT_5C => X"09090909090A0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F0F0F1010",
      INIT_5D => X"0505050505060606060606060606060707070707070707070808080808080809",
      INIT_5E => X"0909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F10",
      INIT_5F => X"0505050505060606060606060606060607070707070707070808080808080808",
      INIT_60 => X"0909090909090A0A0A0A0A0A0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E0F0F0F10",
      INIT_61 => X"0505050505050606060606060606060607070707070707070708080808080808",
      INIT_62 => X"080909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F0F0F",
      INIT_63 => X"0505050505050606060606060606060606070707070707070708080808080808",
      INIT_64 => X"080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F0F",
      INIT_65 => X"0505050505050506060606060606060606070707070707070707080808080808",
      INIT_66 => X"08080909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E0F0F",
      INIT_67 => X"0505050505050506060606060606060606060707070707070707080808080808",
      INIT_68 => X"08080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F",
      INIT_69 => X"0505050505050506060606060606060606060707070707070707070808080808",
      INIT_6A => X"0808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E",
      INIT_6B => X"0505050505050505060606060606060606060607070707070707070808080808",
      INIT_6C => X"080808090909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E",
      INIT_6D => X"0505050505050505060606060606060606060607070707070707070708080808",
      INIT_6E => X"080808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E",
      INIT_6F => X"0505050505050505050606060606060606060606070707070707070708080808",
      INIT_70 => X"08080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0D0E",
      INIT_71 => X"0505050505050505050606060606060606060606070707070707070707080808",
      INIT_72 => X"0808080808090909090909090A0A0A0A0A0B0B0B0B0B0B0C0C0C0C0D0D0D0D0E",
      INIT_73 => X"0505050505050505050506060606060606060606060707070707070707070808",
      INIT_74 => X"0808080808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D",
      INIT_75 => X"0505050505050505050506060606060606060606060707070707070707070808",
      INIT_76 => X"080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D",
      INIT_77 => X"0505050505050505050505060606060606060606060607070707070707070708",
      INIT_78 => X"08080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D",
      INIT_79 => X"0505050505050505050505060606060606060606060607070707070707070708",
      INIT_7A => X"08080808080808080909090909090A0A0A0A0A0A0B0B0B0B0B0B0C0C0C0C0C0D",
      INIT_7B => X"0505050505050505050505050606060606060606060606070707070707070707",
      INIT_7C => X"0708080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0B0C0C0C0C0C",
      INIT_7D => X"0505050505050505050505050606060606060606060606070707070707070707",
      INIT_7E => X"070808080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0B0C0C0C0C",
      INIT_7F => X"0505050505050505050505050506060606060606060606060707070707070707",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(4 downto 0) => douta(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_5_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_calo_inv_dr_sq_5_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_calo_inv_dr_sq_5_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(4 downto 0) => douta(13 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_5_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_calo_inv_dr_sq_5_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_calo_inv_dr_sq_5_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_calo_inv_dr_sq_5_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.598399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_5.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_5.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_5 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_calo_inv_dr_sq_5 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_calo_inv_dr_sq_5 : entity is "rom_lut_calo_inv_dr_sq_5,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_5 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_calo_inv_dr_sq_5 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_calo_inv_dr_sq_5;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_5 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.598399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_calo_inv_dr_sq_5.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_calo_inv_dr_sq_5.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_calo_inv_dr_sq_5_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(13 downto 0) => B"00000000000000",
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => douta(13 downto 0),
      doutb(13 downto 0) => NLW_U0_doutb_UNCONNECTED(13 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(13 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(13 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(13 downto 0) => B"00000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
