<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>SIVERS_gpio</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>SIVERS_gpio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c73c3b1d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>SIVERS_gpio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c009209a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>130f7b57</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd592ead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_TRIGGER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_INC_BP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RST_BP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RTN_BP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SIVERS_GPIO_CHANGE_v2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SIVERS_gpio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SIVERS_gpio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4cea2c20</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SIVERS_GPIO_CHANGE_v2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SIVERS_gpio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SIVERS_gpio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/SIVERS_gpio_v1_0/data/SIVERS_gpio.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SIVERS_gpio_v1_0/data/SIVERS_gpio.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SIVERS_gpio_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SIVERS_gpio_v1_0/src/SIVERS_gpio.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SIVERS_gpio_v1_0/src/SIVERS_gpio.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SIVERS_gpio_v1_0/src/SIVERS_gpio_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SIVERS_gpio_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fd592ead</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SIVERS_gpio_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SIVERS_gpio_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-01-27T09:38:09Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de1f94c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61987f2f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1073ed9a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27878bf9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67235bd0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f3a745_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1bc0ac_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ccd2c2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a97076_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24272539_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770739c5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a7581a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9e2607_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a31c746_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13667b6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e268c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea79be0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a254e7d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bec894_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e9085e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1184a80_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6912a232_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374772e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c61cb7b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d388c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9767ba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edc842e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bc3c96_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef9ab43_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733c993b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b71da2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d434a11_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bdd244_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af364fd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e079f5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3393aea9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e541dcc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122bac66_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745e19b4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734ea312_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e36269_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146783be_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb46754_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577d67f0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668c5c2f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c524006_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646dcef1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d021c43_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e61508_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca50ffd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c44b88b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694ae535_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4924078d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7851d06e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fbde2f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33852ff7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799f172d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf49ba4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f4179_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703ec41_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7f4e9f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c52ae11_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf8ff0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771383f6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcb915b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d95bc7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36885038_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c20348c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115e78f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118a5a40_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186641a0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa3b75e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d8fdc6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f639dc8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4430f7cb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773eaa2e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c99a656_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a659290_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db55eab_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e251ac_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51417dc9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724c3670_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37797ef1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39adfd32_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6ea5ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681762a1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ce163e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754e049e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcce752_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c4ddb3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd5f6f2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15032b02_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45007d6f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab8a75c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cf5a04_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d369699_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d471689_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374605b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba677ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475e8758_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461dd22a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54798c05_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb3fd34_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2926cf60_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cef2b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0d4cba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2967832_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b4ebbf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53922006_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efc6bf6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd12710_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bcdfd7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6a24ad_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eff130a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca2be9a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5433b0bb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764ccb4c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1fa9cc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374f6e8a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c02c3b6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403c2055_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505e2050_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e5b646_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3495bd00_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7841bdde_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8aee531_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c3940_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f5acc9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427f45ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d95194_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/SIVERS_gpio_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1cb5ceed"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="682e570e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="94d683c4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ad57ad7d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
