Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jan 21 17:37:29 2026
| Host         : woong-Super-Server running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file ./report/case_9_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.326        0.000                      0                 2988        0.189        0.000                      0                 2988        5.500        0.000                       0                  1833  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.326        0.000                      0                 2988        0.189        0.000                      0                 2988        5.500        0.000                       0                  1833  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 5.673ns (65.214%)  route 3.026ns (34.786%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, unplaced)        0.526     2.017    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.312 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49/O
                         net (fo=1, unplaced)         0.000     2.312    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.845 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     2.854    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.191 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_44/O[1]
                         net (fo=2, unplaced)         0.622     3.813    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_4_fu_3497_p1[5]
                         LUT2 (Prop_lut2_I0_O)        0.306     4.119 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47/O
                         net (fo=1, unplaced)         0.000     4.119    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.762 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_29/O[3]
                         net (fo=1, unplaced)         0.618     5.380    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_10_fu_3549_p1[7]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.687 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, unplaced)         0.000     5.687    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.063 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.063    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.400 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, unplaced)         0.622     7.022    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
                         LUT2 (Prop_lut2_I0_O)        0.306     7.328 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, unplaced)         0.000     7.328    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.971 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     8.600    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[11]
                         LUT2 (Prop_lut2_I1_O)        0.307     8.907 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7/O
                         net (fo=1, unplaced)         0.000     8.907    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.440 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.440    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.672 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[17]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.672    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  3.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m16_1_fu_290_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/m16_1_fu_290_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.256ns (74.306%)  route 0.089ns (25.694%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m16_1_fu_290_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/m16_1_fu_290_reg[10]/Q
                         net (fo=3, unplaced)         0.089     0.663    bd_0_i/hls_inst/inst/m16_1_fu_290[10]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     0.755 r  bd_0_i/hls_inst/inst/m16_1_fu_290_reg[11]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.755    bd_0_i/hls_inst/inst/m16_23_fu_1823_p2[11]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m16_1_fu_290_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m16_1_fu_290_reg[11]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/m16_1_fu_290_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500                bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500                bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[0]/C



