

================================================================
== Vitis HLS Report for 'FIR8_Pipeline_MACC_LOOP'
================================================================
* Date:           Wed Oct  1 06:43:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        FIR8
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.139 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       13|       13|  13.000 us|  13.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MACC_LOOP  |       11|       11|         5|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       6|      1|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      94|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     100|    115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_6ns_16ns_16_4_1_U3  |mac_muladd_8ns_6ns_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |filter_taps_U  |FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R  |        0|  6|   1|    0|     8|    6|     1|           48|
    +---------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                 |        0|  6|   1|    0|     8|    6|     1|           48|
    +---------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_96_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln83_fu_90_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |acc_fu_36                    |   9|          2|   16|         32|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i           |   9|          2|    4|          8|
    |i_1_fu_40                    |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|   42|         84|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_36                         |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_1_fu_40                         |   4|   0|    4|          0|
    |icmp_ln83_reg_156                 |   1|   0|    1|          0|
    |icmp_ln83_reg_156                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  94|  32|   31|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|acc_1_out           |  out|   16|      ap_vld|                acc_1_out|       pointer|
|acc_1_out_ap_vld    |  out|    1|      ap_vld|                acc_1_out|       pointer|
|shift_reg_address0  |  out|    3|   ap_memory|                shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|                shift_reg|         array|
|shift_reg_q0        |   in|    8|   ap_memory|                shift_reg|         array|
+--------------------+-----+-----+------------+-------------------------+--------------+

