/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Wed May  3 23:41:59 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Wire<tUInt8> INST_epoch_port_0;
  MOD_Wire<tUInt8> INST_epoch_port_1;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_epoch_register;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt32> INST_pc_port_0;
  MOD_Wire<tUInt32> INST_pc_port_1;
  MOD_Wire<tUInt32> INST_pc_port_2;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_pc_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_register;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_register;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_register;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_register;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_register;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_register;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_register;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_register;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_register;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_register;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_register;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_register;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_register;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_register;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_register;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_register;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_register;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_register;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_register;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_register;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_register;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_register;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_register;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_register;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_register;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_register;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_register;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_register;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_register;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_register;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_register;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d1798;
  tUWide DEF_toDmem_rv_port1__read____d1794;
  tUWide DEF_toImem_rv_port1__read____d1790;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_0_read____d1548;
  tUInt8 DEF_rd_idx__h80473;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_0_read____d1545;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_0_read____d1542;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_0_read____d1539;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_0_read____d1536;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_0_read____d1533;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_0_read____d1530;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_0_read____d1527;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_0_read____d1524;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_0_read____d1521;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_0_read____d1518;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_0_read____d1515;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_0_read____d1512;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_0_read____d1509;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_0_read____d1506;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_0_read____d1503;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_0_read____d1500;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_0_read____d1497;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_0_read____d1494;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_0_read____d1491;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_0_read____d1488;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_0_read____d1485;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_0_read____d1482;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_0_read____d1479;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_0_read____d1476;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_0_read____d1473;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_0_read____d1470;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_0_read____d1467;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_0_read____d1464;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_0_read____d1458;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_0_read____d1461;
  tUInt8 DEF_d2e_first__71_BITS_191_TO_187___d991;
  tUInt8 DEF_d2e_first__71_BIT_186_75_OR_NOT_d2e_first__71__ETC___d979;
  tUInt32 DEF_d2e_first__71_BITS_111_TO_80_80_PLUS_IF_d2e_fi_ETC___d1021;
  tUInt8 DEF_d2e_first__71_BIT_186___d975;
  tUInt8 DEF_IF_epoch_readBeforeLaterWrites_0_read__67_AND__ETC___d973;
  tUInt8 DEF_rs2_idx__h44447;
  tUInt8 DEF_rs1_idx__h44446;
  tUInt8 DEF_x__h53393;
  tUInt8 DEF_x__h44453;
  tUWide DEF_d2e_first____d971;
  tUWide DEF_e2w_first____d1423;
  tUWide DEF_fromMMIO_rv_port1__read____d1431;
  tUWide DEF_fromMMIO_rv_port0__read____d1800;
  tUWide DEF_toMMIO_rv_port0__read____d1027;
  tUWide DEF_fromDmem_rv_port1__read____d1433;
  tUWide DEF_fromDmem_rv_port0__read____d1796;
  tUWide DEF_toDmem_rv_port0__read____d1030;
  tUWide DEF_fromImem_rv_port1__read____d584;
  tUWide DEF_fromImem_rv_port0__read____d1792;
  tUWide DEF_toImem_rv_port0__read____d565;
  tUInt8 DEF_currentVal__h69816;
  tUInt8 DEF_def__h89155;
  tUInt8 DEF_x_wget__h41271;
  tUInt8 DEF_x_wget__h41225;
  tUInt8 DEF_def__h89033;
  tUInt8 DEF_x_wget__h40600;
  tUInt8 DEF_x_wget__h40554;
  tUInt8 DEF_def__h88911;
  tUInt8 DEF_x_wget__h39929;
  tUInt8 DEF_x_wget__h39883;
  tUInt8 DEF_def__h88789;
  tUInt8 DEF_x_wget__h39258;
  tUInt8 DEF_x_wget__h39212;
  tUInt8 DEF_def__h88667;
  tUInt8 DEF_x_wget__h38587;
  tUInt8 DEF_x_wget__h38541;
  tUInt8 DEF_def__h88545;
  tUInt8 DEF_x_wget__h37916;
  tUInt8 DEF_x_wget__h37870;
  tUInt8 DEF_def__h88423;
  tUInt8 DEF_x_wget__h37245;
  tUInt8 DEF_x_wget__h37199;
  tUInt8 DEF_def__h88301;
  tUInt8 DEF_x_wget__h36574;
  tUInt8 DEF_x_wget__h36528;
  tUInt8 DEF_def__h88179;
  tUInt8 DEF_x_wget__h35903;
  tUInt8 DEF_x_wget__h35857;
  tUInt8 DEF_def__h88057;
  tUInt8 DEF_x_wget__h35232;
  tUInt8 DEF_x_wget__h35186;
  tUInt8 DEF_def__h87935;
  tUInt8 DEF_x_wget__h34561;
  tUInt8 DEF_x_wget__h34515;
  tUInt8 DEF_def__h87813;
  tUInt8 DEF_x_wget__h33890;
  tUInt8 DEF_x_wget__h33844;
  tUInt8 DEF_def__h87691;
  tUInt8 DEF_x_wget__h33219;
  tUInt8 DEF_x_wget__h33173;
  tUInt8 DEF_def__h87569;
  tUInt8 DEF_x_wget__h32548;
  tUInt8 DEF_x_wget__h32502;
  tUInt8 DEF_def__h87447;
  tUInt8 DEF_x_wget__h31877;
  tUInt8 DEF_x_wget__h31831;
  tUInt8 DEF_def__h87325;
  tUInt8 DEF_x_wget__h31206;
  tUInt8 DEF_x_wget__h31160;
  tUInt8 DEF_def__h87203;
  tUInt8 DEF_x_wget__h30535;
  tUInt8 DEF_x_wget__h30489;
  tUInt8 DEF_def__h87081;
  tUInt8 DEF_x_wget__h29864;
  tUInt8 DEF_x_wget__h29818;
  tUInt8 DEF_def__h86959;
  tUInt8 DEF_x_wget__h29193;
  tUInt8 DEF_x_wget__h29147;
  tUInt8 DEF_def__h86837;
  tUInt8 DEF_x_wget__h28522;
  tUInt8 DEF_x_wget__h28476;
  tUInt8 DEF_def__h86715;
  tUInt8 DEF_x_wget__h27851;
  tUInt8 DEF_x_wget__h27805;
  tUInt8 DEF_def__h86593;
  tUInt8 DEF_x_wget__h27180;
  tUInt8 DEF_x_wget__h27134;
  tUInt8 DEF_def__h86471;
  tUInt8 DEF_x_wget__h26509;
  tUInt8 DEF_x_wget__h26463;
  tUInt8 DEF_def__h86349;
  tUInt8 DEF_x_wget__h25838;
  tUInt8 DEF_x_wget__h25792;
  tUInt8 DEF_def__h86227;
  tUInt8 DEF_x_wget__h25167;
  tUInt8 DEF_x_wget__h25121;
  tUInt8 DEF_def__h86105;
  tUInt8 DEF_x_wget__h24496;
  tUInt8 DEF_x_wget__h24450;
  tUInt8 DEF_def__h85983;
  tUInt8 DEF_x_wget__h23825;
  tUInt8 DEF_x_wget__h23779;
  tUInt8 DEF_def__h85861;
  tUInt8 DEF_x_wget__h23154;
  tUInt8 DEF_x_wget__h23108;
  tUInt8 DEF_def__h85739;
  tUInt8 DEF_x_wget__h22483;
  tUInt8 DEF_x_wget__h22437;
  tUInt8 DEF_def__h85617;
  tUInt8 DEF_x_wget__h21812;
  tUInt8 DEF_x_wget__h21766;
  tUInt8 DEF_def__h85495;
  tUInt8 DEF_x_wget__h21141;
  tUInt8 DEF_x_wget__h21095;
  tUInt8 DEF_def__h85373;
  tUInt8 DEF_x_wget__h20463;
  tUInt8 DEF_x_wget__h20414;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_0_read____d1441;
  tUInt8 DEF_starting__h42919;
  tUInt32 DEF_rs1_val__h69044;
  tUInt32 DEF_d2e_first__71_BITS_111_TO_80_80_PLUS_IF_d2e_fi_ETC___d1020;
  tUInt32 DEF_x__h69244;
  tUInt8 DEF_d2e_first__71_BITS_115_TO_112___d972;
  tUInt8 DEF_e2w_first__423_BITS_125_TO_123___d1444;
  tUInt8 DEF_d2e_first__71_BIT_215___d981;
  tUInt8 DEF_d2e_first__71_BIT_211___d996;
  tUInt8 DEF_e2w_first__423_BIT_120___d1429;
  tUInt8 DEF_e2w_first__423_BIT_84___d1437;
  tUInt8 DEF_e2w_first__423_BIT_54___d1424;
  tUInt8 DEF_n__read__h47022;
  tUInt8 DEF_n__read__h47024;
  tUInt8 DEF_n__read__h47026;
  tUInt8 DEF_n__read__h47028;
  tUInt8 DEF_n__read__h47030;
  tUInt8 DEF_n__read__h47032;
  tUInt8 DEF_n__read__h47034;
  tUInt8 DEF_n__read__h47036;
  tUInt8 DEF_n__read__h47038;
  tUInt8 DEF_n__read__h47040;
  tUInt8 DEF_n__read__h47042;
  tUInt8 DEF_n__read__h47044;
  tUInt8 DEF_n__read__h47046;
  tUInt8 DEF_n__read__h47048;
  tUInt8 DEF_n__read__h47050;
  tUInt8 DEF_n__read__h47052;
  tUInt8 DEF_n__read__h47054;
  tUInt8 DEF_n__read__h47056;
  tUInt8 DEF_n__read__h47058;
  tUInt8 DEF_n__read__h47060;
  tUInt8 DEF_n__read__h47062;
  tUInt8 DEF_n__read__h47064;
  tUInt8 DEF_n__read__h47066;
  tUInt8 DEF_n__read__h47068;
  tUInt8 DEF_n__read__h47070;
  tUInt8 DEF_n__read__h47072;
  tUInt8 DEF_n__read__h47074;
  tUInt8 DEF_n__read__h47076;
  tUInt8 DEF_n__read__h47078;
  tUInt8 DEF_n__read__h47080;
  tUInt8 DEF_n__read__h47082;
  tUInt8 DEF_n__read__h47084;
  tUInt32 DEF_imm__h68942;
  tUInt8 DEF_current_epoch__h68952;
  tUInt8 DEF_def__h41761;
  tUInt8 DEF_def__h41090;
  tUInt8 DEF_def__h40419;
  tUInt8 DEF_def__h39748;
  tUInt8 DEF_def__h39077;
  tUInt8 DEF_def__h38406;
  tUInt8 DEF_def__h37735;
  tUInt8 DEF_def__h37064;
  tUInt8 DEF_def__h36393;
  tUInt8 DEF_def__h35722;
  tUInt8 DEF_def__h35051;
  tUInt8 DEF_def__h34380;
  tUInt8 DEF_def__h33709;
  tUInt8 DEF_def__h33038;
  tUInt8 DEF_def__h32367;
  tUInt8 DEF_def__h31696;
  tUInt8 DEF_def__h31025;
  tUInt8 DEF_def__h30354;
  tUInt8 DEF_def__h29683;
  tUInt8 DEF_def__h29012;
  tUInt8 DEF_def__h28341;
  tUInt8 DEF_def__h27670;
  tUInt8 DEF_def__h26999;
  tUInt8 DEF_def__h26328;
  tUInt8 DEF_def__h25657;
  tUInt8 DEF_def__h24986;
  tUInt8 DEF_def__h24315;
  tUInt8 DEF_def__h23644;
  tUInt8 DEF_def__h22973;
  tUInt8 DEF_def__h22302;
  tUInt8 DEF_def__h21631;
  tUInt8 DEF_def__h20960;
  tUInt8 DEF_IF_d2e_first__71_BIT_215_81_THEN_d2e_first__71_ETC___d983;
  tUInt8 DEF_def__h41643;
  tUInt8 DEF_def__h40972;
  tUInt8 DEF_def__h40301;
  tUInt8 DEF_def__h39630;
  tUInt8 DEF_def__h38959;
  tUInt8 DEF_def__h38288;
  tUInt8 DEF_def__h37617;
  tUInt8 DEF_def__h36946;
  tUInt8 DEF_def__h36275;
  tUInt8 DEF_def__h35604;
  tUInt8 DEF_def__h34933;
  tUInt8 DEF_def__h34262;
  tUInt8 DEF_def__h33591;
  tUInt8 DEF_def__h32920;
  tUInt8 DEF_def__h32249;
  tUInt8 DEF_def__h31578;
  tUInt8 DEF_def__h30907;
  tUInt8 DEF_def__h30236;
  tUInt8 DEF_def__h29565;
  tUInt8 DEF_def__h28894;
  tUInt8 DEF_def__h28223;
  tUInt8 DEF_def__h27552;
  tUInt8 DEF_def__h26881;
  tUInt8 DEF_def__h26210;
  tUInt8 DEF_def__h25539;
  tUInt8 DEF_def__h24868;
  tUInt8 DEF_def__h24197;
  tUInt8 DEF_def__h23526;
  tUInt8 DEF_def__h22855;
  tUInt8 DEF_def__h22184;
  tUInt8 DEF_def__h21513;
  tUInt8 DEF_def__h20842;
  tUInt8 DEF_e2w_first__423_BITS_59_TO_55_439_EQ_0___d1440;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d657;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d653;
  tUInt8 DEF_e2w_first__423_BITS_52_TO_51_425_EQ_0b0___d1426;
  tUInt8 DEF_d2e_first__71_BITS_184_TO_183_76_EQ_0b0___d977;
  tUInt32 DEF_x__h69525;
  tUInt32 DEF_x__h69362;
  tUInt32 DEF_x__h69292;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d563;
  tUInt32 DEF_signed_0___d574;
  tUWide DEF_f2d_first____d891;
  tUInt32 DEF_currentVal__h89543;
  tUInt32 DEF_x_wget__h18813;
  tUInt32 DEF_currentVal__h89537;
  tUInt32 DEF_x_wget__h18316;
  tUInt32 DEF_currentVal__h89531;
  tUInt32 DEF_x_wget__h17819;
  tUInt32 DEF_currentVal__h89525;
  tUInt32 DEF_x_wget__h17322;
  tUInt32 DEF_currentVal__h89519;
  tUInt32 DEF_x_wget__h16825;
  tUInt32 DEF_currentVal__h89513;
  tUInt32 DEF_x_wget__h16328;
  tUInt32 DEF_currentVal__h89507;
  tUInt32 DEF_x_wget__h15831;
  tUInt32 DEF_currentVal__h89501;
  tUInt32 DEF_x_wget__h15334;
  tUInt32 DEF_currentVal__h89495;
  tUInt32 DEF_x_wget__h14837;
  tUInt32 DEF_currentVal__h89489;
  tUInt32 DEF_x_wget__h14340;
  tUInt32 DEF_currentVal__h89483;
  tUInt32 DEF_x_wget__h13843;
  tUInt32 DEF_currentVal__h89477;
  tUInt32 DEF_x_wget__h13346;
  tUInt32 DEF_currentVal__h89471;
  tUInt32 DEF_x_wget__h12849;
  tUInt32 DEF_currentVal__h89465;
  tUInt32 DEF_x_wget__h12352;
  tUInt32 DEF_currentVal__h89459;
  tUInt32 DEF_x_wget__h11855;
  tUInt32 DEF_currentVal__h89453;
  tUInt32 DEF_x_wget__h11358;
  tUInt32 DEF_currentVal__h89447;
  tUInt32 DEF_x_wget__h10861;
  tUInt32 DEF_currentVal__h89441;
  tUInt32 DEF_x_wget__h10364;
  tUInt32 DEF_currentVal__h89435;
  tUInt32 DEF_x_wget__h9867;
  tUInt32 DEF_currentVal__h89429;
  tUInt32 DEF_x_wget__h9370;
  tUInt32 DEF_currentVal__h89423;
  tUInt32 DEF_x_wget__h8873;
  tUInt32 DEF_currentVal__h89417;
  tUInt32 DEF_x_wget__h8376;
  tUInt32 DEF_currentVal__h89411;
  tUInt32 DEF_x_wget__h7879;
  tUInt32 DEF_currentVal__h89405;
  tUInt32 DEF_x_wget__h7382;
  tUInt32 DEF_currentVal__h89399;
  tUInt32 DEF_x_wget__h6885;
  tUInt32 DEF_currentVal__h89393;
  tUInt32 DEF_x_wget__h6388;
  tUInt32 DEF_currentVal__h89387;
  tUInt32 DEF_x_wget__h5891;
  tUInt32 DEF_currentVal__h89381;
  tUInt32 DEF_x_wget__h5394;
  tUInt32 DEF_currentVal__h89375;
  tUInt32 DEF_x_wget__h4897;
  tUInt32 DEF_currentVal__h89369;
  tUInt32 DEF_x_wget__h4400;
  tUInt32 DEF_currentVal__h89363;
  tUInt32 DEF_x_wget__h3903;
  tUInt32 DEF_currentVal__h89357;
  tUInt32 DEF_def__h80426;
  tUInt32 DEF_x_wget__h1798;
  tUInt32 DEF_x_wget__h1749;
  tUInt32 DEF_lfh___d564;
  tUInt8 DEF_x_wget__h42105;
  tUWide DEF_f2d_first__91_BITS_115_TO_48___d892;
  tUInt32 DEF_def__h19118;
  tUInt32 DEF_def__h18621;
  tUInt32 DEF_def__h18124;
  tUInt32 DEF_def__h17627;
  tUInt32 DEF_def__h17130;
  tUInt32 DEF_def__h16633;
  tUInt32 DEF_def__h16136;
  tUInt32 DEF_def__h15639;
  tUInt32 DEF_def__h15142;
  tUInt32 DEF_def__h14645;
  tUInt32 DEF_def__h14148;
  tUInt32 DEF_def__h13651;
  tUInt32 DEF_def__h13154;
  tUInt32 DEF_def__h12657;
  tUInt32 DEF_def__h12160;
  tUInt32 DEF_def__h11663;
  tUInt32 DEF_def__h11166;
  tUInt32 DEF_def__h10669;
  tUInt32 DEF_def__h10172;
  tUInt32 DEF_def__h9675;
  tUInt32 DEF_def__h9178;
  tUInt32 DEF_def__h8681;
  tUInt32 DEF_def__h8184;
  tUInt32 DEF_def__h7687;
  tUInt32 DEF_def__h7190;
  tUInt32 DEF_def__h6693;
  tUInt32 DEF_def__h6196;
  tUInt32 DEF_def__h5699;
  tUInt32 DEF_def__h5202;
  tUInt32 DEF_def__h4705;
  tUInt32 DEF_def__h4208;
  tUInt32 DEF_def__h2293;
  tUInt32 DEF_def__h2175;
  tUInt8 DEF_def__h42417;
  tUWide DEF_IF_fromImem_rv_port1__read__84_BITS_6_TO_0_82__ETC___d965;
  tUWide DEF_IF_fromImem_rv_port1__read__84_BITS_19_TO_15_5_ETC___d964;
  tUWide DEF_NOT_d2e_first__71_BIT_186_75_083_AND_d2e_first_ETC___d1158;
  tUWide DEF_d2e_first__71_BITS_219_TO_180_156_CONCAT_d2e_f_ETC___d1157;
  tUWide DEF_IF_pc_port_0_whas_THEN_pc_port_0_wget_ELSE_pc__ETC___d583;
  tUWide DEF__16_CONCAT_IF_pc_port_0_whas_THEN_pc_port_0_wge_ETC___d579;
  tUWide DEF__1_CONCAT_IF_d2e_first__71_BIT_185_087_THEN_IF__ETC___d1104;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1799;
  tUWide DEF__1_CONCAT_getDResp_a___d1795;
  tUWide DEF__1_CONCAT_getIResp_a___d1791;
  tUWide DEF__0_CONCAT_DONTCARE___d781;
 
 /* Rules */
 public:
  void RL_pc_canonicalize();
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_scoreboard_0_canonicalize();
  void RL_scoreboard_1_canonicalize();
  void RL_scoreboard_2_canonicalize();
  void RL_scoreboard_3_canonicalize();
  void RL_scoreboard_4_canonicalize();
  void RL_scoreboard_5_canonicalize();
  void RL_scoreboard_6_canonicalize();
  void RL_scoreboard_7_canonicalize();
  void RL_scoreboard_8_canonicalize();
  void RL_scoreboard_9_canonicalize();
  void RL_scoreboard_10_canonicalize();
  void RL_scoreboard_11_canonicalize();
  void RL_scoreboard_12_canonicalize();
  void RL_scoreboard_13_canonicalize();
  void RL_scoreboard_14_canonicalize();
  void RL_scoreboard_15_canonicalize();
  void RL_scoreboard_16_canonicalize();
  void RL_scoreboard_17_canonicalize();
  void RL_scoreboard_18_canonicalize();
  void RL_scoreboard_19_canonicalize();
  void RL_scoreboard_20_canonicalize();
  void RL_scoreboard_21_canonicalize();
  void RL_scoreboard_22_canonicalize();
  void RL_scoreboard_23_canonicalize();
  void RL_scoreboard_24_canonicalize();
  void RL_scoreboard_25_canonicalize();
  void RL_scoreboard_26_canonicalize();
  void RL_scoreboard_27_canonicalize();
  void RL_scoreboard_28_canonicalize();
  void RL_scoreboard_29_canonicalize();
  void RL_scoreboard_30_canonicalize();
  void RL_scoreboard_31_canonicalize();
  void RL_epoch_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
