// Seed: 4007305896
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    input wire id_11,
    output wand id_12,
    output tri0 id_13,
    input tri id_14,
    input supply0 id_15,
    output wire id_16,
    input tri1 id_17
);
  wire id_19;
  assign module_1.id_2 = 0;
  logic id_20;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output logic id_5,
    input wire id_6,
    input tri0 id_7,
    output supply1 id_8
);
  always @(id_2 or -1'b0) begin : LABEL_0
    if (1 || -1) begin : LABEL_1
      id_5 <= {-1{-1}};
    end else if (1'b0) id_5 <= 1 == id_1;
    else if (-1);
  end
  module_0 modCall_1 (
      id_3,
      id_8,
      id_1,
      id_8,
      id_8,
      id_8,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_8,
      id_8,
      id_3,
      id_0,
      id_8,
      id_4
  );
endmodule
