// Seed: 1156278683
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    input  tri1 id_2
);
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1
    , id_8,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wire id_5,
    output tri0 id_6
);
  assign id_0 = 1;
  assign id_0 = id_4;
  wire id_9;
  wire id_10;
  module_0(
      id_1, id_0, id_4
  );
  assign id_8 = 1;
  assign id_6 = 1;
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri id_6,
    input uwire id_7,
    output logic id_8,
    output supply1 id_9,
    output wire id_10,
    output wire id_11,
    input wor id_12,
    output tri0 id_13,
    output tri id_14,
    input tri id_15
);
  always id_8 <= id_6 - 1 | id_1;
  nand (id_14, id_2, id_3, id_1, id_15, id_12, id_6, id_7, id_4);
  module_0(
      id_6, id_10, id_2
  );
endmodule
