
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1186.934 ; gain = 69.000 ; free physical = 11797 ; free virtual = 23259
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:56]
INFO: [Synth 8-3491] module 'Zybo_VGA_Proc_RAM' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:31' bound to instance 'mire' of component 'Zybo_VGA_Proc_RAM' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Zybo_VGA_Proc_RAM' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:48]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'ck' of component 'clk_wiz_0' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:150]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'apply_conv' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:4137' bound to instance 'conv' of component 'apply_conv' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:157]
INFO: [Synth 8-638] synthesizing module 'apply_conv' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:4152]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 16 - type: integer 
	Parameter depth bound to: 59292 - type: integer 
INFO: [Synth 8-3491] module 'BLOCK_1R1W_RBW' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2519' bound to instance 'pad_input_rsc_comp' of component 'BLOCK_1R1W_RBW' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:4270]
INFO: [Synth 8-638] synthesizing module 'BLOCK_1R1W_RBW' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2536]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 16 - type: integer 
	Parameter depth bound to: 59292 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "BLOCK" *) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2539]
INFO: [Synth 8-256] done synthesizing module 'BLOCK_1R1W_RBW' (1#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2536]
INFO: [Synth 8-3491] module 'Xilinx_RAMS_BLOCK_1R1W_RBW_rport_8_16_57600_1_gen' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2667' bound to instance 'conv_in_rsci' of component 'Xilinx_RAMS_BLOCK_1R1W_RBW_rport_8_16_57600_1_gen' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:4290]
INFO: [Synth 8-638] synthesizing module 'Xilinx_RAMS_BLOCK_1R1W_RBW_rport_8_16_57600_1_gen' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2678]
INFO: [Synth 8-256] done synthesizing module 'Xilinx_RAMS_BLOCK_1R1W_RBW_rport_8_16_57600_1_gen' (2#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2678]
INFO: [Synth 8-3491] module 'Xilinx_RAMS_BLOCK_1R1W_RBW_wport_8_17_76800_2_gen' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2631' bound to instance 'conv_out_rsci' of component 'Xilinx_RAMS_BLOCK_1R1W_RBW_wport_8_17_76800_2_gen' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:4304]
INFO: [Synth 8-638] synthesizing module 'Xilinx_RAMS_BLOCK_1R1W_RBW_wport_8_17_76800_2_gen' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2642]
INFO: [Synth 8-256] done synthesizing module 'Xilinx_RAMS_BLOCK_1R1W_RBW_wport_8_17_76800_2_gen' (3#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2642]
INFO: [Synth 8-3491] module 'Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_8_16_59292_3_gen' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2586' bound to instance 'pad_input_rsci' of component 'Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_8_16_59292_3_gen' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:4318]
INFO: [Synth 8-638] synthesizing module 'Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_8_16_59292_3_gen' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2603]
INFO: [Synth 8-256] done synthesizing module 'Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_8_16_59292_3_gen' (4#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2603]
INFO: [Synth 8-3491] module 'apply_conv_core' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2764' bound to instance 'apply_conv_core_inst' of component 'apply_conv_core' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:4342]
INFO: [Synth 8-638] synthesizing module 'apply_conv_core' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2785]
	Parameter valid bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mgc_io_sync_v1' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2443' bound to instance 'conv_in_rsc_triosy_obj' of component 'mgc_io_sync_v1' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:3493]
INFO: [Synth 8-638] synthesizing module 'mgc_io_sync_v1' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2453]
	Parameter valid bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mgc_io_sync_v1' (5#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2453]
	Parameter valid bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mgc_io_sync_v1' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2443' bound to instance 'conv_out_rsc_triosy_obj' of component 'mgc_io_sync_v1' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:3501]
INFO: [Synth 8-3491] module 'apply_conv_core_core_fsm' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2704' bound to instance 'apply_conv_core_core_fsm_inst' of component 'apply_conv_core_core_fsm' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:3509]
INFO: [Synth 8-638] synthesizing module 'apply_conv_core_core_fsm' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2712]
INFO: [Synth 8-256] done synthesizing module 'apply_conv_core_core_fsm' (6#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2712]
INFO: [Synth 8-256] done synthesizing module 'apply_conv_core' (7#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:2785]
INFO: [Synth 8-256] done synthesizing module 'apply_conv' (8#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/fpga/concat_rtl.vhdl:4152]
INFO: [Synth 8-3491] module 'blk_mem_mire' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/realtime/blk_mem_mire_stub.vhdl:5' bound to instance 'mem_input' of component 'blk_mem_mire' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:171]
INFO: [Synth 8-638] synthesizing module 'blk_mem_mire' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/realtime/blk_mem_mire_stub.vhdl:16]
INFO: [Synth 8-3491] module 'blk_mem_mire_out' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/realtime/blk_mem_mire_out_stub.vhdl:5' bound to instance 'mem_output' of component 'blk_mem_mire_out' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:179]
INFO: [Synth 8-638] synthesizing module 'blk_mem_mire_out' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/realtime/blk_mem_mire_out_stub.vhdl:19]
	Parameter vga_cfg bound to: 352'b0000000000000000000000110010000000000000000000000000001000001001000000000000000000000010100000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010100000000000000000000000000011000000000000000000000000000000011101000000000000000000000000011000000000000000000000000000000000001000000000000000000000000000000011 
	Parameter mem_cfg bound to: 256'b0000000000000000000000001010000000000000000000000000000001111000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000011110000000000000000000000000000100000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'display_VGA_memory_read' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_VGA_memory_read.vhd:29' bound to instance 'rd' of component 'display_VGA_memory_read' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:192]
INFO: [Synth 8-638] synthesizing module 'display_VGA_memory_read' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_VGA_memory_read.vhd:45]
	Parameter vga_cfg bound to: 352'b0000000000000000000000110010000000000000000000000000001000001001000000000000000000000010100000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010100000000000000000000000000011000000000000000000000000000000011101000000000000000000000000011000000000000000000000000000000000001000000000000000000000000000000011 
	Parameter mem_cfg bound to: 256'b0000000000000000000000001010000000000000000000000000000001111000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000011110000000000000000000000000000100000000000000000000000000000000000 
	Parameter sync_cfg bound to: 320'b00000000000000000000001100100000000000000000000000000010000010010000000000000000000000101000000000000000000000000000000111100000000000000000000000000000000100000000000000000000000000000000101000000000000000000000000000110000000000000000000000000000000111010000000000000000000000000110000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'display_synchro' declared at '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:26' bound to instance 'C_Sync' of component 'display_synchro' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_VGA_memory_read.vhd:63]
INFO: [Synth 8-638] synthesizing module 'display_synchro' [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:36]
	Parameter sync_cfg bound to: 320'b00000000000000000000001100100000000000000000000000000010000010010000000000000000000000101000000000000000000000000000000111100000000000000000000000000000000100000000000000000000000000000000101000000000000000000000000000110000000000000000000000000000000111010000000000000000000000000110000000000000000000000000000000000010 
WARNING: [Synth 8-6014] Unused sequential element fin_reg was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element sync_c_reg[0] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element sync_c_reg[1] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element c_v_reg[0] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element c_v_reg[1] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element sync_valid_reg was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element active_area_reg was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'display_synchro' (9#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_synchro.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element vga_q_reg[data][0] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_VGA_memory_read.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element vga_q_reg[data][1] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_VGA_memory_read.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element vga_q_reg[data][2] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_VGA_memory_read.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'display_VGA_memory_read' (10#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/display/display_VGA_memory_read.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][active] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][first] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][last] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][image_last] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][blanking_active] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][blanking_last] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][blanking_vertical_first] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][blanking_vertical_second] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][c][0] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element vga_dbg_reg[sync][c][1] was removed.  [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:212]
WARNING: [Synth 8-3848] Net led in module/entity Zybo_VGA_Proc_RAM does not have driver. [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Zybo_VGA_Proc_RAM' (11#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/VHDL/io_video/Zybo_VGA_Proc_RAM.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (12#1) [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:56]
WARNING: [Synth 8-3331] design Zybo_VGA_Proc_RAM has unconnected port led[3]
WARNING: [Synth 8-3331] design Zybo_VGA_Proc_RAM has unconnected port led[2]
WARNING: [Synth 8-3331] design Zybo_VGA_Proc_RAM has unconnected port led[1]
WARNING: [Synth 8-3331] design Zybo_VGA_Proc_RAM has unconnected port led[0]
WARNING: [Synth 8-3331] design Zybo_VGA_Proc_RAM has unconnected port btn[3]
WARNING: [Synth 8-3331] design Zybo_VGA_Proc_RAM has unconnected port btn[2]
WARNING: [Synth 8-3331] design Zybo_VGA_Proc_RAM has unconnected port btn[1]
WARNING: [Synth 8-3331] design Zybo_VGA_Proc_RAM has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1258.309 ; gain = 140.375 ; free physical = 11786 ; free virtual = 23249
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1258.309 ; gain = 140.375 ; free physical = 11788 ; free virtual = 23251
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/dcp7/blk_mem_mire_out_in_context.xdc] for cell 'mire/mem_output'
Finished Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/dcp7/blk_mem_mire_out_in_context.xdc] for cell 'mire/mem_output'
Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/dcp9/blk_mem_mire_in_context.xdc] for cell 'mire/mem_input'
Finished Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/dcp9/blk_mem_mire_in_context.xdc] for cell 'mire/mem_input'
Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/dcp11/clk_wiz_0_in_context.xdc] for cell 'mire/ck'
Finished Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/dcp11/clk_wiz_0_in_context.xdc] for cell 'mire/ck'
Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]
Finished Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.879 ; gain = 1.000 ; free physical = 11546 ; free virtual = 23009
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11629 ; free virtual = 23092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11629 ; free virtual = 23092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pl_clk. (constraint file  /tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/dcp11/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pl_clk. (constraint file  /tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/.Xil/Vivado-23642-ocaepc57/dcp11/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mire/ck. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mire/mem_input. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mire/mem_output. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11632 ; free virtual = 23095
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_out[data][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_out[data][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_out[data][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_out[data][1]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11624 ; free virtual = 23087
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 10    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 81    
+---Multipliers : 
	                  9x9  Multipliers := 1     
	                 2x13  Multipliers := 2     
	                  7x7  Multipliers := 2     
	                  3x8  Multipliers := 1     
	                  2x7  Multipliers := 1     
	                  2x5  Multipliers := 1     
+---RAMs : 
	             463K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  81 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BLOCK_1R1W_RBW 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             463K Bit         RAMs := 1     
Module apply_conv_core_core_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module apply_conv_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---Multipliers : 
	                 2x13  Multipliers := 2     
	                  7x7  Multipliers := 2     
	                  3x8  Multipliers := 1     
	                  2x7  Multipliers := 1     
	                  2x5  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  81 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 11    
Module display_synchro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module display_VGA_memory_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 30    
+---Multipliers : 
	                  9x9  Multipliers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module Zybo_VGA_Proc_RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][10]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][11]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][12]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][13]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][14]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][15]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][16]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][17]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][18]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][19]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][20]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][21]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][22]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][23]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][24]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][25]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][26]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][27]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][28]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][29]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][30]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[0][31]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mire/rd/C_Sync/\sync_c_q_reg[1][10] )
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][11]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][12]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][13]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][14]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][15]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][16]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][17]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][18]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][19]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][20]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][21]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][22]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][23]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][24]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][25]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][26]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][27]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][28]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][29]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_c_q_reg[1][30]' (FDR) to 'mire/rd/C_Sync/sync_c_q_reg[1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mire/rd/C_Sync/\sync_c_q_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mire/conv/apply_conv_core_inst/apply_conv_core_core_fsm_inst/state_var_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mire/conv/apply_conv_core_inst/main_stage_0_2_reg)
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][10]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][11]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][11]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][12]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][12]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][13]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][13]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][14]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][14]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][15]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][15]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][16]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][16]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][17]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][17]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][18]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][18]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][19]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][19]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][20]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][20]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][21]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][21]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][22]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][22]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][23]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][23]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][24]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][24]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][25]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][25]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][26]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][26]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][27]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][27]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][28]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][28]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][29]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][29]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][30]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][0][30]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][0][31]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][10]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][11]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][11]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][12]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][12]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][13]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][13]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][14]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][14]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][15]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][15]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][16]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][16]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][17]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][17]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][18]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][18]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][19]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][19]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][20]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][20]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][21]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][21]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][22]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][22]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][23]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][23]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][24]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][24]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][25]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][25]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][26]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][26]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][27]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][27]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][28]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][28]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][29]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][29]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][30]'
INFO: [Synth 8-3886] merging instance 'mire/rd/C_Sync/sync_reg[c][1][30]' (FDE) to 'mire/rd/C_Sync/sync_reg[c][1][31]'
INFO: [Synth 8-3886] merging instance 'mire/conv/apply_conv_core_inst/main_stage_0_3_reg' (FDR) to 'mire/conv/apply_conv_core_inst/main_stage_0_2_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mire/conv/apply_conv_core_inst/main_stage_0_2_reg)
WARNING: [Synth 8-3332] Sequential element (state_var_reg) is unused and will be removed from module apply_conv_core_core_fsm.
WARNING: [Synth 8-3332] Sequential element (main_stage_0_2_reg) is unused and will be removed from module apply_conv_core.
WARNING: [Synth 8-3332] Sequential element (conv_in_rsc_triosy_obj_ld_reg) is unused and will be removed from module apply_conv_core.
WARNING: [Synth 8-3332] Sequential element (exit_CONV_NB_K_lpi_1_dfm_1_st_3_reg) is unused and will be removed from module apply_conv_core.
WARNING: [Synth 8-3332] Sequential element (exit_CONV_NB_K_lpi_1_dfm_1_st_4_reg) is unused and will be removed from module apply_conv_core.
WARNING: [Synth 8-3332] Sequential element (conv_out_rsc_triosy_obj_ld_reg) is unused and will be removed from module apply_conv_core.
WARNING: [Synth 8-3332] Sequential element (sync_reg[first]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (sync_reg[last]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (sync_reg[image_last]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (sync_reg[blanking_active]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (sync_reg[blanking_last]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (sync_reg[blanking_vertical_first]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (sync_reg[blanking_vertical_second]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (sync_c_q_reg[1][10]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (sync_c_q_reg[1][31]) is unused and will be removed from module display_synchro.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][first]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][first]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][first]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][image_last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][image_last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][image_last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][blanking_active]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][blanking_active]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][blanking_active]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][blanking_last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][blanking_last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][blanking_last]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][blanking_vertical_first]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][blanking_vertical_first]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][blanking_vertical_first]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][blanking_vertical_second]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][blanking_vertical_second]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][blanking_vertical_second]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][31]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][30]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][29]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][28]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][27]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][26]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][25]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][24]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][23]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][22]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][21]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][20]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][19]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][18]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][17]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][16]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][15]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][14]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][13]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][12]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][11]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][10]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][9]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][8]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][7]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][6]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_reg[sync][c][0][5]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][31]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][30]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][29]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][28]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][27]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][26]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][25]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][24]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][23]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][22]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][21]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][20]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][19]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][18]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][17]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][16]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][15]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][14]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][13]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][12]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][11]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][10]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][9]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][8]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][7]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][6]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_q_q_reg[sync][c][0][5]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][31]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][30]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][29]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][28]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][27]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][26]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][25]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][24]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][23]) is unused and will be removed from module display_VGA_memory_read.
WARNING: [Synth 8-3332] Sequential element (vga_out_reg[sync][c][0][22]) is unused and will be removed from module display_VGA_memory_read.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11581 ; free virtual = 23044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BLOCK_1R1W_RBW: | mem_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mire/ck/clk_out1' to pin 'mire/ck/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11452 ; free virtual = 22915
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mire/conv/pad_input_rsc_comp/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mire/conv/pad_input_rsc_comp/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mire/conv/pad_input_rsc_comp/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mire/conv/pad_input_rsc_comp/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mire/conv/pad_input_rsc_comp/mem_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mire/conv/pad_input_rsc_comp/mem_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mire/conv/pad_input_rsc_comp/mem_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mire/conv/pad_input_rsc_comp/mem_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11449 ; free virtual = 22912
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11449 ; free virtual = 22912
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11449 ; free virtual = 22912
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11449 ; free virtual = 22912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|display_VGA_memory_read | vga_out_reg[sync][Hsync] | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
+------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |blk_mem_mire     |         1|
|3     |blk_mem_mire_out |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |blk_mem_mire_bbox     |     1|
|2     |blk_mem_mire_out_bbox |     1|
|3     |clk_wiz_0_bbox        |     1|
|4     |CARRY4                |    91|
|5     |LUT1                  |   114|
|6     |LUT2                  |   203|
|7     |LUT3                  |    89|
|8     |LUT4                  |    85|
|9     |LUT5                  |    99|
|10    |LUT6                  |   188|
|11    |RAMB36E1              |     8|
|12    |RAMB36E1_1            |     8|
|13    |SRL16E                |    13|
|14    |XORCY                 |     1|
|15    |FDRE                  |   303|
|16    |IBUF                  |     4|
|17    |OBUF                  |    18|
|18    |OBUFT                 |     4|
+------+----------------------+------+

Report Instance Areas: 
+------+---------------------------+------------------------+------+
|      |Instance                   |Module                  |Cells |
+------+---------------------------+------------------------+------+
|1     |top                        |                        |  1269|
|2     |  mire                     |Zybo_VGA_Proc_RAM       |  1243|
|3     |    conv                   |apply_conv              |   740|
|4     |      pad_input_rsc_comp   |BLOCK_1R1W_RBW          |    16|
|5     |      apply_conv_core_inst |apply_conv_core         |   724|
|6     |    rd                     |display_VGA_memory_read |   407|
|7     |      C_Sync               |display_synchro         |   203|
+------+---------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11449 ; free virtual = 22912
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.879 ; gain = 140.375 ; free physical = 11509 ; free virtual = 22972
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.879 ; gain = 509.945 ; free physical = 11511 ; free virtual = 22974
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

160 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1652.914 ; gain = 551.562 ; free physical = 11494 ; free virtual = 22956
INFO: [Common 17-1381] The checkpoint '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1677.926 ; gain = 0.000 ; free physical = 11495 ; free virtual = 22957
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 16:57:30 2018...
