

================================================================
== Vivado HLS Report for 'ALU_perform_operation'
================================================================
* Date:           Thu May 15 01:14:32 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        ALU_4bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     55|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     64|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_255_p2      |     +    |      0|  0|   5|           5|           5|
    |res_V_2_fu_212_p2  |     +    |      0|  0|   4|           4|           1|
    |res_V_3_fu_198_p2  |     +    |      0|  0|   4|           4|           2|
    |res_V_fu_240_p2    |     +    |      0|  0|   4|           4|           4|
    |res_V_1_fu_226_p2  |     -    |      0|  0|   4|           4|           4|
    |grp_fu_170_p2      |    and   |      0|  0|   7|           4|           4|
    |carry_1_fu_233_p2  |   icmp   |      0|  0|   2|           4|           4|
    |carry_2_fu_219_p2  |   icmp   |      0|  0|   2|           4|           2|
    |carry_3_fu_205_p2  |   icmp   |      0|  0|   2|           4|           1|
    |r_V_6_fu_191_p2    |    or    |      0|  0|   7|           4|           4|
    |r_V_7_fu_177_p2    |    xor   |      0|  0|   7|           4|           4|
    |res_V_6_fu_184_p2  |    xor   |      0|  0|   7|           4|           2|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  55|          49|          37|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |v_V_phi_fu_119_p18  |   8|         10|    4|         40|
    |v_phi_fu_144_p18    |   1|          6|    1|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |   9|         16|    5|         46|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+---------+--------------+---------+
|      RTL Ports      | Dir | Bits| Protocol| Source Object|  C Type |
+---------------------+-----+-----+---------+--------------+---------+
|A                    |  in |    4| ap_none |       A      | pointer |
|B                    |  in |    4| ap_none |       B      | pointer |
|op_code              |  in |    3| ap_none |    op_code   | pointer |
|result               | out |    4|  ap_vld |    result    | pointer |
|result_ap_vld        | out |    1|  ap_vld |    result    | pointer |
|carry_borrow         | out |    1|  ap_vld | carry_borrow | pointer |
|carry_borrow_ap_vld  | out |    1|  ap_vld | carry_borrow | pointer |
+---------------------+-----+-----+---------+--------------+---------+

