# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation/modelsim.tcl
# do FPGA_MiniProject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject {M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject" M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v 
# -- Compiling module VGA_drawPixel
# 
# Top level modules:
# 	VGA_drawPixel
# End time: 13:35:10 on Apr 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject {M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject" M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v 
# -- Compiling module FPGA_MiniProject
# 
# Top level modules:
# 	FPGA_MiniProject
# End time: 13:35:11 on Apr 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject {M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:11 on Apr 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject" M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v 
# -- Compiling module VGA_clock
# 
# Top level modules:
# 	VGA_clock
# End time: 13:35:11 on Apr 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject {M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:11 on Apr 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject" M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v 
# -- Compiling module VGATest_tb
# 
# Top level modules:
# 	VGATest_tb
# End time: 13:35:11 on Apr 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  VGATest_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" VGATest_tb 
# Start time: 13:35:11 on Apr 10,2019
# Loading work.VGATest_tb
# Loading work.FPGA_MiniProject
# Loading work.VGA_clock
# Loading work.VGA_drawPixel
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_pos'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_pos'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_R'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_G'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_B'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# 
# do M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation/load_sim.tcl
#
# NativeLink Simulation Initialisation Script
# ===========================================
# By: Thomas Carpenter
# Date: 31st December 2017
# For: University of Leeds
#
# Description
# ===========
# This is a basic sample script for initialising a simulation
#
# All commands in this script will be executed, and comments will
# be printed to the screen
#
# Most of the work in compiling is done by Quartus automatically.
# Here we can add some extra commands.
#
# There is lots of stuff you can do, such as running initialisation
# scripts, preparing memory contents, setting up the simulator.
#
# 
#
# First lets clean up any old NativeLink backup files. Quartus
# creates a new backup file every time it runs. It never deletes
# these files so you end up with an ever increasing number of them.
#
# The {*}[glob -nocomplain ... ] command performs wildcard matching
# of filenames, to make sure we get all .bak files. The "-nocomplain"
# and "catch {}" ensure that if no backups exist, there is no error.
#
# 
# catch {file delete {*}[glob -nocomplain *_msim_rtl_verilog.do.bak*]}
# 0
# 
#
# This will continue executing our script if a break point in the
# simulation is reached - for example the $stop command in Verilog
#
# 
# onbreak {resume}
# 
# 
# Once you add signals to the Wave view to see them graphically
# and got them all set up to your liking (Radix, arrangement, etc.)
# it is possible to save that layout as a "Waveform Format Do File".
# From modelsim if you click on the Wave window and File->Save Format
# this will generate the "Do" file for you.
#
# I will assume that you saved the file with name "wave.do" (default)
# in the simulation folder (same place as this TCL).
#
# Each time we run the simulation, we can run this file to restore 
# the setup:
#
#   do <filename>
#
# Of course the first time you run the simulation the file might not
# yet exist - you might never choose to save a format. So we also
# first check if the file exists before do-ing it.
# 
# 
# We normalise the filename to prevent issues with spaces in the filename
# set waveFile [file normalize "./wave.do"]
# M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation/wave.do
# 
# if { [file exists $waveFile] } {
#     #If the saved file exists, load it
#     do $waveFile
# } else {
#     #Otherwise simply add all signals in the testbench formatted as unsigned decimal.
#     add wave -radix unsigned -position insertpoint sim:/*
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -radix unsigned /VGATest_tb/CLOCK
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: el15asjb  Hostname: EENTPC147  ProcessID: 12168
#           Attempting to use alternate WLF file "./wlftzcqif9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzcqif9
# add wave -noupdate -radix unsigned /VGATest_tb/VGACLOCK
# ** Error: (vish-4014) No objects found matching '/VGATest_tb/VGACLOCK'.
# Executing ONERROR command at macro M:\MASTERS\FPGA\FPGA_WS\FPGA_MiniProject\simulation\wave.do line 4
# add wave -noupdate -radix unsigned /VGATest_tb/vga_hsync
# add wave -noupdate -radix unsigned /VGATest_tb/vga_vsync
# add wave -noupdate -radix unsigned /VGATest_tb/R
# add wave -noupdate -radix unsigned /VGATest_tb/G
# add wave -noupdate -radix unsigned /VGATest_tb/B
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/h_a_counter
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/h_b_counter
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/h_c_counter
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/h_d_counter
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/v_a_counter
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/v_b_counter
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/v_c_counter
# add wave -noupdate /VGATest_tb/dut/VGA/HozsigIndicator
# add wave -noupdate /VGATest_tb/dut/VGA/VerSigIndicator
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/v_d_counter
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/HozPixel
# add wave -noupdate -radix decimal /VGATest_tb/dut/VGA/VerPixel
# add wave -noupdate /VGATest_tb/dut/VGA/VerSigOn
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {26300340000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 216
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {26041283645 ps} {26811258225 ps}
# 
#
# Then we can configure the units for the timeline. Lets stick to
# nanoseconds instead of the default of picoseconds.
#
# 
# configure wave -timelineunits ns
# 
# 
# Next we can start the simulation. We simply say "run".
#
# The "run" command can be followed by a time parameter, such as:
#
#     run 100ns     # Run for 100ns
#     run -all      # Run until the testbench stops changing stimuli
#     run 10        # Run for 10 "timesteps" (typically 1ps per step)
#
# ========== Simulation Starts Here ===========
# 
# run -all
# 
# ========== Simulation Ends Here ===========
#
# Once the simulation finishes we will reach here
#
# Let's for example zoom out in the wave display to fit all data
#
# 
# wave zoom full
# 0 ps
# 45356293500 ps
restart; start 200ms
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_pos'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_pos'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_R'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_G'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_B'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# The system cannot find the file 200ms.
restart; run 200ms
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_pos'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_pos'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_R'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_G'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
# ** Warning: (vsim-3015) M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v(25): [PCDPC] - Port size (8) does not match connection size (32) for port 'colour_B'. The port definition is at: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /VGATest_tb/dut/VGA File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
