#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000015d34573c60 .scope module, "tb_r2r" "tb_r2r" 2 97;
 .timescale -9 -12;
v0000015d345cdde0_0 .var "clk", 0 0;
v0000015d345cd7a0_0 .net "finish", 0 0, v0000015d345ce740_0;  1 drivers
v0000015d345cd5c0_0 .var "reset", 0 0;
v0000015d345cda20_0 .var "start", 0 0;
S_0000015d34573df0 .scope module, "circ3" "ROM2RAM" 2 104, 2 1 0, S_0000015d34573c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "finish";
P_0000015d345682b0 .param/l "addr_width" 0 2 2, +C4<00000000000000000000000000001000>;
P_0000015d345682e8 .param/l "data_width" 0 2 2, +C4<00000000000000000000000000100000>;
P_0000015d34568320 .param/l "rom_theke_ram" 1 2 8, C4<01>;
P_0000015d34568358 .param/l "sesh" 1 2 9, C4<10>;
P_0000015d34568390 .param/l "suru" 1 2 7, C4<00>;
P_0000015d345683c8 .param/l "vul" 1 2 10, C4<11>;
L_0000015d345cf088 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000015d3455f760_0 .net/2u *"_ivl_0", 1 0, L_0000015d345cf088;  1 drivers
L_0000015d345cf160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000015d3455f800_0 .net/2u *"_ivl_10", 1 0, L_0000015d345cf160;  1 drivers
v0000015d3455f8a0_0 .net *"_ivl_12", 0 0, L_0000015d345cdca0;  1 drivers
L_0000015d345cf1a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015d3455efe0_0 .net/2u *"_ivl_14", 7 0, L_0000015d345cf1a8;  1 drivers
L_0000015d345cf1f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000015d3455f940_0 .net/2u *"_ivl_18", 1 0, L_0000015d345cf1f0;  1 drivers
v0000015d3455fb20_0 .net *"_ivl_2", 0 0, L_0000015d345cdf20;  1 drivers
v0000015d3455fbc0_0 .net *"_ivl_20", 0 0, L_0000015d345ce060;  1 drivers
L_0000015d345cf238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d3455f080_0 .net/2u *"_ivl_22", 31 0, L_0000015d345cf238;  1 drivers
L_0000015d345cf2c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000015d3455f120_0 .net/2u *"_ivl_28", 1 0, L_0000015d345cf2c8;  1 drivers
v0000015d3455f1c0_0 .net *"_ivl_30", 0 0, L_0000015d345ce7e0;  1 drivers
L_0000015d345cf310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015d3455f260_0 .net/2u *"_ivl_32", 7 0, L_0000015d345cf310;  1 drivers
L_0000015d345cf0d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015d345cdd40_0 .net/2u *"_ivl_4", 0 0, L_0000015d345cf0d0;  1 drivers
L_0000015d345cf118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015d345cd0c0_0 .net/2u *"_ivl_6", 0 0, L_0000015d345cf118;  1 drivers
v0000015d345cd8e0_0 .var "addr_counter_next", 7 0;
v0000015d345cdc00_0 .var "addr_counter_reg", 7 0;
v0000015d345cd660_0 .net "clk", 0 0, v0000015d345cdde0_0;  1 drivers
v0000015d345ce740_0 .var "finish", 0 0;
L_0000015d345cf280 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015d345ceba0_0 .net "ram_read_addr", 7 0, L_0000015d345cf280;  1 drivers
v0000015d345ce560_0 .net "ram_read_data", 31 0, L_0000015d34560370;  1 drivers
v0000015d345cd3e0_0 .net "ram_we", 0 0, L_0000015d345cea60;  1 drivers
v0000015d345cec40_0 .net "ram_wr_addr", 7 0, L_0000015d345cdac0;  1 drivers
v0000015d345cd980_0 .net "ram_write_data", 31 0, L_0000015d345ce420;  1 drivers
v0000015d345cdfc0_0 .net "reset", 0 0, v0000015d345cd5c0_0;  1 drivers
v0000015d345cd200_0 .net "rom_data", 31 0, v0000015d3455f300_0;  1 drivers
v0000015d345cd160_0 .net "rom_read_addr", 7 0, L_0000015d345ce4c0;  1 drivers
v0000015d345cef60_0 .net "start", 0 0, v0000015d345cda20_0;  1 drivers
v0000015d345cd700_0 .var "state_next", 1 0;
v0000015d345ce2e0_0 .var "state_reg", 1 0;
E_0000015d34559410 .event anyedge, v0000015d345ce2e0_0, v0000015d345cdc00_0, v0000015d345cef60_0;
E_0000015d34559e90/0 .event anyedge, v0000015d345cdfc0_0;
E_0000015d34559e90/1 .event posedge, v0000015d3455f9e0_0;
E_0000015d34559e90 .event/or E_0000015d34559e90/0, E_0000015d34559e90/1;
L_0000015d345cdf20 .cmp/eq 2, v0000015d345ce2e0_0, L_0000015d345cf088;
L_0000015d345cea60 .functor MUXZ 1, L_0000015d345cf118, L_0000015d345cf0d0, L_0000015d345cdf20, C4<>;
L_0000015d345cdca0 .cmp/eq 2, v0000015d345ce2e0_0, L_0000015d345cf160;
L_0000015d345cdac0 .functor MUXZ 8, L_0000015d345cf1a8, v0000015d345cdc00_0, L_0000015d345cdca0, C4<>;
L_0000015d345ce060 .cmp/eq 2, v0000015d345ce2e0_0, L_0000015d345cf1f0;
L_0000015d345ce420 .functor MUXZ 32, L_0000015d345cf238, v0000015d3455f300_0, L_0000015d345ce060, C4<>;
L_0000015d345ce7e0 .cmp/eq 2, v0000015d345ce2e0_0, L_0000015d345cf2c8;
L_0000015d345ce4c0 .functor MUXZ 8, L_0000015d345cf310, v0000015d345cdc00_0, L_0000015d345ce7e0, C4<>;
S_0000015d34568410 .scope module, "circ1" "RAM" 2 19, 3 1 0, S_0000015d34573df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000015d346d6a70 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000015d346d6aa8 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000100000>;
L_0000015d34560370 .functor BUFZ 32, L_0000015d345cee20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015d3455fe40_0 .net *"_ivl_0", 31 0, L_0000015d345cee20;  1 drivers
v0000015d3455f9e0_0 .net "clk", 0 0, v0000015d345cdde0_0;  alias, 1 drivers
v0000015d3455fd00 .array "ram", 0 15, 31 0;
v0000015d3455f3a0_0 .net "read_addr", 7 0, L_0000015d345cf280;  alias, 1 drivers
v0000015d3455fda0_0 .net "read_data", 31 0, L_0000015d34560370;  alias, 1 drivers
v0000015d3455f580_0 .net "we", 0 0, L_0000015d345cea60;  alias, 1 drivers
v0000015d3455f440_0 .net "wr_addr", 7 0, L_0000015d345cdac0;  alias, 1 drivers
v0000015d3455f620_0 .net "wr_data", 31 0, L_0000015d345ce420;  alias, 1 drivers
E_0000015d34559390 .event posedge, v0000015d3455f9e0_0;
L_0000015d345cee20 .array/port v0000015d3455fd00, L_0000015d345cf280;
S_0000015d345685a0 .scope module, "circ2" "ROM" 2 30, 4 1 0, S_0000015d34573df0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "read_addr";
    .port_info 1 /OUTPUT 32 "read_data";
P_0000015d346dca60 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_0000015d346dca98 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000015d3455f300_0 .var "data", 31 0;
v0000015d3455f6c0_0 .net "read_addr", 7 0, L_0000015d345ce4c0;  alias, 1 drivers
v0000015d3455fa80_0 .net "read_data", 31 0, v0000015d3455f300_0;  alias, 1 drivers
E_0000015d34559e10 .event anyedge, v0000015d3455f6c0_0;
    .scope S_0000015d34568410;
T_0 ;
    %wait E_0000015d34559390;
    %load/vec4 v0000015d3455f580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 15 "$display", "==>ram_addr=%b\012ram_data=%b\012", v0000015d3455f440_0, v0000015d3455f620_0 {0 0 0};
    %load/vec4 v0000015d3455f620_0;
    %ix/getv 4, v0000015d3455f440_0;
    %store/vec4a v0000015d3455fd00, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015d345685a0;
T_1 ;
    %wait E_0000015d34559e10;
    %load/vec4 v0000015d3455f6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015d3455f300_0, 0, 32;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000015d3455f300_0, 0, 32;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000015d3455f300_0, 0, 32;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000015d3455f300_0, 0, 32;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000015d3455f300_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000015d34573df0;
T_2 ;
    %wait E_0000015d34559e90;
    %load/vec4 v0000015d345cdfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015d345ce2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015d345cdc00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015d345cd700_0;
    %assign/vec4 v0000015d345ce2e0_0, 0;
T_2.1 ;
    %load/vec4 v0000015d345cd8e0_0;
    %assign/vec4 v0000015d345cdc00_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015d34573df0;
T_3 ;
    %wait E_0000015d34559410;
    %load/vec4 v0000015d345ce2e0_0;
    %store/vec4 v0000015d345cd700_0, 0, 2;
    %load/vec4 v0000015d345cdc00_0;
    %store/vec4 v0000015d345cd8e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d345ce740_0, 0, 1;
    %load/vec4 v0000015d345ce2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000015d345cef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000015d345cd700_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015d345cd8e0_0, 0, 8;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0000015d345cdc00_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v0000015d345cdc00_0;
    %addi 1, 0, 8;
    %store/vec4 v0000015d345cd8e0_0, 0, 8;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000015d345cd700_0, 0, 2;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015d345ce740_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015d345cd700_0, 0, 2;
    %jmp T_3.4;
T_3.3 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000015d34573c60;
T_4 ;
    %load/vec4 v0000015d345cdde0_0;
    %inv;
    %store/vec4 v0000015d345cdde0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015d34573c60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d345cdde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015d345cd5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015d345cda20_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d345cd5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d345cda20_0, 0, 1;
    %delay 4000000, 0;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ROM_TO_RAM_LOADER.v";
    "RAM.v";
    "ROM.v";
