Generating HDL for page 15.60.07.1 E CH INPUT SWITCHING C BIT-ACC at 9/18/2020 10:37:05 AM
Note: DOT Function at 2B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5F has input level(s) of C, and output level(s) of , Logic Function set to OR
NOTE: DOT Function at 5F is fed only by rotary switch(es) and/or resistors an/or -C inputs. Changing logic function to AND
Ignoring Logic Block 3H with symbol CAP
Removed 2 outputs from Gate at 1F to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 4I to ignored block(s) or identical signal names
Generating Statement for block at 3A with output pin(s) of OUT_3A_E
	and inputs of OUT_5B_G,PS_E_CH_SELECT_UNIT_U,OUT_4B_D
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_G
	and inputs of MS_GATE_TAPE_TO_E1_INPUT
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_D
	and inputs of OUT_5C_B
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_D
	and inputs of OUT_3A_E,OUT_3C_C,OUT_3D_B
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_B, OUT_5C_B
	and inputs of MC_E_CH_TAU_TO_CPU_C_BIT,MS_GATE_TAPE_TO_E1_INPUT
	and logic function of NOR
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of OUT_5C_B,PS_E_CH_SELECT_UNIT_B
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_B
	and inputs of PS_ASSEMBLY_CH_C_CHAR_BIT,PS_GATE_ASM_CH_TO_E1_INPUT
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_C, OUT_1D_C
	and inputs of OUT_DOT_2B
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_C
	and inputs of MC_I_O_SYNC_TO_CPU_C_BIT,MS_GATE_I_O_SYNC_TO_E1_IN
	and logic function of NOR
Generating Statement for block at 2F with output pin(s) of OUT_2F_C
	and inputs of OUT_DOT_5F,MS_GATE_E_CH_FILE_TO_E1_IN
	and logic function of NOR
Generating Statement for block at 1F with output pin(s) of OUT_1F_B
	and inputs of OUT_1D_C
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_K
	and inputs of MS_CONSOLE_WM_DOT_NOT_C_INPUT,MS_CONSOLE_NOT_WM_DOT_C_INPUT
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_T
	and inputs of MV_36_VOLTS
	and logic function of Switch
Generating Statement for block at 4I with output pin(s) of OUT_4I_X
	and inputs of OUT_5I_T
	and logic function of Resistor
Generating Statement for block at 3I with output pin(s) of OUT_3I_C
	and inputs of OUT_4I_X,MS_GATE_BIT_SENSE_SWITCH
	and logic function of NOR
Generating Statement for block at 2B with output pin(s) of OUT_DOT_2B
	and inputs of OUT_2B_D,PS_E1_INPUT_C_BIT_STAR_SIF,PS_E1_INPUT_C_BIT_STAR_1412_19,OUT_2E_C,OUT_2F_C,OUT_2G_K,OUT_3I_C
	and logic function of OR
Generating Statement for block at 5F with output pin(s) of OUT_DOT_5F
	and inputs of MC_E_CH_1301_TO_CPU_C_BIT,MC_E_CH_1405_TO_CPU_C_BIT
	and logic function of AND
Generating output sheet edge signal assignment to 
	signal MS_E1_INPUT_C_BIT
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal PS_E1_INPUT_C_BIT
	from gate output OUT_1F_B
