// Seed: 874314722
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri id_4,
    input tri0 id_5,
    output wire id_6,
    input wand id_7,
    output uwire id_8,
    input supply1 id_9,
    output wand id_10,
    output tri id_11,
    input tri1 id_12,
    input tri1 id_13,
    input uwire id_14,
    input tri0 id_15,
    output tri0 id_16,
    input uwire id_17,
    output uwire id_18
);
  logic id_20;
  ;
  tri1 id_21 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    output wor   id_3
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1
  );
endmodule
