// Seed: 1696213706
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output supply1 id_2,
    input wand id_3,
    inout logic id_4,
    input wand id_5
);
  id_7 :
  assert property (@(posedge id_1 or posedge id_4 or posedge -1'd0 << -1'h0) id_0)
  else id_4 <= -1;
  wire id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8
  );
  assign id_2 = 1 < 1;
endmodule
