#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Sep 12 22:21:25 2017
# Process ID: 29664
# Log file: /home/gjaa.connect/ECEN449/lab1/vivado.log
# Journal file: /home/gjaa.connect/ECEN449/lab1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab1 /home/gjaa.connect/ECEN449/lab1/lab1 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softwares/Linux/xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5976.699 ; gain = 36.965 ; free physical = 159450 ; free virtual = 250313
file mkdir /home/gjaa.connect/ECEN449/lab1/lab1/lab1.srcs/sources_1/new
close [ open /home/gjaa.connect/ECEN449/lab1/lab1/lab1.srcs/sources_1/new/switch.v w ]
add_files /home/gjaa.connect/ECEN449/lab1/lab1/lab1.srcs/sources_1/new/switch.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/gjaa.connect/ECEN449/lab1/lab1/lab1.srcs/constrs_1
file mkdir /home/gjaa.connect/ECEN449/lab1/lab1/lab1.srcs/constrs_1/new
close [ open /home/gjaa.connect/ECEN449/lab1/lab1/lab1.srcs/constrs_1/new/switch.xdc w ]
add_files -fileset constrs_1 /home/gjaa.connect/ECEN449/lab1/lab1/lab1.srcs/constrs_1/new/switch.xdc
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 12 22:29:48 2017] Launched synth_1...
Run output will be captured here: /home/gjaa.connect/ECEN449/lab1/lab1/lab1.runs/synth_1/runme.log
[Tue Sep 12 22:29:48 2017] Launched impl_1...
Run output will be captured here: /home/gjaa.connect/ECEN449/lab1/lab1/lab1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gjaa.connect/ECEN449/lab1/.Xil/Vivado-29664-apollo.ece.tamu.edu/dcp/switch.xdc]
Finished Parsing XDC File [/home/gjaa.connect/ECEN449/lab1/.Xil/Vivado-29664-apollo.ece.tamu.edu/dcp/switch.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6175.527 ; gain = 0.000 ; free physical = 160354 ; free virtual = 251350
Restored from archive | CPU: 0.030000 secs | Memory: 0.852325 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6175.527 ; gain = 0.000 ; free physical = 160353 ; free virtual = 251349
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6335.973 ; gain = 320.770 ; free physical = 160233 ; free virtual = 251227
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/gjaa.connect/ECEN449/lab1/lab1/lab1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/gjaa.connect/ECEN449/lab1/lab1/lab1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Sep 12 22:36:36 2017. For additional details about this file, please refer to the WebTalk help file at /softwares/Linux/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 12 22:36:36 2017...
create_project project_1 /home/gjaa.connect/ECEN449/lab1/project_1 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softwares/Linux/xilinx/Vivado/2015.2/data/ip'.
file mkdir /home/gjaa.connect/ECEN449/lab1/project_1/project_1.srcs/sources_1/new
close [ open /home/gjaa.connect/ECEN449/lab1/project_1/project_1.srcs/sources_1/new/counter.v w ]
add_files /home/gjaa.connect/ECEN449/lab1/project_1/project_1.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
create_project jackpot /home/gjaa.connect/ECEN449/lab1/jackpot -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softwares/Linux/xilinx/Vivado/2015.2/data/ip'.
file mkdir /home/gjaa.connect/ECEN449/lab1/jackpot/jackpot.srcs/sources_1/new
close [ open /home/gjaa.connect/ECEN449/lab1/jackpot/jackpot.srcs/sources_1/new/jackpot.v w ]
add_files /home/gjaa.connect/ECEN449/lab1/jackpot/jackpot.srcs/sources_1/new/jackpot.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 22:44:11 2017...
