#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 28 23:21:58 2025
# Process ID: 18128
# Current directory: E:/2025_vit_based_FPGA/source_code/Attention/Attention.runs/synth_1
# Command line: vivado.exe -log Attention_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Attention_top.tcl
# Log file: E:/2025_vit_based_FPGA/source_code/Attention/Attention.runs/synth_1/Attention_top.vds
# Journal file: E:/2025_vit_based_FPGA/source_code/Attention/Attention.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Attention_top.tcl -notrace
Command: synth_design -top Attention_top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10452 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.801 ; gain = 101.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Attention_top' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Attention_top.v:10]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOKEN_DIM bound to: 4 - type: integer 
	Parameter TOKEN_NUM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Dff' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:4]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Dff' (1#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:4]
INFO: [Synth 8-6157] synthesizing module 'QKMatMul' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/QKMatMul.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOKEN_DIM bound to: 4 - type: integer 
	Parameter TOKEN_NUM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Transpose' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Transpose.v:4]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ROW_IN bound to: 8 - type: integer 
	Parameter COL_IN bound to: 4 - type: integer 
	Parameter ROW_OUT bound to: 4 - type: integer 
	Parameter COL_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Transpose' (2#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Transpose.v:4]
INFO: [Synth 8-6157] synthesizing module 'FPMatMul' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMatMul.v:4]
	Parameter INPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ROW_1 bound to: 8 - type: integer 
	Parameter COL_1 bound to: 4 - type: integer 
	Parameter ROW_2 bound to: 4 - type: integer 
	Parameter COL_2 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPMac' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v:8]
	Parameter INPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v:1]
	Parameter INPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_LENGTH bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 34 - type: integer 
	Parameter DATA_LENGTH_A bound to: 2 - type: integer 
	Parameter DATA_LENGTH_B bound to: 2 - type: integer 
	Parameter OUTPUT_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter OUTPUT_DATA_WIDTH_B bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized0' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v:1]
	Parameter INPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_LENGTH bound to: 2 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 33 - type: integer 
	Parameter DATA_LENGTH_A bound to: 1 - type: integer 
	Parameter DATA_LENGTH_B bound to: 1 - type: integer 
	Parameter OUTPUT_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter OUTPUT_DATA_WIDTH_B bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized1' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v:1]
	Parameter INPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_LENGTH_A bound to: 0 - type: integer 
	Parameter DATA_LENGTH_B bound to: 1 - type: integer 
	Parameter OUTPUT_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter OUTPUT_DATA_WIDTH_B bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized1' (3#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized0' (3#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (3#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v:1]
INFO: [Synth 8-6157] synthesizing module 'Quantization' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v:5]
	Parameter INPUT_INTEGER_WIDTH bound to: 18 - type: integer 
	Parameter INPUT_DECIMAL_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_INTEGER_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DECIMAL_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_WIDTH bound to: 34 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Quantization' (4#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FPMac' (5#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FPMatMul' (6#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMatMul.v:4]
INFO: [Synth 8-6157] synthesizing module 'Dff__parameterized0' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:4]
	Parameter DATA_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Dff__parameterized0' (6#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'QKMatMul' (7#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/QKMatMul.v:8]
INFO: [Synth 8-6157] synthesizing module 'AttnSoftmax' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AttnSoftmax.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOKEN_DIM bound to: 4 - type: integer 
	Parameter TOKEN_NUM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MatSoftmax' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/MatSoftmax.v:5]
	Parameter INPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ROW_IN bound to: 8 - type: integer 
	Parameter COL_IN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Softmax' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:7]
	Parameter INPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Quantization__parameterized0' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v:5]
	Parameter INPUT_INTEGER_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DECIMAL_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_INTEGER_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DECIMAL_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Quantization__parameterized0' (7#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v:5]
INFO: [Synth 8-6157] synthesizing module 'Min' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Min.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_LENGTH bound to: 8 - type: integer 
	Parameter DATA_LENGTH_A bound to: 4 - type: integer 
	Parameter DATA_LENGTH_B bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Min__parameterized0' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Min.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_LENGTH bound to: 4 - type: integer 
	Parameter DATA_LENGTH_A bound to: 2 - type: integer 
	Parameter DATA_LENGTH_B bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Min__parameterized1' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Min.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_LENGTH bound to: 2 - type: integer 
	Parameter DATA_LENGTH_A bound to: 1 - type: integer 
	Parameter DATA_LENGTH_B bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Min__parameterized2' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Min.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_LENGTH bound to: 1 - type: integer 
	Parameter DATA_LENGTH_A bound to: 0 - type: integer 
	Parameter DATA_LENGTH_B bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Min__parameterized2' (8#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Min.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Min__parameterized1' (8#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Min.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Min__parameterized0' (8#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Min.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Min' (8#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Min.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Softmax' (9#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:7]
INFO: [Synth 8-6155] done synthesizing module 'MatSoftmax' (10#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/MatSoftmax.v:5]
INFO: [Synth 8-6155] done synthesizing module 'AttnSoftmax' (11#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AttnSoftmax.v:8]
INFO: [Synth 8-6157] synthesizing module 'SVMatMul' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/SVMatMul.v:7]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOKEN_DIM bound to: 4 - type: integer 
	Parameter TOKEN_NUM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPMatMul__parameterized0' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMatMul.v:4]
	Parameter INPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ROW_1 bound to: 8 - type: integer 
	Parameter COL_1 bound to: 8 - type: integer 
	Parameter ROW_2 bound to: 8 - type: integer 
	Parameter COL_2 bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPMac__parameterized0' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v:8]
	Parameter INPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized2' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v:1]
	Parameter INPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_LENGTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 35 - type: integer 
	Parameter DATA_LENGTH_A bound to: 4 - type: integer 
	Parameter DATA_LENGTH_B bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter OUTPUT_DATA_WIDTH_B bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized2' (11#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v:1]
INFO: [Synth 8-6157] synthesizing module 'Quantization__parameterized1' [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v:5]
	Parameter INPUT_INTEGER_WIDTH bound to: 19 - type: integer 
	Parameter INPUT_DECIMAL_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_INTEGER_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DECIMAL_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_WIDTH bound to: 35 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Quantization__parameterized1' (11#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FPMac__parameterized0' (11#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FPMatMul__parameterized0' (11#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMatMul.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SVMatMul' (12#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/SVMatMul.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Attention_top' (13#1) [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Attention_top.v:10]
WARNING: [Synth 8-3331] design Quantization__parameterized1 has unconnected port in[6]
WARNING: [Synth 8-3331] design Quantization__parameterized1 has unconnected port in[5]
WARNING: [Synth 8-3331] design Quantization__parameterized1 has unconnected port in[4]
WARNING: [Synth 8-3331] design Quantization__parameterized1 has unconnected port in[3]
WARNING: [Synth 8-3331] design Quantization__parameterized1 has unconnected port in[2]
WARNING: [Synth 8-3331] design Quantization__parameterized1 has unconnected port in[1]
WARNING: [Synth 8-3331] design Quantization__parameterized1 has unconnected port in[0]
WARNING: [Synth 8-3331] design Quantization__parameterized0 has unconnected port in[6]
WARNING: [Synth 8-3331] design Quantization__parameterized0 has unconnected port in[5]
WARNING: [Synth 8-3331] design Quantization__parameterized0 has unconnected port in[4]
WARNING: [Synth 8-3331] design Quantization__parameterized0 has unconnected port in[3]
WARNING: [Synth 8-3331] design Quantization__parameterized0 has unconnected port in[2]
WARNING: [Synth 8-3331] design Quantization__parameterized0 has unconnected port in[1]
WARNING: [Synth 8-3331] design Quantization__parameterized0 has unconnected port in[0]
WARNING: [Synth 8-3331] design Quantization has unconnected port in[6]
WARNING: [Synth 8-3331] design Quantization has unconnected port in[5]
WARNING: [Synth 8-3331] design Quantization has unconnected port in[4]
WARNING: [Synth 8-3331] design Quantization has unconnected port in[3]
WARNING: [Synth 8-3331] design Quantization has unconnected port in[2]
WARNING: [Synth 8-3331] design Quantization has unconnected port in[1]
WARNING: [Synth 8-3331] design Quantization has unconnected port in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.695 ; gain = 157.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.695 ; gain = 157.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.695 ; gain = 157.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.695 ; gain = 157.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |FPMatMul__GB0                 |           1|     12448|
|2     |FPMatMul__GB1                 |           1|      7391|
|3     |FPMatMul__GB2                 |           1|      5057|
|4     |QKMatMul__GC0                 |           1|      3072|
|5     |FPMatMul__parameterized0__GB0 |           1|     12720|
|6     |FPMatMul__parameterized0__GB1 |           1|      6360|
|7     |FPMatMul__parameterized0__GB2 |           1|      6360|
|8     |Dff__2__GU                    |           1|      1024|
|9     |Attention_top__GC0            |           1|     24576|
+------+------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 32    
	   2 Input     34 Bit       Adders := 128   
	   2 Input     33 Bit       Adders := 256   
	   3 Input     32 Bit       Adders := 64    
	   2 Input     16 Bit       Adders := 160   
+---Registers : 
	             1024 Bit    Registers := 2     
	              512 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 64    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 216   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AdderTree__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module Quantization 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Dff__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
Module Dff__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module AdderTree__parameterized0__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module AdderTree__parameterized0__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized0__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module AdderTree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
Module AdderTree__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
Module Quantization__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Dff__2__GU 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module Dff__4 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module Dff__5 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module Dff 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module Min__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Softmax__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
Module Min__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Softmax__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
Module Min__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Softmax__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
Module Min__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Softmax__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
Module Min__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Softmax__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
Module Min__parameterized1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Softmax__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
Module Min__parameterized1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Softmax__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
Module Min__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Min 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Quantization__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Softmax 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
Module Dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
Module Dff__3 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[6].genblk1[3].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[6].genblk1[3].MacUnit/mul_out0 is absorbed into DSP genblk4[6].genblk1[3].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[6].genblk1[3].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[6].genblk1[3].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[6].genblk1[3].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[6].genblk1[3].MacUnit/mul_out0 is absorbed into DSP genblk4[6].genblk1[3].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[6].genblk1[3].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[6].genblk1[3].MacUnit/mul_out0 is absorbed into DSP genblk4[6].genblk1[3].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[6].genblk1[3].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[6].genblk1[3].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[6].genblk1[3].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[6].genblk1[3].MacUnit/mul_out0 is absorbed into DSP genblk4[6].genblk1[3].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[0].genblk1[0].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[0].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[0].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[0].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[0].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[0].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[0].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[0].genblk1[0].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[0].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[0].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[0].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[0].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[0].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[0].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[0].genblk1[1].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[0].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[1].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[0].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[0].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[0].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[0].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[0].genblk1[1].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[0].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[1].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[0].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[0].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[0].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[0].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[0].genblk1[2].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[0].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[2].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[0].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[0].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[0].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[0].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[0].genblk1[2].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[0].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[2].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[0].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[0].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[0].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[0].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[0].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[1].genblk1[0].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[1].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[0].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[1].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[1].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[1].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[1].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[1].genblk1[0].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[1].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[0].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[1].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[1].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[1].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[1].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[1].genblk1[1].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[1].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[1].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[1].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[1].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[1].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[1].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[1].genblk1[1].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[1].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[1].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[1].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[1].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[1].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[1].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[1].genblk1[2].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[1].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[2].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[1].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[1].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[1].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[1].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[1].genblk1[2].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[1].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[2].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[1].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[1].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[1].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[1].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[1].genblk1[6].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[1].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[6].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[1].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[1].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[1].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[1].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[1].genblk1[6].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[1].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[6].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[1].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[1].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[1].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[1].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[1].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[5].genblk1[6].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[5].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[5].genblk1[6].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[5].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[5].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[5].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[5].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[5].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[5].genblk1[6].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[5].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[5].genblk1[6].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[5].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[5].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[5].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[5].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[5].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[6].genblk1[6].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[6].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[6].genblk1[6].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[6].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[6].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[6].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[6].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[6].genblk1[6].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[6].genblk1[6].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[6].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[6].genblk1[6].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[6].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[6].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[6].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[6].genblk1[6].MacUnit/mul_out0 is absorbed into DSP genblk4[6].genblk1[6].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[7].genblk1[0].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[7].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[0].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[7].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[7].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[7].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[7].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[0].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[7].genblk1[0].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[7].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[0].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[7].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[7].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[7].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[7].genblk1[0].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[0].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[7].genblk1[1].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[7].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[1].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[7].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[7].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[7].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[7].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[1].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[7].genblk1[1].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[7].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[1].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[7].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[7].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[7].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[7].genblk1[1].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[1].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP genblk4[7].genblk1[2].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[7].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[2].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[7].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[7].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out is absorbed into DSP genblk4[7].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: operator genblk4[7].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[2].MacUnit/AdderTreeMul/AdderTreeB/out.
DSP Report: Generating DSP genblk4[7].genblk1[2].MacUnit/mul_out0, operation Mode is: A*B.
DSP Report: operator genblk4[7].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[2].MacUnit/mul_out0.
DSP Report: Generating DSP genblk4[7].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator genblk4[7].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out is absorbed into DSP genblk4[7].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: operator genblk4[7].genblk1[2].MacUnit/mul_out0 is absorbed into DSP genblk4[7].genblk1[2].MacUnit/AdderTreeMul/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeB/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeB/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeB/AdderTreeA/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeB/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeB/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeB/out.
DSP Report: Generating DSP mul_out0, operation Mode is: A*B.
DSP Report: operator mul_out0 is absorbed into DSP mul_out0.
DSP Report: Generating DSP AdderTreeMul/AdderTreeA/AdderTreeA/out, operation Mode is: PCIN+A*B.
DSP Report: operator AdderTreeMul/AdderTreeA/AdderTreeA/out is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
DSP Report: operator mul_out0 is absorbed into DSP AdderTreeMul/AdderTreeA/AdderTreeA/out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Softmax.v:36]
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[0].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: operator genblk1[0].in_qua is absorbed into DSP genblk1[0].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[1].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: operator genblk1[1].in_qua is absorbed into DSP genblk1[1].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[2].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: operator genblk1[2].in_qua is absorbed into DSP genblk1[2].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[3].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: operator genblk1[3].in_qua is absorbed into DSP genblk1[3].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[4].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: operator genblk1[4].in_qua is absorbed into DSP genblk1[4].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[5].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: operator genblk1[5].in_qua is absorbed into DSP genblk1[5].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[6].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: operator genblk1[6].in_qua is absorbed into DSP genblk1[6].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: Generating DSP genblk1[7].in_qua, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
DSP Report: operator genblk1[7].in_qua is absorbed into DSP genblk1[7].in_qua.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMac       | PCIN+A*B       | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Softmax     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |FPMatMul__GB0                 |           1|      3232|
|2     |FPMatMul__GB1                 |           1|      1919|
|3     |FPMatMul__GB2                 |           1|      1313|
|4     |QKMatMul__GC0                 |           1|      1537|
|5     |FPMatMul__parameterized0__GB0 |           1|      2928|
|6     |FPMatMul__parameterized0__GB1 |           1|      1464|
|7     |FPMatMul__parameterized0__GB2 |           1|      1464|
|8     |Dff__2__GU                    |           1|       513|
|9     |Attention_top__GC0            |           1|     16121|
+------+------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |FPMatMul__GB0                 |           1|      3232|
|2     |FPMatMul__GB1                 |           1|      1919|
|3     |FPMatMul__GB2                 |           1|      1313|
|4     |QKMatMul__GC0                 |           1|      1537|
|5     |FPMatMul__parameterized0__GB0 |           1|      2928|
|6     |FPMatMul__parameterized0__GB1 |           1|      1464|
|7     |FPMatMul__parameterized0__GB2 |           1|      1464|
|8     |Dff__2__GU                    |           1|       513|
|9     |Attention_top__GC0            |           1|     16121|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/2025_ViT_Based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v:18]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  1496|
|3     |DSP48E2 |   704|
|4     |LUT1    |     1|
|5     |LUT2    |  6272|
|6     |LUT3    |   512|
|7     |LUT4    |  1792|
|8     |LUT5    |   480|
|9     |LUT6    |  3424|
|10    |FDCE    |  5120|
|11    |IBUF    |  1538|
|12    |OBUF    |   512|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------+------------------------------+------+
|      |Instance                              |Module                        |Cells |
+------+--------------------------------------+------------------------------+------+
|1     |top                                   |                              | 21852|
|2     |  SVMatMulUnit                        |SVMatMul                      |  3776|
|3     |    MatmulUnit                        |FPMatMul__parameterized0      |  2688|
|4     |      \genblk4[0].genblk1[0].MacUnit  |FPMac__parameterized0         |    84|
|5     |        AdderTreeMul                  |AdderTree__parameterized2_248 |    80|
|6     |          AdderTreeA                  |AdderTree_249                 |     7|
|7     |            AdderTreeA                |AdderTree__parameterized0_253 |     6|
|8     |            AdderTreeB                |AdderTree__parameterized0_254 |     1|
|9     |          AdderTreeB                  |AdderTree_250                 |     7|
|10    |            AdderTreeA                |AdderTree__parameterized0_251 |     6|
|11    |            AdderTreeB                |AdderTree__parameterized0_252 |     1|
|12    |      \genblk4[0].genblk1[1].MacUnit  |FPMac__parameterized0_3       |    84|
|13    |        AdderTreeMul                  |AdderTree__parameterized2_241 |    80|
|14    |          AdderTreeA                  |AdderTree_242                 |     7|
|15    |            AdderTreeA                |AdderTree__parameterized0_246 |     6|
|16    |            AdderTreeB                |AdderTree__parameterized0_247 |     1|
|17    |          AdderTreeB                  |AdderTree_243                 |     7|
|18    |            AdderTreeA                |AdderTree__parameterized0_244 |     6|
|19    |            AdderTreeB                |AdderTree__parameterized0_245 |     1|
|20    |      \genblk4[0].genblk1[2].MacUnit  |FPMac__parameterized0_4       |    84|
|21    |        AdderTreeMul                  |AdderTree__parameterized2_234 |    80|
|22    |          AdderTreeA                  |AdderTree_235                 |     7|
|23    |            AdderTreeA                |AdderTree__parameterized0_239 |     6|
|24    |            AdderTreeB                |AdderTree__parameterized0_240 |     1|
|25    |          AdderTreeB                  |AdderTree_236                 |     7|
|26    |            AdderTreeA                |AdderTree__parameterized0_237 |     6|
|27    |            AdderTreeB                |AdderTree__parameterized0_238 |     1|
|28    |      \genblk4[0].genblk1[3].MacUnit  |FPMac__parameterized0_5       |    84|
|29    |        AdderTreeMul                  |AdderTree__parameterized2_227 |    80|
|30    |          AdderTreeA                  |AdderTree_228                 |     7|
|31    |            AdderTreeA                |AdderTree__parameterized0_232 |     6|
|32    |            AdderTreeB                |AdderTree__parameterized0_233 |     1|
|33    |          AdderTreeB                  |AdderTree_229                 |     7|
|34    |            AdderTreeA                |AdderTree__parameterized0_230 |     6|
|35    |            AdderTreeB                |AdderTree__parameterized0_231 |     1|
|36    |      \genblk4[1].genblk1[0].MacUnit  |FPMac__parameterized0_6       |    84|
|37    |        AdderTreeMul                  |AdderTree__parameterized2_220 |    80|
|38    |          AdderTreeA                  |AdderTree_221                 |     7|
|39    |            AdderTreeA                |AdderTree__parameterized0_225 |     6|
|40    |            AdderTreeB                |AdderTree__parameterized0_226 |     1|
|41    |          AdderTreeB                  |AdderTree_222                 |     7|
|42    |            AdderTreeA                |AdderTree__parameterized0_223 |     6|
|43    |            AdderTreeB                |AdderTree__parameterized0_224 |     1|
|44    |      \genblk4[1].genblk1[1].MacUnit  |FPMac__parameterized0_7       |    84|
|45    |        AdderTreeMul                  |AdderTree__parameterized2_213 |    80|
|46    |          AdderTreeA                  |AdderTree_214                 |     7|
|47    |            AdderTreeA                |AdderTree__parameterized0_218 |     6|
|48    |            AdderTreeB                |AdderTree__parameterized0_219 |     1|
|49    |          AdderTreeB                  |AdderTree_215                 |     7|
|50    |            AdderTreeA                |AdderTree__parameterized0_216 |     6|
|51    |            AdderTreeB                |AdderTree__parameterized0_217 |     1|
|52    |      \genblk4[1].genblk1[2].MacUnit  |FPMac__parameterized0_8       |    84|
|53    |        AdderTreeMul                  |AdderTree__parameterized2_206 |    80|
|54    |          AdderTreeA                  |AdderTree_207                 |     7|
|55    |            AdderTreeA                |AdderTree__parameterized0_211 |     6|
|56    |            AdderTreeB                |AdderTree__parameterized0_212 |     1|
|57    |          AdderTreeB                  |AdderTree_208                 |     7|
|58    |            AdderTreeA                |AdderTree__parameterized0_209 |     6|
|59    |            AdderTreeB                |AdderTree__parameterized0_210 |     1|
|60    |      \genblk4[1].genblk1[3].MacUnit  |FPMac__parameterized0_9       |    84|
|61    |        AdderTreeMul                  |AdderTree__parameterized2_199 |    80|
|62    |          AdderTreeA                  |AdderTree_200                 |     7|
|63    |            AdderTreeA                |AdderTree__parameterized0_204 |     6|
|64    |            AdderTreeB                |AdderTree__parameterized0_205 |     1|
|65    |          AdderTreeB                  |AdderTree_201                 |     7|
|66    |            AdderTreeA                |AdderTree__parameterized0_202 |     6|
|67    |            AdderTreeB                |AdderTree__parameterized0_203 |     1|
|68    |      \genblk4[2].genblk1[0].MacUnit  |FPMac__parameterized0_10      |    84|
|69    |        AdderTreeMul                  |AdderTree__parameterized2_192 |    80|
|70    |          AdderTreeA                  |AdderTree_193                 |     7|
|71    |            AdderTreeA                |AdderTree__parameterized0_197 |     6|
|72    |            AdderTreeB                |AdderTree__parameterized0_198 |     1|
|73    |          AdderTreeB                  |AdderTree_194                 |     7|
|74    |            AdderTreeA                |AdderTree__parameterized0_195 |     6|
|75    |            AdderTreeB                |AdderTree__parameterized0_196 |     1|
|76    |      \genblk4[2].genblk1[1].MacUnit  |FPMac__parameterized0_11      |    84|
|77    |        AdderTreeMul                  |AdderTree__parameterized2_185 |    80|
|78    |          AdderTreeA                  |AdderTree_186                 |     7|
|79    |            AdderTreeA                |AdderTree__parameterized0_190 |     6|
|80    |            AdderTreeB                |AdderTree__parameterized0_191 |     1|
|81    |          AdderTreeB                  |AdderTree_187                 |     7|
|82    |            AdderTreeA                |AdderTree__parameterized0_188 |     6|
|83    |            AdderTreeB                |AdderTree__parameterized0_189 |     1|
|84    |      \genblk4[2].genblk1[2].MacUnit  |FPMac__parameterized0_12      |    84|
|85    |        AdderTreeMul                  |AdderTree__parameterized2_178 |    80|
|86    |          AdderTreeA                  |AdderTree_179                 |     7|
|87    |            AdderTreeA                |AdderTree__parameterized0_183 |     6|
|88    |            AdderTreeB                |AdderTree__parameterized0_184 |     1|
|89    |          AdderTreeB                  |AdderTree_180                 |     7|
|90    |            AdderTreeA                |AdderTree__parameterized0_181 |     6|
|91    |            AdderTreeB                |AdderTree__parameterized0_182 |     1|
|92    |      \genblk4[2].genblk1[3].MacUnit  |FPMac__parameterized0_13      |    84|
|93    |        AdderTreeMul                  |AdderTree__parameterized2_171 |    80|
|94    |          AdderTreeA                  |AdderTree_172                 |     7|
|95    |            AdderTreeA                |AdderTree__parameterized0_176 |     6|
|96    |            AdderTreeB                |AdderTree__parameterized0_177 |     1|
|97    |          AdderTreeB                  |AdderTree_173                 |     7|
|98    |            AdderTreeA                |AdderTree__parameterized0_174 |     6|
|99    |            AdderTreeB                |AdderTree__parameterized0_175 |     1|
|100   |      \genblk4[3].genblk1[0].MacUnit  |FPMac__parameterized0_14      |    84|
|101   |        AdderTreeMul                  |AdderTree__parameterized2_164 |    80|
|102   |          AdderTreeA                  |AdderTree_165                 |     7|
|103   |            AdderTreeA                |AdderTree__parameterized0_169 |     6|
|104   |            AdderTreeB                |AdderTree__parameterized0_170 |     1|
|105   |          AdderTreeB                  |AdderTree_166                 |     7|
|106   |            AdderTreeA                |AdderTree__parameterized0_167 |     6|
|107   |            AdderTreeB                |AdderTree__parameterized0_168 |     1|
|108   |      \genblk4[3].genblk1[1].MacUnit  |FPMac__parameterized0_15      |    84|
|109   |        AdderTreeMul                  |AdderTree__parameterized2_157 |    80|
|110   |          AdderTreeA                  |AdderTree_158                 |     7|
|111   |            AdderTreeA                |AdderTree__parameterized0_162 |     6|
|112   |            AdderTreeB                |AdderTree__parameterized0_163 |     1|
|113   |          AdderTreeB                  |AdderTree_159                 |     7|
|114   |            AdderTreeA                |AdderTree__parameterized0_160 |     6|
|115   |            AdderTreeB                |AdderTree__parameterized0_161 |     1|
|116   |      \genblk4[3].genblk1[2].MacUnit  |FPMac__parameterized0_16      |    84|
|117   |        AdderTreeMul                  |AdderTree__parameterized2_150 |    80|
|118   |          AdderTreeA                  |AdderTree_151                 |     7|
|119   |            AdderTreeA                |AdderTree__parameterized0_155 |     6|
|120   |            AdderTreeB                |AdderTree__parameterized0_156 |     1|
|121   |          AdderTreeB                  |AdderTree_152                 |     7|
|122   |            AdderTreeA                |AdderTree__parameterized0_153 |     6|
|123   |            AdderTreeB                |AdderTree__parameterized0_154 |     1|
|124   |      \genblk4[3].genblk1[3].MacUnit  |FPMac__parameterized0_17      |    84|
|125   |        AdderTreeMul                  |AdderTree__parameterized2_143 |    80|
|126   |          AdderTreeA                  |AdderTree_144                 |     7|
|127   |            AdderTreeA                |AdderTree__parameterized0_148 |     6|
|128   |            AdderTreeB                |AdderTree__parameterized0_149 |     1|
|129   |          AdderTreeB                  |AdderTree_145                 |     7|
|130   |            AdderTreeA                |AdderTree__parameterized0_146 |     6|
|131   |            AdderTreeB                |AdderTree__parameterized0_147 |     1|
|132   |      \genblk4[4].genblk1[0].MacUnit  |FPMac__parameterized0_18      |    84|
|133   |        AdderTreeMul                  |AdderTree__parameterized2_136 |    80|
|134   |          AdderTreeA                  |AdderTree_137                 |     7|
|135   |            AdderTreeA                |AdderTree__parameterized0_141 |     6|
|136   |            AdderTreeB                |AdderTree__parameterized0_142 |     1|
|137   |          AdderTreeB                  |AdderTree_138                 |     7|
|138   |            AdderTreeA                |AdderTree__parameterized0_139 |     6|
|139   |            AdderTreeB                |AdderTree__parameterized0_140 |     1|
|140   |      \genblk4[4].genblk1[1].MacUnit  |FPMac__parameterized0_19      |    84|
|141   |        AdderTreeMul                  |AdderTree__parameterized2_129 |    80|
|142   |          AdderTreeA                  |AdderTree_130                 |     7|
|143   |            AdderTreeA                |AdderTree__parameterized0_134 |     6|
|144   |            AdderTreeB                |AdderTree__parameterized0_135 |     1|
|145   |          AdderTreeB                  |AdderTree_131                 |     7|
|146   |            AdderTreeA                |AdderTree__parameterized0_132 |     6|
|147   |            AdderTreeB                |AdderTree__parameterized0_133 |     1|
|148   |      \genblk4[4].genblk1[2].MacUnit  |FPMac__parameterized0_20      |    84|
|149   |        AdderTreeMul                  |AdderTree__parameterized2_122 |    80|
|150   |          AdderTreeA                  |AdderTree_123                 |     7|
|151   |            AdderTreeA                |AdderTree__parameterized0_127 |     6|
|152   |            AdderTreeB                |AdderTree__parameterized0_128 |     1|
|153   |          AdderTreeB                  |AdderTree_124                 |     7|
|154   |            AdderTreeA                |AdderTree__parameterized0_125 |     6|
|155   |            AdderTreeB                |AdderTree__parameterized0_126 |     1|
|156   |      \genblk4[4].genblk1[3].MacUnit  |FPMac__parameterized0_21      |    84|
|157   |        AdderTreeMul                  |AdderTree__parameterized2_115 |    80|
|158   |          AdderTreeA                  |AdderTree_116                 |     7|
|159   |            AdderTreeA                |AdderTree__parameterized0_120 |     6|
|160   |            AdderTreeB                |AdderTree__parameterized0_121 |     1|
|161   |          AdderTreeB                  |AdderTree_117                 |     7|
|162   |            AdderTreeA                |AdderTree__parameterized0_118 |     6|
|163   |            AdderTreeB                |AdderTree__parameterized0_119 |     1|
|164   |      \genblk4[5].genblk1[0].MacUnit  |FPMac__parameterized0_22      |    84|
|165   |        AdderTreeMul                  |AdderTree__parameterized2_108 |    80|
|166   |          AdderTreeA                  |AdderTree_109                 |     7|
|167   |            AdderTreeA                |AdderTree__parameterized0_113 |     6|
|168   |            AdderTreeB                |AdderTree__parameterized0_114 |     1|
|169   |          AdderTreeB                  |AdderTree_110                 |     7|
|170   |            AdderTreeA                |AdderTree__parameterized0_111 |     6|
|171   |            AdderTreeB                |AdderTree__parameterized0_112 |     1|
|172   |      \genblk4[5].genblk1[1].MacUnit  |FPMac__parameterized0_23      |    84|
|173   |        AdderTreeMul                  |AdderTree__parameterized2_101 |    80|
|174   |          AdderTreeA                  |AdderTree_102                 |     7|
|175   |            AdderTreeA                |AdderTree__parameterized0_106 |     6|
|176   |            AdderTreeB                |AdderTree__parameterized0_107 |     1|
|177   |          AdderTreeB                  |AdderTree_103                 |     7|
|178   |            AdderTreeA                |AdderTree__parameterized0_104 |     6|
|179   |            AdderTreeB                |AdderTree__parameterized0_105 |     1|
|180   |      \genblk4[5].genblk1[2].MacUnit  |FPMac__parameterized0_24      |    84|
|181   |        AdderTreeMul                  |AdderTree__parameterized2_94  |    80|
|182   |          AdderTreeA                  |AdderTree_95                  |     7|
|183   |            AdderTreeA                |AdderTree__parameterized0_99  |     6|
|184   |            AdderTreeB                |AdderTree__parameterized0_100 |     1|
|185   |          AdderTreeB                  |AdderTree_96                  |     7|
|186   |            AdderTreeA                |AdderTree__parameterized0_97  |     6|
|187   |            AdderTreeB                |AdderTree__parameterized0_98  |     1|
|188   |      \genblk4[5].genblk1[3].MacUnit  |FPMac__parameterized0_25      |    84|
|189   |        AdderTreeMul                  |AdderTree__parameterized2_87  |    80|
|190   |          AdderTreeA                  |AdderTree_88                  |     7|
|191   |            AdderTreeA                |AdderTree__parameterized0_92  |     6|
|192   |            AdderTreeB                |AdderTree__parameterized0_93  |     1|
|193   |          AdderTreeB                  |AdderTree_89                  |     7|
|194   |            AdderTreeA                |AdderTree__parameterized0_90  |     6|
|195   |            AdderTreeB                |AdderTree__parameterized0_91  |     1|
|196   |      \genblk4[6].genblk1[0].MacUnit  |FPMac__parameterized0_26      |    84|
|197   |        AdderTreeMul                  |AdderTree__parameterized2_80  |    80|
|198   |          AdderTreeA                  |AdderTree_81                  |     7|
|199   |            AdderTreeA                |AdderTree__parameterized0_85  |     6|
|200   |            AdderTreeB                |AdderTree__parameterized0_86  |     1|
|201   |          AdderTreeB                  |AdderTree_82                  |     7|
|202   |            AdderTreeA                |AdderTree__parameterized0_83  |     6|
|203   |            AdderTreeB                |AdderTree__parameterized0_84  |     1|
|204   |      \genblk4[6].genblk1[1].MacUnit  |FPMac__parameterized0_27      |    84|
|205   |        AdderTreeMul                  |AdderTree__parameterized2_73  |    80|
|206   |          AdderTreeA                  |AdderTree_74                  |     7|
|207   |            AdderTreeA                |AdderTree__parameterized0_78  |     6|
|208   |            AdderTreeB                |AdderTree__parameterized0_79  |     1|
|209   |          AdderTreeB                  |AdderTree_75                  |     7|
|210   |            AdderTreeA                |AdderTree__parameterized0_76  |     6|
|211   |            AdderTreeB                |AdderTree__parameterized0_77  |     1|
|212   |      \genblk4[6].genblk1[2].MacUnit  |FPMac__parameterized0_28      |    84|
|213   |        AdderTreeMul                  |AdderTree__parameterized2_66  |    80|
|214   |          AdderTreeA                  |AdderTree_67                  |     7|
|215   |            AdderTreeA                |AdderTree__parameterized0_71  |     6|
|216   |            AdderTreeB                |AdderTree__parameterized0_72  |     1|
|217   |          AdderTreeB                  |AdderTree_68                  |     7|
|218   |            AdderTreeA                |AdderTree__parameterized0_69  |     6|
|219   |            AdderTreeB                |AdderTree__parameterized0_70  |     1|
|220   |      \genblk4[6].genblk1[3].MacUnit  |FPMac__parameterized0_29      |    84|
|221   |        AdderTreeMul                  |AdderTree__parameterized2_59  |    80|
|222   |          AdderTreeA                  |AdderTree_60                  |     7|
|223   |            AdderTreeA                |AdderTree__parameterized0_64  |     6|
|224   |            AdderTreeB                |AdderTree__parameterized0_65  |     1|
|225   |          AdderTreeB                  |AdderTree_61                  |     7|
|226   |            AdderTreeA                |AdderTree__parameterized0_62  |     6|
|227   |            AdderTreeB                |AdderTree__parameterized0_63  |     1|
|228   |      \genblk4[7].genblk1[0].MacUnit  |FPMac__parameterized0_30      |    84|
|229   |        AdderTreeMul                  |AdderTree__parameterized2_52  |    80|
|230   |          AdderTreeA                  |AdderTree_53                  |     7|
|231   |            AdderTreeA                |AdderTree__parameterized0_57  |     6|
|232   |            AdderTreeB                |AdderTree__parameterized0_58  |     1|
|233   |          AdderTreeB                  |AdderTree_54                  |     7|
|234   |            AdderTreeA                |AdderTree__parameterized0_55  |     6|
|235   |            AdderTreeB                |AdderTree__parameterized0_56  |     1|
|236   |      \genblk4[7].genblk1[1].MacUnit  |FPMac__parameterized0_31      |    84|
|237   |        AdderTreeMul                  |AdderTree__parameterized2_45  |    80|
|238   |          AdderTreeA                  |AdderTree_46                  |     7|
|239   |            AdderTreeA                |AdderTree__parameterized0_50  |     6|
|240   |            AdderTreeB                |AdderTree__parameterized0_51  |     1|
|241   |          AdderTreeB                  |AdderTree_47                  |     7|
|242   |            AdderTreeA                |AdderTree__parameterized0_48  |     6|
|243   |            AdderTreeB                |AdderTree__parameterized0_49  |     1|
|244   |      \genblk4[7].genblk1[2].MacUnit  |FPMac__parameterized0_32      |    84|
|245   |        AdderTreeMul                  |AdderTree__parameterized2_38  |    80|
|246   |          AdderTreeA                  |AdderTree_39                  |     7|
|247   |            AdderTreeA                |AdderTree__parameterized0_43  |     6|
|248   |            AdderTreeB                |AdderTree__parameterized0_44  |     1|
|249   |          AdderTreeB                  |AdderTree_40                  |     7|
|250   |            AdderTreeA                |AdderTree__parameterized0_41  |     6|
|251   |            AdderTreeB                |AdderTree__parameterized0_42  |     1|
|252   |      \genblk4[7].genblk1[3].MacUnit  |FPMac__parameterized0_33      |    84|
|253   |        AdderTreeMul                  |AdderTree__parameterized2     |    80|
|254   |          AdderTreeA                  |AdderTree                     |     7|
|255   |            AdderTreeA                |AdderTree__parameterized0_36  |     6|
|256   |            AdderTreeB                |AdderTree__parameterized0_37  |     1|
|257   |          AdderTreeB                  |AdderTree_34                  |     7|
|258   |            AdderTreeA                |AdderTree__parameterized0     |     6|
|259   |            AdderTreeB                |AdderTree__parameterized0_35  |     1|
|260   |    TokenOutReg                       |Dff_2                         |  1088|
|261   |  AttnSoftmaxPipeline                 |AttnSoftmax                   |  4345|
|262   |    MatSoftmaxUnit                    |MatSoftmax                    |  1720|
|263   |      \genblk1[0].SoftmaxRow          |Softmax                       |   215|
|264   |        InputMin                      |Min_566                       |     7|
|265   |          MinA                        |Min__parameterized0_567       |     3|
|266   |            MinA                      |Min__parameterized1_571       |     1|
|267   |            MinB                      |Min__parameterized1_572       |     1|
|268   |          MinB                        |Min__parameterized0_568       |     3|
|269   |            MinA                      |Min__parameterized1_569       |     1|
|270   |            MinB                      |Min__parameterized1_570       |     1|
|271   |      \genblk1[1].SoftmaxRow          |Softmax_513                   |   215|
|272   |        InputMin                      |Min_559                       |     7|
|273   |          MinA                        |Min__parameterized0_560       |     3|
|274   |            MinA                      |Min__parameterized1_564       |     1|
|275   |            MinB                      |Min__parameterized1_565       |     1|
|276   |          MinB                        |Min__parameterized0_561       |     3|
|277   |            MinA                      |Min__parameterized1_562       |     1|
|278   |            MinB                      |Min__parameterized1_563       |     1|
|279   |      \genblk1[2].SoftmaxRow          |Softmax_514                   |   215|
|280   |        InputMin                      |Min_552                       |     7|
|281   |          MinA                        |Min__parameterized0_553       |     3|
|282   |            MinA                      |Min__parameterized1_557       |     1|
|283   |            MinB                      |Min__parameterized1_558       |     1|
|284   |          MinB                        |Min__parameterized0_554       |     3|
|285   |            MinA                      |Min__parameterized1_555       |     1|
|286   |            MinB                      |Min__parameterized1_556       |     1|
|287   |      \genblk1[3].SoftmaxRow          |Softmax_515                   |   215|
|288   |        InputMin                      |Min_545                       |     7|
|289   |          MinA                        |Min__parameterized0_546       |     3|
|290   |            MinA                      |Min__parameterized1_550       |     1|
|291   |            MinB                      |Min__parameterized1_551       |     1|
|292   |          MinB                        |Min__parameterized0_547       |     3|
|293   |            MinA                      |Min__parameterized1_548       |     1|
|294   |            MinB                      |Min__parameterized1_549       |     1|
|295   |      \genblk1[4].SoftmaxRow          |Softmax_516                   |   215|
|296   |        InputMin                      |Min_538                       |     7|
|297   |          MinA                        |Min__parameterized0_539       |     3|
|298   |            MinA                      |Min__parameterized1_543       |     1|
|299   |            MinB                      |Min__parameterized1_544       |     1|
|300   |          MinB                        |Min__parameterized0_540       |     3|
|301   |            MinA                      |Min__parameterized1_541       |     1|
|302   |            MinB                      |Min__parameterized1_542       |     1|
|303   |      \genblk1[5].SoftmaxRow          |Softmax_517                   |   215|
|304   |        InputMin                      |Min_531                       |     7|
|305   |          MinA                        |Min__parameterized0_532       |     3|
|306   |            MinA                      |Min__parameterized1_536       |     1|
|307   |            MinB                      |Min__parameterized1_537       |     1|
|308   |          MinB                        |Min__parameterized0_533       |     3|
|309   |            MinA                      |Min__parameterized1_534       |     1|
|310   |            MinB                      |Min__parameterized1_535       |     1|
|311   |      \genblk1[6].SoftmaxRow          |Softmax_518                   |   215|
|312   |        InputMin                      |Min_524                       |     7|
|313   |          MinA                        |Min__parameterized0_525       |     3|
|314   |            MinA                      |Min__parameterized1_529       |     1|
|315   |            MinB                      |Min__parameterized1_530       |     1|
|316   |          MinB                        |Min__parameterized0_526       |     3|
|317   |            MinA                      |Min__parameterized1_527       |     1|
|318   |            MinB                      |Min__parameterized1_528       |     1|
|319   |      \genblk1[7].SoftmaxRow          |Softmax_519                   |   215|
|320   |        InputMin                      |Min                           |     7|
|321   |          MinA                        |Min__parameterized0           |     3|
|322   |            MinA                      |Min__parameterized1_522       |     1|
|323   |            MinB                      |Min__parameterized1_523       |     1|
|324   |          MinB                        |Min__parameterized0_520       |     3|
|325   |            MinA                      |Min__parameterized1           |     1|
|326   |            MinB                      |Min__parameterized1_521       |     1|
|327   |    ScoreReg                          |Dff__parameterized0_511       |  2113|
|328   |    ValueReg                          |Dff_512                       |   512|
|329   |  KInputReg                           |Dff                           |   512|
|330   |  QInputReg                           |Dff_0                         |   512|
|331   |  QKMatMulPipeline                    |QKMatMul                      |  8320|
|332   |    AttnReg                           |Dff__parameterized0           |  5120|
|333   |    MatmulUnit                        |FPMatMul                      |  2688|
|334   |      \genblk4[0].genblk1[0].MacUnit  |FPMac                         |    42|
|335   |        AdderTreeMul                  |AdderTree_508                 |    40|
|336   |          AdderTreeA                  |AdderTree__parameterized0_509 |     6|
|337   |          AdderTreeB                  |AdderTree__parameterized0_510 |     1|
|338   |      \genblk4[0].genblk1[1].MacUnit  |FPMac_256                     |    42|
|339   |        AdderTreeMul                  |AdderTree_505                 |    40|
|340   |          AdderTreeA                  |AdderTree__parameterized0_506 |     6|
|341   |          AdderTreeB                  |AdderTree__parameterized0_507 |     1|
|342   |      \genblk4[0].genblk1[2].MacUnit  |FPMac_257                     |    42|
|343   |        AdderTreeMul                  |AdderTree_502                 |    40|
|344   |          AdderTreeA                  |AdderTree__parameterized0_503 |     6|
|345   |          AdderTreeB                  |AdderTree__parameterized0_504 |     1|
|346   |      \genblk4[0].genblk1[3].MacUnit  |FPMac_258                     |    42|
|347   |        AdderTreeMul                  |AdderTree_499                 |    40|
|348   |          AdderTreeA                  |AdderTree__parameterized0_500 |     6|
|349   |          AdderTreeB                  |AdderTree__parameterized0_501 |     1|
|350   |      \genblk4[0].genblk1[4].MacUnit  |FPMac_259                     |    42|
|351   |        AdderTreeMul                  |AdderTree_496                 |    40|
|352   |          AdderTreeA                  |AdderTree__parameterized0_497 |     6|
|353   |          AdderTreeB                  |AdderTree__parameterized0_498 |     1|
|354   |      \genblk4[0].genblk1[5].MacUnit  |FPMac_260                     |    42|
|355   |        AdderTreeMul                  |AdderTree_493                 |    40|
|356   |          AdderTreeA                  |AdderTree__parameterized0_494 |     6|
|357   |          AdderTreeB                  |AdderTree__parameterized0_495 |     1|
|358   |      \genblk4[0].genblk1[6].MacUnit  |FPMac_261                     |    42|
|359   |        AdderTreeMul                  |AdderTree_490                 |    40|
|360   |          AdderTreeA                  |AdderTree__parameterized0_491 |     6|
|361   |          AdderTreeB                  |AdderTree__parameterized0_492 |     1|
|362   |      \genblk4[0].genblk1[7].MacUnit  |FPMac_262                     |    42|
|363   |        AdderTreeMul                  |AdderTree_487                 |    40|
|364   |          AdderTreeA                  |AdderTree__parameterized0_488 |     6|
|365   |          AdderTreeB                  |AdderTree__parameterized0_489 |     1|
|366   |      \genblk4[1].genblk1[0].MacUnit  |FPMac_263                     |    42|
|367   |        AdderTreeMul                  |AdderTree_484                 |    40|
|368   |          AdderTreeA                  |AdderTree__parameterized0_485 |     6|
|369   |          AdderTreeB                  |AdderTree__parameterized0_486 |     1|
|370   |      \genblk4[1].genblk1[1].MacUnit  |FPMac_264                     |    42|
|371   |        AdderTreeMul                  |AdderTree_481                 |    40|
|372   |          AdderTreeA                  |AdderTree__parameterized0_482 |     6|
|373   |          AdderTreeB                  |AdderTree__parameterized0_483 |     1|
|374   |      \genblk4[1].genblk1[2].MacUnit  |FPMac_265                     |    42|
|375   |        AdderTreeMul                  |AdderTree_478                 |    40|
|376   |          AdderTreeA                  |AdderTree__parameterized0_479 |     6|
|377   |          AdderTreeB                  |AdderTree__parameterized0_480 |     1|
|378   |      \genblk4[1].genblk1[3].MacUnit  |FPMac_266                     |    42|
|379   |        AdderTreeMul                  |AdderTree_475                 |    40|
|380   |          AdderTreeA                  |AdderTree__parameterized0_476 |     6|
|381   |          AdderTreeB                  |AdderTree__parameterized0_477 |     1|
|382   |      \genblk4[1].genblk1[4].MacUnit  |FPMac_267                     |    42|
|383   |        AdderTreeMul                  |AdderTree_472                 |    40|
|384   |          AdderTreeA                  |AdderTree__parameterized0_473 |     6|
|385   |          AdderTreeB                  |AdderTree__parameterized0_474 |     1|
|386   |      \genblk4[1].genblk1[5].MacUnit  |FPMac_268                     |    42|
|387   |        AdderTreeMul                  |AdderTree_469                 |    40|
|388   |          AdderTreeA                  |AdderTree__parameterized0_470 |     6|
|389   |          AdderTreeB                  |AdderTree__parameterized0_471 |     1|
|390   |      \genblk4[1].genblk1[6].MacUnit  |FPMac_269                     |    42|
|391   |        AdderTreeMul                  |AdderTree_466                 |    40|
|392   |          AdderTreeA                  |AdderTree__parameterized0_467 |     6|
|393   |          AdderTreeB                  |AdderTree__parameterized0_468 |     1|
|394   |      \genblk4[1].genblk1[7].MacUnit  |FPMac_270                     |    42|
|395   |        AdderTreeMul                  |AdderTree_463                 |    40|
|396   |          AdderTreeA                  |AdderTree__parameterized0_464 |     6|
|397   |          AdderTreeB                  |AdderTree__parameterized0_465 |     1|
|398   |      \genblk4[2].genblk1[0].MacUnit  |FPMac_271                     |    42|
|399   |        AdderTreeMul                  |AdderTree_460                 |    40|
|400   |          AdderTreeA                  |AdderTree__parameterized0_461 |     6|
|401   |          AdderTreeB                  |AdderTree__parameterized0_462 |     1|
|402   |      \genblk4[2].genblk1[1].MacUnit  |FPMac_272                     |    42|
|403   |        AdderTreeMul                  |AdderTree_457                 |    40|
|404   |          AdderTreeA                  |AdderTree__parameterized0_458 |     6|
|405   |          AdderTreeB                  |AdderTree__parameterized0_459 |     1|
|406   |      \genblk4[2].genblk1[2].MacUnit  |FPMac_273                     |    42|
|407   |        AdderTreeMul                  |AdderTree_454                 |    40|
|408   |          AdderTreeA                  |AdderTree__parameterized0_455 |     6|
|409   |          AdderTreeB                  |AdderTree__parameterized0_456 |     1|
|410   |      \genblk4[2].genblk1[3].MacUnit  |FPMac_274                     |    42|
|411   |        AdderTreeMul                  |AdderTree_451                 |    40|
|412   |          AdderTreeA                  |AdderTree__parameterized0_452 |     6|
|413   |          AdderTreeB                  |AdderTree__parameterized0_453 |     1|
|414   |      \genblk4[2].genblk1[4].MacUnit  |FPMac_275                     |    42|
|415   |        AdderTreeMul                  |AdderTree_448                 |    40|
|416   |          AdderTreeA                  |AdderTree__parameterized0_449 |     6|
|417   |          AdderTreeB                  |AdderTree__parameterized0_450 |     1|
|418   |      \genblk4[2].genblk1[5].MacUnit  |FPMac_276                     |    42|
|419   |        AdderTreeMul                  |AdderTree_445                 |    40|
|420   |          AdderTreeA                  |AdderTree__parameterized0_446 |     6|
|421   |          AdderTreeB                  |AdderTree__parameterized0_447 |     1|
|422   |      \genblk4[2].genblk1[6].MacUnit  |FPMac_277                     |    42|
|423   |        AdderTreeMul                  |AdderTree_442                 |    40|
|424   |          AdderTreeA                  |AdderTree__parameterized0_443 |     6|
|425   |          AdderTreeB                  |AdderTree__parameterized0_444 |     1|
|426   |      \genblk4[2].genblk1[7].MacUnit  |FPMac_278                     |    42|
|427   |        AdderTreeMul                  |AdderTree_439                 |    40|
|428   |          AdderTreeA                  |AdderTree__parameterized0_440 |     6|
|429   |          AdderTreeB                  |AdderTree__parameterized0_441 |     1|
|430   |      \genblk4[3].genblk1[0].MacUnit  |FPMac_279                     |    42|
|431   |        AdderTreeMul                  |AdderTree_436                 |    40|
|432   |          AdderTreeA                  |AdderTree__parameterized0_437 |     6|
|433   |          AdderTreeB                  |AdderTree__parameterized0_438 |     1|
|434   |      \genblk4[3].genblk1[1].MacUnit  |FPMac_280                     |    42|
|435   |        AdderTreeMul                  |AdderTree_433                 |    40|
|436   |          AdderTreeA                  |AdderTree__parameterized0_434 |     6|
|437   |          AdderTreeB                  |AdderTree__parameterized0_435 |     1|
|438   |      \genblk4[3].genblk1[2].MacUnit  |FPMac_281                     |    42|
|439   |        AdderTreeMul                  |AdderTree_430                 |    40|
|440   |          AdderTreeA                  |AdderTree__parameterized0_431 |     6|
|441   |          AdderTreeB                  |AdderTree__parameterized0_432 |     1|
|442   |      \genblk4[3].genblk1[3].MacUnit  |FPMac_282                     |    42|
|443   |        AdderTreeMul                  |AdderTree_427                 |    40|
|444   |          AdderTreeA                  |AdderTree__parameterized0_428 |     6|
|445   |          AdderTreeB                  |AdderTree__parameterized0_429 |     1|
|446   |      \genblk4[3].genblk1[4].MacUnit  |FPMac_283                     |    42|
|447   |        AdderTreeMul                  |AdderTree_424                 |    40|
|448   |          AdderTreeA                  |AdderTree__parameterized0_425 |     6|
|449   |          AdderTreeB                  |AdderTree__parameterized0_426 |     1|
|450   |      \genblk4[3].genblk1[5].MacUnit  |FPMac_284                     |    42|
|451   |        AdderTreeMul                  |AdderTree_421                 |    40|
|452   |          AdderTreeA                  |AdderTree__parameterized0_422 |     6|
|453   |          AdderTreeB                  |AdderTree__parameterized0_423 |     1|
|454   |      \genblk4[3].genblk1[6].MacUnit  |FPMac_285                     |    42|
|455   |        AdderTreeMul                  |AdderTree_418                 |    40|
|456   |          AdderTreeA                  |AdderTree__parameterized0_419 |     6|
|457   |          AdderTreeB                  |AdderTree__parameterized0_420 |     1|
|458   |      \genblk4[3].genblk1[7].MacUnit  |FPMac_286                     |    42|
|459   |        AdderTreeMul                  |AdderTree_415                 |    40|
|460   |          AdderTreeA                  |AdderTree__parameterized0_416 |     6|
|461   |          AdderTreeB                  |AdderTree__parameterized0_417 |     1|
|462   |      \genblk4[4].genblk1[0].MacUnit  |FPMac_287                     |    42|
|463   |        AdderTreeMul                  |AdderTree_412                 |    40|
|464   |          AdderTreeA                  |AdderTree__parameterized0_413 |     6|
|465   |          AdderTreeB                  |AdderTree__parameterized0_414 |     1|
|466   |      \genblk4[4].genblk1[1].MacUnit  |FPMac_288                     |    42|
|467   |        AdderTreeMul                  |AdderTree_409                 |    40|
|468   |          AdderTreeA                  |AdderTree__parameterized0_410 |     6|
|469   |          AdderTreeB                  |AdderTree__parameterized0_411 |     1|
|470   |      \genblk4[4].genblk1[2].MacUnit  |FPMac_289                     |    42|
|471   |        AdderTreeMul                  |AdderTree_406                 |    40|
|472   |          AdderTreeA                  |AdderTree__parameterized0_407 |     6|
|473   |          AdderTreeB                  |AdderTree__parameterized0_408 |     1|
|474   |      \genblk4[4].genblk1[3].MacUnit  |FPMac_290                     |    42|
|475   |        AdderTreeMul                  |AdderTree_403                 |    40|
|476   |          AdderTreeA                  |AdderTree__parameterized0_404 |     6|
|477   |          AdderTreeB                  |AdderTree__parameterized0_405 |     1|
|478   |      \genblk4[4].genblk1[4].MacUnit  |FPMac_291                     |    42|
|479   |        AdderTreeMul                  |AdderTree_400                 |    40|
|480   |          AdderTreeA                  |AdderTree__parameterized0_401 |     6|
|481   |          AdderTreeB                  |AdderTree__parameterized0_402 |     1|
|482   |      \genblk4[4].genblk1[5].MacUnit  |FPMac_292                     |    42|
|483   |        AdderTreeMul                  |AdderTree_397                 |    40|
|484   |          AdderTreeA                  |AdderTree__parameterized0_398 |     6|
|485   |          AdderTreeB                  |AdderTree__parameterized0_399 |     1|
|486   |      \genblk4[4].genblk1[6].MacUnit  |FPMac_293                     |    42|
|487   |        AdderTreeMul                  |AdderTree_394                 |    40|
|488   |          AdderTreeA                  |AdderTree__parameterized0_395 |     6|
|489   |          AdderTreeB                  |AdderTree__parameterized0_396 |     1|
|490   |      \genblk4[4].genblk1[7].MacUnit  |FPMac_294                     |    42|
|491   |        AdderTreeMul                  |AdderTree_391                 |    40|
|492   |          AdderTreeA                  |AdderTree__parameterized0_392 |     6|
|493   |          AdderTreeB                  |AdderTree__parameterized0_393 |     1|
|494   |      \genblk4[5].genblk1[0].MacUnit  |FPMac_295                     |    42|
|495   |        AdderTreeMul                  |AdderTree_388                 |    40|
|496   |          AdderTreeA                  |AdderTree__parameterized0_389 |     6|
|497   |          AdderTreeB                  |AdderTree__parameterized0_390 |     1|
|498   |      \genblk4[5].genblk1[1].MacUnit  |FPMac_296                     |    42|
|499   |        AdderTreeMul                  |AdderTree_385                 |    40|
|500   |          AdderTreeA                  |AdderTree__parameterized0_386 |     6|
|501   |          AdderTreeB                  |AdderTree__parameterized0_387 |     1|
|502   |      \genblk4[5].genblk1[2].MacUnit  |FPMac_297                     |    42|
|503   |        AdderTreeMul                  |AdderTree_382                 |    40|
|504   |          AdderTreeA                  |AdderTree__parameterized0_383 |     6|
|505   |          AdderTreeB                  |AdderTree__parameterized0_384 |     1|
|506   |      \genblk4[5].genblk1[3].MacUnit  |FPMac_298                     |    42|
|507   |        AdderTreeMul                  |AdderTree_379                 |    40|
|508   |          AdderTreeA                  |AdderTree__parameterized0_380 |     6|
|509   |          AdderTreeB                  |AdderTree__parameterized0_381 |     1|
|510   |      \genblk4[5].genblk1[4].MacUnit  |FPMac_299                     |    42|
|511   |        AdderTreeMul                  |AdderTree_376                 |    40|
|512   |          AdderTreeA                  |AdderTree__parameterized0_377 |     6|
|513   |          AdderTreeB                  |AdderTree__parameterized0_378 |     1|
|514   |      \genblk4[5].genblk1[5].MacUnit  |FPMac_300                     |    42|
|515   |        AdderTreeMul                  |AdderTree_373                 |    40|
|516   |          AdderTreeA                  |AdderTree__parameterized0_374 |     6|
|517   |          AdderTreeB                  |AdderTree__parameterized0_375 |     1|
|518   |      \genblk4[5].genblk1[6].MacUnit  |FPMac_301                     |    42|
|519   |        AdderTreeMul                  |AdderTree_370                 |    40|
|520   |          AdderTreeA                  |AdderTree__parameterized0_371 |     6|
|521   |          AdderTreeB                  |AdderTree__parameterized0_372 |     1|
|522   |      \genblk4[5].genblk1[7].MacUnit  |FPMac_302                     |    42|
|523   |        AdderTreeMul                  |AdderTree_367                 |    40|
|524   |          AdderTreeA                  |AdderTree__parameterized0_368 |     6|
|525   |          AdderTreeB                  |AdderTree__parameterized0_369 |     1|
|526   |      \genblk4[6].genblk1[0].MacUnit  |FPMac_303                     |    42|
|527   |        AdderTreeMul                  |AdderTree_364                 |    40|
|528   |          AdderTreeA                  |AdderTree__parameterized0_365 |     6|
|529   |          AdderTreeB                  |AdderTree__parameterized0_366 |     1|
|530   |      \genblk4[6].genblk1[1].MacUnit  |FPMac_304                     |    42|
|531   |        AdderTreeMul                  |AdderTree_361                 |    40|
|532   |          AdderTreeA                  |AdderTree__parameterized0_362 |     6|
|533   |          AdderTreeB                  |AdderTree__parameterized0_363 |     1|
|534   |      \genblk4[6].genblk1[2].MacUnit  |FPMac_305                     |    42|
|535   |        AdderTreeMul                  |AdderTree_358                 |    40|
|536   |          AdderTreeA                  |AdderTree__parameterized0_359 |     6|
|537   |          AdderTreeB                  |AdderTree__parameterized0_360 |     1|
|538   |      \genblk4[6].genblk1[3].MacUnit  |FPMac_306                     |    42|
|539   |        AdderTreeMul                  |AdderTree_355                 |    40|
|540   |          AdderTreeA                  |AdderTree__parameterized0_356 |     6|
|541   |          AdderTreeB                  |AdderTree__parameterized0_357 |     1|
|542   |      \genblk4[6].genblk1[4].MacUnit  |FPMac_307                     |    42|
|543   |        AdderTreeMul                  |AdderTree_352                 |    40|
|544   |          AdderTreeA                  |AdderTree__parameterized0_353 |     6|
|545   |          AdderTreeB                  |AdderTree__parameterized0_354 |     1|
|546   |      \genblk4[6].genblk1[5].MacUnit  |FPMac_308                     |    42|
|547   |        AdderTreeMul                  |AdderTree_349                 |    40|
|548   |          AdderTreeA                  |AdderTree__parameterized0_350 |     6|
|549   |          AdderTreeB                  |AdderTree__parameterized0_351 |     1|
|550   |      \genblk4[6].genblk1[6].MacUnit  |FPMac_309                     |    42|
|551   |        AdderTreeMul                  |AdderTree_346                 |    40|
|552   |          AdderTreeA                  |AdderTree__parameterized0_347 |     6|
|553   |          AdderTreeB                  |AdderTree__parameterized0_348 |     1|
|554   |      \genblk4[6].genblk1[7].MacUnit  |FPMac_310                     |    42|
|555   |        AdderTreeMul                  |AdderTree_343                 |    40|
|556   |          AdderTreeA                  |AdderTree__parameterized0_344 |     6|
|557   |          AdderTreeB                  |AdderTree__parameterized0_345 |     1|
|558   |      \genblk4[7].genblk1[0].MacUnit  |FPMac_311                     |    42|
|559   |        AdderTreeMul                  |AdderTree_340                 |    40|
|560   |          AdderTreeA                  |AdderTree__parameterized0_341 |     6|
|561   |          AdderTreeB                  |AdderTree__parameterized0_342 |     1|
|562   |      \genblk4[7].genblk1[1].MacUnit  |FPMac_312                     |    42|
|563   |        AdderTreeMul                  |AdderTree_337                 |    40|
|564   |          AdderTreeA                  |AdderTree__parameterized0_338 |     6|
|565   |          AdderTreeB                  |AdderTree__parameterized0_339 |     1|
|566   |      \genblk4[7].genblk1[2].MacUnit  |FPMac_313                     |    42|
|567   |        AdderTreeMul                  |AdderTree_334                 |    40|
|568   |          AdderTreeA                  |AdderTree__parameterized0_335 |     6|
|569   |          AdderTreeB                  |AdderTree__parameterized0_336 |     1|
|570   |      \genblk4[7].genblk1[3].MacUnit  |FPMac_314                     |    42|
|571   |        AdderTreeMul                  |AdderTree_331                 |    40|
|572   |          AdderTreeA                  |AdderTree__parameterized0_332 |     6|
|573   |          AdderTreeB                  |AdderTree__parameterized0_333 |     1|
|574   |      \genblk4[7].genblk1[4].MacUnit  |FPMac_315                     |    42|
|575   |        AdderTreeMul                  |AdderTree_328                 |    40|
|576   |          AdderTreeA                  |AdderTree__parameterized0_329 |     6|
|577   |          AdderTreeB                  |AdderTree__parameterized0_330 |     1|
|578   |      \genblk4[7].genblk1[5].MacUnit  |FPMac_316                     |    42|
|579   |        AdderTreeMul                  |AdderTree_325                 |    40|
|580   |          AdderTreeA                  |AdderTree__parameterized0_326 |     6|
|581   |          AdderTreeB                  |AdderTree__parameterized0_327 |     1|
|582   |      \genblk4[7].genblk1[6].MacUnit  |FPMac_317                     |    42|
|583   |        AdderTreeMul                  |AdderTree_322                 |    40|
|584   |          AdderTreeA                  |AdderTree__parameterized0_323 |     6|
|585   |          AdderTreeB                  |AdderTree__parameterized0_324 |     1|
|586   |      \genblk4[7].genblk1[7].MacUnit  |FPMac_318                     |    42|
|587   |        AdderTreeMul                  |AdderTree_319                 |    40|
|588   |          AdderTreeA                  |AdderTree__parameterized0_320 |     6|
|589   |          AdderTreeB                  |AdderTree__parameterized0_321 |     1|
|590   |    ValueReg                          |Dff_255                       |   512|
|591   |  VInputReg                           |Dff_1                         |   512|
+------+--------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1438.602 ; gain = 1183.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1438.602 ; gain = 1183.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1438.602 ; gain = 1183.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1628.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2243 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 704 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1538 instances

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:27 . Memory (MB): peak = 1628.918 ; gain = 1377.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1628.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/2025_vit_based_FPGA/source_code/Attention/Attention.runs/synth_1/Attention_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1673.785 ; gain = 44.867
INFO: [runtcl-4] Executing : report_utilization -file Attention_top_utilization_synth.rpt -pb Attention_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 23:23:44 2025...
