m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/RegisterFile/simulation/modelsim
vDecoder
Z1 !s110 1649641994
!i10b 1
!s100 iniD^EQ6_On;V7mNK?QO?1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IYQ^KZd;d:W?ZiSe7AH`fN3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1649511133
8C:/intelFPGA_lite/RegisterFile/Decoder.v
FC:/intelFPGA_lite/RegisterFile/Decoder.v
!i122 1
L0 1 40
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1649641994.000000
!s107 C:/intelFPGA_lite/RegisterFile/Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/RegisterFile|C:/intelFPGA_lite/RegisterFile/Decoder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/RegisterFile
Z8 tCvgOpt 0
n@decoder
vMultiplexer
R1
!i10b 1
!s100 kQ_E@g:ZINRX@A4oI>Q:30
R2
IRNhSmgYN4jjjgM5makV;?0
R3
R0
w1649510867
8C:/intelFPGA_lite/RegisterFile/Multiplexer.v
FC:/intelFPGA_lite/RegisterFile/Multiplexer.v
!i122 2
L0 1 56
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/RegisterFile/Multiplexer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/RegisterFile|C:/intelFPGA_lite/RegisterFile/Multiplexer.v|
!i113 1
R6
R7
R8
n@multiplexer
vRegister
R1
!i10b 1
!s100 7WeH>aH2lVG[GY4PnFIh=3
R2
IcMX[X0>D[<Yi;Vd>Rf?hA1
R3
R0
w1649510885
8C:/intelFPGA_lite/RegisterFile/Register.v
FC:/intelFPGA_lite/RegisterFile/Register.v
!i122 3
L0 1 18
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/RegisterFile/Register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/RegisterFile|C:/intelFPGA_lite/RegisterFile/Register.v|
!i113 1
R6
R7
R8
n@register
vRegisterFile
R1
!i10b 1
!s100 G[fg?F?SKL;SJfE^f=H:71
R2
IXoZYZ@JQkOSWLjM>0;_gA0
R3
R0
w1649517540
8C:/intelFPGA_lite/RegisterFile/RegisterFile.v
FC:/intelFPGA_lite/RegisterFile/RegisterFile.v
!i122 0
L0 1 64
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/RegisterFile/RegisterFile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/RegisterFile|C:/intelFPGA_lite/RegisterFile/RegisterFile.v|
!i113 1
R6
R7
R8
n@register@file
vRegisterFile_testbench
!s110 1649641995
!i10b 1
!s100 KL4zdnHTCX=Z9ij>j^mDa1
R2
IlGc5b6V9E]CifIhhALnmO2
R3
R0
w1649517566
8C:/intelFPGA_lite/RegisterFile/RegisterFile_testbench.v
FC:/intelFPGA_lite/RegisterFile/RegisterFile_testbench.v
!i122 4
L0 1 32
R4
r1
!s85 0
31
!s108 1649641995.000000
!s107 C:/intelFPGA_lite/RegisterFile/RegisterFile_testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/RegisterFile|C:/intelFPGA_lite/RegisterFile/RegisterFile_testbench.v|
!i113 1
R6
R7
R8
n@register@file_testbench
