#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun 15 18:59:23 2025
# Process ID         : 6436
# Current directory  : D:/ACA_Group9/hd-aca-25-3/work
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent26240 D:\ACA_Group9\hd-aca-25-3\work\work.xpr
# Log file           : D:/ACA_Group9/hd-aca-25-3/work/vivado.log
# Journal file       : D:/ACA_Group9/hd-aca-25-3/work\vivado.jou
# Running On         : Eins
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11400H @ 2.70GHz
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17023 MB
# Swap memory        : 4824 MB
# Total Virtual      : 21848 MB
# Available Virtual  : 10194 MB
#-----------------------------------------------------------
start_gui
open_project D:/ACA_Group9/hd-aca-25-3/work/work.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/ACA_Group9/hd-aca-25/work' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ACA_Group9/hd-aca-25-3/work/work.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1699.684 ; gain = 453.133
update_compile_order -fileset sources_1
open_bd_design {D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd}
Reading block design file <D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from block design file <D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd>
source ../scripts/add_ext_memory.tcl
# if {[llength [get_bd_cells processing_system7_0]] == 0} {
#     puts "Cell does not exist."
# 
#     create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
# 
# } else {
#     puts "Cell exists."
# }
Cell exists.
# set_property -dict [list \
# CONFIG.PCW_UIPARAM_DDR_ENABLE {0} \
# CONFIG.PCW_USE_M_AXI_GP0 {0} \
# CONFIG.PCW_USE_S_AXI_HP0 {1} \
# CONFIG.PCW_EN_CLK0_PORT {0} \
# ] [get_bd_cells processing_system7_0]
# set_property -dict [list \
# CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.221}  \
# CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.222}  \
# CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.217}  \
# CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.244}  \
# CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.05}  \
# CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.044}  \
# CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.035}  \
# CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.1}  \
# CONFIG.PCW_UIPARAM_DDR_ENABLE {1}  \
# CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}  \
# CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1}  \
# CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1}  \
# CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1}  \
# ] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR  
# connect_bd_intf_net [get_bd_intf_pins processing_system7_0/DDR] [get_bd_intf_ports DDR]
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_0
# set_property -dict [list CONFIG.SI_PROTOCOL.VALUE_SRC USER CONFIG.MI_PROTOCOL.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER] [get_bd_cells axi_protocol_convert_0]
# set_property -dict [list \
#   CONFIG.DATA_WIDTH {64} \
#   CONFIG.MI_PROTOCOL {AXI3} \
#   CONFIG.TRANSLATION_MODE {2} \
# ] [get_bd_cells axi_protocol_convert_0]
# connect_bd_net [get_bd_pins axi_protocol_convert_0/aclk] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
# connect_bd_intf_net [get_bd_intf_pins axi_protocol_convert_0/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
# group_bd_cells ext_memory [get_bd_cells axi_protocol_convert_0] [get_bd_cells processing_system7_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ext_memory/S_AXI
# connect_bd_intf_net [get_bd_intf_pins ext_memory/S_AXI] [get_bd_intf_pins ext_memory/axi_protocol_convert_0/S_AXI]
# create_bd_pin -dir I ext_memory/aclk
# connect_bd_net [get_bd_pins ext_memory/aclk] [get_bd_pins ext_memory/axi_protocol_convert_0/aclk]
# create_bd_pin -dir I ext_memory/aresetn
# connect_bd_net [get_bd_pins ext_memory/aresetn] [get_bd_pins ext_memory/axi_protocol_convert_0/aresetn]
set_property location {6 2206 746} [get_bd_cells ext_memory]
set_property location {5 1823 763} [get_bd_cells ext_memory]
set_property location {2315 738} [get_bd_intf_ports DDR]
set_property location {2317 756} [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
startgroup
set_property -dict [list \
  CONFIG.C_DCACHE_LINE_LEN {8} \
  CONFIG.C_USE_DCACHE {1} \
] [get_bd_cells microblaze_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DC] -boundary_type upper [get_bd_intf_pins ext_memory/S_AXI]
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
connect_bd_net [get_bd_pins ext_memory/aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/ext_memory/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/microblaze_0/Data' at <0x2000_0000 [ 512M ]>.
validate_bd_design
WARNING: [BD 41-2121] Port clk125 associated reset port areset does not exist
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /ext_memory/FCLK_RESET0_N -filter {path == /ext_memory/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ext_memory/FCLK_RESET0_N'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property DATA_WIDTH does not match between /ext_memory/axi_protocol_convert_0/S_AXI(64) and /microblaze_0/M_AXI_DC(32)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
WARNING: [BD 41-2121] Port clk125 associated reset port areset does not exist
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /ext_memory/FCLK_RESET0_N -filter {path == /ext_memory/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property DATA_WIDTH does not match between /ext_memory/axi_protocol_convert_0/S_AXI(64) and /microblaze_0/M_AXI_DC(32)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property CONFIG.DATA_WIDTH {32} [get_bd_cells ext_memory/axi_protocol_convert_0]
endgroup
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
validate_bd_design
WARNING: [BD 41-2121] Port clk125 associated reset port areset does not exist
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /ext_memory/FCLK_RESET0_N -filter {path == /ext_memory/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property DATA_WIDTH does not match between /ext_memory/processing_system7_0/S_AXI_HP0(64) and /ext_memory/axi_protocol_convert_0/M_AXI(32)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH.VALUE_SRC USER] [get_bd_cells ext_memory/axi_protocol_convert_0]
endgroup
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
validate_bd_design
WARNING: [BD 41-2121] Port clk125 associated reset port areset does not exist
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /ext_memory/FCLK_RESET0_N -filter {path == /ext_memory/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property DATA_WIDTH does not match between /ext_memory/processing_system7_0/S_AXI_HP0(64) and /ext_memory/axi_protocol_convert_0/M_AXI(32)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.DATA_WIDTH {64} [get_bd_cells ext_memory/axi_protocol_convert_0]
endgroup
startgroup
set_property CONFIG.DATA_WIDTH {32} [get_bd_cells ext_memory/axi_protocol_convert_0]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} \
  CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NONE} \
] [get_bd_cells ext_memory/processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
validate_bd_design
WARNING: [BD 41-2121] Port clk125 associated reset port areset does not exist
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /ext_memory/FCLK_RESET0_N -filter {path == /ext_memory/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ext_memory/aresetn

connect_bd_net [get_bd_pins ext_memory/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
validate_bd_design
WARNING: [BD 41-2121] Port clk125 associated reset port areset does not exist
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /ext_memory/FCLK_RESET0_N -filter {path == /ext_memory/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
validate_bd_design -force
WARNING: [BD 41-2121] Port clk125 associated reset port areset does not exist
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /ext_memory/FCLK_RESET0_N -filter {path == /ext_memory/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design -force
WARNING: [BD 41-2121] Port clk125 associated reset port areset does not exist
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /ext_memory/FCLK_RESET0_N -filter {path == /ext_memory/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ext_memory/FCLK_RESET0_N'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
save_bd_design
Wrote  : <D:\ACA_Group9\hd-aca-25-3\bd\design_1\design_1.bd> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ACA_Group9/hd-aca-25-3/work/work.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/ACA_Group9/hd-aca-25-3/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
Verilog Output written to : D:/ACA_Group9/hd-aca-25-3/bd/design_1/synth/design_1.v
Verilog Output written to : D:/ACA_Group9/hd-aca-25-3/bd/design_1/sim/design_1.v
Verilog Output written to : D:/ACA_Group9/hd-aca-25-3/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/ACA_Group9/hd-aca-25-3/bd/design_1/ui/bd_d7c6c18f.ui> 
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ext_memory/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ACA_Group9/hd-aca-25-3/bd/design_1/ip/design_1_axi_protocol_convert_0_0/design_1_axi_protocol_convert_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ext_memory/axi_protocol_convert_0 .
Exporting to file D:/ACA_Group9/hd-aca-25-3/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File D:/ACA_Group9/hd-aca-25-3/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_protocol_convert_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_microblaze_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_protocol_convert_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_0_0
[Sun Jun 15 21:08:07 2025] Launched design_1_processing_system7_0_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_axi_protocol_convert_0_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/ACA_Group9/hd-aca-25-3/design_1_processing_system7_0_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: D:/ACA_Group9/hd-aca-25-3/design_1_microblaze_0_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: D:/ACA_Group9/hd-aca-25-3/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_axi_protocol_convert_0_0_synth_1: D:/ACA_Group9/hd-aca-25-3/design_1_axi_protocol_convert_0_0_synth_1/runme.log
[Sun Jun 15 21:08:08 2025] Launched synth_1...
Run output will be captured here: D:/ACA_Group9/hd-aca-25-3/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2979.098 ; gain = 0.000
launch_runs impl_1 -jobs 6
[Sun Jun 15 21:23:54 2025] Launched impl_1...
Run output will be captured here: D:/ACA_Group9/hd-aca-25-3/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2979.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2979.098 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3195.293 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3195.293 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 3195.293 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.293 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3195.293 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 3195.293 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 3195.293 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/ACA_Group9/hd-aca-25-3/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3195.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 163 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 33 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3499.441 ; gain = 520.344
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jun 15 21:27:28 2025] Launched impl_1...
Run output will be captured here: D:/ACA_Group9/hd-aca-25-3/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/ACA_Group9/hd-aca-25-3/work/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/ACA_Group9/hd-aca-25-3/work/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/ACA_Group9/hd-aca-25-3/work/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (F:/vivado/Vivado/2024.2/data/embeddedsw) loading 2 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 16 01:03:57 2025...
