{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604247036911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604247036911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 23:10:36 2020 " "Processing started: Sun Nov 01 23:10:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604247036911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604247036911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Stack -c Stack --generate_functional_sim_netlist " "Command: quartus_map Stack -c Stack --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604247036911 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604247037301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_NBIT " "Found entity 1: Counter_NBIT" {  } { { "Counter_NBIT.v" "" { Text "D:/HDL/Stack/Counter_NBIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "D:/HDL/Stack/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21_1BIT " "Found entity 1: Mux21_1BIT" {  } { { "Mux21_1BIT.v" "" { Text "D:/HDL/Stack/Mux21_1BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcell.v 2 2 " "Found 2 design units, including 2 entities, in source file mcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCell_1BIT " "Found entity 1: MCell_1BIT" {  } { { "MCell.v" "" { Text "D:/HDL/Stack/MCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037354 ""} { "Info" "ISGN_ENTITY_NAME" "2 MCell " "Found entity 2: MCell" {  } { { "MCell.v" "" { Text "D:/HDL/Stack/MCell.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "has.v 1 1 " "Found 1 design units, including 1 entities, in source file has.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "HAS.v" "" { Text "D:/HDL/Stack/HAS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 4 4 " "Found 4 design units, including 4 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder.v" "" { Text "D:/HDL/Stack/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037360 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder4to16 " "Found entity 2: Decoder4to16" {  } { { "Decoder.v" "" { Text "D:/HDL/Stack/Decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037360 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder8to256 " "Found entity 3: Decoder8to256" {  } { { "Decoder.v" "" { Text "D:/HDL/Stack/Decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037360 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder10to1024 " "Found entity 4: Decoder10to1024" {  } { { "Decoder.v" "" { Text "D:/HDL/Stack/Decoder.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_1BIT " "Found entity 1: Counter_1BIT" {  } { { "Counter_1BIT.v" "" { Text "D:/HDL/Stack/Counter_1BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "D:/HDL/Stack/Stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b D_FlipFlip.v(5) " "Verilog HDL Declaration information at D_FlipFlip.v(5): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604247037367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflip.v 5 5 " "Found 5 design units, including 5 entities, in source file d_flipflip.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037368 ""} { "Info" "ISGN_ENTITY_NAME" "2 SetLatch " "Found entity 2: SetLatch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037368 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetLatch " "Found entity 3: ResetLatch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037368 ""} { "Info" "ISGN_ENTITY_NAME" "4 OutputLatch " "Found entity 4: OutputLatch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037368 ""} { "Info" "ISGN_ENTITY_NAME" "5 D_Latch " "Found entity 5: D_Latch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604247037368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604247037368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stack " "Elaborating entity \"Stack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604247037412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_NBIT Counter_NBIT:Top " "Elaborating entity \"Counter_NBIT\" for hierarchy \"Counter_NBIT:Top\"" {  } { { "Stack.v" "Top" { Text "D:/HDL/Stack/Stack.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_1BIT Counter_NBIT:Top\|Counter_1BIT:counter\[0\] " "Elaborating entity \"Counter_1BIT\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\"" {  } { { "Counter_NBIT.v" "counter\[0\]" { Text "D:/HDL/Stack/Counter_NBIT.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|HAS:h " "Elaborating entity \"HAS\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|HAS:h\"" {  } { { "Counter_1BIT.v" "h" { Text "D:/HDL/Stack/Counter_1BIT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21_1BIT Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|Mux21_1BIT:m " "Elaborating entity \"Mux21_1BIT\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|Mux21_1BIT:m\"" {  } { { "Counter_1BIT.v" "m" { Text "D:/HDL/Stack/Counter_1BIT.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FlipFlop Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff " "Elaborating entity \"D_FlipFlop\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\"" {  } { { "Counter_1BIT.v" "dff" { Text "D:/HDL/Stack/Counter_1BIT.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetLatch Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|SetLatch:a " "Elaborating entity \"SetLatch\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|SetLatch:a\"" {  } { { "D_FlipFlip.v" "a" { Text "D:/HDL/Stack/D_FlipFlip.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetLatch Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|ResetLatch:b " "Elaborating entity \"ResetLatch\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|ResetLatch:b\"" {  } { { "D_FlipFlip.v" "b" { Text "D:/HDL/Stack/D_FlipFlip.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputLatch Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|OutputLatch:c " "Elaborating entity \"OutputLatch\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|OutputLatch:c\"" {  } { { "D_FlipFlip.v" "c" { Text "D:/HDL/Stack/D_FlipFlip.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:aaa " "Elaborating entity \"Ram\" for hierarchy \"Ram:aaa\"" {  } { { "Stack.v" "aaa" { Text "D:/HDL/Stack/Stack.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder10to1024 Ram:aaa\|Decoder10to1024:decoder0 " "Elaborating entity \"Decoder10to1024\" for hierarchy \"Ram:aaa\|Decoder10to1024:decoder0\"" {  } { { "Ram.v" "decoder0" { Text "D:/HDL/Stack/Ram.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Ram:aaa\|Decoder10to1024:decoder0\|Decoder2to4:decode0 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Ram:aaa\|Decoder10to1024:decoder0\|Decoder2to4:decode0\"" {  } { { "Decoder.v" "decode0" { Text "D:/HDL/Stack/Decoder.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder8to256 Ram:aaa\|Decoder10to1024:decoder0\|Decoder8to256:decode1\[0\] " "Elaborating entity \"Decoder8to256\" for hierarchy \"Ram:aaa\|Decoder10to1024:decoder0\|Decoder8to256:decode1\[0\]\"" {  } { { "Decoder.v" "decode1\[0\]" { Text "D:/HDL/Stack/Decoder.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4to16 Ram:aaa\|Decoder10to1024:decoder0\|Decoder8to256:decode1\[0\]\|Decoder4to16:decode0 " "Elaborating entity \"Decoder4to16\" for hierarchy \"Ram:aaa\|Decoder10to1024:decoder0\|Decoder8to256:decode1\[0\]\|Decoder4to16:decode0\"" {  } { { "Decoder.v" "decode0" { Text "D:/HDL/Stack/Decoder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247037933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCell Ram:aaa\|MCell:mcell\[0\] " "Elaborating entity \"MCell\" for hierarchy \"Ram:aaa\|MCell:mcell\[0\]\"" {  } { { "Ram.v" "mcell\[0\]" { Text "D:/HDL/Stack/Ram.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247038237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCell_1BIT Ram:aaa\|MCell:mcell\[0\]\|MCell_1BIT:cell0\[0\] " "Elaborating entity \"MCell_1BIT\" for hierarchy \"Ram:aaa\|MCell:mcell\[0\]\|MCell_1BIT:cell0\[0\]\"" {  } { { "MCell.v" "cell0\[0\]" { Text "D:/HDL/Stack/MCell.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247038240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch Ram:aaa\|MCell:mcell\[0\]\|MCell_1BIT:cell0\[0\]\|D_Latch:latch0 " "Elaborating entity \"D_Latch\" for hierarchy \"Ram:aaa\|MCell:mcell\[0\]\|MCell_1BIT:cell0\[0\]\|D_Latch:latch0\"" {  } { { "MCell.v" "latch0" { Text "D:/HDL/Stack/MCell.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604247038243 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q D_FlipFlip.v(39) " "Verilog HDL Always Construct warning at D_FlipFlip.v(39): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1604247038243 "|Stack|Ram:aaa|MCell:mcell[0]|MCell_1BIT:cell0[0]|D_Latch:latch0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D_FlipFlip.v(39) " "Inferred latch for \"Q\" at D_FlipFlip.v(39)" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604247038244 "|Stack|Ram:aaa|MCell:mcell[0]|MCell_1BIT:cell0[0]|D_Latch:latch0"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604247057330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 23:10:57 2020 " "Processing ended: Sun Nov 01 23:10:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604247057330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604247057330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604247057330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604247057330 ""}
