{
  "module_name": "isp_private.h",
  "hash_id": "c79381d1ead2cfdd5358db21426abb3ee1250a6eaab19e6f42933ec23d977b46",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/hive_isp_css_common/host/isp_private.h",
  "human_readable_source": " \n \n\n#ifndef __ISP_PRIVATE_H_INCLUDED__\n#define __ISP_PRIVATE_H_INCLUDED__\n\n#ifdef HRT_MEMORY_ACCESS\n#include <hrt/api.h>\n#endif\n\n#include \"isp_public.h\"\n\n#include \"device_access.h\"\n\n#include \"assert_support.h\"\n#include \"type_support.h\"\n\nSTORAGE_CLASS_ISP_C void isp_ctrl_store(\n    const isp_ID_t\t\tID,\n    const unsigned int\treg,\n    const hrt_data\t\tvalue)\n{\n\tassert(ID < N_ISP_ID);\n\tassert(ISP_CTRL_BASE[ID] != (hrt_address) - 1);\n#if !defined(HRT_MEMORY_ACCESS)\n\tia_css_device_store_uint32(ISP_CTRL_BASE[ID] + reg * sizeof(hrt_data), value);\n#else\n\thrt_master_port_store_32(ISP_CTRL_BASE[ID] + reg * sizeof(hrt_data), value);\n#endif\n\treturn;\n}\n\nSTORAGE_CLASS_ISP_C hrt_data isp_ctrl_load(\n    const isp_ID_t\t\tID,\n    const unsigned int\treg)\n{\n\tassert(ID < N_ISP_ID);\n\tassert(ISP_CTRL_BASE[ID] != (hrt_address) - 1);\n#if !defined(HRT_MEMORY_ACCESS)\n\treturn ia_css_device_load_uint32(ISP_CTRL_BASE[ID] + reg * sizeof(hrt_data));\n#else\n\treturn hrt_master_port_uload_32(ISP_CTRL_BASE[ID] + reg * sizeof(hrt_data));\n#endif\n}\n\nSTORAGE_CLASS_ISP_C bool isp_ctrl_getbit(\n    const isp_ID_t\t\tID,\n    const unsigned int\treg,\n    const unsigned int\tbit)\n{\n\thrt_data val = isp_ctrl_load(ID, reg);\n\n\treturn (val & (1UL << bit)) != 0;\n}\n\nSTORAGE_CLASS_ISP_C void isp_ctrl_setbit(\n    const isp_ID_t\t\tID,\n    const unsigned int\treg,\n    const unsigned int\tbit)\n{\n\thrt_data\tdata = isp_ctrl_load(ID, reg);\n\n\tisp_ctrl_store(ID, reg, (data | (1UL << bit)));\n\treturn;\n}\n\nSTORAGE_CLASS_ISP_C void isp_ctrl_clearbit(\n    const isp_ID_t\t\tID,\n    const unsigned int\treg,\n    const unsigned int\tbit)\n{\n\thrt_data\tdata = isp_ctrl_load(ID, reg);\n\n\tisp_ctrl_store(ID, reg, (data & ~(1UL << bit)));\n\treturn;\n}\n\nSTORAGE_CLASS_ISP_C void isp_dmem_store(\n    const isp_ID_t\t\tID,\n    unsigned int\t\taddr,\n    const void\t\t*data,\n    const size_t\t\tsize)\n{\n\tassert(ID < N_ISP_ID);\n\tassert(ISP_DMEM_BASE[ID] != (hrt_address) - 1);\n#if !defined(HRT_MEMORY_ACCESS)\n\tia_css_device_store(ISP_DMEM_BASE[ID] + addr, data, size);\n#else\n\thrt_master_port_store(ISP_DMEM_BASE[ID] + addr, data, size);\n#endif\n\treturn;\n}\n\nSTORAGE_CLASS_ISP_C void isp_dmem_load(\n    const isp_ID_t\t\tID,\n    const unsigned int\taddr,\n    void\t\t\t*data,\n    const size_t\t\tsize)\n{\n\tassert(ID < N_ISP_ID);\n\tassert(ISP_DMEM_BASE[ID] != (hrt_address) - 1);\n#if !defined(HRT_MEMORY_ACCESS)\n\tia_css_device_load(ISP_DMEM_BASE[ID] + addr, data, size);\n#else\n\thrt_master_port_load(ISP_DMEM_BASE[ID] + addr, data, size);\n#endif\n\treturn;\n}\n\nSTORAGE_CLASS_ISP_C void isp_dmem_store_uint32(\n    const isp_ID_t\t\tID,\n    unsigned int\t\taddr,\n    const uint32_t\t\tdata)\n{\n\tassert(ID < N_ISP_ID);\n\tassert(ISP_DMEM_BASE[ID] != (hrt_address) - 1);\n\t(void)ID;\n#if !defined(HRT_MEMORY_ACCESS)\n\tia_css_device_store_uint32(ISP_DMEM_BASE[ID] + addr, data);\n#else\n\thrt_master_port_store_32(ISP_DMEM_BASE[ID] + addr, data);\n#endif\n\treturn;\n}\n\nSTORAGE_CLASS_ISP_C uint32_t isp_dmem_load_uint32(\n    const isp_ID_t\t\tID,\n    const unsigned int\taddr)\n{\n\tassert(ID < N_ISP_ID);\n\tassert(ISP_DMEM_BASE[ID] != (hrt_address) - 1);\n\t(void)ID;\n#if !defined(HRT_MEMORY_ACCESS)\n\treturn ia_css_device_load_uint32(ISP_DMEM_BASE[ID] + addr);\n#else\n\treturn hrt_master_port_uload_32(ISP_DMEM_BASE[ID] + addr);\n#endif\n}\n\nSTORAGE_CLASS_ISP_C uint32_t isp_2w_cat_1w(\n    const u16\t\tx0,\n    const uint16_t\t\tx1)\n{\n\tu32 out = ((uint32_t)(x1 & HIVE_ISP_VMEM_MASK) << ISP_VMEM_ELEMBITS)\n\t\t  | (x0 & HIVE_ISP_VMEM_MASK);\n\treturn out;\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}