Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/BaiduNetdiskDownload/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7c1462a465ca41c1a1bff6414ab7c780 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_jpegls_encoder_behav xil_defaultlib.tb_jpegls_encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'tile_width' [C:/Users/password_is_447/Desktop/image_compress/system/system.srcs/sim_1/new/tb_jpegls_encoder.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'tile_height' [C:/Users/password_is_447/Desktop/image_compress/system/system.srcs/sim_1/new/tb_jpegls_encoder.v:128]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addra' [C:/Users/password_is_447/Desktop/image_compress/system/system.srcs/sources_1/imports/src/DataRamIn.v:103]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addrb' [C:/Users/password_is_447/Desktop/image_compress/system/system.srcs/sources_1/imports/src/DataRamIn.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'm' [C:/Users/password_is_447/Desktop/image_compress/system/system.srcs/sources_1/imports/src/RunModeProcessing.v:200]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addra' [C:/Users/password_is_447/Desktop/image_compress/system/system.srcs/sources_1/imports/src/DataRamOut.v:108]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addrb' [C:/Users/password_is_447/Desktop/image_compress/system/system.srcs/sources_1/imports/src/DataRamOut.v:113]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_32x256
Compiling module xil_defaultlib.DataRamIn
Compiling module xil_defaultlib.GetNextSample
Compiling module xil_defaultlib.GolombCoding
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.a_ram13x365
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.b_ram9x365
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c_ram8x365
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.n_ram7x365
Compiling module xil_defaultlib.RegularModeProcessing
Compiling module xil_defaultlib.RunModeProcessing
Compiling module xil_defaultlib.stream_concat
Compiling module xil_defaultlib.jpegls_encoder
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.DataRamOut
Compiling module xil_defaultlib.encoder_top
Compiling module xil_defaultlib.tb_jpegls_encoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_jpegls_encoder_behav
