.. Verilog Design Examples documentation master file, created by
   sphinx-quickstart on Sat Oct  7 15:58:30 2023.
   You can adapt this file completely to your liking, but it should at least
   contain the root `toctree` directive.

Verilog设计实例
===================================================

.. toctree::
   :maxdepth: 1

   FIFO/index

附录
===================================================
.. toctree::
   :maxdepth: 1
   
   appendix/msim_scr