
STM32L476RGT6_HS_Dev_Kit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fd8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08008160  08008160  00009160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081e8  080081e8  0000a128  2**0
                  CONTENTS
  4 .ARM          00000000  080081e8  080081e8  0000a128  2**0
                  CONTENTS
  5 .preinit_array 00000000  080081e8  080081e8  0000a128  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081e8  080081e8  000091e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081ec  080081ec  000091ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000128  20000000  080081f0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d44  20000128  08008318  0000a128  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e6c  08008318  0000ae6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a128  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001741b  00000000  00000000  0000a158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004048  00000000  00000000  00021573  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  000255c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fab  00000000  00000000  00026a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005f57  00000000  00000000  00027a33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e4d9  00000000  00000000  0002d98a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1818  00000000  00000000  0004be63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d67b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005414  00000000  00000000  0013d6c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00142ad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000128 	.word	0x20000128
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008148 	.word	0x08008148

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000012c 	.word	0x2000012c
 80001c4:	08008148 	.word	0x08008148

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08a      	sub	sp, #40	@ 0x28
 80001cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 0314 	add.w	r3, r7, #20
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001de:	4b2e      	ldr	r3, [pc, #184]	@ (8000298 <MX_GPIO_Init+0xd0>)
 80001e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001e2:	4a2d      	ldr	r2, [pc, #180]	@ (8000298 <MX_GPIO_Init+0xd0>)
 80001e4:	f043 0304 	orr.w	r3, r3, #4
 80001e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80001ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000298 <MX_GPIO_Init+0xd0>)
 80001ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001ee:	f003 0304 	and.w	r3, r3, #4
 80001f2:	613b      	str	r3, [r7, #16]
 80001f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80001f6:	4b28      	ldr	r3, [pc, #160]	@ (8000298 <MX_GPIO_Init+0xd0>)
 80001f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001fa:	4a27      	ldr	r2, [pc, #156]	@ (8000298 <MX_GPIO_Init+0xd0>)
 80001fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000202:	4b25      	ldr	r3, [pc, #148]	@ (8000298 <MX_GPIO_Init+0xd0>)
 8000204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800020a:	60fb      	str	r3, [r7, #12]
 800020c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020e:	4b22      	ldr	r3, [pc, #136]	@ (8000298 <MX_GPIO_Init+0xd0>)
 8000210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000212:	4a21      	ldr	r2, [pc, #132]	@ (8000298 <MX_GPIO_Init+0xd0>)
 8000214:	f043 0301 	orr.w	r3, r3, #1
 8000218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800021a:	4b1f      	ldr	r3, [pc, #124]	@ (8000298 <MX_GPIO_Init+0xd0>)
 800021c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800021e:	f003 0301 	and.w	r3, r3, #1
 8000222:	60bb      	str	r3, [r7, #8]
 8000224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000226:	4b1c      	ldr	r3, [pc, #112]	@ (8000298 <MX_GPIO_Init+0xd0>)
 8000228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800022a:	4a1b      	ldr	r2, [pc, #108]	@ (8000298 <MX_GPIO_Init+0xd0>)
 800022c:	f043 0302 	orr.w	r3, r3, #2
 8000230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000232:	4b19      	ldr	r3, [pc, #100]	@ (8000298 <MX_GPIO_Init+0xd0>)
 8000234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000236:	f003 0302 	and.w	r3, r3, #2
 800023a:	607b      	str	r3, [r7, #4]
 800023c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|LED_PIN_B_Pin, GPIO_PIN_RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	210a      	movs	r1, #10
 8000242:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000246:	f000 fedf 	bl	8001008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_G_GPIO_Port, LED_PIN_G_Pin, GPIO_PIN_RESET);
 800024a:	2200      	movs	r2, #0
 800024c:	2110      	movs	r1, #16
 800024e:	4813      	ldr	r0, [pc, #76]	@ (800029c <MX_GPIO_Init+0xd4>)
 8000250:	f000 feda 	bl	8001008 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UWB_PWR_EN_Pin LED_PIN_B_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|LED_PIN_B_Pin;
 8000254:	230a      	movs	r3, #10
 8000256:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000258:	2301      	movs	r3, #1
 800025a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800025c:	2300      	movs	r3, #0
 800025e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000260:	2300      	movs	r3, #0
 8000262:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000264:	f107 0314 	add.w	r3, r7, #20
 8000268:	4619      	mov	r1, r3
 800026a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800026e:	f000 fd21 	bl	8000cb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_PIN_G_Pin */
  GPIO_InitStruct.Pin = LED_PIN_G_Pin;
 8000272:	2310      	movs	r3, #16
 8000274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000276:	2301      	movs	r3, #1
 8000278:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800027a:	2300      	movs	r3, #0
 800027c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800027e:	2300      	movs	r3, #0
 8000280:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_PIN_G_GPIO_Port, &GPIO_InitStruct);
 8000282:	f107 0314 	add.w	r3, r7, #20
 8000286:	4619      	mov	r1, r3
 8000288:	4804      	ldr	r0, [pc, #16]	@ (800029c <MX_GPIO_Init+0xd4>)
 800028a:	f000 fd13 	bl	8000cb4 <HAL_GPIO_Init>

}
 800028e:	bf00      	nop
 8000290:	3728      	adds	r7, #40	@ 0x28
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40021000 	.word	0x40021000
 800029c:	48000800 	.word	0x48000800

080002a0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80002a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002a6:	4a1c      	ldr	r2, [pc, #112]	@ (8000318 <MX_I2C2_Init+0x78>)
 80002a8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80002aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002ac:	4a1b      	ldr	r2, [pc, #108]	@ (800031c <MX_I2C2_Init+0x7c>)
 80002ae:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80002b0:	4b18      	ldr	r3, [pc, #96]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002b6:	4b17      	ldr	r3, [pc, #92]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002b8:	2201      	movs	r2, #1
 80002ba:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002bc:	4b15      	ldr	r3, [pc, #84]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002be:	2200      	movs	r2, #0
 80002c0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80002c2:	4b14      	ldr	r3, [pc, #80]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80002c8:	4b12      	ldr	r3, [pc, #72]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002ce:	4b11      	ldr	r3, [pc, #68]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80002da:	480e      	ldr	r0, [pc, #56]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002dc:	f000 feac 	bl	8001038 <HAL_I2C_Init>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80002e6:	f000 f913 	bl	8000510 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80002ea:	2100      	movs	r1, #0
 80002ec:	4809      	ldr	r0, [pc, #36]	@ (8000314 <MX_I2C2_Init+0x74>)
 80002ee:	f000 ff3e 	bl	800116e <HAL_I2CEx_ConfigAnalogFilter>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80002f8:	f000 f90a 	bl	8000510 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80002fc:	2100      	movs	r1, #0
 80002fe:	4805      	ldr	r0, [pc, #20]	@ (8000314 <MX_I2C2_Init+0x74>)
 8000300:	f000 ff80 	bl	8001204 <HAL_I2CEx_ConfigDigitalFilter>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800030a:	f000 f901 	bl	8000510 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800030e:	bf00      	nop
 8000310:	bd80      	pop	{r7, pc}
 8000312:	bf00      	nop
 8000314:	20000144 	.word	0x20000144
 8000318:	40005800 	.word	0x40005800
 800031c:	10d19ce4 	.word	0x10d19ce4

08000320 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b0ac      	sub	sp, #176	@ 0xb0
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000328:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800032c:	2200      	movs	r2, #0
 800032e:	601a      	str	r2, [r3, #0]
 8000330:	605a      	str	r2, [r3, #4]
 8000332:	609a      	str	r2, [r3, #8]
 8000334:	60da      	str	r2, [r3, #12]
 8000336:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000338:	f107 0314 	add.w	r3, r7, #20
 800033c:	2288      	movs	r2, #136	@ 0x88
 800033e:	2100      	movs	r1, #0
 8000340:	4618      	mov	r0, r3
 8000342:	f007 fed5 	bl	80080f0 <memset>
  if(i2cHandle->Instance==I2C2)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a21      	ldr	r2, [pc, #132]	@ (80003d0 <HAL_I2C_MspInit+0xb0>)
 800034c:	4293      	cmp	r3, r2
 800034e:	d13b      	bne.n	80003c8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000350:	2380      	movs	r3, #128	@ 0x80
 8000352:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000354:	2300      	movs	r3, #0
 8000356:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000358:	f107 0314 	add.w	r3, r7, #20
 800035c:	4618      	mov	r0, r3
 800035e:	f002 ff89 	bl	8003274 <HAL_RCCEx_PeriphCLKConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000368:	f000 f8d2 	bl	8000510 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800036c:	4b19      	ldr	r3, [pc, #100]	@ (80003d4 <HAL_I2C_MspInit+0xb4>)
 800036e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000370:	4a18      	ldr	r2, [pc, #96]	@ (80003d4 <HAL_I2C_MspInit+0xb4>)
 8000372:	f043 0302 	orr.w	r3, r3, #2
 8000376:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000378:	4b16      	ldr	r3, [pc, #88]	@ (80003d4 <HAL_I2C_MspInit+0xb4>)
 800037a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800037c:	f003 0302 	and.w	r3, r3, #2
 8000380:	613b      	str	r3, [r7, #16]
 8000382:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000384:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000388:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800038c:	2312      	movs	r3, #18
 800038e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000392:	2300      	movs	r3, #0
 8000394:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000398:	2303      	movs	r3, #3
 800039a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800039e:	2304      	movs	r3, #4
 80003a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80003a8:	4619      	mov	r1, r3
 80003aa:	480b      	ldr	r0, [pc, #44]	@ (80003d8 <HAL_I2C_MspInit+0xb8>)
 80003ac:	f000 fc82 	bl	8000cb4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80003b0:	4b08      	ldr	r3, [pc, #32]	@ (80003d4 <HAL_I2C_MspInit+0xb4>)
 80003b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003b4:	4a07      	ldr	r2, [pc, #28]	@ (80003d4 <HAL_I2C_MspInit+0xb4>)
 80003b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80003ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80003bc:	4b05      	ldr	r3, [pc, #20]	@ (80003d4 <HAL_I2C_MspInit+0xb4>)
 80003be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80003c4:	60fb      	str	r3, [r7, #12]
 80003c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80003c8:	bf00      	nop
 80003ca:	37b0      	adds	r7, #176	@ 0xb0
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40005800 	.word	0x40005800
 80003d4:	40021000 	.word	0x40021000
 80003d8:	48000400 	.word	0x48000400

080003dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003e0:	f000 fabd 	bl	800095e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003e4:	f000 f836 	bl	8000454 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003e8:	f7ff feee 	bl	80001c8 <MX_GPIO_Init>
  MX_I2C2_Init();
 80003ec:	f7ff ff58 	bl	80002a0 <MX_I2C2_Init>
  MX_RTC_Init();
 80003f0:	f000 f894 	bl	800051c <MX_RTC_Init>
  MX_SPI1_Init();
 80003f4:	f000 f8ec 	bl	80005d0 <MX_SPI1_Init>
  MX_SPI3_Init();
 80003f8:	f000 f928 	bl	800064c <MX_SPI3_Init>
  MX_USB_DEVICE_Init();
 80003fc:	f007 f81c 	bl	8007438 <MX_USB_DEVICE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	HAL_GPIO_WritePin(GPIOA, LED_PIN_B_Pin, GPIO_PIN_SET);
 8000400:	2201      	movs	r2, #1
 8000402:	2108      	movs	r1, #8
 8000404:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000408:	f000 fdfe 	bl	8001008 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800040c:	2032      	movs	r0, #50	@ 0x32
 800040e:	f000 fb1b 	bl	8000a48 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, LED_PIN_B_Pin, GPIO_PIN_RESET);
 8000412:	2200      	movs	r2, #0
 8000414:	2108      	movs	r1, #8
 8000416:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800041a:	f000 fdf5 	bl	8001008 <HAL_GPIO_WritePin>

    CDC_Transmit_FS(TxBuffer, (uint16_t)sizeof(TxBuffer));
 800041e:	211b      	movs	r1, #27
 8000420:	480a      	ldr	r0, [pc, #40]	@ (800044c <main+0x70>)
 8000422:	f007 f8c7 	bl	80075b4 <CDC_Transmit_FS>

    HAL_GPIO_WritePin(GPIOC, LED_PIN_G_Pin, GPIO_PIN_SET);
 8000426:	2201      	movs	r2, #1
 8000428:	2110      	movs	r1, #16
 800042a:	4809      	ldr	r0, [pc, #36]	@ (8000450 <main+0x74>)
 800042c:	f000 fdec 	bl	8001008 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000430:	2032      	movs	r0, #50	@ 0x32
 8000432:	f000 fb09 	bl	8000a48 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_PIN_G_Pin, GPIO_PIN_RESET);
 8000436:	2200      	movs	r2, #0
 8000438:	2110      	movs	r1, #16
 800043a:	4805      	ldr	r0, [pc, #20]	@ (8000450 <main+0x74>)
 800043c:	f000 fde4 	bl	8001008 <HAL_GPIO_WritePin>

	HAL_Delay(900);
 8000440:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8000444:	f000 fb00 	bl	8000a48 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, LED_PIN_B_Pin, GPIO_PIN_SET);
 8000448:	bf00      	nop
 800044a:	e7d9      	b.n	8000400 <main+0x24>
 800044c:	20000000 	.word	0x20000000
 8000450:	48000800 	.word	0x48000800

08000454 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b096      	sub	sp, #88	@ 0x58
 8000458:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800045a:	f107 0314 	add.w	r3, r7, #20
 800045e:	2244      	movs	r2, #68	@ 0x44
 8000460:	2100      	movs	r1, #0
 8000462:	4618      	mov	r0, r3
 8000464:	f007 fe44 	bl	80080f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000468:	463b      	mov	r3, r7
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
 800046e:	605a      	str	r2, [r3, #4]
 8000470:	609a      	str	r2, [r3, #8]
 8000472:	60da      	str	r2, [r3, #12]
 8000474:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000476:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800047a:	f002 f8c3 	bl	8002604 <HAL_PWREx_ControlVoltageScaling>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000484:	f000 f844 	bl	8000510 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000488:	f002 f89e 	bl	80025c8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800048c:	4b1f      	ldr	r3, [pc, #124]	@ (800050c <SystemClock_Config+0xb8>)
 800048e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000492:	4a1e      	ldr	r2, [pc, #120]	@ (800050c <SystemClock_Config+0xb8>)
 8000494:	f023 0318 	bic.w	r3, r3, #24
 8000498:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800049c:	2305      	movs	r3, #5
 800049e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80004a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80004a6:	2301      	movs	r3, #1
 80004a8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004aa:	2302      	movs	r3, #2
 80004ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004ae:	2303      	movs	r3, #3
 80004b0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80004b2:	2301      	movs	r3, #1
 80004b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80004b6:	230a      	movs	r3, #10
 80004b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80004ba:	2307      	movs	r3, #7
 80004bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80004be:	2302      	movs	r3, #2
 80004c0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004c2:	2302      	movs	r3, #2
 80004c4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c6:	f107 0314 	add.w	r3, r7, #20
 80004ca:	4618      	mov	r0, r3
 80004cc:	f002 f900 	bl	80026d0 <HAL_RCC_OscConfig>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d001      	beq.n	80004da <SystemClock_Config+0x86>
  {
    Error_Handler();
 80004d6:	f000 f81b 	bl	8000510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004da:	230f      	movs	r3, #15
 80004dc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004de:	2303      	movs	r3, #3
 80004e0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e2:	2300      	movs	r3, #0
 80004e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004e6:	2300      	movs	r3, #0
 80004e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004ea:	2300      	movs	r3, #0
 80004ec:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80004ee:	463b      	mov	r3, r7
 80004f0:	2104      	movs	r1, #4
 80004f2:	4618      	mov	r0, r3
 80004f4:	f002 fcc8 	bl	8002e88 <HAL_RCC_ClockConfig>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80004fe:	f000 f807 	bl	8000510 <Error_Handler>
  }
}
 8000502:	bf00      	nop
 8000504:	3758      	adds	r7, #88	@ 0x58
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40021000 	.word	0x40021000

08000510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000514:	b672      	cpsid	i
}
 8000516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000518:	bf00      	nop
 800051a:	e7fd      	b.n	8000518 <Error_Handler+0x8>

0800051c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000520:	4b10      	ldr	r3, [pc, #64]	@ (8000564 <MX_RTC_Init+0x48>)
 8000522:	4a11      	ldr	r2, [pc, #68]	@ (8000568 <MX_RTC_Init+0x4c>)
 8000524:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000526:	4b0f      	ldr	r3, [pc, #60]	@ (8000564 <MX_RTC_Init+0x48>)
 8000528:	2200      	movs	r2, #0
 800052a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800052c:	4b0d      	ldr	r3, [pc, #52]	@ (8000564 <MX_RTC_Init+0x48>)
 800052e:	227f      	movs	r2, #127	@ 0x7f
 8000530:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000532:	4b0c      	ldr	r3, [pc, #48]	@ (8000564 <MX_RTC_Init+0x48>)
 8000534:	22ff      	movs	r2, #255	@ 0xff
 8000536:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000538:	4b0a      	ldr	r3, [pc, #40]	@ (8000564 <MX_RTC_Init+0x48>)
 800053a:	2200      	movs	r2, #0
 800053c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800053e:	4b09      	ldr	r3, [pc, #36]	@ (8000564 <MX_RTC_Init+0x48>)
 8000540:	2200      	movs	r2, #0
 8000542:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000544:	4b07      	ldr	r3, [pc, #28]	@ (8000564 <MX_RTC_Init+0x48>)
 8000546:	2200      	movs	r2, #0
 8000548:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800054a:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <MX_RTC_Init+0x48>)
 800054c:	2200      	movs	r2, #0
 800054e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000550:	4804      	ldr	r0, [pc, #16]	@ (8000564 <MX_RTC_Init+0x48>)
 8000552:	f003 fb4b 	bl	8003bec <HAL_RTC_Init>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 800055c:	f7ff ffd8 	bl	8000510 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000560:	bf00      	nop
 8000562:	bd80      	pop	{r7, pc}
 8000564:	20000198 	.word	0x20000198
 8000568:	40002800 	.word	0x40002800

0800056c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b0a4      	sub	sp, #144	@ 0x90
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000574:	f107 0308 	add.w	r3, r7, #8
 8000578:	2288      	movs	r2, #136	@ 0x88
 800057a:	2100      	movs	r1, #0
 800057c:	4618      	mov	r0, r3
 800057e:	f007 fdb7 	bl	80080f0 <memset>
  if(rtcHandle->Instance==RTC)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4a10      	ldr	r2, [pc, #64]	@ (80005c8 <HAL_RTC_MspInit+0x5c>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d118      	bne.n	80005be <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800058c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000590:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000592:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000596:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800059a:	f107 0308 	add.w	r3, r7, #8
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 fe68 	bl	8003274 <HAL_RCCEx_PeriphCLKConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80005aa:	f7ff ffb1 	bl	8000510 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80005ae:	4b07      	ldr	r3, [pc, #28]	@ (80005cc <HAL_RTC_MspInit+0x60>)
 80005b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80005b4:	4a05      	ldr	r2, [pc, #20]	@ (80005cc <HAL_RTC_MspInit+0x60>)
 80005b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80005ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80005be:	bf00      	nop
 80005c0:	3790      	adds	r7, #144	@ 0x90
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40002800 	.word	0x40002800
 80005cc:	40021000 	.word	0x40021000

080005d0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80005d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <MX_SPI1_Init+0x74>)
 80005d6:	4a1c      	ldr	r2, [pc, #112]	@ (8000648 <MX_SPI1_Init+0x78>)
 80005d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005da:	4b1a      	ldr	r3, [pc, #104]	@ (8000644 <MX_SPI1_Init+0x74>)
 80005dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80005e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005e2:	4b18      	ldr	r3, [pc, #96]	@ (8000644 <MX_SPI1_Init+0x74>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80005e8:	4b16      	ldr	r3, [pc, #88]	@ (8000644 <MX_SPI1_Init+0x74>)
 80005ea:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80005ee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005f0:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <MX_SPI1_Init+0x74>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005f6:	4b13      	ldr	r3, [pc, #76]	@ (8000644 <MX_SPI1_Init+0x74>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80005fc:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_SPI1_Init+0x74>)
 80005fe:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000602:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000604:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <MX_SPI1_Init+0x74>)
 8000606:	2200      	movs	r2, #0
 8000608:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800060a:	4b0e      	ldr	r3, [pc, #56]	@ (8000644 <MX_SPI1_Init+0x74>)
 800060c:	2200      	movs	r2, #0
 800060e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000610:	4b0c      	ldr	r3, [pc, #48]	@ (8000644 <MX_SPI1_Init+0x74>)
 8000612:	2200      	movs	r2, #0
 8000614:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000616:	4b0b      	ldr	r3, [pc, #44]	@ (8000644 <MX_SPI1_Init+0x74>)
 8000618:	2200      	movs	r2, #0
 800061a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800061c:	4b09      	ldr	r3, [pc, #36]	@ (8000644 <MX_SPI1_Init+0x74>)
 800061e:	2207      	movs	r2, #7
 8000620:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000622:	4b08      	ldr	r3, [pc, #32]	@ (8000644 <MX_SPI1_Init+0x74>)
 8000624:	2200      	movs	r2, #0
 8000626:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000628:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <MX_SPI1_Init+0x74>)
 800062a:	2208      	movs	r2, #8
 800062c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800062e:	4805      	ldr	r0, [pc, #20]	@ (8000644 <MX_SPI1_Init+0x74>)
 8000630:	f003 fbfa 	bl	8003e28 <HAL_SPI_Init>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800063a:	f7ff ff69 	bl	8000510 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	200001bc 	.word	0x200001bc
 8000648:	40013000 	.word	0x40013000

0800064c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000650:	4b1b      	ldr	r3, [pc, #108]	@ (80006c0 <MX_SPI3_Init+0x74>)
 8000652:	4a1c      	ldr	r2, [pc, #112]	@ (80006c4 <MX_SPI3_Init+0x78>)
 8000654:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000656:	4b1a      	ldr	r3, [pc, #104]	@ (80006c0 <MX_SPI3_Init+0x74>)
 8000658:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800065c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800065e:	4b18      	ldr	r3, [pc, #96]	@ (80006c0 <MX_SPI3_Init+0x74>)
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000664:	4b16      	ldr	r3, [pc, #88]	@ (80006c0 <MX_SPI3_Init+0x74>)
 8000666:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800066a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800066c:	4b14      	ldr	r3, [pc, #80]	@ (80006c0 <MX_SPI3_Init+0x74>)
 800066e:	2200      	movs	r2, #0
 8000670:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000672:	4b13      	ldr	r3, [pc, #76]	@ (80006c0 <MX_SPI3_Init+0x74>)
 8000674:	2200      	movs	r2, #0
 8000676:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000678:	4b11      	ldr	r3, [pc, #68]	@ (80006c0 <MX_SPI3_Init+0x74>)
 800067a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800067e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000680:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <MX_SPI3_Init+0x74>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000686:	4b0e      	ldr	r3, [pc, #56]	@ (80006c0 <MX_SPI3_Init+0x74>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800068c:	4b0c      	ldr	r3, [pc, #48]	@ (80006c0 <MX_SPI3_Init+0x74>)
 800068e:	2200      	movs	r2, #0
 8000690:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000692:	4b0b      	ldr	r3, [pc, #44]	@ (80006c0 <MX_SPI3_Init+0x74>)
 8000694:	2200      	movs	r2, #0
 8000696:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000698:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <MX_SPI3_Init+0x74>)
 800069a:	2207      	movs	r2, #7
 800069c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800069e:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <MX_SPI3_Init+0x74>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006a4:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <MX_SPI3_Init+0x74>)
 80006a6:	2208      	movs	r2, #8
 80006a8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80006aa:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <MX_SPI3_Init+0x74>)
 80006ac:	f003 fbbc 	bl	8003e28 <HAL_SPI_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80006b6:	f7ff ff2b 	bl	8000510 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000220 	.word	0x20000220
 80006c4:	40003c00 	.word	0x40003c00

080006c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b08e      	sub	sp, #56	@ 0x38
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a4c      	ldr	r2, [pc, #304]	@ (8000818 <HAL_SPI_MspInit+0x150>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d145      	bne.n	8000776 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006ea:	4b4c      	ldr	r3, [pc, #304]	@ (800081c <HAL_SPI_MspInit+0x154>)
 80006ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006ee:	4a4b      	ldr	r2, [pc, #300]	@ (800081c <HAL_SPI_MspInit+0x154>)
 80006f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80006f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80006f6:	4b49      	ldr	r3, [pc, #292]	@ (800081c <HAL_SPI_MspInit+0x154>)
 80006f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006fe:	623b      	str	r3, [r7, #32]
 8000700:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	4b46      	ldr	r3, [pc, #280]	@ (800081c <HAL_SPI_MspInit+0x154>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	4a45      	ldr	r2, [pc, #276]	@ (800081c <HAL_SPI_MspInit+0x154>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070e:	4b43      	ldr	r3, [pc, #268]	@ (800081c <HAL_SPI_MspInit+0x154>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	61fb      	str	r3, [r7, #28]
 8000718:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800071a:	4b40      	ldr	r3, [pc, #256]	@ (800081c <HAL_SPI_MspInit+0x154>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	4a3f      	ldr	r2, [pc, #252]	@ (800081c <HAL_SPI_MspInit+0x154>)
 8000720:	f043 0302 	orr.w	r3, r3, #2
 8000724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000726:	4b3d      	ldr	r3, [pc, #244]	@ (800081c <HAL_SPI_MspInit+0x154>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	f003 0302 	and.w	r3, r3, #2
 800072e:	61bb      	str	r3, [r7, #24]
 8000730:	69bb      	ldr	r3, [r7, #24]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000732:	2330      	movs	r3, #48	@ 0x30
 8000734:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000736:	2302      	movs	r3, #2
 8000738:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	2300      	movs	r3, #0
 800073c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800073e:	2303      	movs	r3, #3
 8000740:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000742:	2305      	movs	r3, #5
 8000744:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800074a:	4619      	mov	r1, r3
 800074c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000750:	f000 fab0 	bl	8000cb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000754:	2330      	movs	r3, #48	@ 0x30
 8000756:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000758:	2302      	movs	r3, #2
 800075a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000760:	2303      	movs	r3, #3
 8000762:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000764:	2305      	movs	r3, #5
 8000766:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800076c:	4619      	mov	r1, r3
 800076e:	482c      	ldr	r0, [pc, #176]	@ (8000820 <HAL_SPI_MspInit+0x158>)
 8000770:	f000 faa0 	bl	8000cb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000774:	e04b      	b.n	800080e <HAL_SPI_MspInit+0x146>
  else if(spiHandle->Instance==SPI3)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a2a      	ldr	r2, [pc, #168]	@ (8000824 <HAL_SPI_MspInit+0x15c>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d146      	bne.n	800080e <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000780:	4b26      	ldr	r3, [pc, #152]	@ (800081c <HAL_SPI_MspInit+0x154>)
 8000782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000784:	4a25      	ldr	r2, [pc, #148]	@ (800081c <HAL_SPI_MspInit+0x154>)
 8000786:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800078a:	6593      	str	r3, [r2, #88]	@ 0x58
 800078c:	4b23      	ldr	r3, [pc, #140]	@ (800081c <HAL_SPI_MspInit+0x154>)
 800078e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000790:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000794:	617b      	str	r3, [r7, #20]
 8000796:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000798:	4b20      	ldr	r3, [pc, #128]	@ (800081c <HAL_SPI_MspInit+0x154>)
 800079a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079c:	4a1f      	ldr	r2, [pc, #124]	@ (800081c <HAL_SPI_MspInit+0x154>)
 800079e:	f043 0301 	orr.w	r3, r3, #1
 80007a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007a4:	4b1d      	ldr	r3, [pc, #116]	@ (800081c <HAL_SPI_MspInit+0x154>)
 80007a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a8:	f003 0301 	and.w	r3, r3, #1
 80007ac:	613b      	str	r3, [r7, #16]
 80007ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007b0:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <HAL_SPI_MspInit+0x154>)
 80007b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b4:	4a19      	ldr	r2, [pc, #100]	@ (800081c <HAL_SPI_MspInit+0x154>)
 80007b6:	f043 0304 	orr.w	r3, r3, #4
 80007ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007bc:	4b17      	ldr	r3, [pc, #92]	@ (800081c <HAL_SPI_MspInit+0x154>)
 80007be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c0:	f003 0304 	and.w	r3, r3, #4
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80007c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ce:	2302      	movs	r3, #2
 80007d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007d6:	2303      	movs	r3, #3
 80007d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80007da:	2306      	movs	r3, #6
 80007dc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007e2:	4619      	mov	r1, r3
 80007e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007e8:	f000 fa64 	bl	8000cb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80007ec:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f2:	2302      	movs	r3, #2
 80007f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80007fe:	2306      	movs	r3, #6
 8000800:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000802:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000806:	4619      	mov	r1, r3
 8000808:	4807      	ldr	r0, [pc, #28]	@ (8000828 <HAL_SPI_MspInit+0x160>)
 800080a:	f000 fa53 	bl	8000cb4 <HAL_GPIO_Init>
}
 800080e:	bf00      	nop
 8000810:	3738      	adds	r7, #56	@ 0x38
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40013000 	.word	0x40013000
 800081c:	40021000 	.word	0x40021000
 8000820:	48000400 	.word	0x48000400
 8000824:	40003c00 	.word	0x40003c00
 8000828:	48000800 	.word	0x48000800

0800082c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000832:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <HAL_MspInit+0x44>)
 8000834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000836:	4a0e      	ldr	r2, [pc, #56]	@ (8000870 <HAL_MspInit+0x44>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	6613      	str	r3, [r2, #96]	@ 0x60
 800083e:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <HAL_MspInit+0x44>)
 8000840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800084a:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <HAL_MspInit+0x44>)
 800084c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800084e:	4a08      	ldr	r2, [pc, #32]	@ (8000870 <HAL_MspInit+0x44>)
 8000850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000854:	6593      	str	r3, [r2, #88]	@ 0x58
 8000856:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <HAL_MspInit+0x44>)
 8000858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800085a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800085e:	603b      	str	r3, [r7, #0]
 8000860:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000

08000874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <NMI_Handler+0x4>

0800087c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000880:	bf00      	nop
 8000882:	e7fd      	b.n	8000880 <HardFault_Handler+0x4>

08000884 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <MemManage_Handler+0x4>

0800088c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000890:	bf00      	nop
 8000892:	e7fd      	b.n	8000890 <BusFault_Handler+0x4>

08000894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000898:	bf00      	nop
 800089a:	e7fd      	b.n	8000898 <UsageFault_Handler+0x4>

0800089c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr

080008aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ae:	bf00      	nop
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr

080008b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr

080008c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ca:	f000 f89d 	bl	8000a08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
	...

080008d4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80008d8:	4802      	ldr	r0, [pc, #8]	@ (80008e4 <OTG_FS_IRQHandler+0x10>)
 80008da:	f000 fe1d 	bl	8001518 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20001768 	.word	0x20001768

080008e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <SystemInit+0x20>)
 80008ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008f2:	4a05      	ldr	r2, [pc, #20]	@ (8000908 <SystemInit+0x20>)
 80008f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	e000ed00 	.word	0xe000ed00

0800090c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800090c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000944 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000910:	f7ff ffea 	bl	80008e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000914:	480c      	ldr	r0, [pc, #48]	@ (8000948 <LoopForever+0x6>)
  ldr r1, =_edata
 8000916:	490d      	ldr	r1, [pc, #52]	@ (800094c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000918:	4a0d      	ldr	r2, [pc, #52]	@ (8000950 <LoopForever+0xe>)
  movs r3, #0
 800091a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800091c:	e002      	b.n	8000924 <LoopCopyDataInit>

0800091e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800091e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000920:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000922:	3304      	adds	r3, #4

08000924 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000924:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000926:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000928:	d3f9      	bcc.n	800091e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800092a:	4a0a      	ldr	r2, [pc, #40]	@ (8000954 <LoopForever+0x12>)
  ldr r4, =_ebss
 800092c:	4c0a      	ldr	r4, [pc, #40]	@ (8000958 <LoopForever+0x16>)
  movs r3, #0
 800092e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000930:	e001      	b.n	8000936 <LoopFillZerobss>

08000932 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000932:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000934:	3204      	adds	r2, #4

08000936 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000936:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000938:	d3fb      	bcc.n	8000932 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800093a:	f007 fbe1 	bl	8008100 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800093e:	f7ff fd4d 	bl	80003dc <main>

08000942 <LoopForever>:

LoopForever:
    b LoopForever
 8000942:	e7fe      	b.n	8000942 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000944:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000948:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800094c:	20000128 	.word	0x20000128
  ldr r2, =_sidata
 8000950:	080081f0 	.word	0x080081f0
  ldr r2, =_sbss
 8000954:	20000128 	.word	0x20000128
  ldr r4, =_ebss
 8000958:	20001e6c 	.word	0x20001e6c

0800095c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800095c:	e7fe      	b.n	800095c <ADC1_2_IRQHandler>

0800095e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000964:	2300      	movs	r3, #0
 8000966:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000968:	2003      	movs	r0, #3
 800096a:	f000 f961 	bl	8000c30 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800096e:	200f      	movs	r0, #15
 8000970:	f000 f80e 	bl	8000990 <HAL_InitTick>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d002      	beq.n	8000980 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800097a:	2301      	movs	r3, #1
 800097c:	71fb      	strb	r3, [r7, #7]
 800097e:	e001      	b.n	8000984 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000980:	f7ff ff54 	bl	800082c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000984:	79fb      	ldrb	r3, [r7, #7]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000998:	2300      	movs	r3, #0
 800099a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800099c:	4b17      	ldr	r3, [pc, #92]	@ (80009fc <HAL_InitTick+0x6c>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d023      	beq.n	80009ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80009a4:	4b16      	ldr	r3, [pc, #88]	@ (8000a00 <HAL_InitTick+0x70>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <HAL_InitTick+0x6c>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	4619      	mov	r1, r3
 80009ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ba:	4618      	mov	r0, r3
 80009bc:	f000 f96d 	bl	8000c9a <HAL_SYSTICK_Config>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d10f      	bne.n	80009e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2b0f      	cmp	r3, #15
 80009ca:	d809      	bhi.n	80009e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009cc:	2200      	movs	r2, #0
 80009ce:	6879      	ldr	r1, [r7, #4]
 80009d0:	f04f 30ff 	mov.w	r0, #4294967295
 80009d4:	f000 f937 	bl	8000c46 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000a04 <HAL_InitTick+0x74>)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6013      	str	r3, [r2, #0]
 80009de:	e007      	b.n	80009f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80009e0:	2301      	movs	r3, #1
 80009e2:	73fb      	strb	r3, [r7, #15]
 80009e4:	e004      	b.n	80009f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009e6:	2301      	movs	r3, #1
 80009e8:	73fb      	strb	r3, [r7, #15]
 80009ea:	e001      	b.n	80009f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009ec:	2301      	movs	r3, #1
 80009ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80009f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000024 	.word	0x20000024
 8000a00:	2000001c 	.word	0x2000001c
 8000a04:	20000020 	.word	0x20000020

08000a08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <HAL_IncTick+0x20>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	461a      	mov	r2, r3
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <HAL_IncTick+0x24>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4413      	add	r3, r2
 8000a18:	4a04      	ldr	r2, [pc, #16]	@ (8000a2c <HAL_IncTick+0x24>)
 8000a1a:	6013      	str	r3, [r2, #0]
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	20000024 	.word	0x20000024
 8000a2c:	20000284 	.word	0x20000284

08000a30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  return uwTick;
 8000a34:	4b03      	ldr	r3, [pc, #12]	@ (8000a44 <HAL_GetTick+0x14>)
 8000a36:	681b      	ldr	r3, [r3, #0]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	20000284 	.word	0x20000284

08000a48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a50:	f7ff ffee 	bl	8000a30 <HAL_GetTick>
 8000a54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a60:	d005      	beq.n	8000a6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000a62:	4b0a      	ldr	r3, [pc, #40]	@ (8000a8c <HAL_Delay+0x44>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	461a      	mov	r2, r3
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a6e:	bf00      	nop
 8000a70:	f7ff ffde 	bl	8000a30 <HAL_GetTick>
 8000a74:	4602      	mov	r2, r0
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	68fa      	ldr	r2, [r7, #12]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d8f7      	bhi.n	8000a70 <HAL_Delay+0x28>
  {
  }
}
 8000a80:	bf00      	nop
 8000a82:	bf00      	nop
 8000a84:	3710      	adds	r7, #16
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000024 	.word	0x20000024

08000a90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	f003 0307 	and.w	r3, r3, #7
 8000a9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aa6:	68ba      	ldr	r2, [r7, #8]
 8000aa8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000aac:	4013      	ands	r3, r2
 8000aae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ab8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000abc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ac2:	4a04      	ldr	r2, [pc, #16]	@ (8000ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	60d3      	str	r3, [r2, #12]
}
 8000ac8:	bf00      	nop
 8000aca:	3714      	adds	r7, #20
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000adc:	4b04      	ldr	r3, [pc, #16]	@ (8000af0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	0a1b      	lsrs	r3, r3, #8
 8000ae2:	f003 0307 	and.w	r3, r3, #7
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	db0b      	blt.n	8000b1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	f003 021f 	and.w	r2, r3, #31
 8000b0c:	4907      	ldr	r1, [pc, #28]	@ (8000b2c <__NVIC_EnableIRQ+0x38>)
 8000b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b12:	095b      	lsrs	r3, r3, #5
 8000b14:	2001      	movs	r0, #1
 8000b16:	fa00 f202 	lsl.w	r2, r0, r2
 8000b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b1e:	bf00      	nop
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	e000e100 	.word	0xe000e100

08000b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	6039      	str	r1, [r7, #0]
 8000b3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	db0a      	blt.n	8000b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	490c      	ldr	r1, [pc, #48]	@ (8000b7c <__NVIC_SetPriority+0x4c>)
 8000b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4e:	0112      	lsls	r2, r2, #4
 8000b50:	b2d2      	uxtb	r2, r2
 8000b52:	440b      	add	r3, r1
 8000b54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b58:	e00a      	b.n	8000b70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	b2da      	uxtb	r2, r3
 8000b5e:	4908      	ldr	r1, [pc, #32]	@ (8000b80 <__NVIC_SetPriority+0x50>)
 8000b60:	79fb      	ldrb	r3, [r7, #7]
 8000b62:	f003 030f 	and.w	r3, r3, #15
 8000b66:	3b04      	subs	r3, #4
 8000b68:	0112      	lsls	r2, r2, #4
 8000b6a:	b2d2      	uxtb	r2, r2
 8000b6c:	440b      	add	r3, r1
 8000b6e:	761a      	strb	r2, [r3, #24]
}
 8000b70:	bf00      	nop
 8000b72:	370c      	adds	r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000e100 	.word	0xe000e100
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b089      	sub	sp, #36	@ 0x24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	f003 0307 	and.w	r3, r3, #7
 8000b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	f1c3 0307 	rsb	r3, r3, #7
 8000b9e:	2b04      	cmp	r3, #4
 8000ba0:	bf28      	it	cs
 8000ba2:	2304      	movcs	r3, #4
 8000ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ba6:	69fb      	ldr	r3, [r7, #28]
 8000ba8:	3304      	adds	r3, #4
 8000baa:	2b06      	cmp	r3, #6
 8000bac:	d902      	bls.n	8000bb4 <NVIC_EncodePriority+0x30>
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	3b03      	subs	r3, #3
 8000bb2:	e000      	b.n	8000bb6 <NVIC_EncodePriority+0x32>
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc2:	43da      	mvns	r2, r3
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	401a      	ands	r2, r3
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd6:	43d9      	mvns	r1, r3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	4313      	orrs	r3, r2
         );
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3724      	adds	r7, #36	@ 0x24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
	...

08000bec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bfc:	d301      	bcc.n	8000c02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e00f      	b.n	8000c22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c02:	4a0a      	ldr	r2, [pc, #40]	@ (8000c2c <SysTick_Config+0x40>)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c0a:	210f      	movs	r1, #15
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	f7ff ff8e 	bl	8000b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c14:	4b05      	ldr	r3, [pc, #20]	@ (8000c2c <SysTick_Config+0x40>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c1a:	4b04      	ldr	r3, [pc, #16]	@ (8000c2c <SysTick_Config+0x40>)
 8000c1c:	2207      	movs	r2, #7
 8000c1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c20:	2300      	movs	r3, #0
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	e000e010 	.word	0xe000e010

08000c30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f7ff ff29 	bl	8000a90 <__NVIC_SetPriorityGrouping>
}
 8000c3e:	bf00      	nop
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b086      	sub	sp, #24
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	60b9      	str	r1, [r7, #8]
 8000c50:	607a      	str	r2, [r7, #4]
 8000c52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c58:	f7ff ff3e 	bl	8000ad8 <__NVIC_GetPriorityGrouping>
 8000c5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	68b9      	ldr	r1, [r7, #8]
 8000c62:	6978      	ldr	r0, [r7, #20]
 8000c64:	f7ff ff8e 	bl	8000b84 <NVIC_EncodePriority>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c6e:	4611      	mov	r1, r2
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff ff5d 	bl	8000b30 <__NVIC_SetPriority>
}
 8000c76:	bf00      	nop
 8000c78:	3718      	adds	r7, #24
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b082      	sub	sp, #8
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	4603      	mov	r3, r0
 8000c86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff ff31 	bl	8000af4 <__NVIC_EnableIRQ>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	b082      	sub	sp, #8
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f7ff ffa2 	bl	8000bec <SysTick_Config>
 8000ca8:	4603      	mov	r3, r0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b087      	sub	sp, #28
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cc2:	e17f      	b.n	8000fc4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	2101      	movs	r1, #1
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f000 8171 	beq.w	8000fbe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f003 0303 	and.w	r3, r3, #3
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d005      	beq.n	8000cf4 <HAL_GPIO_Init+0x40>
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 0303 	and.w	r3, r3, #3
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	d130      	bne.n	8000d56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	2203      	movs	r2, #3
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	43db      	mvns	r3, r3
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	68da      	ldr	r2, [r3, #12]
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43db      	mvns	r3, r3
 8000d34:	693a      	ldr	r2, [r7, #16]
 8000d36:	4013      	ands	r3, r2
 8000d38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	091b      	lsrs	r3, r3, #4
 8000d40:	f003 0201 	and.w	r2, r3, #1
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f003 0303 	and.w	r3, r3, #3
 8000d5e:	2b03      	cmp	r3, #3
 8000d60:	d118      	bne.n	8000d94 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000d68:	2201      	movs	r2, #1
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d70:	43db      	mvns	r3, r3
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4013      	ands	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	08db      	lsrs	r3, r3, #3
 8000d7e:	f003 0201 	and.w	r2, r3, #1
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	fa02 f303 	lsl.w	r3, r2, r3
 8000d88:	693a      	ldr	r2, [r7, #16]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	693a      	ldr	r2, [r7, #16]
 8000d92:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 0303 	and.w	r3, r3, #3
 8000d9c:	2b03      	cmp	r3, #3
 8000d9e:	d017      	beq.n	8000dd0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2203      	movs	r2, #3
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f003 0303 	and.w	r3, r3, #3
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d123      	bne.n	8000e24 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	08da      	lsrs	r2, r3, #3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	3208      	adds	r2, #8
 8000de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000de8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	f003 0307 	and.w	r3, r3, #7
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	220f      	movs	r2, #15
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	691a      	ldr	r2, [r3, #16]
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	08da      	lsrs	r2, r3, #3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	3208      	adds	r2, #8
 8000e1e:	6939      	ldr	r1, [r7, #16]
 8000e20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	2203      	movs	r2, #3
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	43db      	mvns	r3, r3
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f003 0203 	and.w	r2, r3, #3
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	693a      	ldr	r2, [r7, #16]
 8000e56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	f000 80ac 	beq.w	8000fbe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e66:	4b5f      	ldr	r3, [pc, #380]	@ (8000fe4 <HAL_GPIO_Init+0x330>)
 8000e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e6a:	4a5e      	ldr	r2, [pc, #376]	@ (8000fe4 <HAL_GPIO_Init+0x330>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e72:	4b5c      	ldr	r3, [pc, #368]	@ (8000fe4 <HAL_GPIO_Init+0x330>)
 8000e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	60bb      	str	r3, [r7, #8]
 8000e7c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e7e:	4a5a      	ldr	r2, [pc, #360]	@ (8000fe8 <HAL_GPIO_Init+0x334>)
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	089b      	lsrs	r3, r3, #2
 8000e84:	3302      	adds	r3, #2
 8000e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	f003 0303 	and.w	r3, r3, #3
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	220f      	movs	r2, #15
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	43db      	mvns	r3, r3
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ea8:	d025      	beq.n	8000ef6 <HAL_GPIO_Init+0x242>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4a4f      	ldr	r2, [pc, #316]	@ (8000fec <HAL_GPIO_Init+0x338>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d01f      	beq.n	8000ef2 <HAL_GPIO_Init+0x23e>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a4e      	ldr	r2, [pc, #312]	@ (8000ff0 <HAL_GPIO_Init+0x33c>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d019      	beq.n	8000eee <HAL_GPIO_Init+0x23a>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a4d      	ldr	r2, [pc, #308]	@ (8000ff4 <HAL_GPIO_Init+0x340>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d013      	beq.n	8000eea <HAL_GPIO_Init+0x236>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a4c      	ldr	r2, [pc, #304]	@ (8000ff8 <HAL_GPIO_Init+0x344>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d00d      	beq.n	8000ee6 <HAL_GPIO_Init+0x232>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a4b      	ldr	r2, [pc, #300]	@ (8000ffc <HAL_GPIO_Init+0x348>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d007      	beq.n	8000ee2 <HAL_GPIO_Init+0x22e>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a4a      	ldr	r2, [pc, #296]	@ (8001000 <HAL_GPIO_Init+0x34c>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d101      	bne.n	8000ede <HAL_GPIO_Init+0x22a>
 8000eda:	2306      	movs	r3, #6
 8000edc:	e00c      	b.n	8000ef8 <HAL_GPIO_Init+0x244>
 8000ede:	2307      	movs	r3, #7
 8000ee0:	e00a      	b.n	8000ef8 <HAL_GPIO_Init+0x244>
 8000ee2:	2305      	movs	r3, #5
 8000ee4:	e008      	b.n	8000ef8 <HAL_GPIO_Init+0x244>
 8000ee6:	2304      	movs	r3, #4
 8000ee8:	e006      	b.n	8000ef8 <HAL_GPIO_Init+0x244>
 8000eea:	2303      	movs	r3, #3
 8000eec:	e004      	b.n	8000ef8 <HAL_GPIO_Init+0x244>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	e002      	b.n	8000ef8 <HAL_GPIO_Init+0x244>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e000      	b.n	8000ef8 <HAL_GPIO_Init+0x244>
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	697a      	ldr	r2, [r7, #20]
 8000efa:	f002 0203 	and.w	r2, r2, #3
 8000efe:	0092      	lsls	r2, r2, #2
 8000f00:	4093      	lsls	r3, r2
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f08:	4937      	ldr	r1, [pc, #220]	@ (8000fe8 <HAL_GPIO_Init+0x334>)
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	089b      	lsrs	r3, r3, #2
 8000f0e:	3302      	adds	r3, #2
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f16:	4b3b      	ldr	r3, [pc, #236]	@ (8001004 <HAL_GPIO_Init+0x350>)
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	4013      	ands	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d003      	beq.n	8000f3a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f3a:	4a32      	ldr	r2, [pc, #200]	@ (8001004 <HAL_GPIO_Init+0x350>)
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f40:	4b30      	ldr	r3, [pc, #192]	@ (8001004 <HAL_GPIO_Init+0x350>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d003      	beq.n	8000f64 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f64:	4a27      	ldr	r2, [pc, #156]	@ (8001004 <HAL_GPIO_Init+0x350>)
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000f6a:	4b26      	ldr	r3, [pc, #152]	@ (8001004 <HAL_GPIO_Init+0x350>)
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	43db      	mvns	r3, r3
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	4013      	ands	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000f8e:	4a1d      	ldr	r2, [pc, #116]	@ (8001004 <HAL_GPIO_Init+0x350>)
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000f94:	4b1b      	ldr	r3, [pc, #108]	@ (8001004 <HAL_GPIO_Init+0x350>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d003      	beq.n	8000fb8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fb8:	4a12      	ldr	r2, [pc, #72]	@ (8001004 <HAL_GPIO_Init+0x350>)
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	fa22 f303 	lsr.w	r3, r2, r3
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f47f ae78 	bne.w	8000cc4 <HAL_GPIO_Init+0x10>
  }
}
 8000fd4:	bf00      	nop
 8000fd6:	bf00      	nop
 8000fd8:	371c      	adds	r7, #28
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	40010000 	.word	0x40010000
 8000fec:	48000400 	.word	0x48000400
 8000ff0:	48000800 	.word	0x48000800
 8000ff4:	48000c00 	.word	0x48000c00
 8000ff8:	48001000 	.word	0x48001000
 8000ffc:	48001400 	.word	0x48001400
 8001000:	48001800 	.word	0x48001800
 8001004:	40010400 	.word	0x40010400

08001008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	460b      	mov	r3, r1
 8001012:	807b      	strh	r3, [r7, #2]
 8001014:	4613      	mov	r3, r2
 8001016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001018:	787b      	ldrb	r3, [r7, #1]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800101e:	887a      	ldrh	r2, [r7, #2]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001024:	e002      	b.n	800102c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001026:	887a      	ldrh	r2, [r7, #2]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d101      	bne.n	800104a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e08d      	b.n	8001166 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001050:	b2db      	uxtb	r3, r3
 8001052:	2b00      	cmp	r3, #0
 8001054:	d106      	bne.n	8001064 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff f95e 	bl	8000320 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2224      	movs	r2, #36	@ 0x24
 8001068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f022 0201 	bic.w	r2, r2, #1
 800107a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	685a      	ldr	r2, [r3, #4]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001088:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	689a      	ldr	r2, [r3, #8]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001098:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d107      	bne.n	80010b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	689a      	ldr	r2, [r3, #8]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	e006      	b.n	80010c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	689a      	ldr	r2, [r3, #8]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80010be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d108      	bne.n	80010da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	685a      	ldr	r2, [r3, #4]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	e007      	b.n	80010ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80010e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	6812      	ldr	r2, [r2, #0]
 80010f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68da      	ldr	r2, [r3, #12]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800110c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	691a      	ldr	r2, [r3, #16]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	430a      	orrs	r2, r1
 8001126:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	69d9      	ldr	r1, [r3, #28]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a1a      	ldr	r2, [r3, #32]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	430a      	orrs	r2, r1
 8001136:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f042 0201 	orr.w	r2, r2, #1
 8001146:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2220      	movs	r2, #32
 8001152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800116e:	b480      	push	{r7}
 8001170:	b083      	sub	sp, #12
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
 8001176:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b20      	cmp	r3, #32
 8001182:	d138      	bne.n	80011f6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800118a:	2b01      	cmp	r3, #1
 800118c:	d101      	bne.n	8001192 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800118e:	2302      	movs	r3, #2
 8001190:	e032      	b.n	80011f8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2201      	movs	r2, #1
 8001196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2224      	movs	r2, #36	@ 0x24
 800119e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f022 0201 	bic.w	r2, r2, #1
 80011b0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80011c0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	6819      	ldr	r1, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	430a      	orrs	r2, r1
 80011d0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f042 0201 	orr.w	r2, r2, #1
 80011e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2220      	movs	r2, #32
 80011e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2200      	movs	r2, #0
 80011ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80011f2:	2300      	movs	r3, #0
 80011f4:	e000      	b.n	80011f8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80011f6:	2302      	movs	r3, #2
  }
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b20      	cmp	r3, #32
 8001218:	d139      	bne.n	800128e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001220:	2b01      	cmp	r3, #1
 8001222:	d101      	bne.n	8001228 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001224:	2302      	movs	r3, #2
 8001226:	e033      	b.n	8001290 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2201      	movs	r2, #1
 800122c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2224      	movs	r2, #36	@ 0x24
 8001234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f022 0201 	bic.w	r2, r2, #1
 8001246:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001256:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	021b      	lsls	r3, r3, #8
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	4313      	orrs	r3, r2
 8001260:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f042 0201 	orr.w	r2, r2, #1
 8001278:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2220      	movs	r2, #32
 800127e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2200      	movs	r2, #0
 8001286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800128a:	2300      	movs	r3, #0
 800128c:	e000      	b.n	8001290 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800128e:	2302      	movs	r3, #2
  }
}
 8001290:	4618      	mov	r0, r3
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af02      	add	r7, sp, #8
 80012a2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e101      	b.n	80014b2 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d106      	bne.n	80012c8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f006 fad0 	bl	8007868 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2203      	movs	r2, #3
 80012cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f002 ff21 	bl	8004122 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6818      	ldr	r0, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	7c1a      	ldrb	r2, [r3, #16]
 80012e8:	f88d 2000 	strb.w	r2, [sp]
 80012ec:	3304      	adds	r3, #4
 80012ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012f0:	f002 fe3d 	bl	8003f6e <USB_CoreInit>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d005      	beq.n	8001306 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2202      	movs	r2, #2
 80012fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
 8001304:	e0d5      	b.n	80014b2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2100      	movs	r1, #0
 800130c:	4618      	mov	r0, r3
 800130e:	f002 ff19 	bl	8004144 <USB_SetCurrentMode>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d005      	beq.n	8001324 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2202      	movs	r2, #2
 800131c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e0c6      	b.n	80014b2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001324:	2300      	movs	r3, #0
 8001326:	73fb      	strb	r3, [r7, #15]
 8001328:	e04a      	b.n	80013c0 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800132a:	7bfa      	ldrb	r2, [r7, #15]
 800132c:	6879      	ldr	r1, [r7, #4]
 800132e:	4613      	mov	r3, r2
 8001330:	00db      	lsls	r3, r3, #3
 8001332:	4413      	add	r3, r2
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	440b      	add	r3, r1
 8001338:	3315      	adds	r3, #21
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800133e:	7bfa      	ldrb	r2, [r7, #15]
 8001340:	6879      	ldr	r1, [r7, #4]
 8001342:	4613      	mov	r3, r2
 8001344:	00db      	lsls	r3, r3, #3
 8001346:	4413      	add	r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3314      	adds	r3, #20
 800134e:	7bfa      	ldrb	r2, [r7, #15]
 8001350:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001352:	7bfa      	ldrb	r2, [r7, #15]
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	b298      	uxth	r0, r3
 8001358:	6879      	ldr	r1, [r7, #4]
 800135a:	4613      	mov	r3, r2
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	4413      	add	r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	440b      	add	r3, r1
 8001364:	332e      	adds	r3, #46	@ 0x2e
 8001366:	4602      	mov	r2, r0
 8001368:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800136a:	7bfa      	ldrb	r2, [r7, #15]
 800136c:	6879      	ldr	r1, [r7, #4]
 800136e:	4613      	mov	r3, r2
 8001370:	00db      	lsls	r3, r3, #3
 8001372:	4413      	add	r3, r2
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	440b      	add	r3, r1
 8001378:	3318      	adds	r3, #24
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800137e:	7bfa      	ldrb	r2, [r7, #15]
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	4613      	mov	r3, r2
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	4413      	add	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	440b      	add	r3, r1
 800138c:	331c      	adds	r3, #28
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001392:	7bfa      	ldrb	r2, [r7, #15]
 8001394:	6879      	ldr	r1, [r7, #4]
 8001396:	4613      	mov	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	4413      	add	r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	440b      	add	r3, r1
 80013a0:	3320      	adds	r3, #32
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80013a6:	7bfa      	ldrb	r2, [r7, #15]
 80013a8:	6879      	ldr	r1, [r7, #4]
 80013aa:	4613      	mov	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	4413      	add	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	440b      	add	r3, r1
 80013b4:	3324      	adds	r3, #36	@ 0x24
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	3301      	adds	r3, #1
 80013be:	73fb      	strb	r3, [r7, #15]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	791b      	ldrb	r3, [r3, #4]
 80013c4:	7bfa      	ldrb	r2, [r7, #15]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d3af      	bcc.n	800132a <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013ca:	2300      	movs	r3, #0
 80013cc:	73fb      	strb	r3, [r7, #15]
 80013ce:	e044      	b.n	800145a <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80013d0:	7bfa      	ldrb	r2, [r7, #15]
 80013d2:	6879      	ldr	r1, [r7, #4]
 80013d4:	4613      	mov	r3, r2
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	4413      	add	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	440b      	add	r3, r1
 80013de:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80013e6:	7bfa      	ldrb	r2, [r7, #15]
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	4613      	mov	r3, r2
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4413      	add	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	440b      	add	r3, r1
 80013f4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80013f8:	7bfa      	ldrb	r2, [r7, #15]
 80013fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80013fc:	7bfa      	ldrb	r2, [r7, #15]
 80013fe:	6879      	ldr	r1, [r7, #4]
 8001400:	4613      	mov	r3, r2
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	4413      	add	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	440b      	add	r3, r1
 800140a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001412:	7bfa      	ldrb	r2, [r7, #15]
 8001414:	6879      	ldr	r1, [r7, #4]
 8001416:	4613      	mov	r3, r2
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001428:	7bfa      	ldrb	r2, [r7, #15]
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	4613      	mov	r3, r2
 800142e:	00db      	lsls	r3, r3, #3
 8001430:	4413      	add	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	440b      	add	r3, r1
 8001436:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800143e:	7bfa      	ldrb	r2, [r7, #15]
 8001440:	6879      	ldr	r1, [r7, #4]
 8001442:	4613      	mov	r3, r2
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	4413      	add	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	440b      	add	r3, r1
 800144c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	3301      	adds	r3, #1
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	791b      	ldrb	r3, [r3, #4]
 800145e:	7bfa      	ldrb	r2, [r7, #15]
 8001460:	429a      	cmp	r2, r3
 8001462:	d3b5      	bcc.n	80013d0 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	7c1a      	ldrb	r2, [r3, #16]
 800146c:	f88d 2000 	strb.w	r2, [sp]
 8001470:	3304      	adds	r3, #4
 8001472:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001474:	f002 feb2 	bl	80041dc <USB_DevInit>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d005      	beq.n	800148a <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2202      	movs	r2, #2
 8001482:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e013      	b.n	80014b2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	7b1b      	ldrb	r3, [r3, #12]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d102      	bne.n	80014a6 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f001 f86d 	bl	8002580 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f003 fe69 	bl	8005182 <USB_DevDisconnect>

  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b084      	sub	sp, #16
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d101      	bne.n	80014d6 <HAL_PCD_Start+0x1c>
 80014d2:	2302      	movs	r3, #2
 80014d4:	e01c      	b.n	8001510 <HAL_PCD_Start+0x56>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2201      	movs	r2, #1
 80014da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	7b5b      	ldrb	r3, [r3, #13]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d105      	bne.n	80014f2 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ea:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f002 fe02 	bl	8004100 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f003 fe1d 	bl	8005140 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800150e:	2300      	movs	r3, #0
}
 8001510:	4618      	mov	r0, r3
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001518:	b590      	push	{r4, r7, lr}
 800151a:	b08d      	sub	sp, #52	@ 0x34
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001526:	6a3b      	ldr	r3, [r7, #32]
 8001528:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f003 fedb 	bl	80052ea <USB_GetMode>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	f040 8481 	bne.w	8001e3e <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4618      	mov	r0, r3
 8001542:	f003 fe3f 	bl	80051c4 <USB_ReadInterrupts>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	f000 8477 	beq.w	8001e3c <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	0a1b      	lsrs	r3, r3, #8
 8001558:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f003 fe2c 	bl	80051c4 <USB_ReadInterrupts>
 800156c:	4603      	mov	r3, r0
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	2b02      	cmp	r3, #2
 8001574:	d107      	bne.n	8001586 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	695a      	ldr	r2, [r3, #20]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f002 0202 	and.w	r2, r2, #2
 8001584:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f003 fe1a 	bl	80051c4 <USB_ReadInterrupts>
 8001590:	4603      	mov	r3, r0
 8001592:	f003 0310 	and.w	r3, r3, #16
 8001596:	2b10      	cmp	r3, #16
 8001598:	d161      	bne.n	800165e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	699a      	ldr	r2, [r3, #24]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f022 0210 	bic.w	r2, r2, #16
 80015a8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80015aa:	6a3b      	ldr	r3, [r7, #32]
 80015ac:	6a1b      	ldr	r3, [r3, #32]
 80015ae:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	f003 020f 	and.w	r2, r3, #15
 80015b6:	4613      	mov	r3, r2
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	4413      	add	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	4413      	add	r3, r2
 80015c6:	3304      	adds	r3, #4
 80015c8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	0c5b      	lsrs	r3, r3, #17
 80015ce:	f003 030f 	and.w	r3, r3, #15
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d124      	bne.n	8001620 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80015dc:	4013      	ands	r3, r2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d035      	beq.n	800164e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	091b      	lsrs	r3, r3, #4
 80015ea:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	461a      	mov	r2, r3
 80015f4:	6a38      	ldr	r0, [r7, #32]
 80015f6:	f003 fc51 	bl	8004e9c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	091b      	lsrs	r3, r3, #4
 8001602:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001606:	441a      	add	r2, r3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	695a      	ldr	r2, [r3, #20]
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	091b      	lsrs	r3, r3, #4
 8001614:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001618:	441a      	add	r2, r3
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	615a      	str	r2, [r3, #20]
 800161e:	e016      	b.n	800164e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	0c5b      	lsrs	r3, r3, #17
 8001624:	f003 030f 	and.w	r3, r3, #15
 8001628:	2b06      	cmp	r3, #6
 800162a:	d110      	bne.n	800164e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001632:	2208      	movs	r2, #8
 8001634:	4619      	mov	r1, r3
 8001636:	6a38      	ldr	r0, [r7, #32]
 8001638:	f003 fc30 	bl	8004e9c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	695a      	ldr	r2, [r3, #20]
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	091b      	lsrs	r3, r3, #4
 8001644:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001648:	441a      	add	r2, r3
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	699a      	ldr	r2, [r3, #24]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f042 0210 	orr.w	r2, r2, #16
 800165c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f003 fdae 	bl	80051c4 <USB_ReadInterrupts>
 8001668:	4603      	mov	r3, r0
 800166a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800166e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001672:	f040 80a7 	bne.w	80017c4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001676:	2300      	movs	r3, #0
 8001678:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4618      	mov	r0, r3
 8001680:	f003 fdb3 	bl	80051ea <USB_ReadDevAllOutEpInterrupt>
 8001684:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001686:	e099      	b.n	80017bc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	2b00      	cmp	r3, #0
 8001690:	f000 808e 	beq.w	80017b0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	4611      	mov	r1, r2
 800169e:	4618      	mov	r0, r3
 80016a0:	f003 fdd7 	bl	8005252 <USB_ReadDevOutEPInterrupt>
 80016a4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	f003 0301 	and.w	r3, r3, #1
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d00c      	beq.n	80016ca <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80016b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b2:	015a      	lsls	r2, r3, #5
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	4413      	add	r3, r2
 80016b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016bc:	461a      	mov	r2, r3
 80016be:	2301      	movs	r3, #1
 80016c0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80016c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f000 fe81 	bl	80023cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	f003 0308 	and.w	r3, r3, #8
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d00c      	beq.n	80016ee <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80016d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d6:	015a      	lsls	r2, r3, #5
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	4413      	add	r3, r2
 80016dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016e0:	461a      	mov	r2, r3
 80016e2:	2308      	movs	r3, #8
 80016e4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80016e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 febd 	bl	8002468 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	f003 0310 	and.w	r3, r3, #16
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d008      	beq.n	800170a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80016f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fa:	015a      	lsls	r2, r3, #5
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	4413      	add	r3, r2
 8001700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001704:	461a      	mov	r2, r3
 8001706:	2310      	movs	r3, #16
 8001708:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	f003 0302 	and.w	r3, r3, #2
 8001710:	2b00      	cmp	r3, #0
 8001712:	d030      	beq.n	8001776 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	695b      	ldr	r3, [r3, #20]
 8001718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800171c:	2b80      	cmp	r3, #128	@ 0x80
 800171e:	d109      	bne.n	8001734 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	69fa      	ldr	r2, [r7, #28]
 800172a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800172e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001732:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001734:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001736:	4613      	mov	r3, r2
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	4413      	add	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	4413      	add	r3, r2
 8001746:	3304      	adds	r3, #4
 8001748:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	78db      	ldrb	r3, [r3, #3]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d108      	bne.n	8001764 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	2200      	movs	r2, #0
 8001756:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175a:	b2db      	uxtb	r3, r3
 800175c:	4619      	mov	r1, r3
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f006 f9d6 	bl	8007b10 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001766:	015a      	lsls	r2, r3, #5
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	4413      	add	r3, r2
 800176c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001770:	461a      	mov	r2, r3
 8001772:	2302      	movs	r3, #2
 8001774:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	f003 0320 	and.w	r3, r3, #32
 800177c:	2b00      	cmp	r3, #0
 800177e:	d008      	beq.n	8001792 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001782:	015a      	lsls	r2, r3, #5
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	4413      	add	r3, r2
 8001788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800178c:	461a      	mov	r2, r3
 800178e:	2320      	movs	r3, #32
 8001790:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d009      	beq.n	80017b0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179e:	015a      	lsls	r2, r3, #5
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	4413      	add	r3, r2
 80017a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80017a8:	461a      	mov	r2, r3
 80017aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017ae:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80017b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b2:	3301      	adds	r3, #1
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80017b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017b8:	085b      	lsrs	r3, r3, #1
 80017ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80017bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f47f af62 	bne.w	8001688 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f003 fcfb 	bl	80051c4 <USB_ReadInterrupts>
 80017ce:	4603      	mov	r3, r0
 80017d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80017d8:	f040 80a4 	bne.w	8001924 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f003 fd1c 	bl	800521e <USB_ReadDevAllInEpInterrupt>
 80017e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80017e8:	2300      	movs	r3, #0
 80017ea:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80017ec:	e096      	b.n	800191c <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80017ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 808b 	beq.w	8001910 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001800:	b2d2      	uxtb	r2, r2
 8001802:	4611      	mov	r1, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f003 fd42 	bl	800528e <USB_ReadDevInEPInterrupt>
 800180a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b00      	cmp	r3, #0
 8001814:	d020      	beq.n	8001858 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001818:	f003 030f 	and.w	r3, r3, #15
 800181c:	2201      	movs	r2, #1
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800182a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	43db      	mvns	r3, r3
 8001830:	69f9      	ldr	r1, [r7, #28]
 8001832:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001836:	4013      	ands	r3, r2
 8001838:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800183a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183c:	015a      	lsls	r2, r3, #5
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	4413      	add	r3, r2
 8001842:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001846:	461a      	mov	r2, r3
 8001848:	2301      	movs	r3, #1
 800184a:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	b2db      	uxtb	r3, r3
 8001850:	4619      	mov	r1, r3
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f006 f8c7 	bl	80079e6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	f003 0308 	and.w	r3, r3, #8
 800185e:	2b00      	cmp	r3, #0
 8001860:	d008      	beq.n	8001874 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001864:	015a      	lsls	r2, r3, #5
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	4413      	add	r3, r2
 800186a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800186e:	461a      	mov	r2, r3
 8001870:	2308      	movs	r3, #8
 8001872:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	f003 0310 	and.w	r3, r3, #16
 800187a:	2b00      	cmp	r3, #0
 800187c:	d008      	beq.n	8001890 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800187e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001880:	015a      	lsls	r2, r3, #5
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	4413      	add	r3, r2
 8001886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800188a:	461a      	mov	r2, r3
 800188c:	2310      	movs	r3, #16
 800188e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001896:	2b00      	cmp	r3, #0
 8001898:	d008      	beq.n	80018ac <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189c:	015a      	lsls	r2, r3, #5
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	4413      	add	r3, r2
 80018a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018a6:	461a      	mov	r2, r3
 80018a8:	2340      	movs	r3, #64	@ 0x40
 80018aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d023      	beq.n	80018fe <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80018b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80018b8:	6a38      	ldr	r0, [r7, #32]
 80018ba:	f002 fdd7 	bl	800446c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80018be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018c0:	4613      	mov	r3, r2
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	3310      	adds	r3, #16
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	3304      	adds	r3, #4
 80018d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	78db      	ldrb	r3, [r3, #3]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d108      	bne.n	80018ec <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	2200      	movs	r2, #0
 80018de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80018e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4619      	mov	r1, r3
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f006 f924 	bl	8007b34 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80018ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ee:	015a      	lsls	r2, r3, #5
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	4413      	add	r3, r2
 80018f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018f8:	461a      	mov	r2, r3
 80018fa:	2302      	movs	r3, #2
 80018fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001908:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f000 fcd6 	bl	80022bc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001912:	3301      	adds	r3, #1
 8001914:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001918:	085b      	lsrs	r3, r3, #1
 800191a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800191c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800191e:	2b00      	cmp	r3, #0
 8001920:	f47f af65 	bne.w	80017ee <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f003 fc4b 	bl	80051c4 <USB_ReadInterrupts>
 800192e:	4603      	mov	r3, r0
 8001930:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001934:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001938:	d122      	bne.n	8001980 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	69fa      	ldr	r2, [r7, #28]
 8001944:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001948:	f023 0301 	bic.w	r3, r3, #1
 800194c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001954:	2b01      	cmp	r3, #1
 8001956:	d108      	bne.n	800196a <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001960:	2100      	movs	r1, #0
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f006 fb58 	bl	8008018 <HAL_PCDEx_LPM_Callback>
 8001968:	e002      	b.n	8001970 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f006 f8a8 	bl	8007ac0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	695a      	ldr	r2, [r3, #20]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800197e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f003 fc1d 	bl	80051c4 <USB_ReadInterrupts>
 800198a:	4603      	mov	r3, r0
 800198c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001990:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001994:	d112      	bne.n	80019bc <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d102      	bne.n	80019ac <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f006 f864 	bl	8007a74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	695a      	ldr	r2, [r3, #20]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80019ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f003 fbff 	bl	80051c4 <USB_ReadInterrupts>
 80019c6:	4603      	mov	r3, r0
 80019c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80019cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80019d0:	d121      	bne.n	8001a16 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	695a      	ldr	r2, [r3, #20]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80019e0:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d111      	bne.n	8001a10 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2201      	movs	r2, #1
 80019f0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019fa:	089b      	lsrs	r3, r3, #2
 80019fc:	f003 020f 	and.w	r2, r3, #15
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001a06:	2101      	movs	r1, #1
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f006 fb05 	bl	8008018 <HAL_PCDEx_LPM_Callback>
 8001a0e:	e002      	b.n	8001a16 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f006 f82f 	bl	8007a74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f003 fbd2 	bl	80051c4 <USB_ReadInterrupts>
 8001a20:	4603      	mov	r3, r0
 8001a22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a2a:	f040 80b6 	bne.w	8001b9a <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	69fa      	ldr	r2, [r7, #28]
 8001a38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a3c:	f023 0301 	bic.w	r3, r3, #1
 8001a40:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2110      	movs	r1, #16
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f002 fd0f 	bl	800446c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a4e:	2300      	movs	r3, #0
 8001a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a52:	e046      	b.n	8001ae2 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a56:	015a      	lsls	r2, r3, #5
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a60:	461a      	mov	r2, r3
 8001a62:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001a66:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a6a:	015a      	lsls	r2, r3, #5
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	4413      	add	r3, r2
 8001a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a78:	0151      	lsls	r1, r2, #5
 8001a7a:	69fa      	ldr	r2, [r7, #28]
 8001a7c:	440a      	add	r2, r1
 8001a7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001a82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001a86:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a8a:	015a      	lsls	r2, r3, #5
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	4413      	add	r3, r2
 8001a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a94:	461a      	mov	r2, r3
 8001a96:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001a9a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a9e:	015a      	lsls	r2, r3, #5
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aac:	0151      	lsls	r1, r2, #5
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	440a      	add	r2, r1
 8001ab2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001ab6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001aba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001abe:	015a      	lsls	r2, r3, #5
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001acc:	0151      	lsls	r1, r2, #5
 8001ace:	69fa      	ldr	r2, [r7, #28]
 8001ad0:	440a      	add	r2, r1
 8001ad2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001ad6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001ada:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ade:	3301      	adds	r3, #1
 8001ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	791b      	ldrb	r3, [r3, #4]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d3b2      	bcc.n	8001a54 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	69fa      	ldr	r2, [r7, #28]
 8001af8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001afc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001b00:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	7bdb      	ldrb	r3, [r3, #15]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d016      	beq.n	8001b38 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b14:	69fa      	ldr	r2, [r7, #28]
 8001b16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b1a:	f043 030b 	orr.w	r3, r3, #11
 8001b1e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2a:	69fa      	ldr	r2, [r7, #28]
 8001b2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b30:	f043 030b 	orr.w	r3, r3, #11
 8001b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b36:	e015      	b.n	8001b64 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	69fa      	ldr	r2, [r7, #28]
 8001b42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b46:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b4a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001b4e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	69fa      	ldr	r2, [r7, #28]
 8001b5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b5e:	f043 030b 	orr.w	r3, r3, #11
 8001b62:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	69fa      	ldr	r2, [r7, #28]
 8001b6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b72:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001b76:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001b82:	4619      	mov	r1, r3
 8001b84:	4610      	mov	r0, r2
 8001b86:	f003 fbe1 	bl	800534c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	695a      	ldr	r2, [r3, #20]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001b98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f003 fb10 	bl	80051c4 <USB_ReadInterrupts>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bae:	d123      	bne.n	8001bf8 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f003 fba6 	bl	8005306 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f002 fccd 	bl	800455e <USB_GetDevSpeed>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681c      	ldr	r4, [r3, #0]
 8001bd0:	f001 fae4 	bl	800319c <HAL_RCC_GetHCLKFreq>
 8001bd4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001bda:	461a      	mov	r2, r3
 8001bdc:	4620      	mov	r0, r4
 8001bde:	f002 f9f3 	bl	8003fc8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f005 ff27 	bl	8007a36 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	695a      	ldr	r2, [r3, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001bf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f003 fae1 	bl	80051c4 <USB_ReadInterrupts>
 8001c02:	4603      	mov	r3, r0
 8001c04:	f003 0308 	and.w	r3, r3, #8
 8001c08:	2b08      	cmp	r3, #8
 8001c0a:	d10a      	bne.n	8001c22 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f005 ff04 	bl	8007a1a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	695a      	ldr	r2, [r3, #20]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f002 0208 	and.w	r2, r2, #8
 8001c20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f003 facc 	bl	80051c4 <USB_ReadInterrupts>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c32:	2b80      	cmp	r3, #128	@ 0x80
 8001c34:	d123      	bne.n	8001c7e <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001c36:	6a3b      	ldr	r3, [r7, #32]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c3e:	6a3b      	ldr	r3, [r7, #32]
 8001c40:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c42:	2301      	movs	r3, #1
 8001c44:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c46:	e014      	b.n	8001c72 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	4413      	add	r3, r2
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	440b      	add	r3, r1
 8001c56:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d105      	bne.n	8001c6c <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	4619      	mov	r1, r3
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 faf7 	bl	800225a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	3301      	adds	r3, #1
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	791b      	ldrb	r3, [r3, #4]
 8001c76:	461a      	mov	r2, r3
 8001c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d3e4      	bcc.n	8001c48 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f003 fa9e 	bl	80051c4 <USB_ReadInterrupts>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c92:	d13c      	bne.n	8001d0e <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c94:	2301      	movs	r3, #1
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c98:	e02b      	b.n	8001cf2 <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9c:	015a      	lsls	r2, r3, #5
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cae:	4613      	mov	r3, r2
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4413      	add	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	440b      	add	r3, r1
 8001cb8:	3318      	adds	r3, #24
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d115      	bne.n	8001cec <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001cc0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	da12      	bge.n	8001cec <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001cc6:	6879      	ldr	r1, [r7, #4]
 8001cc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cca:	4613      	mov	r3, r2
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4413      	add	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	440b      	add	r3, r1
 8001cd4:	3317      	adds	r3, #23
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 fab7 	bl	800225a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cee:	3301      	adds	r3, #1
 8001cf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	791b      	ldrb	r3, [r3, #4]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d3cd      	bcc.n	8001c9a <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	695a      	ldr	r2, [r3, #20]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001d0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f003 fa56 	bl	80051c4 <USB_ReadInterrupts>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001d22:	d156      	bne.n	8001dd2 <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d24:	2301      	movs	r3, #1
 8001d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d28:	e045      	b.n	8001db6 <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2c:	015a      	lsls	r2, r3, #5
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	4413      	add	r3, r2
 8001d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d3e:	4613      	mov	r3, r2
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	4413      	add	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	440b      	add	r3, r1
 8001d48:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d12e      	bne.n	8001db0 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001d52:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	da2b      	bge.n	8001db0 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001d64:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d121      	bne.n	8001db0 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d70:	4613      	mov	r3, r2
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	4413      	add	r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	440b      	add	r3, r1
 8001d7a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001d7e:	2201      	movs	r2, #1
 8001d80:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001d82:	6a3b      	ldr	r3, [r7, #32]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001d8e:	6a3b      	ldr	r3, [r7, #32]
 8001d90:	695b      	ldr	r3, [r3, #20]
 8001d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10a      	bne.n	8001db0 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	69fa      	ldr	r2, [r7, #28]
 8001da4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001da8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dac:	6053      	str	r3, [r2, #4]
            break;
 8001dae:	e008      	b.n	8001dc2 <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	3301      	adds	r3, #1
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	791b      	ldrb	r3, [r3, #4]
 8001dba:	461a      	mov	r2, r3
 8001dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d3b3      	bcc.n	8001d2a <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	695a      	ldr	r2, [r3, #20]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001dd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f003 f9f4 	bl	80051c4 <USB_ReadInterrupts>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001de6:	d10a      	bne.n	8001dfe <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f005 feb5 	bl	8007b58 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	695a      	ldr	r2, [r3, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001dfc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f003 f9de 	bl	80051c4 <USB_ReadInterrupts>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f003 0304 	and.w	r3, r3, #4
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d115      	bne.n	8001e3e <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d002      	beq.n	8001e2a <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f005 fea5 	bl	8007b74 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6859      	ldr	r1, [r3, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	e000      	b.n	8001e3e <HAL_PCD_IRQHandler+0x926>
      return;
 8001e3c:	bf00      	nop
    }
  }
}
 8001e3e:	3734      	adds	r7, #52	@ 0x34
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd90      	pop	{r4, r7, pc}

08001e44 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d101      	bne.n	8001e5e <HAL_PCD_SetAddress+0x1a>
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	e012      	b.n	8001e84 <HAL_PCD_SetAddress+0x40>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	78fa      	ldrb	r2, [r7, #3]
 8001e6a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	78fa      	ldrb	r2, [r7, #3]
 8001e72:	4611      	mov	r1, r2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f003 f93d 	bl	80050f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	4608      	mov	r0, r1
 8001e96:	4611      	mov	r1, r2
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	70fb      	strb	r3, [r7, #3]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	803b      	strh	r3, [r7, #0]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001eaa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	da0f      	bge.n	8001ed2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001eb2:	78fb      	ldrb	r3, [r7, #3]
 8001eb4:	f003 020f 	and.w	r2, r3, #15
 8001eb8:	4613      	mov	r3, r2
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	4413      	add	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	3310      	adds	r3, #16
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	3304      	adds	r3, #4
 8001ec8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	705a      	strb	r2, [r3, #1]
 8001ed0:	e00f      	b.n	8001ef2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ed2:	78fb      	ldrb	r3, [r7, #3]
 8001ed4:	f003 020f 	and.w	r2, r3, #15
 8001ed8:	4613      	mov	r3, r2
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	4413      	add	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	3304      	adds	r3, #4
 8001eea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001ef2:	78fb      	ldrb	r3, [r7, #3]
 8001ef4:	f003 030f 	and.w	r3, r3, #15
 8001ef8:	b2da      	uxtb	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001efe:	883b      	ldrh	r3, [r7, #0]
 8001f00:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	78ba      	ldrb	r2, [r7, #2]
 8001f0c:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	785b      	ldrb	r3, [r3, #1]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d004      	beq.n	8001f20 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f20:	78bb      	ldrb	r3, [r7, #2]
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d102      	bne.n	8001f2c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_PCD_EP_Open+0xae>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e00e      	b.n	8001f58 <HAL_PCD_EP_Open+0xcc>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68f9      	ldr	r1, [r7, #12]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f002 fb27 	bl	800459c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001f56:	7afb      	ldrb	r3, [r7, #11]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	da0f      	bge.n	8001f94 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f74:	78fb      	ldrb	r3, [r7, #3]
 8001f76:	f003 020f 	and.w	r2, r3, #15
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	3310      	adds	r3, #16
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	4413      	add	r3, r2
 8001f88:	3304      	adds	r3, #4
 8001f8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	705a      	strb	r2, [r3, #1]
 8001f92:	e00f      	b.n	8001fb4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f94:	78fb      	ldrb	r3, [r7, #3]
 8001f96:	f003 020f 	and.w	r2, r3, #15
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	4413      	add	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	4413      	add	r3, r2
 8001faa:	3304      	adds	r3, #4
 8001fac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fb4:	78fb      	ldrb	r3, [r7, #3]
 8001fb6:	f003 030f 	and.w	r3, r3, #15
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d101      	bne.n	8001fce <HAL_PCD_EP_Close+0x6e>
 8001fca:	2302      	movs	r3, #2
 8001fcc:	e00e      	b.n	8001fec <HAL_PCD_EP_Close+0x8c>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68f9      	ldr	r1, [r7, #12]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f002 fb65 	bl	80046ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	603b      	str	r3, [r7, #0]
 8002000:	460b      	mov	r3, r1
 8002002:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002004:	7afb      	ldrb	r3, [r7, #11]
 8002006:	f003 020f 	and.w	r2, r3, #15
 800200a:	4613      	mov	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4413      	add	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	4413      	add	r3, r2
 800201a:	3304      	adds	r3, #4
 800201c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	2200      	movs	r2, #0
 800202e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	2200      	movs	r2, #0
 8002034:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002036:	7afb      	ldrb	r3, [r7, #11]
 8002038:	f003 030f 	and.w	r3, r3, #15
 800203c:	b2da      	uxtb	r2, r3
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	6979      	ldr	r1, [r7, #20]
 8002048:	4618      	mov	r0, r3
 800204a:	f002 fc0b 	bl	8004864 <USB_EPStartXfer>

  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	460b      	mov	r3, r1
 8002062:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	f003 020f 	and.w	r2, r3, #15
 800206a:	6879      	ldr	r1, [r7, #4]
 800206c:	4613      	mov	r3, r2
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	4413      	add	r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	440b      	add	r3, r1
 8002076:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800207a:	681b      	ldr	r3, [r3, #0]
}
 800207c:	4618      	mov	r0, r3
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	607a      	str	r2, [r7, #4]
 8002092:	603b      	str	r3, [r7, #0]
 8002094:	460b      	mov	r3, r1
 8002096:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002098:	7afb      	ldrb	r3, [r7, #11]
 800209a:	f003 020f 	and.w	r2, r3, #15
 800209e:	4613      	mov	r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	4413      	add	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	3310      	adds	r3, #16
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	4413      	add	r3, r2
 80020ac:	3304      	adds	r3, #4
 80020ae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	683a      	ldr	r2, [r7, #0]
 80020ba:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	2200      	movs	r2, #0
 80020c0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	2201      	movs	r2, #1
 80020c6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020c8:	7afb      	ldrb	r3, [r7, #11]
 80020ca:	f003 030f 	and.w	r3, r3, #15
 80020ce:	b2da      	uxtb	r2, r3
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	6979      	ldr	r1, [r7, #20]
 80020da:	4618      	mov	r0, r3
 80020dc:	f002 fbc2 	bl	8004864 <USB_EPStartXfer>

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b084      	sub	sp, #16
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
 80020f2:	460b      	mov	r3, r1
 80020f4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020f6:	78fb      	ldrb	r3, [r7, #3]
 80020f8:	f003 030f 	and.w	r3, r3, #15
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	7912      	ldrb	r2, [r2, #4]
 8002100:	4293      	cmp	r3, r2
 8002102:	d901      	bls.n	8002108 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e04e      	b.n	80021a6 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002108:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800210c:	2b00      	cmp	r3, #0
 800210e:	da0f      	bge.n	8002130 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	f003 020f 	and.w	r2, r3, #15
 8002116:	4613      	mov	r3, r2
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4413      	add	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	3310      	adds	r3, #16
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	4413      	add	r3, r2
 8002124:	3304      	adds	r3, #4
 8002126:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2201      	movs	r2, #1
 800212c:	705a      	strb	r2, [r3, #1]
 800212e:	e00d      	b.n	800214c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002130:	78fa      	ldrb	r2, [r7, #3]
 8002132:	4613      	mov	r3, r2
 8002134:	00db      	lsls	r3, r3, #3
 8002136:	4413      	add	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	3304      	adds	r3, #4
 8002144:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2201      	movs	r2, #1
 8002150:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002152:	78fb      	ldrb	r3, [r7, #3]
 8002154:	f003 030f 	and.w	r3, r3, #15
 8002158:	b2da      	uxtb	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002164:	2b01      	cmp	r3, #1
 8002166:	d101      	bne.n	800216c <HAL_PCD_EP_SetStall+0x82>
 8002168:	2302      	movs	r3, #2
 800216a:	e01c      	b.n	80021a6 <HAL_PCD_EP_SetStall+0xbc>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	68f9      	ldr	r1, [r7, #12]
 800217a:	4618      	mov	r0, r3
 800217c:	f002 fee6 	bl	8004f4c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002180:	78fb      	ldrb	r3, [r7, #3]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	2b00      	cmp	r3, #0
 8002188:	d108      	bne.n	800219c <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002194:	4619      	mov	r1, r3
 8002196:	4610      	mov	r0, r2
 8002198:	f003 f8d8 	bl	800534c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b084      	sub	sp, #16
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	460b      	mov	r3, r1
 80021b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	f003 030f 	and.w	r3, r3, #15
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	7912      	ldrb	r2, [r2, #4]
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d901      	bls.n	80021cc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e042      	b.n	8002252 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80021cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	da0f      	bge.n	80021f4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021d4:	78fb      	ldrb	r3, [r7, #3]
 80021d6:	f003 020f 	and.w	r2, r3, #15
 80021da:	4613      	mov	r3, r2
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4413      	add	r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	3310      	adds	r3, #16
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	4413      	add	r3, r2
 80021e8:	3304      	adds	r3, #4
 80021ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2201      	movs	r2, #1
 80021f0:	705a      	strb	r2, [r3, #1]
 80021f2:	e00f      	b.n	8002214 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021f4:	78fb      	ldrb	r3, [r7, #3]
 80021f6:	f003 020f 	and.w	r2, r3, #15
 80021fa:	4613      	mov	r3, r2
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	4413      	add	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	4413      	add	r3, r2
 800220a:	3304      	adds	r3, #4
 800220c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2200      	movs	r2, #0
 8002218:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800221a:	78fb      	ldrb	r3, [r7, #3]
 800221c:	f003 030f 	and.w	r3, r3, #15
 8002220:	b2da      	uxtb	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800222c:	2b01      	cmp	r3, #1
 800222e:	d101      	bne.n	8002234 <HAL_PCD_EP_ClrStall+0x86>
 8002230:	2302      	movs	r3, #2
 8002232:	e00e      	b.n	8002252 <HAL_PCD_EP_ClrStall+0xa4>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68f9      	ldr	r1, [r7, #12]
 8002242:	4618      	mov	r0, r3
 8002244:	f002 fef0 	bl	8005028 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b084      	sub	sp, #16
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
 8002262:	460b      	mov	r3, r1
 8002264:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002266:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800226a:	2b00      	cmp	r3, #0
 800226c:	da0c      	bge.n	8002288 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800226e:	78fb      	ldrb	r3, [r7, #3]
 8002270:	f003 020f 	and.w	r2, r3, #15
 8002274:	4613      	mov	r3, r2
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4413      	add	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	3310      	adds	r3, #16
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	3304      	adds	r3, #4
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	e00c      	b.n	80022a2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002288:	78fb      	ldrb	r3, [r7, #3]
 800228a:	f003 020f 	and.w	r2, r3, #15
 800228e:	4613      	mov	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	4413      	add	r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	3304      	adds	r3, #4
 80022a0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68f9      	ldr	r1, [r7, #12]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f002 fd13 	bl	8004cd4 <USB_EPStopXfer>
 80022ae:	4603      	mov	r3, r0
 80022b0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80022b2:	7afb      	ldrb	r3, [r7, #11]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3710      	adds	r7, #16
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b088      	sub	sp, #32
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	4613      	mov	r3, r2
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	4413      	add	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	3310      	adds	r3, #16
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	4413      	add	r3, r2
 80022e0:	3304      	adds	r3, #4
 80022e2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	695a      	ldr	r2, [r3, #20]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d901      	bls.n	80022f4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e067      	b.n	80023c4 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	691a      	ldr	r2, [r3, #16]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	69fa      	ldr	r2, [r7, #28]
 8002306:	429a      	cmp	r2, r3
 8002308:	d902      	bls.n	8002310 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	3303      	adds	r3, #3
 8002314:	089b      	lsrs	r3, r3, #2
 8002316:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002318:	e026      	b.n	8002368 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	691a      	ldr	r2, [r3, #16]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	429a      	cmp	r2, r3
 800232e:	d902      	bls.n	8002336 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	3303      	adds	r3, #3
 800233a:	089b      	lsrs	r3, r3, #2
 800233c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	68d9      	ldr	r1, [r3, #12]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	b2da      	uxtb	r2, r3
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	b29b      	uxth	r3, r3
 800234a:	6978      	ldr	r0, [r7, #20]
 800234c:	f002 fd6c 	bl	8004e28 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	68da      	ldr	r2, [r3, #12]
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	441a      	add	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	695a      	ldr	r2, [r3, #20]
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	441a      	add	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	015a      	lsls	r2, r3, #5
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4413      	add	r3, r2
 8002370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	429a      	cmp	r2, r3
 800237c:	d809      	bhi.n	8002392 <PCD_WriteEmptyTxFifo+0xd6>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	695a      	ldr	r2, [r3, #20]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002386:	429a      	cmp	r2, r3
 8002388:	d203      	bcs.n	8002392 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1c3      	bne.n	800231a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	691a      	ldr	r2, [r3, #16]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	429a      	cmp	r2, r3
 800239c:	d811      	bhi.n	80023c2 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	f003 030f 	and.w	r3, r3, #15
 80023a4:	2201      	movs	r2, #1
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	43db      	mvns	r3, r3
 80023b8:	6939      	ldr	r1, [r7, #16]
 80023ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80023be:	4013      	ands	r3, r2
 80023c0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3720      	adds	r7, #32
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	333c      	adds	r3, #60	@ 0x3c
 80023e4:	3304      	adds	r3, #4
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	015a      	lsls	r2, r3, #5
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	4413      	add	r3, r2
 80023f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	4a19      	ldr	r2, [pc, #100]	@ (8002464 <PCD_EP_OutXfrComplete_int+0x98>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d124      	bne.n	800244c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d00a      	beq.n	8002422 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	015a      	lsls	r2, r3, #5
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	4413      	add	r3, r2
 8002414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002418:	461a      	mov	r2, r3
 800241a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800241e:	6093      	str	r3, [r2, #8]
 8002420:	e01a      	b.n	8002458 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	f003 0320 	and.w	r3, r3, #32
 8002428:	2b00      	cmp	r3, #0
 800242a:	d008      	beq.n	800243e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	015a      	lsls	r2, r3, #5
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	4413      	add	r3, r2
 8002434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002438:	461a      	mov	r2, r3
 800243a:	2320      	movs	r3, #32
 800243c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	4619      	mov	r1, r3
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f005 fab3 	bl	80079b0 <HAL_PCD_DataOutStageCallback>
 800244a:	e005      	b.n	8002458 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	b2db      	uxtb	r3, r3
 8002450:	4619      	mov	r1, r3
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f005 faac 	bl	80079b0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3718      	adds	r7, #24
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	4f54310a 	.word	0x4f54310a

08002468 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	333c      	adds	r3, #60	@ 0x3c
 8002480:	3304      	adds	r3, #4
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	015a      	lsls	r2, r3, #5
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	4413      	add	r3, r2
 800248e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	4a0c      	ldr	r2, [pc, #48]	@ (80024cc <PCD_EP_OutSetupPacket_int+0x64>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d90e      	bls.n	80024bc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d009      	beq.n	80024bc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	015a      	lsls	r2, r3, #5
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	4413      	add	r3, r2
 80024b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024b4:	461a      	mov	r2, r3
 80024b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024ba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f005 fa65 	bl	800798c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	4f54300a 	.word	0x4f54300a

080024d0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	460b      	mov	r3, r1
 80024da:	70fb      	strb	r3, [r7, #3]
 80024dc:	4613      	mov	r3, r2
 80024de:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80024e8:	78fb      	ldrb	r3, [r7, #3]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d107      	bne.n	80024fe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80024ee:	883b      	ldrh	r3, [r7, #0]
 80024f0:	0419      	lsls	r1, r3, #16
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80024fc:	e028      	b.n	8002550 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002504:	0c1b      	lsrs	r3, r3, #16
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	4413      	add	r3, r2
 800250a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800250c:	2300      	movs	r3, #0
 800250e:	73fb      	strb	r3, [r7, #15]
 8002510:	e00d      	b.n	800252e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	7bfb      	ldrb	r3, [r7, #15]
 8002518:	3340      	adds	r3, #64	@ 0x40
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4413      	add	r3, r2
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	0c1b      	lsrs	r3, r3, #16
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	4413      	add	r3, r2
 8002526:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	3301      	adds	r3, #1
 800252c:	73fb      	strb	r3, [r7, #15]
 800252e:	7bfa      	ldrb	r2, [r7, #15]
 8002530:	78fb      	ldrb	r3, [r7, #3]
 8002532:	3b01      	subs	r3, #1
 8002534:	429a      	cmp	r2, r3
 8002536:	d3ec      	bcc.n	8002512 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002538:	883b      	ldrh	r3, [r7, #0]
 800253a:	0418      	lsls	r0, r3, #16
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6819      	ldr	r1, [r3, #0]
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	3b01      	subs	r3, #1
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	4302      	orrs	r2, r0
 8002548:	3340      	adds	r3, #64	@ 0x40
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3714      	adds	r7, #20
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
 8002566:	460b      	mov	r3, r1
 8002568:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	887a      	ldrh	r2, [r7, #2]
 8002570:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2201      	movs	r2, #1
 8002592:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025b2:	f043 0303 	orr.w	r3, r3, #3
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025cc:	4b05      	ldr	r3, [pc, #20]	@ (80025e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a04      	ldr	r2, [pc, #16]	@ (80025e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025d6:	6013      	str	r3, [r2, #0]
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	40007000 	.word	0x40007000

080025e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80025ec:	4b04      	ldr	r3, [pc, #16]	@ (8002600 <HAL_PWREx_GetVoltageRange+0x18>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40007000 	.word	0x40007000

08002604 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002612:	d130      	bne.n	8002676 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002614:	4b23      	ldr	r3, [pc, #140]	@ (80026a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800261c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002620:	d038      	beq.n	8002694 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002622:	4b20      	ldr	r3, [pc, #128]	@ (80026a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800262a:	4a1e      	ldr	r2, [pc, #120]	@ (80026a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800262c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002630:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002632:	4b1d      	ldr	r3, [pc, #116]	@ (80026a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2232      	movs	r2, #50	@ 0x32
 8002638:	fb02 f303 	mul.w	r3, r2, r3
 800263c:	4a1b      	ldr	r2, [pc, #108]	@ (80026ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800263e:	fba2 2303 	umull	r2, r3, r2, r3
 8002642:	0c9b      	lsrs	r3, r3, #18
 8002644:	3301      	adds	r3, #1
 8002646:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002648:	e002      	b.n	8002650 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	3b01      	subs	r3, #1
 800264e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002650:	4b14      	ldr	r3, [pc, #80]	@ (80026a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002652:	695b      	ldr	r3, [r3, #20]
 8002654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002658:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800265c:	d102      	bne.n	8002664 <HAL_PWREx_ControlVoltageScaling+0x60>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f2      	bne.n	800264a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002664:	4b0f      	ldr	r3, [pc, #60]	@ (80026a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800266c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002670:	d110      	bne.n	8002694 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e00f      	b.n	8002696 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002676:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800267e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002682:	d007      	beq.n	8002694 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002684:	4b07      	ldr	r3, [pc, #28]	@ (80026a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800268c:	4a05      	ldr	r2, [pc, #20]	@ (80026a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800268e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002692:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40007000 	.word	0x40007000
 80026a8:	2000001c 	.word	0x2000001c
 80026ac:	431bde83 	.word	0x431bde83

080026b0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80026b4:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <HAL_PWREx_EnableVddUSB+0x1c>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	4a04      	ldr	r2, [pc, #16]	@ (80026cc <HAL_PWREx_EnableVddUSB+0x1c>)
 80026ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026be:	6053      	str	r3, [r2, #4]
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40007000 	.word	0x40007000

080026d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b088      	sub	sp, #32
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e3ca      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026e2:	4b97      	ldr	r3, [pc, #604]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f003 030c 	and.w	r3, r3, #12
 80026ea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ec:	4b94      	ldr	r3, [pc, #592]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	f003 0303 	and.w	r3, r3, #3
 80026f4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0310 	and.w	r3, r3, #16
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80e4 	beq.w	80028cc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d007      	beq.n	800271a <HAL_RCC_OscConfig+0x4a>
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	2b0c      	cmp	r3, #12
 800270e:	f040 808b 	bne.w	8002828 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2b01      	cmp	r3, #1
 8002716:	f040 8087 	bne.w	8002828 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800271a:	4b89      	ldr	r3, [pc, #548]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <HAL_RCC_OscConfig+0x62>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e3a2      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a1a      	ldr	r2, [r3, #32]
 8002736:	4b82      	ldr	r3, [pc, #520]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0308 	and.w	r3, r3, #8
 800273e:	2b00      	cmp	r3, #0
 8002740:	d004      	beq.n	800274c <HAL_RCC_OscConfig+0x7c>
 8002742:	4b7f      	ldr	r3, [pc, #508]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800274a:	e005      	b.n	8002758 <HAL_RCC_OscConfig+0x88>
 800274c:	4b7c      	ldr	r3, [pc, #496]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800274e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002752:	091b      	lsrs	r3, r3, #4
 8002754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002758:	4293      	cmp	r3, r2
 800275a:	d223      	bcs.n	80027a4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	4618      	mov	r0, r3
 8002762:	f000 fd27 	bl	80031b4 <RCC_SetFlashLatencyFromMSIRange>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e383      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002770:	4b73      	ldr	r3, [pc, #460]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a72      	ldr	r2, [pc, #456]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002776:	f043 0308 	orr.w	r3, r3, #8
 800277a:	6013      	str	r3, [r2, #0]
 800277c:	4b70      	ldr	r3, [pc, #448]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	496d      	ldr	r1, [pc, #436]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800278a:	4313      	orrs	r3, r2
 800278c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800278e:	4b6c      	ldr	r3, [pc, #432]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	021b      	lsls	r3, r3, #8
 800279c:	4968      	ldr	r1, [pc, #416]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	604b      	str	r3, [r1, #4]
 80027a2:	e025      	b.n	80027f0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027a4:	4b66      	ldr	r3, [pc, #408]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a65      	ldr	r2, [pc, #404]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80027aa:	f043 0308 	orr.w	r3, r3, #8
 80027ae:	6013      	str	r3, [r2, #0]
 80027b0:	4b63      	ldr	r3, [pc, #396]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	4960      	ldr	r1, [pc, #384]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	021b      	lsls	r3, r3, #8
 80027d0:	495b      	ldr	r1, [pc, #364]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d109      	bne.n	80027f0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f000 fce7 	bl	80031b4 <RCC_SetFlashLatencyFromMSIRange>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e343      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027f0:	f000 fc4a 	bl	8003088 <HAL_RCC_GetSysClockFreq>
 80027f4:	4602      	mov	r2, r0
 80027f6:	4b52      	ldr	r3, [pc, #328]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	091b      	lsrs	r3, r3, #4
 80027fc:	f003 030f 	and.w	r3, r3, #15
 8002800:	4950      	ldr	r1, [pc, #320]	@ (8002944 <HAL_RCC_OscConfig+0x274>)
 8002802:	5ccb      	ldrb	r3, [r1, r3]
 8002804:	f003 031f 	and.w	r3, r3, #31
 8002808:	fa22 f303 	lsr.w	r3, r2, r3
 800280c:	4a4e      	ldr	r2, [pc, #312]	@ (8002948 <HAL_RCC_OscConfig+0x278>)
 800280e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002810:	4b4e      	ldr	r3, [pc, #312]	@ (800294c <HAL_RCC_OscConfig+0x27c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7fe f8bb 	bl	8000990 <HAL_InitTick>
 800281a:	4603      	mov	r3, r0
 800281c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800281e:	7bfb      	ldrb	r3, [r7, #15]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d052      	beq.n	80028ca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002824:	7bfb      	ldrb	r3, [r7, #15]
 8002826:	e327      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d032      	beq.n	8002896 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002830:	4b43      	ldr	r3, [pc, #268]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a42      	ldr	r2, [pc, #264]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800283c:	f7fe f8f8 	bl	8000a30 <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002844:	f7fe f8f4 	bl	8000a30 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e310      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002856:	4b3a      	ldr	r3, [pc, #232]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d0f0      	beq.n	8002844 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002862:	4b37      	ldr	r3, [pc, #220]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a36      	ldr	r2, [pc, #216]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002868:	f043 0308 	orr.w	r3, r3, #8
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	4b34      	ldr	r3, [pc, #208]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	4931      	ldr	r1, [pc, #196]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800287c:	4313      	orrs	r3, r2
 800287e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002880:	4b2f      	ldr	r3, [pc, #188]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	021b      	lsls	r3, r3, #8
 800288e:	492c      	ldr	r1, [pc, #176]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002890:	4313      	orrs	r3, r2
 8002892:	604b      	str	r3, [r1, #4]
 8002894:	e01a      	b.n	80028cc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002896:	4b2a      	ldr	r3, [pc, #168]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a29      	ldr	r2, [pc, #164]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800289c:	f023 0301 	bic.w	r3, r3, #1
 80028a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028a2:	f7fe f8c5 	bl	8000a30 <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028a8:	e008      	b.n	80028bc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028aa:	f7fe f8c1 	bl	8000a30 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e2dd      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028bc:	4b20      	ldr	r3, [pc, #128]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1f0      	bne.n	80028aa <HAL_RCC_OscConfig+0x1da>
 80028c8:	e000      	b.n	80028cc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d074      	beq.n	80029c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	2b08      	cmp	r3, #8
 80028dc:	d005      	beq.n	80028ea <HAL_RCC_OscConfig+0x21a>
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	2b0c      	cmp	r3, #12
 80028e2:	d10e      	bne.n	8002902 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	2b03      	cmp	r3, #3
 80028e8:	d10b      	bne.n	8002902 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ea:	4b15      	ldr	r3, [pc, #84]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d064      	beq.n	80029c0 <HAL_RCC_OscConfig+0x2f0>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d160      	bne.n	80029c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e2ba      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800290a:	d106      	bne.n	800291a <HAL_RCC_OscConfig+0x24a>
 800290c:	4b0c      	ldr	r3, [pc, #48]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0b      	ldr	r2, [pc, #44]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002912:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002916:	6013      	str	r3, [r2, #0]
 8002918:	e026      	b.n	8002968 <HAL_RCC_OscConfig+0x298>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002922:	d115      	bne.n	8002950 <HAL_RCC_OscConfig+0x280>
 8002924:	4b06      	ldr	r3, [pc, #24]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a05      	ldr	r2, [pc, #20]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 800292a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800292e:	6013      	str	r3, [r2, #0]
 8002930:	4b03      	ldr	r3, [pc, #12]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a02      	ldr	r2, [pc, #8]	@ (8002940 <HAL_RCC_OscConfig+0x270>)
 8002936:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	e014      	b.n	8002968 <HAL_RCC_OscConfig+0x298>
 800293e:	bf00      	nop
 8002940:	40021000 	.word	0x40021000
 8002944:	080081a8 	.word	0x080081a8
 8002948:	2000001c 	.word	0x2000001c
 800294c:	20000020 	.word	0x20000020
 8002950:	4ba0      	ldr	r3, [pc, #640]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a9f      	ldr	r2, [pc, #636]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002956:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800295a:	6013      	str	r3, [r2, #0]
 800295c:	4b9d      	ldr	r3, [pc, #628]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a9c      	ldr	r2, [pc, #624]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002962:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002966:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d013      	beq.n	8002998 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002970:	f7fe f85e 	bl	8000a30 <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002978:	f7fe f85a 	bl	8000a30 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b64      	cmp	r3, #100	@ 0x64
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e276      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800298a:	4b92      	ldr	r3, [pc, #584]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0f0      	beq.n	8002978 <HAL_RCC_OscConfig+0x2a8>
 8002996:	e014      	b.n	80029c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002998:	f7fe f84a 	bl	8000a30 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a0:	f7fe f846 	bl	8000a30 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b64      	cmp	r3, #100	@ 0x64
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e262      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029b2:	4b88      	ldr	r3, [pc, #544]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f0      	bne.n	80029a0 <HAL_RCC_OscConfig+0x2d0>
 80029be:	e000      	b.n	80029c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d060      	beq.n	8002a90 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	2b04      	cmp	r3, #4
 80029d2:	d005      	beq.n	80029e0 <HAL_RCC_OscConfig+0x310>
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	2b0c      	cmp	r3, #12
 80029d8:	d119      	bne.n	8002a0e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d116      	bne.n	8002a0e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029e0:	4b7c      	ldr	r3, [pc, #496]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <HAL_RCC_OscConfig+0x328>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e23f      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f8:	4b76      	ldr	r3, [pc, #472]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	061b      	lsls	r3, r3, #24
 8002a06:	4973      	ldr	r1, [pc, #460]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a0c:	e040      	b.n	8002a90 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d023      	beq.n	8002a5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a16:	4b6f      	ldr	r3, [pc, #444]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a6e      	ldr	r2, [pc, #440]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a22:	f7fe f805 	bl	8000a30 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a28:	e008      	b.n	8002a3c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a2a:	f7fe f801 	bl	8000a30 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e21d      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a3c:	4b65      	ldr	r3, [pc, #404]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0f0      	beq.n	8002a2a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a48:	4b62      	ldr	r3, [pc, #392]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	061b      	lsls	r3, r3, #24
 8002a56:	495f      	ldr	r1, [pc, #380]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	604b      	str	r3, [r1, #4]
 8002a5c:	e018      	b.n	8002a90 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a5e:	4b5d      	ldr	r3, [pc, #372]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a5c      	ldr	r2, [pc, #368]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6a:	f7fd ffe1 	bl	8000a30 <HAL_GetTick>
 8002a6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a72:	f7fd ffdd 	bl	8000a30 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e1f9      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a84:	4b53      	ldr	r3, [pc, #332]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1f0      	bne.n	8002a72 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0308 	and.w	r3, r3, #8
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d03c      	beq.n	8002b16 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d01c      	beq.n	8002ade <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aa4:	4b4b      	ldr	r3, [pc, #300]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002aaa:	4a4a      	ldr	r2, [pc, #296]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002aac:	f043 0301 	orr.w	r3, r3, #1
 8002ab0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab4:	f7fd ffbc 	bl	8000a30 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002abc:	f7fd ffb8 	bl	8000a30 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e1d4      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ace:	4b41      	ldr	r3, [pc, #260]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002ad0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d0ef      	beq.n	8002abc <HAL_RCC_OscConfig+0x3ec>
 8002adc:	e01b      	b.n	8002b16 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ade:	4b3d      	ldr	r3, [pc, #244]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002ae0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ae4:	4a3b      	ldr	r2, [pc, #236]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002ae6:	f023 0301 	bic.w	r3, r3, #1
 8002aea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aee:	f7fd ff9f 	bl	8000a30 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002af4:	e008      	b.n	8002b08 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002af6:	f7fd ff9b 	bl	8000a30 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d901      	bls.n	8002b08 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e1b7      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b08:	4b32      	ldr	r3, [pc, #200]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002b0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1ef      	bne.n	8002af6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0304 	and.w	r3, r3, #4
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	f000 80a6 	beq.w	8002c70 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b24:	2300      	movs	r3, #0
 8002b26:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b28:	4b2a      	ldr	r3, [pc, #168]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d10d      	bne.n	8002b50 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b34:	4b27      	ldr	r3, [pc, #156]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b38:	4a26      	ldr	r2, [pc, #152]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002b3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b40:	4b24      	ldr	r3, [pc, #144]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b48:	60bb      	str	r3, [r7, #8]
 8002b4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b50:	4b21      	ldr	r3, [pc, #132]	@ (8002bd8 <HAL_RCC_OscConfig+0x508>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d118      	bne.n	8002b8e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002bd8 <HAL_RCC_OscConfig+0x508>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd8 <HAL_RCC_OscConfig+0x508>)
 8002b62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b66:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b68:	f7fd ff62 	bl	8000a30 <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b70:	f7fd ff5e 	bl	8000a30 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e17a      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b82:	4b15      	ldr	r3, [pc, #84]	@ (8002bd8 <HAL_RCC_OscConfig+0x508>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d0f0      	beq.n	8002b70 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d108      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x4d8>
 8002b96:	4b0f      	ldr	r3, [pc, #60]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002b9e:	f043 0301 	orr.w	r3, r3, #1
 8002ba2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ba6:	e029      	b.n	8002bfc <HAL_RCC_OscConfig+0x52c>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b05      	cmp	r3, #5
 8002bae:	d115      	bne.n	8002bdc <HAL_RCC_OscConfig+0x50c>
 8002bb0:	4b08      	ldr	r3, [pc, #32]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb6:	4a07      	ldr	r2, [pc, #28]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002bb8:	f043 0304 	orr.w	r3, r3, #4
 8002bbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bc0:	4b04      	ldr	r3, [pc, #16]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc6:	4a03      	ldr	r2, [pc, #12]	@ (8002bd4 <HAL_RCC_OscConfig+0x504>)
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bd0:	e014      	b.n	8002bfc <HAL_RCC_OscConfig+0x52c>
 8002bd2:	bf00      	nop
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40007000 	.word	0x40007000
 8002bdc:	4b9c      	ldr	r3, [pc, #624]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be2:	4a9b      	ldr	r2, [pc, #620]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002be4:	f023 0301 	bic.w	r3, r3, #1
 8002be8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bec:	4b98      	ldr	r3, [pc, #608]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf2:	4a97      	ldr	r2, [pc, #604]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002bf4:	f023 0304 	bic.w	r3, r3, #4
 8002bf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d016      	beq.n	8002c32 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c04:	f7fd ff14 	bl	8000a30 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c0a:	e00a      	b.n	8002c22 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c0c:	f7fd ff10 	bl	8000a30 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e12a      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c22:	4b8b      	ldr	r3, [pc, #556]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0ed      	beq.n	8002c0c <HAL_RCC_OscConfig+0x53c>
 8002c30:	e015      	b.n	8002c5e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c32:	f7fd fefd 	bl	8000a30 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c38:	e00a      	b.n	8002c50 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c3a:	f7fd fef9 	bl	8000a30 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e113      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c50:	4b7f      	ldr	r3, [pc, #508]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1ed      	bne.n	8002c3a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c5e:	7ffb      	ldrb	r3, [r7, #31]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d105      	bne.n	8002c70 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c64:	4b7a      	ldr	r3, [pc, #488]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c68:	4a79      	ldr	r2, [pc, #484]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002c6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c6e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 80fe 	beq.w	8002e76 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	f040 80d0 	bne.w	8002e24 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c84:	4b72      	ldr	r3, [pc, #456]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f003 0203 	and.w	r2, r3, #3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d130      	bne.n	8002cfa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d127      	bne.n	8002cfa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d11f      	bne.n	8002cfa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cc4:	2a07      	cmp	r2, #7
 8002cc6:	bf14      	ite	ne
 8002cc8:	2201      	movne	r2, #1
 8002cca:	2200      	moveq	r2, #0
 8002ccc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d113      	bne.n	8002cfa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cdc:	085b      	lsrs	r3, r3, #1
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d109      	bne.n	8002cfa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf0:	085b      	lsrs	r3, r3, #1
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d06e      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	2b0c      	cmp	r3, #12
 8002cfe:	d069      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d00:	4b53      	ldr	r3, [pc, #332]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d105      	bne.n	8002d18 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d0c:	4b50      	ldr	r3, [pc, #320]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0ad      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d1c:	4b4c      	ldr	r3, [pc, #304]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a4b      	ldr	r2, [pc, #300]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d26:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d28:	f7fd fe82 	bl	8000a30 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d30:	f7fd fe7e 	bl	8000a30 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e09a      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d42:	4b43      	ldr	r3, [pc, #268]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d4e:	4b40      	ldr	r3, [pc, #256]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	4b40      	ldr	r3, [pc, #256]	@ (8002e54 <HAL_RCC_OscConfig+0x784>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d5e:	3a01      	subs	r2, #1
 8002d60:	0112      	lsls	r2, r2, #4
 8002d62:	4311      	orrs	r1, r2
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d68:	0212      	lsls	r2, r2, #8
 8002d6a:	4311      	orrs	r1, r2
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d70:	0852      	lsrs	r2, r2, #1
 8002d72:	3a01      	subs	r2, #1
 8002d74:	0552      	lsls	r2, r2, #21
 8002d76:	4311      	orrs	r1, r2
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d7c:	0852      	lsrs	r2, r2, #1
 8002d7e:	3a01      	subs	r2, #1
 8002d80:	0652      	lsls	r2, r2, #25
 8002d82:	4311      	orrs	r1, r2
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d88:	0912      	lsrs	r2, r2, #4
 8002d8a:	0452      	lsls	r2, r2, #17
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	4930      	ldr	r1, [pc, #192]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d94:	4b2e      	ldr	r3, [pc, #184]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a2d      	ldr	r2, [pc, #180]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002d9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d9e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002da0:	4b2b      	ldr	r3, [pc, #172]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	4a2a      	ldr	r2, [pc, #168]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002da6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002daa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dac:	f7fd fe40 	bl	8000a30 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db4:	f7fd fe3c 	bl	8000a30 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e058      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dc6:	4b22      	ldr	r3, [pc, #136]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0f0      	beq.n	8002db4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dd2:	e050      	b.n	8002e76 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e04f      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d148      	bne.n	8002e76 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002de4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a19      	ldr	r2, [pc, #100]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002dea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002df0:	4b17      	ldr	r3, [pc, #92]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	4a16      	ldr	r2, [pc, #88]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002df6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dfa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002dfc:	f7fd fe18 	bl	8000a30 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e04:	f7fd fe14 	bl	8000a30 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e030      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e16:	4b0e      	ldr	r3, [pc, #56]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d0f0      	beq.n	8002e04 <HAL_RCC_OscConfig+0x734>
 8002e22:	e028      	b.n	8002e76 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	2b0c      	cmp	r3, #12
 8002e28:	d023      	beq.n	8002e72 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2a:	4b09      	ldr	r3, [pc, #36]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a08      	ldr	r2, [pc, #32]	@ (8002e50 <HAL_RCC_OscConfig+0x780>)
 8002e30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e36:	f7fd fdfb 	bl	8000a30 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e3c:	e00c      	b.n	8002e58 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e3e:	f7fd fdf7 	bl	8000a30 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d905      	bls.n	8002e58 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e013      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
 8002e50:	40021000 	.word	0x40021000
 8002e54:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e58:	4b09      	ldr	r3, [pc, #36]	@ (8002e80 <HAL_RCC_OscConfig+0x7b0>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1ec      	bne.n	8002e3e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e64:	4b06      	ldr	r3, [pc, #24]	@ (8002e80 <HAL_RCC_OscConfig+0x7b0>)
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	4905      	ldr	r1, [pc, #20]	@ (8002e80 <HAL_RCC_OscConfig+0x7b0>)
 8002e6a:	4b06      	ldr	r3, [pc, #24]	@ (8002e84 <HAL_RCC_OscConfig+0x7b4>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	60cb      	str	r3, [r1, #12]
 8002e70:	e001      	b.n	8002e76 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e000      	b.n	8002e78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3720      	adds	r7, #32
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	40021000 	.word	0x40021000
 8002e84:	feeefffc 	.word	0xfeeefffc

08002e88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e0e7      	b.n	800306c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e9c:	4b75      	ldr	r3, [pc, #468]	@ (8003074 <HAL_RCC_ClockConfig+0x1ec>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d910      	bls.n	8002ecc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eaa:	4b72      	ldr	r3, [pc, #456]	@ (8003074 <HAL_RCC_ClockConfig+0x1ec>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 0207 	bic.w	r2, r3, #7
 8002eb2:	4970      	ldr	r1, [pc, #448]	@ (8003074 <HAL_RCC_ClockConfig+0x1ec>)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eba:	4b6e      	ldr	r3, [pc, #440]	@ (8003074 <HAL_RCC_ClockConfig+0x1ec>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0307 	and.w	r3, r3, #7
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d001      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e0cf      	b.n	800306c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d010      	beq.n	8002efa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	4b66      	ldr	r3, [pc, #408]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d908      	bls.n	8002efa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee8:	4b63      	ldr	r3, [pc, #396]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	4960      	ldr	r1, [pc, #384]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d04c      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d107      	bne.n	8002f1e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f0e:	4b5a      	ldr	r3, [pc, #360]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d121      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e0a6      	b.n	800306c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d107      	bne.n	8002f36 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f26:	4b54      	ldr	r3, [pc, #336]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d115      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e09a      	b.n	800306c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d107      	bne.n	8002f4e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f3e:	4b4e      	ldr	r3, [pc, #312]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d109      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e08e      	b.n	800306c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e086      	b.n	800306c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f5e:	4b46      	ldr	r3, [pc, #280]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f023 0203 	bic.w	r2, r3, #3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	4943      	ldr	r1, [pc, #268]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f70:	f7fd fd5e 	bl	8000a30 <HAL_GetTick>
 8002f74:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f76:	e00a      	b.n	8002f8e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f78:	f7fd fd5a 	bl	8000a30 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e06e      	b.n	800306c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f8e:	4b3a      	ldr	r3, [pc, #232]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 020c 	and.w	r2, r3, #12
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d1eb      	bne.n	8002f78 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d010      	beq.n	8002fce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	4b31      	ldr	r3, [pc, #196]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d208      	bcs.n	8002fce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fbc:	4b2e      	ldr	r3, [pc, #184]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	492b      	ldr	r1, [pc, #172]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fce:	4b29      	ldr	r3, [pc, #164]	@ (8003074 <HAL_RCC_ClockConfig+0x1ec>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	683a      	ldr	r2, [r7, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d210      	bcs.n	8002ffe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fdc:	4b25      	ldr	r3, [pc, #148]	@ (8003074 <HAL_RCC_ClockConfig+0x1ec>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f023 0207 	bic.w	r2, r3, #7
 8002fe4:	4923      	ldr	r1, [pc, #140]	@ (8003074 <HAL_RCC_ClockConfig+0x1ec>)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fec:	4b21      	ldr	r3, [pc, #132]	@ (8003074 <HAL_RCC_ClockConfig+0x1ec>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d001      	beq.n	8002ffe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e036      	b.n	800306c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0304 	and.w	r3, r3, #4
 8003006:	2b00      	cmp	r3, #0
 8003008:	d008      	beq.n	800301c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800300a:	4b1b      	ldr	r3, [pc, #108]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	4918      	ldr	r1, [pc, #96]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8003018:	4313      	orrs	r3, r2
 800301a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0308 	and.w	r3, r3, #8
 8003024:	2b00      	cmp	r3, #0
 8003026:	d009      	beq.n	800303c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003028:	4b13      	ldr	r3, [pc, #76]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4910      	ldr	r1, [pc, #64]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8003038:	4313      	orrs	r3, r2
 800303a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800303c:	f000 f824 	bl	8003088 <HAL_RCC_GetSysClockFreq>
 8003040:	4602      	mov	r2, r0
 8003042:	4b0d      	ldr	r3, [pc, #52]	@ (8003078 <HAL_RCC_ClockConfig+0x1f0>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	091b      	lsrs	r3, r3, #4
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	490b      	ldr	r1, [pc, #44]	@ (800307c <HAL_RCC_ClockConfig+0x1f4>)
 800304e:	5ccb      	ldrb	r3, [r1, r3]
 8003050:	f003 031f 	and.w	r3, r3, #31
 8003054:	fa22 f303 	lsr.w	r3, r2, r3
 8003058:	4a09      	ldr	r2, [pc, #36]	@ (8003080 <HAL_RCC_ClockConfig+0x1f8>)
 800305a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800305c:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <HAL_RCC_ClockConfig+0x1fc>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4618      	mov	r0, r3
 8003062:	f7fd fc95 	bl	8000990 <HAL_InitTick>
 8003066:	4603      	mov	r3, r0
 8003068:	72fb      	strb	r3, [r7, #11]

  return status;
 800306a:	7afb      	ldrb	r3, [r7, #11]
}
 800306c:	4618      	mov	r0, r3
 800306e:	3710      	adds	r7, #16
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	40022000 	.word	0x40022000
 8003078:	40021000 	.word	0x40021000
 800307c:	080081a8 	.word	0x080081a8
 8003080:	2000001c 	.word	0x2000001c
 8003084:	20000020 	.word	0x20000020

08003088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003088:	b480      	push	{r7}
 800308a:	b089      	sub	sp, #36	@ 0x24
 800308c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
 8003092:	2300      	movs	r3, #0
 8003094:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003096:	4b3e      	ldr	r3, [pc, #248]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 030c 	and.w	r3, r3, #12
 800309e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030a0:	4b3b      	ldr	r3, [pc, #236]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f003 0303 	and.w	r3, r3, #3
 80030a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d005      	beq.n	80030bc <HAL_RCC_GetSysClockFreq+0x34>
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	2b0c      	cmp	r3, #12
 80030b4:	d121      	bne.n	80030fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d11e      	bne.n	80030fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80030bc:	4b34      	ldr	r3, [pc, #208]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d107      	bne.n	80030d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80030c8:	4b31      	ldr	r3, [pc, #196]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 80030ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030ce:	0a1b      	lsrs	r3, r3, #8
 80030d0:	f003 030f 	and.w	r3, r3, #15
 80030d4:	61fb      	str	r3, [r7, #28]
 80030d6:	e005      	b.n	80030e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80030d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	091b      	lsrs	r3, r3, #4
 80030de:	f003 030f 	and.w	r3, r3, #15
 80030e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80030e4:	4a2b      	ldr	r2, [pc, #172]	@ (8003194 <HAL_RCC_GetSysClockFreq+0x10c>)
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d10d      	bne.n	8003110 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030f8:	e00a      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	2b04      	cmp	r3, #4
 80030fe:	d102      	bne.n	8003106 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003100:	4b25      	ldr	r3, [pc, #148]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x110>)
 8003102:	61bb      	str	r3, [r7, #24]
 8003104:	e004      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	2b08      	cmp	r3, #8
 800310a:	d101      	bne.n	8003110 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800310c:	4b22      	ldr	r3, [pc, #136]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x110>)
 800310e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	2b0c      	cmp	r3, #12
 8003114:	d134      	bne.n	8003180 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003116:	4b1e      	ldr	r3, [pc, #120]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2b02      	cmp	r3, #2
 8003124:	d003      	beq.n	800312e <HAL_RCC_GetSysClockFreq+0xa6>
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	2b03      	cmp	r3, #3
 800312a:	d003      	beq.n	8003134 <HAL_RCC_GetSysClockFreq+0xac>
 800312c:	e005      	b.n	800313a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800312e:	4b1a      	ldr	r3, [pc, #104]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x110>)
 8003130:	617b      	str	r3, [r7, #20]
      break;
 8003132:	e005      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003134:	4b18      	ldr	r3, [pc, #96]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x110>)
 8003136:	617b      	str	r3, [r7, #20]
      break;
 8003138:	e002      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	617b      	str	r3, [r7, #20]
      break;
 800313e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003140:	4b13      	ldr	r3, [pc, #76]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	091b      	lsrs	r3, r3, #4
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	3301      	adds	r3, #1
 800314c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800314e:	4b10      	ldr	r3, [pc, #64]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	0a1b      	lsrs	r3, r3, #8
 8003154:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	fb03 f202 	mul.w	r2, r3, r2
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	fbb2 f3f3 	udiv	r3, r2, r3
 8003164:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003166:	4b0a      	ldr	r3, [pc, #40]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x108>)
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	0e5b      	lsrs	r3, r3, #25
 800316c:	f003 0303 	and.w	r3, r3, #3
 8003170:	3301      	adds	r3, #1
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	fbb2 f3f3 	udiv	r3, r2, r3
 800317e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003180:	69bb      	ldr	r3, [r7, #24]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3724      	adds	r7, #36	@ 0x24
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40021000 	.word	0x40021000
 8003194:	080081b8 	.word	0x080081b8
 8003198:	00f42400 	.word	0x00f42400

0800319c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031a0:	4b03      	ldr	r3, [pc, #12]	@ (80031b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80031a2:	681b      	ldr	r3, [r3, #0]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	2000001c 	.word	0x2000001c

080031b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80031bc:	2300      	movs	r3, #0
 80031be:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031c0:	4b2a      	ldr	r3, [pc, #168]	@ (800326c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031cc:	f7ff fa0c 	bl	80025e8 <HAL_PWREx_GetVoltageRange>
 80031d0:	6178      	str	r0, [r7, #20]
 80031d2:	e014      	b.n	80031fe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031d4:	4b25      	ldr	r3, [pc, #148]	@ (800326c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d8:	4a24      	ldr	r2, [pc, #144]	@ (800326c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031de:	6593      	str	r3, [r2, #88]	@ 0x58
 80031e0:	4b22      	ldr	r3, [pc, #136]	@ (800326c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80031ec:	f7ff f9fc 	bl	80025e8 <HAL_PWREx_GetVoltageRange>
 80031f0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80031f2:	4b1e      	ldr	r3, [pc, #120]	@ (800326c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f6:	4a1d      	ldr	r2, [pc, #116]	@ (800326c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003204:	d10b      	bne.n	800321e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2b80      	cmp	r3, #128	@ 0x80
 800320a:	d919      	bls.n	8003240 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003210:	d902      	bls.n	8003218 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003212:	2302      	movs	r3, #2
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	e013      	b.n	8003240 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003218:	2301      	movs	r3, #1
 800321a:	613b      	str	r3, [r7, #16]
 800321c:	e010      	b.n	8003240 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2b80      	cmp	r3, #128	@ 0x80
 8003222:	d902      	bls.n	800322a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003224:	2303      	movs	r3, #3
 8003226:	613b      	str	r3, [r7, #16]
 8003228:	e00a      	b.n	8003240 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b80      	cmp	r3, #128	@ 0x80
 800322e:	d102      	bne.n	8003236 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003230:	2302      	movs	r3, #2
 8003232:	613b      	str	r3, [r7, #16]
 8003234:	e004      	b.n	8003240 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2b70      	cmp	r3, #112	@ 0x70
 800323a:	d101      	bne.n	8003240 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800323c:	2301      	movs	r3, #1
 800323e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003240:	4b0b      	ldr	r3, [pc, #44]	@ (8003270 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f023 0207 	bic.w	r2, r3, #7
 8003248:	4909      	ldr	r1, [pc, #36]	@ (8003270 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	4313      	orrs	r3, r2
 800324e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003250:	4b07      	ldr	r3, [pc, #28]	@ (8003270 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	429a      	cmp	r2, r3
 800325c:	d001      	beq.n	8003262 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	3718      	adds	r7, #24
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40021000 	.word	0x40021000
 8003270:	40022000 	.word	0x40022000

08003274 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800327c:	2300      	movs	r3, #0
 800327e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003280:	2300      	movs	r3, #0
 8003282:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800328c:	2b00      	cmp	r3, #0
 800328e:	d041      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003294:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003298:	d02a      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800329a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800329e:	d824      	bhi.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032a4:	d008      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80032a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032aa:	d81e      	bhi.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00a      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032b4:	d010      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032b6:	e018      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032b8:	4b86      	ldr	r3, [pc, #536]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	4a85      	ldr	r2, [pc, #532]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032c2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032c4:	e015      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	3304      	adds	r3, #4
 80032ca:	2100      	movs	r1, #0
 80032cc:	4618      	mov	r0, r3
 80032ce:	f000 fabb 	bl	8003848 <RCCEx_PLLSAI1_Config>
 80032d2:	4603      	mov	r3, r0
 80032d4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032d6:	e00c      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	3320      	adds	r3, #32
 80032dc:	2100      	movs	r1, #0
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fba6 	bl	8003a30 <RCCEx_PLLSAI2_Config>
 80032e4:	4603      	mov	r3, r0
 80032e6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032e8:	e003      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	74fb      	strb	r3, [r7, #19]
      break;
 80032ee:	e000      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80032f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032f2:	7cfb      	ldrb	r3, [r7, #19]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10b      	bne.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032f8:	4b76      	ldr	r3, [pc, #472]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003306:	4973      	ldr	r1, [pc, #460]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800330e:	e001      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003310:	7cfb      	ldrb	r3, [r7, #19]
 8003312:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d041      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003324:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003328:	d02a      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800332a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800332e:	d824      	bhi.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003330:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003334:	d008      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003336:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800333a:	d81e      	bhi.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00a      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003340:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003344:	d010      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003346:	e018      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003348:	4b62      	ldr	r3, [pc, #392]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	4a61      	ldr	r2, [pc, #388]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800334e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003352:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003354:	e015      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	3304      	adds	r3, #4
 800335a:	2100      	movs	r1, #0
 800335c:	4618      	mov	r0, r3
 800335e:	f000 fa73 	bl	8003848 <RCCEx_PLLSAI1_Config>
 8003362:	4603      	mov	r3, r0
 8003364:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003366:	e00c      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3320      	adds	r3, #32
 800336c:	2100      	movs	r1, #0
 800336e:	4618      	mov	r0, r3
 8003370:	f000 fb5e 	bl	8003a30 <RCCEx_PLLSAI2_Config>
 8003374:	4603      	mov	r3, r0
 8003376:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003378:	e003      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	74fb      	strb	r3, [r7, #19]
      break;
 800337e:	e000      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003380:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003382:	7cfb      	ldrb	r3, [r7, #19]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10b      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003388:	4b52      	ldr	r3, [pc, #328]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003396:	494f      	ldr	r1, [pc, #316]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003398:	4313      	orrs	r3, r2
 800339a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800339e:	e001      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a0:	7cfb      	ldrb	r3, [r7, #19]
 80033a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80a0 	beq.w	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033b2:	2300      	movs	r3, #0
 80033b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033b6:	4b47      	ldr	r3, [pc, #284]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80033c2:	2301      	movs	r3, #1
 80033c4:	e000      	b.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80033c6:	2300      	movs	r3, #0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00d      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033cc:	4b41      	ldr	r3, [pc, #260]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d0:	4a40      	ldr	r2, [pc, #256]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80033d8:	4b3e      	ldr	r3, [pc, #248]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033e0:	60bb      	str	r3, [r7, #8]
 80033e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033e4:	2301      	movs	r3, #1
 80033e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033e8:	4b3b      	ldr	r3, [pc, #236]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a3a      	ldr	r2, [pc, #232]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033f4:	f7fd fb1c 	bl	8000a30 <HAL_GetTick>
 80033f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033fa:	e009      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fc:	f7fd fb18 	bl	8000a30 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d902      	bls.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	74fb      	strb	r3, [r7, #19]
        break;
 800340e:	e005      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003410:	4b31      	ldr	r3, [pc, #196]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d0ef      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800341c:	7cfb      	ldrb	r3, [r7, #19]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d15c      	bne.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003422:	4b2c      	ldr	r3, [pc, #176]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003428:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800342c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01f      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	429a      	cmp	r2, r3
 800343e:	d019      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003440:	4b24      	ldr	r3, [pc, #144]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003446:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800344a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800344c:	4b21      	ldr	r3, [pc, #132]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800344e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003452:	4a20      	ldr	r2, [pc, #128]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003454:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003458:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800345c:	4b1d      	ldr	r3, [pc, #116]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003462:	4a1c      	ldr	r2, [pc, #112]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003468:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800346c:	4a19      	ldr	r2, [pc, #100]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b00      	cmp	r3, #0
 800347c:	d016      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800347e:	f7fd fad7 	bl	8000a30 <HAL_GetTick>
 8003482:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003484:	e00b      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003486:	f7fd fad3 	bl	8000a30 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003494:	4293      	cmp	r3, r2
 8003496:	d902      	bls.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	74fb      	strb	r3, [r7, #19]
            break;
 800349c:	e006      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800349e:	4b0d      	ldr	r3, [pc, #52]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d0ec      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80034ac:	7cfb      	ldrb	r3, [r7, #19]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10c      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034b2:	4b08      	ldr	r3, [pc, #32]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034c2:	4904      	ldr	r1, [pc, #16]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80034ca:	e009      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034cc:	7cfb      	ldrb	r3, [r7, #19]
 80034ce:	74bb      	strb	r3, [r7, #18]
 80034d0:	e006      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034d2:	bf00      	nop
 80034d4:	40021000 	.word	0x40021000
 80034d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034dc:	7cfb      	ldrb	r3, [r7, #19]
 80034de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034e0:	7c7b      	ldrb	r3, [r7, #17]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d105      	bne.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034e6:	4b9e      	ldr	r3, [pc, #632]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ea:	4a9d      	ldr	r2, [pc, #628]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00a      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034fe:	4b98      	ldr	r3, [pc, #608]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003504:	f023 0203 	bic.w	r2, r3, #3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800350c:	4994      	ldr	r1, [pc, #592]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800350e:	4313      	orrs	r3, r2
 8003510:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00a      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003520:	4b8f      	ldr	r3, [pc, #572]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003526:	f023 020c 	bic.w	r2, r3, #12
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800352e:	498c      	ldr	r1, [pc, #560]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003530:	4313      	orrs	r3, r2
 8003532:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0304 	and.w	r3, r3, #4
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00a      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003542:	4b87      	ldr	r3, [pc, #540]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003548:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003550:	4983      	ldr	r1, [pc, #524]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003552:	4313      	orrs	r3, r2
 8003554:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0308 	and.w	r3, r3, #8
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00a      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003564:	4b7e      	ldr	r3, [pc, #504]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003572:	497b      	ldr	r1, [pc, #492]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003574:	4313      	orrs	r3, r2
 8003576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0310 	and.w	r3, r3, #16
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00a      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003586:	4b76      	ldr	r3, [pc, #472]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003594:	4972      	ldr	r1, [pc, #456]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003596:	4313      	orrs	r3, r2
 8003598:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0320 	and.w	r3, r3, #32
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00a      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035a8:	4b6d      	ldr	r3, [pc, #436]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b6:	496a      	ldr	r1, [pc, #424]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035ca:	4b65      	ldr	r3, [pc, #404]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d8:	4961      	ldr	r1, [pc, #388]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80035ec:	4b5c      	ldr	r3, [pc, #368]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035fa:	4959      	ldr	r1, [pc, #356]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800360e:	4b54      	ldr	r3, [pc, #336]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003614:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800361c:	4950      	ldr	r1, [pc, #320]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800361e:	4313      	orrs	r3, r2
 8003620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00a      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003630:	4b4b      	ldr	r3, [pc, #300]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003636:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800363e:	4948      	ldr	r1, [pc, #288]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00a      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003652:	4b43      	ldr	r3, [pc, #268]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003658:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003660:	493f      	ldr	r1, [pc, #252]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003662:	4313      	orrs	r3, r2
 8003664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d028      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003674:	4b3a      	ldr	r3, [pc, #232]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003682:	4937      	ldr	r1, [pc, #220]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003684:	4313      	orrs	r3, r2
 8003686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800368e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003692:	d106      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003694:	4b32      	ldr	r3, [pc, #200]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	4a31      	ldr	r2, [pc, #196]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800369a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800369e:	60d3      	str	r3, [r2, #12]
 80036a0:	e011      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036aa:	d10c      	bne.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	3304      	adds	r3, #4
 80036b0:	2101      	movs	r1, #1
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f8c8 	bl	8003848 <RCCEx_PLLSAI1_Config>
 80036b8:	4603      	mov	r3, r0
 80036ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80036bc:	7cfb      	ldrb	r3, [r7, #19]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80036c2:	7cfb      	ldrb	r3, [r7, #19]
 80036c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d028      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036d2:	4b23      	ldr	r3, [pc, #140]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e0:	491f      	ldr	r1, [pc, #124]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036f0:	d106      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036fc:	60d3      	str	r3, [r2, #12]
 80036fe:	e011      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003704:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003708:	d10c      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	3304      	adds	r3, #4
 800370e:	2101      	movs	r1, #1
 8003710:	4618      	mov	r0, r3
 8003712:	f000 f899 	bl	8003848 <RCCEx_PLLSAI1_Config>
 8003716:	4603      	mov	r3, r0
 8003718:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800371a:	7cfb      	ldrb	r3, [r7, #19]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003720:	7cfb      	ldrb	r3, [r7, #19]
 8003722:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d02b      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003730:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003736:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800373e:	4908      	ldr	r1, [pc, #32]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003740:	4313      	orrs	r3, r2
 8003742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800374a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800374e:	d109      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003750:	4b03      	ldr	r3, [pc, #12]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	4a02      	ldr	r2, [pc, #8]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003756:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800375a:	60d3      	str	r3, [r2, #12]
 800375c:	e014      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800375e:	bf00      	nop
 8003760:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003768:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800376c:	d10c      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	3304      	adds	r3, #4
 8003772:	2101      	movs	r1, #1
 8003774:	4618      	mov	r0, r3
 8003776:	f000 f867 	bl	8003848 <RCCEx_PLLSAI1_Config>
 800377a:	4603      	mov	r3, r0
 800377c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800377e:	7cfb      	ldrb	r3, [r7, #19]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003784:	7cfb      	ldrb	r3, [r7, #19]
 8003786:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d02f      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003794:	4b2b      	ldr	r3, [pc, #172]	@ (8003844 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037a2:	4928      	ldr	r1, [pc, #160]	@ (8003844 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037b2:	d10d      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3304      	adds	r3, #4
 80037b8:	2102      	movs	r1, #2
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 f844 	bl	8003848 <RCCEx_PLLSAI1_Config>
 80037c0:	4603      	mov	r3, r0
 80037c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037c4:	7cfb      	ldrb	r3, [r7, #19]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d014      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037ca:	7cfb      	ldrb	r3, [r7, #19]
 80037cc:	74bb      	strb	r3, [r7, #18]
 80037ce:	e011      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037d8:	d10c      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	3320      	adds	r3, #32
 80037de:	2102      	movs	r1, #2
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 f925 	bl	8003a30 <RCCEx_PLLSAI2_Config>
 80037e6:	4603      	mov	r3, r0
 80037e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ea:	7cfb      	ldrb	r3, [r7, #19]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037f0:	7cfb      	ldrb	r3, [r7, #19]
 80037f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00a      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003800:	4b10      	ldr	r3, [pc, #64]	@ (8003844 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003806:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800380e:	490d      	ldr	r1, [pc, #52]	@ (8003844 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003810:	4313      	orrs	r3, r2
 8003812:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00b      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003822:	4b08      	ldr	r3, [pc, #32]	@ (8003844 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003828:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003832:	4904      	ldr	r1, [pc, #16]	@ (8003844 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800383a:	7cbb      	ldrb	r3, [r7, #18]
}
 800383c:	4618      	mov	r0, r3
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	40021000 	.word	0x40021000

08003848 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003852:	2300      	movs	r3, #0
 8003854:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003856:	4b75      	ldr	r3, [pc, #468]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	2b00      	cmp	r3, #0
 8003860:	d018      	beq.n	8003894 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003862:	4b72      	ldr	r3, [pc, #456]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	f003 0203 	and.w	r2, r3, #3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d10d      	bne.n	800388e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
       ||
 8003876:	2b00      	cmp	r3, #0
 8003878:	d009      	beq.n	800388e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800387a:	4b6c      	ldr	r3, [pc, #432]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	091b      	lsrs	r3, r3, #4
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	1c5a      	adds	r2, r3, #1
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
       ||
 800388a:	429a      	cmp	r2, r3
 800388c:	d047      	beq.n	800391e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	73fb      	strb	r3, [r7, #15]
 8003892:	e044      	b.n	800391e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b03      	cmp	r3, #3
 800389a:	d018      	beq.n	80038ce <RCCEx_PLLSAI1_Config+0x86>
 800389c:	2b03      	cmp	r3, #3
 800389e:	d825      	bhi.n	80038ec <RCCEx_PLLSAI1_Config+0xa4>
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d002      	beq.n	80038aa <RCCEx_PLLSAI1_Config+0x62>
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d009      	beq.n	80038bc <RCCEx_PLLSAI1_Config+0x74>
 80038a8:	e020      	b.n	80038ec <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038aa:	4b60      	ldr	r3, [pc, #384]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d11d      	bne.n	80038f2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ba:	e01a      	b.n	80038f2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038bc:	4b5b      	ldr	r3, [pc, #364]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d116      	bne.n	80038f6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038cc:	e013      	b.n	80038f6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038ce:	4b57      	ldr	r3, [pc, #348]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10f      	bne.n	80038fa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038da:	4b54      	ldr	r3, [pc, #336]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d109      	bne.n	80038fa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038ea:	e006      	b.n	80038fa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	73fb      	strb	r3, [r7, #15]
      break;
 80038f0:	e004      	b.n	80038fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038f2:	bf00      	nop
 80038f4:	e002      	b.n	80038fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038f6:	bf00      	nop
 80038f8:	e000      	b.n	80038fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80038fc:	7bfb      	ldrb	r3, [r7, #15]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10d      	bne.n	800391e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003902:	4b4a      	ldr	r3, [pc, #296]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6819      	ldr	r1, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	3b01      	subs	r3, #1
 8003914:	011b      	lsls	r3, r3, #4
 8003916:	430b      	orrs	r3, r1
 8003918:	4944      	ldr	r1, [pc, #272]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 800391a:	4313      	orrs	r3, r2
 800391c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800391e:	7bfb      	ldrb	r3, [r7, #15]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d17d      	bne.n	8003a20 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003924:	4b41      	ldr	r3, [pc, #260]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a40      	ldr	r2, [pc, #256]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 800392a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800392e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003930:	f7fd f87e 	bl	8000a30 <HAL_GetTick>
 8003934:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003936:	e009      	b.n	800394c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003938:	f7fd f87a 	bl	8000a30 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d902      	bls.n	800394c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	73fb      	strb	r3, [r7, #15]
        break;
 800394a:	e005      	b.n	8003958 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800394c:	4b37      	ldr	r3, [pc, #220]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1ef      	bne.n	8003938 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d160      	bne.n	8003a20 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d111      	bne.n	8003988 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003964:	4b31      	ldr	r3, [pc, #196]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800396c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6892      	ldr	r2, [r2, #8]
 8003974:	0211      	lsls	r1, r2, #8
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	68d2      	ldr	r2, [r2, #12]
 800397a:	0912      	lsrs	r2, r2, #4
 800397c:	0452      	lsls	r2, r2, #17
 800397e:	430a      	orrs	r2, r1
 8003980:	492a      	ldr	r1, [pc, #168]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003982:	4313      	orrs	r3, r2
 8003984:	610b      	str	r3, [r1, #16]
 8003986:	e027      	b.n	80039d8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d112      	bne.n	80039b4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800398e:	4b27      	ldr	r3, [pc, #156]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003996:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6892      	ldr	r2, [r2, #8]
 800399e:	0211      	lsls	r1, r2, #8
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6912      	ldr	r2, [r2, #16]
 80039a4:	0852      	lsrs	r2, r2, #1
 80039a6:	3a01      	subs	r2, #1
 80039a8:	0552      	lsls	r2, r2, #21
 80039aa:	430a      	orrs	r2, r1
 80039ac:	491f      	ldr	r1, [pc, #124]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	610b      	str	r3, [r1, #16]
 80039b2:	e011      	b.n	80039d8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039b4:	4b1d      	ldr	r3, [pc, #116]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039b6:	691b      	ldr	r3, [r3, #16]
 80039b8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039bc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6892      	ldr	r2, [r2, #8]
 80039c4:	0211      	lsls	r1, r2, #8
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6952      	ldr	r2, [r2, #20]
 80039ca:	0852      	lsrs	r2, r2, #1
 80039cc:	3a01      	subs	r2, #1
 80039ce:	0652      	lsls	r2, r2, #25
 80039d0:	430a      	orrs	r2, r1
 80039d2:	4916      	ldr	r1, [pc, #88]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039d8:	4b14      	ldr	r3, [pc, #80]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a13      	ldr	r2, [pc, #76]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e4:	f7fd f824 	bl	8000a30 <HAL_GetTick>
 80039e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039ea:	e009      	b.n	8003a00 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039ec:	f7fd f820 	bl	8000a30 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d902      	bls.n	8003a00 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	73fb      	strb	r3, [r7, #15]
          break;
 80039fe:	e005      	b.n	8003a0c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a00:	4b0a      	ldr	r3, [pc, #40]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d0ef      	beq.n	80039ec <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a12:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	4904      	ldr	r1, [pc, #16]	@ (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40021000 	.word	0x40021000

08003a30 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a3e:	4b6a      	ldr	r3, [pc, #424]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0303 	and.w	r3, r3, #3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d018      	beq.n	8003a7c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a4a:	4b67      	ldr	r3, [pc, #412]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	f003 0203 	and.w	r2, r3, #3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d10d      	bne.n	8003a76 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d009      	beq.n	8003a76 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a62:	4b61      	ldr	r3, [pc, #388]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	091b      	lsrs	r3, r3, #4
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	1c5a      	adds	r2, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
       ||
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d047      	beq.n	8003b06 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	73fb      	strb	r3, [r7, #15]
 8003a7a:	e044      	b.n	8003b06 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2b03      	cmp	r3, #3
 8003a82:	d018      	beq.n	8003ab6 <RCCEx_PLLSAI2_Config+0x86>
 8003a84:	2b03      	cmp	r3, #3
 8003a86:	d825      	bhi.n	8003ad4 <RCCEx_PLLSAI2_Config+0xa4>
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d002      	beq.n	8003a92 <RCCEx_PLLSAI2_Config+0x62>
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d009      	beq.n	8003aa4 <RCCEx_PLLSAI2_Config+0x74>
 8003a90:	e020      	b.n	8003ad4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a92:	4b55      	ldr	r3, [pc, #340]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d11d      	bne.n	8003ada <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa2:	e01a      	b.n	8003ada <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003aa4:	4b50      	ldr	r3, [pc, #320]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d116      	bne.n	8003ade <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab4:	e013      	b.n	8003ade <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ab6:	4b4c      	ldr	r3, [pc, #304]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10f      	bne.n	8003ae2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ac2:	4b49      	ldr	r3, [pc, #292]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d109      	bne.n	8003ae2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ad2:	e006      	b.n	8003ae2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ad8:	e004      	b.n	8003ae4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ada:	bf00      	nop
 8003adc:	e002      	b.n	8003ae4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ade:	bf00      	nop
 8003ae0:	e000      	b.n	8003ae4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ae2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10d      	bne.n	8003b06 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003aea:	4b3f      	ldr	r3, [pc, #252]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6819      	ldr	r1, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	430b      	orrs	r3, r1
 8003b00:	4939      	ldr	r1, [pc, #228]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b06:	7bfb      	ldrb	r3, [r7, #15]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d167      	bne.n	8003bdc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003b0c:	4b36      	ldr	r3, [pc, #216]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a35      	ldr	r2, [pc, #212]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b18:	f7fc ff8a 	bl	8000a30 <HAL_GetTick>
 8003b1c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b1e:	e009      	b.n	8003b34 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b20:	f7fc ff86 	bl	8000a30 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d902      	bls.n	8003b34 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	73fb      	strb	r3, [r7, #15]
        break;
 8003b32:	e005      	b.n	8003b40 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b34:	4b2c      	ldr	r3, [pc, #176]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1ef      	bne.n	8003b20 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d14a      	bne.n	8003bdc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d111      	bne.n	8003b70 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b4c:	4b26      	ldr	r3, [pc, #152]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	6892      	ldr	r2, [r2, #8]
 8003b5c:	0211      	lsls	r1, r2, #8
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	68d2      	ldr	r2, [r2, #12]
 8003b62:	0912      	lsrs	r2, r2, #4
 8003b64:	0452      	lsls	r2, r2, #17
 8003b66:	430a      	orrs	r2, r1
 8003b68:	491f      	ldr	r1, [pc, #124]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	614b      	str	r3, [r1, #20]
 8003b6e:	e011      	b.n	8003b94 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b70:	4b1d      	ldr	r3, [pc, #116]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b78:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6892      	ldr	r2, [r2, #8]
 8003b80:	0211      	lsls	r1, r2, #8
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	6912      	ldr	r2, [r2, #16]
 8003b86:	0852      	lsrs	r2, r2, #1
 8003b88:	3a01      	subs	r2, #1
 8003b8a:	0652      	lsls	r2, r2, #25
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	4916      	ldr	r1, [pc, #88]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b94:	4b14      	ldr	r3, [pc, #80]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a13      	ldr	r2, [pc, #76]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b9e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba0:	f7fc ff46 	bl	8000a30 <HAL_GetTick>
 8003ba4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ba6:	e009      	b.n	8003bbc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ba8:	f7fc ff42 	bl	8000a30 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d902      	bls.n	8003bbc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	73fb      	strb	r3, [r7, #15]
          break;
 8003bba:	e005      	b.n	8003bc8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0ef      	beq.n	8003ba8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003bc8:	7bfb      	ldrb	r3, [r7, #15]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d106      	bne.n	8003bdc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003bce:	4b06      	ldr	r3, [pc, #24]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd0:	695a      	ldr	r2, [r3, #20]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	4904      	ldr	r1, [pc, #16]	@ (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	40021000 	.word	0x40021000

08003bec <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d079      	beq.n	8003cf2 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d106      	bne.n	8003c18 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7fc fcaa 	bl	800056c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f003 0310 	and.w	r3, r3, #16
 8003c2a:	2b10      	cmp	r3, #16
 8003c2c:	d058      	beq.n	8003ce0 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	22ca      	movs	r2, #202	@ 0xca
 8003c34:	625a      	str	r2, [r3, #36]	@ 0x24
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2253      	movs	r2, #83	@ 0x53
 8003c3c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f880 	bl	8003d44 <RTC_EnterInitMode>
 8003c44:	4603      	mov	r3, r0
 8003c46:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003c48:	7bfb      	ldrb	r3, [r7, #15]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d127      	bne.n	8003c9e <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6812      	ldr	r2, [r2, #0]
 8003c58:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003c5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c60:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6899      	ldr	r1, [r3, #8]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685a      	ldr	r2, [r3, #4]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	431a      	orrs	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	431a      	orrs	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	68d2      	ldr	r2, [r2, #12]
 8003c88:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6919      	ldr	r1, [r3, #16]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	041a      	lsls	r2, r3, #16
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f884 	bl	8003dac <RTC_ExitInitMode>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d113      	bne.n	8003cd6 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 0203 	bic.w	r2, r2, #3
 8003cbc:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	69da      	ldr	r2, [r3, #28]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	695b      	ldr	r3, [r3, #20]
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	22ff      	movs	r2, #255	@ 0xff
 8003cdc:	625a      	str	r2, [r3, #36]	@ 0x24
 8003cde:	e001      	b.n	8003ce4 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003ce4:	7bfb      	ldrb	r3, [r7, #15]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d103      	bne.n	8003cf2 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a0d      	ldr	r2, [pc, #52]	@ (8003d40 <HAL_RTC_WaitForSynchro+0x44>)
 8003d0a:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003d0c:	f7fc fe90 	bl	8000a30 <HAL_GetTick>
 8003d10:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003d12:	e009      	b.n	8003d28 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003d14:	f7fc fe8c 	bl	8000a30 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d22:	d901      	bls.n	8003d28 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e007      	b.n	8003d38 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	f003 0320 	and.w	r3, r3, #32
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0ee      	beq.n	8003d14 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	0003ff5f 	.word	0x0003ff5f

08003d44 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d120      	bne.n	8003da0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f04f 32ff 	mov.w	r2, #4294967295
 8003d66:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003d68:	f7fc fe62 	bl	8000a30 <HAL_GetTick>
 8003d6c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003d6e:	e00d      	b.n	8003d8c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003d70:	f7fc fe5e 	bl	8000a30 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d7e:	d905      	bls.n	8003d8c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2203      	movs	r2, #3
 8003d88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d102      	bne.n	8003da0 <RTC_EnterInitMode+0x5c>
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
 8003d9c:	2b03      	cmp	r3, #3
 8003d9e:	d1e7      	bne.n	8003d70 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8003da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8003db8:	4b1a      	ldr	r3, [pc, #104]	@ (8003e24 <RTC_ExitInitMode+0x78>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	4a19      	ldr	r2, [pc, #100]	@ (8003e24 <RTC_ExitInitMode+0x78>)
 8003dbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dc2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003dc4:	4b17      	ldr	r3, [pc, #92]	@ (8003e24 <RTC_ExitInitMode+0x78>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0320 	and.w	r3, r3, #32
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10c      	bne.n	8003dea <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f7ff ff93 	bl	8003cfc <HAL_RTC_WaitForSynchro>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01e      	beq.n	8003e1a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2203      	movs	r2, #3
 8003de0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	73fb      	strb	r3, [r7, #15]
 8003de8:	e017      	b.n	8003e1a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003dea:	4b0e      	ldr	r3, [pc, #56]	@ (8003e24 <RTC_ExitInitMode+0x78>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	4a0d      	ldr	r2, [pc, #52]	@ (8003e24 <RTC_ExitInitMode+0x78>)
 8003df0:	f023 0320 	bic.w	r3, r3, #32
 8003df4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f7ff ff80 	bl	8003cfc <HAL_RTC_WaitForSynchro>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d005      	beq.n	8003e0e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2203      	movs	r2, #3
 8003e06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003e0e:	4b05      	ldr	r3, [pc, #20]	@ (8003e24 <RTC_ExitInitMode+0x78>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	4a04      	ldr	r2, [pc, #16]	@ (8003e24 <RTC_ExitInitMode+0x78>)
 8003e14:	f043 0320 	orr.w	r3, r3, #32
 8003e18:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40002800 	.word	0x40002800

08003e28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e095      	b.n	8003f66 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d108      	bne.n	8003e54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e4a:	d009      	beq.n	8003e60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	61da      	str	r2, [r3, #28]
 8003e52:	e005      	b.n	8003e60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d106      	bne.n	8003e80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7fc fc24 	bl	80006c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e96:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003ea0:	d902      	bls.n	8003ea8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60fb      	str	r3, [r7, #12]
 8003ea6:	e002      	b.n	8003eae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003ea8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003eac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003eb6:	d007      	beq.n	8003ec8 <HAL_SPI_Init+0xa0>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003ec0:	d002      	beq.n	8003ec8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	431a      	orrs	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	69db      	ldr	r3, [r3, #28]
 8003efc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f00:	431a      	orrs	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f0a:	ea42 0103 	orr.w	r1, r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f12:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	0c1b      	lsrs	r3, r3, #16
 8003f24:	f003 0204 	and.w	r2, r3, #4
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	431a      	orrs	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003f44:	ea42 0103 	orr.w	r1, r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	430a      	orrs	r2, r1
 8003f54:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3710      	adds	r7, #16
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003f6e:	b084      	sub	sp, #16
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	f107 001c 	add.w	r0, r7, #28
 8003f7c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f001 fa25 	bl	80053dc <USB_CoreReset>
 8003f92:	4603      	mov	r3, r0
 8003f94:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8003f96:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d106      	bne.n	8003fac <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	639a      	str	r2, [r3, #56]	@ 0x38
 8003faa:	e005      	b.n	8003fb8 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003fc4:	b004      	add	sp, #16
 8003fc6:	4770      	bx	lr

08003fc8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003fd6:	79fb      	ldrb	r3, [r7, #7]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d165      	bne.n	80040a8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	4a3e      	ldr	r2, [pc, #248]	@ (80040d8 <USB_SetTurnaroundTime+0x110>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d906      	bls.n	8003ff2 <USB_SetTurnaroundTime+0x2a>
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	4a3d      	ldr	r2, [pc, #244]	@ (80040dc <USB_SetTurnaroundTime+0x114>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d202      	bcs.n	8003ff2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003fec:	230f      	movs	r3, #15
 8003fee:	617b      	str	r3, [r7, #20]
 8003ff0:	e05c      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	4a39      	ldr	r2, [pc, #228]	@ (80040dc <USB_SetTurnaroundTime+0x114>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d306      	bcc.n	8004008 <USB_SetTurnaroundTime+0x40>
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	4a38      	ldr	r2, [pc, #224]	@ (80040e0 <USB_SetTurnaroundTime+0x118>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d202      	bcs.n	8004008 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004002:	230e      	movs	r3, #14
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	e051      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4a35      	ldr	r2, [pc, #212]	@ (80040e0 <USB_SetTurnaroundTime+0x118>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d306      	bcc.n	800401e <USB_SetTurnaroundTime+0x56>
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	4a34      	ldr	r2, [pc, #208]	@ (80040e4 <USB_SetTurnaroundTime+0x11c>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d202      	bcs.n	800401e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004018:	230d      	movs	r3, #13
 800401a:	617b      	str	r3, [r7, #20]
 800401c:	e046      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	4a30      	ldr	r2, [pc, #192]	@ (80040e4 <USB_SetTurnaroundTime+0x11c>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d306      	bcc.n	8004034 <USB_SetTurnaroundTime+0x6c>
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	4a2f      	ldr	r2, [pc, #188]	@ (80040e8 <USB_SetTurnaroundTime+0x120>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d802      	bhi.n	8004034 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800402e:	230c      	movs	r3, #12
 8004030:	617b      	str	r3, [r7, #20]
 8004032:	e03b      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	4a2c      	ldr	r2, [pc, #176]	@ (80040e8 <USB_SetTurnaroundTime+0x120>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d906      	bls.n	800404a <USB_SetTurnaroundTime+0x82>
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	4a2b      	ldr	r2, [pc, #172]	@ (80040ec <USB_SetTurnaroundTime+0x124>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d802      	bhi.n	800404a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004044:	230b      	movs	r3, #11
 8004046:	617b      	str	r3, [r7, #20]
 8004048:	e030      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	4a27      	ldr	r2, [pc, #156]	@ (80040ec <USB_SetTurnaroundTime+0x124>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d906      	bls.n	8004060 <USB_SetTurnaroundTime+0x98>
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	4a26      	ldr	r2, [pc, #152]	@ (80040f0 <USB_SetTurnaroundTime+0x128>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d802      	bhi.n	8004060 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800405a:	230a      	movs	r3, #10
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	e025      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	4a23      	ldr	r2, [pc, #140]	@ (80040f0 <USB_SetTurnaroundTime+0x128>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d906      	bls.n	8004076 <USB_SetTurnaroundTime+0xae>
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	4a22      	ldr	r2, [pc, #136]	@ (80040f4 <USB_SetTurnaroundTime+0x12c>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d202      	bcs.n	8004076 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004070:	2309      	movs	r3, #9
 8004072:	617b      	str	r3, [r7, #20]
 8004074:	e01a      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	4a1e      	ldr	r2, [pc, #120]	@ (80040f4 <USB_SetTurnaroundTime+0x12c>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d306      	bcc.n	800408c <USB_SetTurnaroundTime+0xc4>
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	4a1d      	ldr	r2, [pc, #116]	@ (80040f8 <USB_SetTurnaroundTime+0x130>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d802      	bhi.n	800408c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004086:	2308      	movs	r3, #8
 8004088:	617b      	str	r3, [r7, #20]
 800408a:	e00f      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	4a1a      	ldr	r2, [pc, #104]	@ (80040f8 <USB_SetTurnaroundTime+0x130>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d906      	bls.n	80040a2 <USB_SetTurnaroundTime+0xda>
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	4a19      	ldr	r2, [pc, #100]	@ (80040fc <USB_SetTurnaroundTime+0x134>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d202      	bcs.n	80040a2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800409c:	2307      	movs	r3, #7
 800409e:	617b      	str	r3, [r7, #20]
 80040a0:	e004      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80040a2:	2306      	movs	r3, #6
 80040a4:	617b      	str	r3, [r7, #20]
 80040a6:	e001      	b.n	80040ac <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80040a8:	2309      	movs	r3, #9
 80040aa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	68da      	ldr	r2, [r3, #12]
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	029b      	lsls	r3, r3, #10
 80040c0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80040c4:	431a      	orrs	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	371c      	adds	r7, #28
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	00d8acbf 	.word	0x00d8acbf
 80040dc:	00e4e1c0 	.word	0x00e4e1c0
 80040e0:	00f42400 	.word	0x00f42400
 80040e4:	01067380 	.word	0x01067380
 80040e8:	011a499f 	.word	0x011a499f
 80040ec:	01312cff 	.word	0x01312cff
 80040f0:	014ca43f 	.word	0x014ca43f
 80040f4:	016e3600 	.word	0x016e3600
 80040f8:	01a6ab1f 	.word	0x01a6ab1f
 80040fc:	01e84800 	.word	0x01e84800

08004100 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f043 0201 	orr.w	r2, r3, #1
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004122:	b480      	push	{r7}
 8004124:	b083      	sub	sp, #12
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f023 0201 	bic.w	r2, r3, #1
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	460b      	mov	r3, r1
 800414e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004160:	78fb      	ldrb	r3, [r7, #3]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d115      	bne.n	8004192 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004172:	200a      	movs	r0, #10
 8004174:	f7fc fc68 	bl	8000a48 <HAL_Delay>
      ms += 10U;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	330a      	adds	r3, #10
 800417c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f001 f8b3 	bl	80052ea <USB_GetMode>
 8004184:	4603      	mov	r3, r0
 8004186:	2b01      	cmp	r3, #1
 8004188:	d01e      	beq.n	80041c8 <USB_SetCurrentMode+0x84>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2bc7      	cmp	r3, #199	@ 0xc7
 800418e:	d9f0      	bls.n	8004172 <USB_SetCurrentMode+0x2e>
 8004190:	e01a      	b.n	80041c8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004192:	78fb      	ldrb	r3, [r7, #3]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d115      	bne.n	80041c4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80041a4:	200a      	movs	r0, #10
 80041a6:	f7fc fc4f 	bl	8000a48 <HAL_Delay>
      ms += 10U;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	330a      	adds	r3, #10
 80041ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f001 f89a 	bl	80052ea <USB_GetMode>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d005      	beq.n	80041c8 <USB_SetCurrentMode+0x84>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2bc7      	cmp	r3, #199	@ 0xc7
 80041c0:	d9f0      	bls.n	80041a4 <USB_SetCurrentMode+0x60>
 80041c2:	e001      	b.n	80041c8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e005      	b.n	80041d4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2bc8      	cmp	r3, #200	@ 0xc8
 80041cc:	d101      	bne.n	80041d2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e000      	b.n	80041d4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80041dc:	b084      	sub	sp, #16
 80041de:	b580      	push	{r7, lr}
 80041e0:	b086      	sub	sp, #24
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
 80041e6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80041ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80041ee:	2300      	movs	r3, #0
 80041f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80041f6:	2300      	movs	r3, #0
 80041f8:	613b      	str	r3, [r7, #16]
 80041fa:	e009      	b.n	8004210 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	3340      	adds	r3, #64	@ 0x40
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	2200      	movs	r2, #0
 8004208:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	3301      	adds	r3, #1
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	2b0e      	cmp	r3, #14
 8004214:	d9f2      	bls.n	80041fc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004216:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800421a:	2b00      	cmp	r3, #0
 800421c:	d11c      	bne.n	8004258 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800422c:	f043 0302 	orr.w	r3, r3, #2
 8004230:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004236:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	601a      	str	r2, [r3, #0]
 8004256:	e005      	b.n	8004264 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800426a:	461a      	mov	r2, r3
 800426c:	2300      	movs	r3, #0
 800426e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004270:	2103      	movs	r1, #3
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 f95a 	bl	800452c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004278:	2110      	movs	r1, #16
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 f8f6 	bl	800446c <USB_FlushTxFifo>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f920 	bl	80044d0 <USB_FlushRxFifo>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042a0:	461a      	mov	r2, r3
 80042a2:	2300      	movs	r3, #0
 80042a4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042ac:	461a      	mov	r2, r3
 80042ae:	2300      	movs	r3, #0
 80042b0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042b8:	461a      	mov	r2, r3
 80042ba:	2300      	movs	r3, #0
 80042bc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80042be:	2300      	movs	r3, #0
 80042c0:	613b      	str	r3, [r7, #16]
 80042c2:	e043      	b.n	800434c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	015a      	lsls	r2, r3, #5
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4413      	add	r3, r2
 80042cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80042d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042da:	d118      	bne.n	800430e <USB_DevInit+0x132>
    {
      if (i == 0U)
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10a      	bne.n	80042f8 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	015a      	lsls	r2, r3, #5
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4413      	add	r3, r2
 80042ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ee:	461a      	mov	r2, r3
 80042f0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	e013      	b.n	8004320 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	015a      	lsls	r2, r3, #5
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4413      	add	r3, r2
 8004300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004304:	461a      	mov	r2, r3
 8004306:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800430a:	6013      	str	r3, [r2, #0]
 800430c:	e008      	b.n	8004320 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	015a      	lsls	r2, r3, #5
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4413      	add	r3, r2
 8004316:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800431a:	461a      	mov	r2, r3
 800431c:	2300      	movs	r3, #0
 800431e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	015a      	lsls	r2, r3, #5
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	4413      	add	r3, r2
 8004328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800432c:	461a      	mov	r2, r3
 800432e:	2300      	movs	r3, #0
 8004330:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	015a      	lsls	r2, r3, #5
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	4413      	add	r3, r2
 800433a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800433e:	461a      	mov	r2, r3
 8004340:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004344:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	3301      	adds	r3, #1
 800434a:	613b      	str	r3, [r7, #16]
 800434c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004350:	461a      	mov	r2, r3
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	4293      	cmp	r3, r2
 8004356:	d3b5      	bcc.n	80042c4 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004358:	2300      	movs	r3, #0
 800435a:	613b      	str	r3, [r7, #16]
 800435c:	e043      	b.n	80043e6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	015a      	lsls	r2, r3, #5
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	4413      	add	r3, r2
 8004366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004370:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004374:	d118      	bne.n	80043a8 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10a      	bne.n	8004392 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	015a      	lsls	r2, r3, #5
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	4413      	add	r3, r2
 8004384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004388:	461a      	mov	r2, r3
 800438a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800438e:	6013      	str	r3, [r2, #0]
 8004390:	e013      	b.n	80043ba <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	015a      	lsls	r2, r3, #5
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	4413      	add	r3, r2
 800439a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800439e:	461a      	mov	r2, r3
 80043a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80043a4:	6013      	str	r3, [r2, #0]
 80043a6:	e008      	b.n	80043ba <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	015a      	lsls	r2, r3, #5
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	4413      	add	r3, r2
 80043b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043b4:	461a      	mov	r2, r3
 80043b6:	2300      	movs	r3, #0
 80043b8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	015a      	lsls	r2, r3, #5
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	4413      	add	r3, r2
 80043c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043c6:	461a      	mov	r2, r3
 80043c8:	2300      	movs	r3, #0
 80043ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	015a      	lsls	r2, r3, #5
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4413      	add	r3, r2
 80043d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043d8:	461a      	mov	r2, r3
 80043da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80043de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	3301      	adds	r3, #1
 80043e4:	613b      	str	r3, [r7, #16]
 80043e6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80043ea:	461a      	mov	r2, r3
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d3b5      	bcc.n	800435e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004400:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004404:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004412:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	f043 0210 	orr.w	r2, r3, #16
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	699a      	ldr	r2, [r3, #24]
 8004424:	4b10      	ldr	r3, [pc, #64]	@ (8004468 <USB_DevInit+0x28c>)
 8004426:	4313      	orrs	r3, r2
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800442c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	f043 0208 	orr.w	r2, r3, #8
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004440:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004444:	2b01      	cmp	r3, #1
 8004446:	d107      	bne.n	8004458 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004450:	f043 0304 	orr.w	r3, r3, #4
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004458:	7dfb      	ldrb	r3, [r7, #23]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3718      	adds	r7, #24
 800445e:	46bd      	mov	sp, r7
 8004460:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004464:	b004      	add	sp, #16
 8004466:	4770      	bx	lr
 8004468:	803c3800 	.word	0x803c3800

0800446c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004476:	2300      	movs	r3, #0
 8004478:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	3301      	adds	r3, #1
 800447e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004486:	d901      	bls.n	800448c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e01b      	b.n	80044c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	2b00      	cmp	r3, #0
 8004492:	daf2      	bge.n	800447a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004494:	2300      	movs	r3, #0
 8004496:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	019b      	lsls	r3, r3, #6
 800449c:	f043 0220 	orr.w	r2, r3, #32
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	3301      	adds	r3, #1
 80044a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80044b0:	d901      	bls.n	80044b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e006      	b.n	80044c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	f003 0320 	and.w	r3, r3, #32
 80044be:	2b20      	cmp	r3, #32
 80044c0:	d0f0      	beq.n	80044a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80044d8:	2300      	movs	r3, #0
 80044da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	3301      	adds	r3, #1
 80044e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80044e8:	d901      	bls.n	80044ee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e018      	b.n	8004520 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	daf2      	bge.n	80044dc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80044f6:	2300      	movs	r3, #0
 80044f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2210      	movs	r2, #16
 80044fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	3301      	adds	r3, #1
 8004504:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800450c:	d901      	bls.n	8004512 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e006      	b.n	8004520 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f003 0310 	and.w	r3, r3, #16
 800451a:	2b10      	cmp	r3, #16
 800451c:	d0f0      	beq.n	8004500 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	460b      	mov	r3, r1
 8004536:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	78fb      	ldrb	r3, [r7, #3]
 8004546:	68f9      	ldr	r1, [r7, #12]
 8004548:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800454c:	4313      	orrs	r3, r2
 800454e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800455e:	b480      	push	{r7}
 8004560:	b087      	sub	sp, #28
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 0306 	and.w	r3, r3, #6
 8004576:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2b02      	cmp	r3, #2
 800457c:	d002      	beq.n	8004584 <USB_GetDevSpeed+0x26>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2b06      	cmp	r3, #6
 8004582:	d102      	bne.n	800458a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004584:	2302      	movs	r3, #2
 8004586:	75fb      	strb	r3, [r7, #23]
 8004588:	e001      	b.n	800458e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800458a:	230f      	movs	r3, #15
 800458c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800458e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004590:	4618      	mov	r0, r3
 8004592:	371c      	adds	r7, #28
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800459c:	b480      	push	{r7}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	785b      	ldrb	r3, [r3, #1]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d13a      	bne.n	800462e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045be:	69da      	ldr	r2, [r3, #28]
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	f003 030f 	and.w	r3, r3, #15
 80045c8:	2101      	movs	r1, #1
 80045ca:	fa01 f303 	lsl.w	r3, r1, r3
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	68f9      	ldr	r1, [r7, #12]
 80045d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80045d6:	4313      	orrs	r3, r2
 80045d8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	015a      	lsls	r2, r3, #5
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	4413      	add	r3, r2
 80045e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d155      	bne.n	800469c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	015a      	lsls	r2, r3, #5
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4413      	add	r3, r2
 80045f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	791b      	ldrb	r3, [r3, #4]
 800460a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800460c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	059b      	lsls	r3, r3, #22
 8004612:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004614:	4313      	orrs	r3, r2
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	0151      	lsls	r1, r2, #5
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	440a      	add	r2, r1
 800461e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004622:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004626:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800462a:	6013      	str	r3, [r2, #0]
 800462c:	e036      	b.n	800469c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004634:	69da      	ldr	r2, [r3, #28]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	781b      	ldrb	r3, [r3, #0]
 800463a:	f003 030f 	and.w	r3, r3, #15
 800463e:	2101      	movs	r1, #1
 8004640:	fa01 f303 	lsl.w	r3, r1, r3
 8004644:	041b      	lsls	r3, r3, #16
 8004646:	68f9      	ldr	r1, [r7, #12]
 8004648:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800464c:	4313      	orrs	r3, r2
 800464e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	015a      	lsls	r2, r3, #5
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4413      	add	r3, r2
 8004658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d11a      	bne.n	800469c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	791b      	ldrb	r3, [r3, #4]
 8004680:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004682:	430b      	orrs	r3, r1
 8004684:	4313      	orrs	r3, r2
 8004686:	68ba      	ldr	r2, [r7, #8]
 8004688:	0151      	lsls	r1, r2, #5
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	440a      	add	r2, r1
 800468e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004696:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800469a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
	...

080046ac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	785b      	ldrb	r3, [r3, #1]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d161      	bne.n	800478c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	015a      	lsls	r2, r3, #5
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	4413      	add	r3, r2
 80046d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046de:	d11f      	bne.n	8004720 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	015a      	lsls	r2, r3, #5
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	0151      	lsls	r1, r2, #5
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	440a      	add	r2, r1
 80046f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046fe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	015a      	lsls	r2, r3, #5
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4413      	add	r3, r2
 8004708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	0151      	lsls	r1, r2, #5
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	440a      	add	r2, r1
 8004716:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800471a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800471e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004726:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	f003 030f 	and.w	r3, r3, #15
 8004730:	2101      	movs	r1, #1
 8004732:	fa01 f303 	lsl.w	r3, r1, r3
 8004736:	b29b      	uxth	r3, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	68f9      	ldr	r1, [r7, #12]
 800473c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004740:	4013      	ands	r3, r2
 8004742:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800474a:	69da      	ldr	r2, [r3, #28]
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	f003 030f 	and.w	r3, r3, #15
 8004754:	2101      	movs	r1, #1
 8004756:	fa01 f303 	lsl.w	r3, r1, r3
 800475a:	b29b      	uxth	r3, r3
 800475c:	43db      	mvns	r3, r3
 800475e:	68f9      	ldr	r1, [r7, #12]
 8004760:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004764:	4013      	ands	r3, r2
 8004766:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	015a      	lsls	r2, r3, #5
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4413      	add	r3, r2
 8004770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	0159      	lsls	r1, r3, #5
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	440b      	add	r3, r1
 800477e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004782:	4619      	mov	r1, r3
 8004784:	4b35      	ldr	r3, [pc, #212]	@ (800485c <USB_DeactivateEndpoint+0x1b0>)
 8004786:	4013      	ands	r3, r2
 8004788:	600b      	str	r3, [r1, #0]
 800478a:	e060      	b.n	800484e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	015a      	lsls	r2, r3, #5
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	4413      	add	r3, r2
 8004794:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800479e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047a2:	d11f      	bne.n	80047e4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	0151      	lsls	r1, r2, #5
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	440a      	add	r2, r1
 80047ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047be:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80047c2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	015a      	lsls	r2, r3, #5
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4413      	add	r3, r2
 80047cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	0151      	lsls	r1, r2, #5
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	440a      	add	r2, r1
 80047da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80047e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	f003 030f 	and.w	r3, r3, #15
 80047f4:	2101      	movs	r1, #1
 80047f6:	fa01 f303 	lsl.w	r3, r1, r3
 80047fa:	041b      	lsls	r3, r3, #16
 80047fc:	43db      	mvns	r3, r3
 80047fe:	68f9      	ldr	r1, [r7, #12]
 8004800:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004804:	4013      	ands	r3, r2
 8004806:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800480e:	69da      	ldr	r2, [r3, #28]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	f003 030f 	and.w	r3, r3, #15
 8004818:	2101      	movs	r1, #1
 800481a:	fa01 f303 	lsl.w	r3, r1, r3
 800481e:	041b      	lsls	r3, r3, #16
 8004820:	43db      	mvns	r3, r3
 8004822:	68f9      	ldr	r1, [r7, #12]
 8004824:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004828:	4013      	ands	r3, r2
 800482a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	015a      	lsls	r2, r3, #5
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	4413      	add	r3, r2
 8004834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	0159      	lsls	r1, r3, #5
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	440b      	add	r3, r1
 8004842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004846:	4619      	mov	r1, r3
 8004848:	4b05      	ldr	r3, [pc, #20]	@ (8004860 <USB_DeactivateEndpoint+0x1b4>)
 800484a:	4013      	ands	r3, r2
 800484c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3714      	adds	r7, #20
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr
 800485c:	ec337800 	.word	0xec337800
 8004860:	eff37800 	.word	0xeff37800

08004864 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	785b      	ldrb	r3, [r3, #1]
 800487c:	2b01      	cmp	r3, #1
 800487e:	f040 812d 	bne.w	8004adc <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d132      	bne.n	80048f0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	015a      	lsls	r2, r3, #5
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	4413      	add	r3, r2
 8004892:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	0151      	lsls	r1, r2, #5
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	440a      	add	r2, r1
 80048a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048a4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80048a8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80048ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	015a      	lsls	r2, r3, #5
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	0151      	lsls	r1, r2, #5
 80048c0:	697a      	ldr	r2, [r7, #20]
 80048c2:	440a      	add	r2, r1
 80048c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80048cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	015a      	lsls	r2, r3, #5
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	4413      	add	r3, r2
 80048d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	0151      	lsls	r1, r2, #5
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	440a      	add	r2, r1
 80048e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048e8:	0cdb      	lsrs	r3, r3, #19
 80048ea:	04db      	lsls	r3, r3, #19
 80048ec:	6113      	str	r3, [r2, #16]
 80048ee:	e097      	b.n	8004a20 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	015a      	lsls	r2, r3, #5
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	4413      	add	r3, r2
 80048f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	0151      	lsls	r1, r2, #5
 8004902:	697a      	ldr	r2, [r7, #20]
 8004904:	440a      	add	r2, r1
 8004906:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800490a:	0cdb      	lsrs	r3, r3, #19
 800490c:	04db      	lsls	r3, r3, #19
 800490e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	015a      	lsls	r2, r3, #5
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	4413      	add	r3, r2
 8004918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	0151      	lsls	r1, r2, #5
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	440a      	add	r2, r1
 8004926:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800492a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800492e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004932:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d11a      	bne.n	8004970 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	691a      	ldr	r2, [r3, #16]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	429a      	cmp	r2, r3
 8004944:	d903      	bls.n	800494e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	015a      	lsls	r2, r3, #5
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	4413      	add	r3, r2
 8004956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	0151      	lsls	r1, r2, #5
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	440a      	add	r2, r1
 8004964:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004968:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800496c:	6113      	str	r3, [r2, #16]
 800496e:	e044      	b.n	80049fa <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	691a      	ldr	r2, [r3, #16]
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	4413      	add	r3, r2
 800497a:	1e5a      	subs	r2, r3, #1
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	015a      	lsls	r2, r3, #5
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	4413      	add	r3, r2
 800498e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004992:	691a      	ldr	r2, [r3, #16]
 8004994:	89fb      	ldrh	r3, [r7, #14]
 8004996:	04d9      	lsls	r1, r3, #19
 8004998:	4b8f      	ldr	r3, [pc, #572]	@ (8004bd8 <USB_EPStartXfer+0x374>)
 800499a:	400b      	ands	r3, r1
 800499c:	6939      	ldr	r1, [r7, #16]
 800499e:	0148      	lsls	r0, r1, #5
 80049a0:	6979      	ldr	r1, [r7, #20]
 80049a2:	4401      	add	r1, r0
 80049a4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80049a8:	4313      	orrs	r3, r2
 80049aa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	791b      	ldrb	r3, [r3, #4]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d122      	bne.n	80049fa <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	015a      	lsls	r2, r3, #5
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	4413      	add	r3, r2
 80049bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	0151      	lsls	r1, r2, #5
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	440a      	add	r2, r1
 80049ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049ce:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80049d2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049e0:	691a      	ldr	r2, [r3, #16]
 80049e2:	89fb      	ldrh	r3, [r7, #14]
 80049e4:	075b      	lsls	r3, r3, #29
 80049e6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80049ea:	6939      	ldr	r1, [r7, #16]
 80049ec:	0148      	lsls	r0, r1, #5
 80049ee:	6979      	ldr	r1, [r7, #20]
 80049f0:	4401      	add	r1, r0
 80049f2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80049f6:	4313      	orrs	r3, r2
 80049f8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	015a      	lsls	r2, r3, #5
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	4413      	add	r3, r2
 8004a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a10:	6939      	ldr	r1, [r7, #16]
 8004a12:	0148      	lsls	r0, r1, #5
 8004a14:	6979      	ldr	r1, [r7, #20]
 8004a16:	4401      	add	r1, r0
 8004a18:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	015a      	lsls	r2, r3, #5
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	4413      	add	r3, r2
 8004a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	0151      	lsls	r1, r2, #5
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	440a      	add	r2, r1
 8004a36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a3a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004a3e:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	791b      	ldrb	r3, [r3, #4]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d015      	beq.n	8004a74 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 813a 	beq.w	8004cc6 <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	f003 030f 	and.w	r3, r3, #15
 8004a62:	2101      	movs	r1, #1
 8004a64:	fa01 f303 	lsl.w	r3, r1, r3
 8004a68:	6979      	ldr	r1, [r7, #20]
 8004a6a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	634b      	str	r3, [r1, #52]	@ 0x34
 8004a72:	e128      	b.n	8004cc6 <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d110      	bne.n	8004aa6 <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	0151      	lsls	r1, r2, #5
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	440a      	add	r2, r1
 8004a9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a9e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004aa2:	6013      	str	r3, [r2, #0]
 8004aa4:	e00f      	b.n	8004ac6 <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	015a      	lsls	r2, r3, #5
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	4413      	add	r3, r2
 8004aae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	0151      	lsls	r1, r2, #5
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	440a      	add	r2, r1
 8004abc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ac4:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	68d9      	ldr	r1, [r3, #12]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	781a      	ldrb	r2, [r3, #0]
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 f9a7 	bl	8004e28 <USB_WritePacket>
 8004ada:	e0f4      	b.n	8004cc6 <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	0151      	lsls	r1, r2, #5
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	440a      	add	r2, r1
 8004af2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004af6:	0cdb      	lsrs	r3, r3, #19
 8004af8:	04db      	lsls	r3, r3, #19
 8004afa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	015a      	lsls	r2, r3, #5
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	4413      	add	r3, r2
 8004b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	0151      	lsls	r1, r2, #5
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	440a      	add	r2, r1
 8004b12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b16:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004b1a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004b1e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d12f      	bne.n	8004b86 <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	015a      	lsls	r2, r3, #5
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	4413      	add	r3, r2
 8004b46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b4a:	691a      	ldr	r2, [r3, #16]
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b54:	6939      	ldr	r1, [r7, #16]
 8004b56:	0148      	lsls	r0, r1, #5
 8004b58:	6979      	ldr	r1, [r7, #20]
 8004b5a:	4401      	add	r1, r0
 8004b5c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004b60:	4313      	orrs	r3, r2
 8004b62:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	015a      	lsls	r2, r3, #5
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	0151      	lsls	r1, r2, #5
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	440a      	add	r2, r1
 8004b7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b7e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b82:	6113      	str	r3, [r2, #16]
 8004b84:	e062      	b.n	8004c4c <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d126      	bne.n	8004bdc <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	015a      	lsls	r2, r3, #5
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	4413      	add	r3, r2
 8004b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b9a:	691a      	ldr	r2, [r3, #16]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ba4:	6939      	ldr	r1, [r7, #16]
 8004ba6:	0148      	lsls	r0, r1, #5
 8004ba8:	6979      	ldr	r1, [r7, #20]
 8004baa:	4401      	add	r1, r0
 8004bac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	015a      	lsls	r2, r3, #5
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	0151      	lsls	r1, r2, #5
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	440a      	add	r2, r1
 8004bca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004bce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004bd2:	6113      	str	r3, [r2, #16]
 8004bd4:	e03a      	b.n	8004c4c <USB_EPStartXfer+0x3e8>
 8004bd6:	bf00      	nop
 8004bd8:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	691a      	ldr	r2, [r3, #16]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4413      	add	r3, r2
 8004be6:	1e5a      	subs	r2, r3, #1
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf0:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	89fa      	ldrh	r2, [r7, #14]
 8004bf8:	fb03 f202 	mul.w	r2, r3, r2
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	015a      	lsls	r2, r3, #5
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	4413      	add	r3, r2
 8004c08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c0c:	691a      	ldr	r2, [r3, #16]
 8004c0e:	89fb      	ldrh	r3, [r7, #14]
 8004c10:	04d9      	lsls	r1, r3, #19
 8004c12:	4b2f      	ldr	r3, [pc, #188]	@ (8004cd0 <USB_EPStartXfer+0x46c>)
 8004c14:	400b      	ands	r3, r1
 8004c16:	6939      	ldr	r1, [r7, #16]
 8004c18:	0148      	lsls	r0, r1, #5
 8004c1a:	6979      	ldr	r1, [r7, #20]
 8004c1c:	4401      	add	r1, r0
 8004c1e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004c22:	4313      	orrs	r3, r2
 8004c24:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	015a      	lsls	r2, r3, #5
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c32:	691a      	ldr	r2, [r3, #16]
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c3c:	6939      	ldr	r1, [r7, #16]
 8004c3e:	0148      	lsls	r0, r1, #5
 8004c40:	6979      	ldr	r1, [r7, #20]
 8004c42:	4401      	add	r1, r0
 8004c44:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	791b      	ldrb	r3, [r3, #4]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d128      	bne.n	8004ca6 <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d110      	bne.n	8004c86 <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	015a      	lsls	r2, r3, #5
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	4413      	add	r3, r2
 8004c6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	0151      	lsls	r1, r2, #5
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	440a      	add	r2, r1
 8004c7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c7e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004c82:	6013      	str	r3, [r2, #0]
 8004c84:	e00f      	b.n	8004ca6 <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	015a      	lsls	r2, r3, #5
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	0151      	lsls	r1, r2, #5
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	440a      	add	r2, r1
 8004c9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ca4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	015a      	lsls	r2, r3, #5
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	4413      	add	r3, r2
 8004cae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	0151      	lsls	r1, r2, #5
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	440a      	add	r2, r1
 8004cbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cc0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004cc4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3718      	adds	r7, #24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	1ff80000 	.word	0x1ff80000

08004cd4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	785b      	ldrb	r3, [r3, #1]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d14a      	bne.n	8004d88 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	015a      	lsls	r2, r3, #5
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d0a:	f040 8086 	bne.w	8004e1a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	015a      	lsls	r2, r3, #5
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	4413      	add	r3, r2
 8004d18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	7812      	ldrb	r2, [r2, #0]
 8004d22:	0151      	lsls	r1, r2, #5
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	440a      	add	r2, r1
 8004d28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004d30:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	015a      	lsls	r2, r3, #5
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	683a      	ldr	r2, [r7, #0]
 8004d44:	7812      	ldrb	r2, [r2, #0]
 8004d46:	0151      	lsls	r1, r2, #5
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	440a      	add	r2, r1
 8004d4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d902      	bls.n	8004d6c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	75fb      	strb	r3, [r7, #23]
          break;
 8004d6a:	e056      	b.n	8004e1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	015a      	lsls	r2, r3, #5
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	4413      	add	r3, r2
 8004d76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d84:	d0e7      	beq.n	8004d56 <USB_EPStopXfer+0x82>
 8004d86:	e048      	b.n	8004e1a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	015a      	lsls	r2, r3, #5
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	4413      	add	r3, r2
 8004d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004da0:	d13b      	bne.n	8004e1a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	015a      	lsls	r2, r3, #5
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	4413      	add	r3, r2
 8004dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	683a      	ldr	r2, [r7, #0]
 8004db4:	7812      	ldrb	r2, [r2, #0]
 8004db6:	0151      	lsls	r1, r2, #5
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	440a      	add	r2, r1
 8004dbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dc0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004dc4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	015a      	lsls	r2, r3, #5
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	4413      	add	r3, r2
 8004dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	7812      	ldrb	r2, [r2, #0]
 8004dda:	0151      	lsls	r1, r2, #5
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	440a      	add	r2, r1
 8004de0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004de4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004de8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	3301      	adds	r3, #1
 8004dee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d902      	bls.n	8004e00 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	75fb      	strb	r3, [r7, #23]
          break;
 8004dfe:	e00c      	b.n	8004e1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	015a      	lsls	r2, r3, #5
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	4413      	add	r3, r2
 8004e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e18:	d0e7      	beq.n	8004dea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	371c      	adds	r7, #28
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b089      	sub	sp, #36	@ 0x24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	4611      	mov	r1, r2
 8004e34:	461a      	mov	r2, r3
 8004e36:	460b      	mov	r3, r1
 8004e38:	71fb      	strb	r3, [r7, #7]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004e46:	88bb      	ldrh	r3, [r7, #4]
 8004e48:	3303      	adds	r3, #3
 8004e4a:	089b      	lsrs	r3, r3, #2
 8004e4c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8004e4e:	2300      	movs	r3, #0
 8004e50:	61bb      	str	r3, [r7, #24]
 8004e52:	e018      	b.n	8004e86 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004e54:	79fb      	ldrb	r3, [r7, #7]
 8004e56:	031a      	lsls	r2, r3, #12
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e60:	461a      	mov	r2, r3
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	6013      	str	r3, [r2, #0]
    pSrc++;
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	3301      	adds	r3, #1
 8004e72:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	3301      	adds	r3, #1
 8004e78:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	3301      	adds	r3, #1
 8004e84:	61bb      	str	r3, [r7, #24]
 8004e86:	69ba      	ldr	r2, [r7, #24]
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d3e2      	bcc.n	8004e54 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3724      	adds	r7, #36	@ 0x24
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b08b      	sub	sp, #44	@ 0x2c
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004eb2:	88fb      	ldrh	r3, [r7, #6]
 8004eb4:	089b      	lsrs	r3, r3, #2
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004eba:	88fb      	ldrh	r3, [r7, #6]
 8004ebc:	f003 0303 	and.w	r3, r3, #3
 8004ec0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	623b      	str	r3, [r7, #32]
 8004ec6:	e014      	b.n	8004ef2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed2:	601a      	str	r2, [r3, #0]
    pDest++;
 8004ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004edc:	3301      	adds	r3, #1
 8004ede:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee8:	3301      	adds	r3, #1
 8004eea:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004eec:	6a3b      	ldr	r3, [r7, #32]
 8004eee:	3301      	adds	r3, #1
 8004ef0:	623b      	str	r3, [r7, #32]
 8004ef2:	6a3a      	ldr	r2, [r7, #32]
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d3e6      	bcc.n	8004ec8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004efa:	8bfb      	ldrh	r3, [r7, #30]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01e      	beq.n	8004f3e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	f107 0310 	add.w	r3, r7, #16
 8004f10:	6812      	ldr	r2, [r2, #0]
 8004f12:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	00db      	lsls	r3, r3, #3
 8004f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f20:	b2da      	uxtb	r2, r3
 8004f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f24:	701a      	strb	r2, [r3, #0]
      i++;
 8004f26:	6a3b      	ldr	r3, [r7, #32]
 8004f28:	3301      	adds	r3, #1
 8004f2a:	623b      	str	r3, [r7, #32]
      pDest++;
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2e:	3301      	adds	r3, #1
 8004f30:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004f32:	8bfb      	ldrh	r3, [r7, #30]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004f38:	8bfb      	ldrh	r3, [r7, #30]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1ea      	bne.n	8004f14 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	372c      	adds	r7, #44	@ 0x2c
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	785b      	ldrb	r3, [r3, #1]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d12c      	bne.n	8004fc2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	015a      	lsls	r2, r3, #5
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	4413      	add	r3, r2
 8004f70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	db12      	blt.n	8004fa0 <USB_EPSetStall+0x54>
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00f      	beq.n	8004fa0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	015a      	lsls	r2, r3, #5
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	4413      	add	r3, r2
 8004f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68ba      	ldr	r2, [r7, #8]
 8004f90:	0151      	lsls	r1, r2, #5
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	440a      	add	r2, r1
 8004f96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f9a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f9e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	015a      	lsls	r2, r3, #5
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68ba      	ldr	r2, [r7, #8]
 8004fb0:	0151      	lsls	r1, r2, #5
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	440a      	add	r2, r1
 8004fb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004fba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004fbe:	6013      	str	r3, [r2, #0]
 8004fc0:	e02b      	b.n	800501a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	015a      	lsls	r2, r3, #5
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4413      	add	r3, r2
 8004fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	db12      	blt.n	8004ffa <USB_EPSetStall+0xae>
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00f      	beq.n	8004ffa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	015a      	lsls	r2, r3, #5
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	0151      	lsls	r1, r2, #5
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	440a      	add	r2, r1
 8004ff0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ff4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004ff8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	015a      	lsls	r2, r3, #5
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	4413      	add	r3, r2
 8005002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68ba      	ldr	r2, [r7, #8]
 800500a:	0151      	lsls	r1, r2, #5
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	440a      	add	r2, r1
 8005010:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005014:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005018:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3714      	adds	r7, #20
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	785b      	ldrb	r3, [r3, #1]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d128      	bne.n	8005096 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	015a      	lsls	r2, r3, #5
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4413      	add	r3, r2
 800504c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	0151      	lsls	r1, r2, #5
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	440a      	add	r2, r1
 800505a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800505e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005062:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	791b      	ldrb	r3, [r3, #4]
 8005068:	2b03      	cmp	r3, #3
 800506a:	d003      	beq.n	8005074 <USB_EPClearStall+0x4c>
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	791b      	ldrb	r3, [r3, #4]
 8005070:	2b02      	cmp	r3, #2
 8005072:	d138      	bne.n	80050e6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	015a      	lsls	r2, r3, #5
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	4413      	add	r3, r2
 800507c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	0151      	lsls	r1, r2, #5
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	440a      	add	r2, r1
 800508a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800508e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005092:	6013      	str	r3, [r2, #0]
 8005094:	e027      	b.n	80050e6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	015a      	lsls	r2, r3, #5
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4413      	add	r3, r2
 800509e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	0151      	lsls	r1, r2, #5
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	440a      	add	r2, r1
 80050ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80050b4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	791b      	ldrb	r3, [r3, #4]
 80050ba:	2b03      	cmp	r3, #3
 80050bc:	d003      	beq.n	80050c6 <USB_EPClearStall+0x9e>
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	791b      	ldrb	r3, [r3, #4]
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d10f      	bne.n	80050e6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	015a      	lsls	r2, r3, #5
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	4413      	add	r3, r2
 80050ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	0151      	lsls	r1, r2, #5
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	440a      	add	r2, r1
 80050dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050e4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3714      	adds	r7, #20
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	460b      	mov	r3, r1
 80050fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005112:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005116:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	78fb      	ldrb	r3, [r7, #3]
 8005122:	011b      	lsls	r3, r3, #4
 8005124:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005128:	68f9      	ldr	r1, [r7, #12]
 800512a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800512e:	4313      	orrs	r3, r2
 8005130:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005132:	2300      	movs	r3, #0
}
 8005134:	4618      	mov	r0, r3
 8005136:	3714      	adds	r7, #20
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800515a:	f023 0303 	bic.w	r3, r3, #3
 800515e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800516e:	f023 0302 	bic.w	r3, r3, #2
 8005172:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3714      	adds	r7, #20
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005182:	b480      	push	{r7}
 8005184:	b085      	sub	sp, #20
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800519c:	f023 0303 	bic.w	r3, r3, #3
 80051a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051b0:	f043 0302 	orr.w	r3, r3, #2
 80051b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3714      	adds	r7, #20
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	4013      	ands	r3, r2
 80051da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80051dc:	68fb      	ldr	r3, [r7, #12]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b085      	sub	sp, #20
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	4013      	ands	r3, r2
 800520c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	0c1b      	lsrs	r3, r3, #16
}
 8005212:	4618      	mov	r0, r3
 8005214:	3714      	adds	r7, #20
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800521e:	b480      	push	{r7}
 8005220:	b085      	sub	sp, #20
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800523a:	69db      	ldr	r3, [r3, #28]
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	4013      	ands	r3, r2
 8005240:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	b29b      	uxth	r3, r3
}
 8005246:	4618      	mov	r0, r3
 8005248:	3714      	adds	r7, #20
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005252:	b480      	push	{r7}
 8005254:	b085      	sub	sp, #20
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
 800525a:	460b      	mov	r3, r1
 800525c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005262:	78fb      	ldrb	r3, [r7, #3]
 8005264:	015a      	lsls	r2, r3, #5
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	4413      	add	r3, r2
 800526a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	4013      	ands	r3, r2
 800527e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005280:	68bb      	ldr	r3, [r7, #8]
}
 8005282:	4618      	mov	r0, r3
 8005284:	3714      	adds	r7, #20
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800528e:	b480      	push	{r7}
 8005290:	b087      	sub	sp, #28
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
 8005296:	460b      	mov	r3, r1
 8005298:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052b0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80052b2:	78fb      	ldrb	r3, [r7, #3]
 80052b4:	f003 030f 	and.w	r3, r3, #15
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	fa22 f303 	lsr.w	r3, r2, r3
 80052be:	01db      	lsls	r3, r3, #7
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80052c8:	78fb      	ldrb	r3, [r7, #3]
 80052ca:	015a      	lsls	r2, r3, #5
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	4413      	add	r3, r2
 80052d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	4013      	ands	r3, r2
 80052da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80052dc:	68bb      	ldr	r3, [r7, #8]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	371c      	adds	r7, #28
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b083      	sub	sp, #12
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	f003 0301 	and.w	r3, r3, #1
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005306:	b480      	push	{r7}
 8005308:	b085      	sub	sp, #20
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005320:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005324:	f023 0307 	bic.w	r3, r3, #7
 8005328:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005338:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800533c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3714      	adds	r7, #20
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	333c      	adds	r3, #60	@ 0x3c
 800535e:	3304      	adds	r3, #4
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4a1c      	ldr	r2, [pc, #112]	@ (80053d8 <USB_EP0_OutStart+0x8c>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d90a      	bls.n	8005382 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005378:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800537c:	d101      	bne.n	8005382 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800537e:	2300      	movs	r3, #0
 8005380:	e024      	b.n	80053cc <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005388:	461a      	mov	r2, r3
 800538a:	2300      	movs	r3, #0
 800538c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800539c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80053a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053b0:	f043 0318 	orr.w	r3, r3, #24
 80053b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053c4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80053c8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3714      	adds	r7, #20
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	4f54300a 	.word	0x4f54300a

080053dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053e4:	2300      	movs	r3, #0
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	3301      	adds	r3, #1
 80053ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053f4:	d901      	bls.n	80053fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e01b      	b.n	8005432 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	daf2      	bge.n	80053e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005402:	2300      	movs	r3, #0
 8005404:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	f043 0201 	orr.w	r2, r3, #1
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	3301      	adds	r3, #1
 8005416:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800541e:	d901      	bls.n	8005424 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e006      	b.n	8005432 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	691b      	ldr	r3, [r3, #16]
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	2b01      	cmp	r3, #1
 800542e:	d0f0      	beq.n	8005412 <USB_CoreReset+0x36>

  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3714      	adds	r7, #20
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
	...

08005440 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	460b      	mov	r3, r1
 800544a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800544c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005450:	f002 fe30 	bl	80080b4 <USBD_static_malloc>
 8005454:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d109      	bne.n	8005470 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	32b0      	adds	r2, #176	@ 0xb0
 8005466:	2100      	movs	r1, #0
 8005468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800546c:	2302      	movs	r3, #2
 800546e:	e0d4      	b.n	800561a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005470:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005474:	2100      	movs	r1, #0
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f002 fe3a 	bl	80080f0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	32b0      	adds	r2, #176	@ 0xb0
 8005486:	68f9      	ldr	r1, [r7, #12]
 8005488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	32b0      	adds	r2, #176	@ 0xb0
 8005496:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	7c1b      	ldrb	r3, [r3, #16]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d138      	bne.n	800551a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80054a8:	4b5e      	ldr	r3, [pc, #376]	@ (8005624 <USBD_CDC_Init+0x1e4>)
 80054aa:	7819      	ldrb	r1, [r3, #0]
 80054ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054b0:	2202      	movs	r2, #2
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f002 fbea 	bl	8007c8c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80054b8:	4b5a      	ldr	r3, [pc, #360]	@ (8005624 <USBD_CDC_Init+0x1e4>)
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	f003 020f 	and.w	r2, r3, #15
 80054c0:	6879      	ldr	r1, [r7, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	440b      	add	r3, r1
 80054cc:	3324      	adds	r3, #36	@ 0x24
 80054ce:	2201      	movs	r2, #1
 80054d0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80054d2:	4b55      	ldr	r3, [pc, #340]	@ (8005628 <USBD_CDC_Init+0x1e8>)
 80054d4:	7819      	ldrb	r1, [r3, #0]
 80054d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054da:	2202      	movs	r2, #2
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f002 fbd5 	bl	8007c8c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80054e2:	4b51      	ldr	r3, [pc, #324]	@ (8005628 <USBD_CDC_Init+0x1e8>)
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	f003 020f 	and.w	r2, r3, #15
 80054ea:	6879      	ldr	r1, [r7, #4]
 80054ec:	4613      	mov	r3, r2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	440b      	add	r3, r1
 80054f6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80054fa:	2201      	movs	r2, #1
 80054fc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80054fe:	4b4b      	ldr	r3, [pc, #300]	@ (800562c <USBD_CDC_Init+0x1ec>)
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	f003 020f 	and.w	r2, r3, #15
 8005506:	6879      	ldr	r1, [r7, #4]
 8005508:	4613      	mov	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	4413      	add	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	440b      	add	r3, r1
 8005512:	3326      	adds	r3, #38	@ 0x26
 8005514:	2210      	movs	r2, #16
 8005516:	801a      	strh	r2, [r3, #0]
 8005518:	e035      	b.n	8005586 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800551a:	4b42      	ldr	r3, [pc, #264]	@ (8005624 <USBD_CDC_Init+0x1e4>)
 800551c:	7819      	ldrb	r1, [r3, #0]
 800551e:	2340      	movs	r3, #64	@ 0x40
 8005520:	2202      	movs	r2, #2
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f002 fbb2 	bl	8007c8c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005528:	4b3e      	ldr	r3, [pc, #248]	@ (8005624 <USBD_CDC_Init+0x1e4>)
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	f003 020f 	and.w	r2, r3, #15
 8005530:	6879      	ldr	r1, [r7, #4]
 8005532:	4613      	mov	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	4413      	add	r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	440b      	add	r3, r1
 800553c:	3324      	adds	r3, #36	@ 0x24
 800553e:	2201      	movs	r2, #1
 8005540:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005542:	4b39      	ldr	r3, [pc, #228]	@ (8005628 <USBD_CDC_Init+0x1e8>)
 8005544:	7819      	ldrb	r1, [r3, #0]
 8005546:	2340      	movs	r3, #64	@ 0x40
 8005548:	2202      	movs	r2, #2
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f002 fb9e 	bl	8007c8c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005550:	4b35      	ldr	r3, [pc, #212]	@ (8005628 <USBD_CDC_Init+0x1e8>)
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	f003 020f 	and.w	r2, r3, #15
 8005558:	6879      	ldr	r1, [r7, #4]
 800555a:	4613      	mov	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4413      	add	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	440b      	add	r3, r1
 8005564:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005568:	2201      	movs	r2, #1
 800556a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800556c:	4b2f      	ldr	r3, [pc, #188]	@ (800562c <USBD_CDC_Init+0x1ec>)
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	f003 020f 	and.w	r2, r3, #15
 8005574:	6879      	ldr	r1, [r7, #4]
 8005576:	4613      	mov	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	4413      	add	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	440b      	add	r3, r1
 8005580:	3326      	adds	r3, #38	@ 0x26
 8005582:	2210      	movs	r2, #16
 8005584:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005586:	4b29      	ldr	r3, [pc, #164]	@ (800562c <USBD_CDC_Init+0x1ec>)
 8005588:	7819      	ldrb	r1, [r3, #0]
 800558a:	2308      	movs	r3, #8
 800558c:	2203      	movs	r2, #3
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f002 fb7c 	bl	8007c8c <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005594:	4b25      	ldr	r3, [pc, #148]	@ (800562c <USBD_CDC_Init+0x1ec>)
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	f003 020f 	and.w	r2, r3, #15
 800559c:	6879      	ldr	r1, [r7, #4]
 800559e:	4613      	mov	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	4413      	add	r3, r2
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	440b      	add	r3, r1
 80055a8:	3324      	adds	r3, #36	@ 0x24
 80055aa:	2201      	movs	r2, #1
 80055ac:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	33b0      	adds	r3, #176	@ 0xb0
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4413      	add	r3, r2
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d101      	bne.n	80055e8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80055e4:	2302      	movs	r3, #2
 80055e6:	e018      	b.n	800561a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	7c1b      	ldrb	r3, [r3, #16]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10a      	bne.n	8005606 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80055f0:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <USBD_CDC_Init+0x1e8>)
 80055f2:	7819      	ldrb	r1, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80055fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f002 fcbe 	bl	8007f80 <USBD_LL_PrepareReceive>
 8005604:	e008      	b.n	8005618 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005606:	4b08      	ldr	r3, [pc, #32]	@ (8005628 <USBD_CDC_Init+0x1e8>)
 8005608:	7819      	ldrb	r1, [r3, #0]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005610:	2340      	movs	r3, #64	@ 0x40
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f002 fcb4 	bl	8007f80 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	200000af 	.word	0x200000af
 8005628:	200000b0 	.word	0x200000b0
 800562c:	200000b1 	.word	0x200000b1

08005630 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	460b      	mov	r3, r1
 800563a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800563c:	4b3a      	ldr	r3, [pc, #232]	@ (8005728 <USBD_CDC_DeInit+0xf8>)
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	4619      	mov	r1, r3
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f002 fb60 	bl	8007d08 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005648:	4b37      	ldr	r3, [pc, #220]	@ (8005728 <USBD_CDC_DeInit+0xf8>)
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	f003 020f 	and.w	r2, r3, #15
 8005650:	6879      	ldr	r1, [r7, #4]
 8005652:	4613      	mov	r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	440b      	add	r3, r1
 800565c:	3324      	adds	r3, #36	@ 0x24
 800565e:	2200      	movs	r2, #0
 8005660:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005662:	4b32      	ldr	r3, [pc, #200]	@ (800572c <USBD_CDC_DeInit+0xfc>)
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	4619      	mov	r1, r3
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f002 fb4d 	bl	8007d08 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800566e:	4b2f      	ldr	r3, [pc, #188]	@ (800572c <USBD_CDC_DeInit+0xfc>)
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	f003 020f 	and.w	r2, r3, #15
 8005676:	6879      	ldr	r1, [r7, #4]
 8005678:	4613      	mov	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	4413      	add	r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	440b      	add	r3, r1
 8005682:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005686:	2200      	movs	r2, #0
 8005688:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800568a:	4b29      	ldr	r3, [pc, #164]	@ (8005730 <USBD_CDC_DeInit+0x100>)
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	4619      	mov	r1, r3
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f002 fb39 	bl	8007d08 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005696:	4b26      	ldr	r3, [pc, #152]	@ (8005730 <USBD_CDC_DeInit+0x100>)
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	f003 020f 	and.w	r2, r3, #15
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	4613      	mov	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	440b      	add	r3, r1
 80056aa:	3324      	adds	r3, #36	@ 0x24
 80056ac:	2200      	movs	r2, #0
 80056ae:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80056b0:	4b1f      	ldr	r3, [pc, #124]	@ (8005730 <USBD_CDC_DeInit+0x100>)
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	f003 020f 	and.w	r2, r3, #15
 80056b8:	6879      	ldr	r1, [r7, #4]
 80056ba:	4613      	mov	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	4413      	add	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	440b      	add	r3, r1
 80056c4:	3326      	adds	r3, #38	@ 0x26
 80056c6:	2200      	movs	r2, #0
 80056c8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	32b0      	adds	r2, #176	@ 0xb0
 80056d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d01f      	beq.n	800571c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	33b0      	adds	r3, #176	@ 0xb0
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4413      	add	r3, r2
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	32b0      	adds	r2, #176	@ 0xb0
 80056fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056fe:	4618      	mov	r0, r3
 8005700:	f002 fce6 	bl	80080d0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	32b0      	adds	r2, #176	@ 0xb0
 800570e:	2100      	movs	r1, #0
 8005710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3708      	adds	r7, #8
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	200000af 	.word	0x200000af
 800572c:	200000b0 	.word	0x200000b0
 8005730:	200000b1 	.word	0x200000b1

08005734 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b086      	sub	sp, #24
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	32b0      	adds	r2, #176	@ 0xb0
 8005748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800574c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800574e:	2300      	movs	r3, #0
 8005750:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005752:	2300      	movs	r3, #0
 8005754:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005756:	2300      	movs	r3, #0
 8005758:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d101      	bne.n	8005764 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005760:	2303      	movs	r3, #3
 8005762:	e0bf      	b.n	80058e4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800576c:	2b00      	cmp	r3, #0
 800576e:	d050      	beq.n	8005812 <USBD_CDC_Setup+0xde>
 8005770:	2b20      	cmp	r3, #32
 8005772:	f040 80af 	bne.w	80058d4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	88db      	ldrh	r3, [r3, #6]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d03a      	beq.n	80057f4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	b25b      	sxtb	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	da1b      	bge.n	80057c0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	33b0      	adds	r3, #176	@ 0xb0
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4413      	add	r3, r2
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	683a      	ldr	r2, [r7, #0]
 800579c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800579e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80057a0:	683a      	ldr	r2, [r7, #0]
 80057a2:	88d2      	ldrh	r2, [r2, #6]
 80057a4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	88db      	ldrh	r3, [r3, #6]
 80057aa:	2b07      	cmp	r3, #7
 80057ac:	bf28      	it	cs
 80057ae:	2307      	movcs	r3, #7
 80057b0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	89fa      	ldrh	r2, [r7, #14]
 80057b6:	4619      	mov	r1, r3
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f001 fdbd 	bl	8007338 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80057be:	e090      	b.n	80058e2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	785a      	ldrb	r2, [r3, #1]
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	88db      	ldrh	r3, [r3, #6]
 80057ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80057d0:	d803      	bhi.n	80057da <USBD_CDC_Setup+0xa6>
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	88db      	ldrh	r3, [r3, #6]
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	e000      	b.n	80057dc <USBD_CDC_Setup+0xa8>
 80057da:	2240      	movs	r2, #64	@ 0x40
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80057e2:	6939      	ldr	r1, [r7, #16]
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80057ea:	461a      	mov	r2, r3
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f001 fdcf 	bl	8007390 <USBD_CtlPrepareRx>
      break;
 80057f2:	e076      	b.n	80058e2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	33b0      	adds	r3, #176	@ 0xb0
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	7850      	ldrb	r0, [r2, #1]
 800580a:	2200      	movs	r2, #0
 800580c:	6839      	ldr	r1, [r7, #0]
 800580e:	4798      	blx	r3
      break;
 8005810:	e067      	b.n	80058e2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	785b      	ldrb	r3, [r3, #1]
 8005816:	2b0b      	cmp	r3, #11
 8005818:	d851      	bhi.n	80058be <USBD_CDC_Setup+0x18a>
 800581a:	a201      	add	r2, pc, #4	@ (adr r2, 8005820 <USBD_CDC_Setup+0xec>)
 800581c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005820:	08005851 	.word	0x08005851
 8005824:	080058cd 	.word	0x080058cd
 8005828:	080058bf 	.word	0x080058bf
 800582c:	080058bf 	.word	0x080058bf
 8005830:	080058bf 	.word	0x080058bf
 8005834:	080058bf 	.word	0x080058bf
 8005838:	080058bf 	.word	0x080058bf
 800583c:	080058bf 	.word	0x080058bf
 8005840:	080058bf 	.word	0x080058bf
 8005844:	080058bf 	.word	0x080058bf
 8005848:	0800587b 	.word	0x0800587b
 800584c:	080058a5 	.word	0x080058a5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b03      	cmp	r3, #3
 800585a:	d107      	bne.n	800586c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800585c:	f107 030a 	add.w	r3, r7, #10
 8005860:	2202      	movs	r2, #2
 8005862:	4619      	mov	r1, r3
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f001 fd67 	bl	8007338 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800586a:	e032      	b.n	80058d2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800586c:	6839      	ldr	r1, [r7, #0]
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f001 fce5 	bl	800723e <USBD_CtlError>
            ret = USBD_FAIL;
 8005874:	2303      	movs	r3, #3
 8005876:	75fb      	strb	r3, [r7, #23]
          break;
 8005878:	e02b      	b.n	80058d2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b03      	cmp	r3, #3
 8005884:	d107      	bne.n	8005896 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005886:	f107 030d 	add.w	r3, r7, #13
 800588a:	2201      	movs	r2, #1
 800588c:	4619      	mov	r1, r3
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f001 fd52 	bl	8007338 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005894:	e01d      	b.n	80058d2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005896:	6839      	ldr	r1, [r7, #0]
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f001 fcd0 	bl	800723e <USBD_CtlError>
            ret = USBD_FAIL;
 800589e:	2303      	movs	r3, #3
 80058a0:	75fb      	strb	r3, [r7, #23]
          break;
 80058a2:	e016      	b.n	80058d2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	2b03      	cmp	r3, #3
 80058ae:	d00f      	beq.n	80058d0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80058b0:	6839      	ldr	r1, [r7, #0]
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f001 fcc3 	bl	800723e <USBD_CtlError>
            ret = USBD_FAIL;
 80058b8:	2303      	movs	r3, #3
 80058ba:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80058bc:	e008      	b.n	80058d0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80058be:	6839      	ldr	r1, [r7, #0]
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f001 fcbc 	bl	800723e <USBD_CtlError>
          ret = USBD_FAIL;
 80058c6:	2303      	movs	r3, #3
 80058c8:	75fb      	strb	r3, [r7, #23]
          break;
 80058ca:	e002      	b.n	80058d2 <USBD_CDC_Setup+0x19e>
          break;
 80058cc:	bf00      	nop
 80058ce:	e008      	b.n	80058e2 <USBD_CDC_Setup+0x1ae>
          break;
 80058d0:	bf00      	nop
      }
      break;
 80058d2:	e006      	b.n	80058e2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80058d4:	6839      	ldr	r1, [r7, #0]
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f001 fcb1 	bl	800723e <USBD_CtlError>
      ret = USBD_FAIL;
 80058dc:	2303      	movs	r3, #3
 80058de:	75fb      	strb	r3, [r7, #23]
      break;
 80058e0:	bf00      	nop
  }

  return (uint8_t)ret;
 80058e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3718      	adds	r7, #24
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	460b      	mov	r3, r1
 80058f6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80058fe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	32b0      	adds	r2, #176	@ 0xb0
 800590a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005912:	2303      	movs	r3, #3
 8005914:	e065      	b.n	80059e2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	32b0      	adds	r2, #176	@ 0xb0
 8005920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005924:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005926:	78fb      	ldrb	r3, [r7, #3]
 8005928:	f003 020f 	and.w	r2, r3, #15
 800592c:	6879      	ldr	r1, [r7, #4]
 800592e:	4613      	mov	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	4413      	add	r3, r2
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	440b      	add	r3, r1
 8005938:	3318      	adds	r3, #24
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d02f      	beq.n	80059a0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005940:	78fb      	ldrb	r3, [r7, #3]
 8005942:	f003 020f 	and.w	r2, r3, #15
 8005946:	6879      	ldr	r1, [r7, #4]
 8005948:	4613      	mov	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	440b      	add	r3, r1
 8005952:	3318      	adds	r3, #24
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	78fb      	ldrb	r3, [r7, #3]
 8005958:	f003 010f 	and.w	r1, r3, #15
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	460b      	mov	r3, r1
 8005960:	00db      	lsls	r3, r3, #3
 8005962:	440b      	add	r3, r1
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4403      	add	r3, r0
 8005968:	331c      	adds	r3, #28
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005970:	fb01 f303 	mul.w	r3, r1, r3
 8005974:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005976:	2b00      	cmp	r3, #0
 8005978:	d112      	bne.n	80059a0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800597a:	78fb      	ldrb	r3, [r7, #3]
 800597c:	f003 020f 	and.w	r2, r3, #15
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	4613      	mov	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4413      	add	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	440b      	add	r3, r1
 800598c:	3318      	adds	r3, #24
 800598e:	2200      	movs	r2, #0
 8005990:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005992:	78f9      	ldrb	r1, [r7, #3]
 8005994:	2300      	movs	r3, #0
 8005996:	2200      	movs	r2, #0
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f002 fab9 	bl	8007f10 <USBD_LL_Transmit>
 800599e:	e01f      	b.n	80059e0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	33b0      	adds	r3, #176	@ 0xb0
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d010      	beq.n	80059e0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	33b0      	adds	r3, #176	@ 0xb0
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	4413      	add	r3, r2
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80059dc:	78fa      	ldrb	r2, [r7, #3]
 80059de:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b084      	sub	sp, #16
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
 80059f2:	460b      	mov	r3, r1
 80059f4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	32b0      	adds	r2, #176	@ 0xb0
 8005a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a04:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	32b0      	adds	r2, #176	@ 0xb0
 8005a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d101      	bne.n	8005a1c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e01a      	b.n	8005a52 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005a1c:	78fb      	ldrb	r3, [r7, #3]
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f002 fae5 	bl	8007ff0 <USBD_LL_GetRxDataSize>
 8005a26:	4602      	mov	r2, r0
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	33b0      	adds	r3, #176	@ 0xb0
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	4413      	add	r3, r2
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005a4c:	4611      	mov	r1, r2
 8005a4e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b084      	sub	sp, #16
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	32b0      	adds	r2, #176	@ 0xb0
 8005a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a70:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d101      	bne.n	8005a7c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e024      	b.n	8005ac6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	33b0      	adds	r3, #176	@ 0xb0
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	4413      	add	r3, r2
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d019      	beq.n	8005ac4 <USBD_CDC_EP0_RxReady+0x6a>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005a96:	2bff      	cmp	r3, #255	@ 0xff
 8005a98:	d014      	beq.n	8005ac4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	33b0      	adds	r3, #176	@ 0xb0
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4413      	add	r3, r2
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005ab2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005aba:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	22ff      	movs	r2, #255	@ 0xff
 8005ac0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
	...

08005ad0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005ad8:	2182      	movs	r1, #130	@ 0x82
 8005ada:	4818      	ldr	r0, [pc, #96]	@ (8005b3c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005adc:	f000 fd4f 	bl	800657e <USBD_GetEpDesc>
 8005ae0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005ae2:	2101      	movs	r1, #1
 8005ae4:	4815      	ldr	r0, [pc, #84]	@ (8005b3c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005ae6:	f000 fd4a 	bl	800657e <USBD_GetEpDesc>
 8005aea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005aec:	2181      	movs	r1, #129	@ 0x81
 8005aee:	4813      	ldr	r0, [pc, #76]	@ (8005b3c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005af0:	f000 fd45 	bl	800657e <USBD_GetEpDesc>
 8005af4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	2210      	movs	r2, #16
 8005b00:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d006      	beq.n	8005b16 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b10:	711a      	strb	r2, [r3, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d006      	beq.n	8005b2a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b24:	711a      	strb	r2, [r3, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2243      	movs	r2, #67	@ 0x43
 8005b2e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005b30:	4b02      	ldr	r3, [pc, #8]	@ (8005b3c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3718      	adds	r7, #24
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	2000006c 	.word	0x2000006c

08005b40 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b086      	sub	sp, #24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005b48:	2182      	movs	r1, #130	@ 0x82
 8005b4a:	4818      	ldr	r0, [pc, #96]	@ (8005bac <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005b4c:	f000 fd17 	bl	800657e <USBD_GetEpDesc>
 8005b50:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005b52:	2101      	movs	r1, #1
 8005b54:	4815      	ldr	r0, [pc, #84]	@ (8005bac <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005b56:	f000 fd12 	bl	800657e <USBD_GetEpDesc>
 8005b5a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005b5c:	2181      	movs	r1, #129	@ 0x81
 8005b5e:	4813      	ldr	r0, [pc, #76]	@ (8005bac <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005b60:	f000 fd0d 	bl	800657e <USBD_GetEpDesc>
 8005b64:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	2210      	movs	r2, #16
 8005b70:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d006      	beq.n	8005b86 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	711a      	strb	r2, [r3, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f042 0202 	orr.w	r2, r2, #2
 8005b84:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d006      	beq.n	8005b9a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	711a      	strb	r2, [r3, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f042 0202 	orr.w	r2, r2, #2
 8005b98:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2243      	movs	r2, #67	@ 0x43
 8005b9e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005ba0:	4b02      	ldr	r3, [pc, #8]	@ (8005bac <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3718      	adds	r7, #24
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	2000006c 	.word	0x2000006c

08005bb0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b086      	sub	sp, #24
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005bb8:	2182      	movs	r1, #130	@ 0x82
 8005bba:	4818      	ldr	r0, [pc, #96]	@ (8005c1c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005bbc:	f000 fcdf 	bl	800657e <USBD_GetEpDesc>
 8005bc0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	4815      	ldr	r0, [pc, #84]	@ (8005c1c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005bc6:	f000 fcda 	bl	800657e <USBD_GetEpDesc>
 8005bca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005bcc:	2181      	movs	r1, #129	@ 0x81
 8005bce:	4813      	ldr	r0, [pc, #76]	@ (8005c1c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005bd0:	f000 fcd5 	bl	800657e <USBD_GetEpDesc>
 8005bd4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d002      	beq.n	8005be2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	2210      	movs	r2, #16
 8005be0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d006      	beq.n	8005bf6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bf0:	711a      	strb	r2, [r3, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d006      	beq.n	8005c0a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c04:	711a      	strb	r2, [r3, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2243      	movs	r2, #67	@ 0x43
 8005c0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005c10:	4b02      	ldr	r3, [pc, #8]	@ (8005c1c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3718      	adds	r7, #24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	2000006c 	.word	0x2000006c

08005c20 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	220a      	movs	r2, #10
 8005c2c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005c2e:	4b03      	ldr	r3, [pc, #12]	@ (8005c3c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	20000028 	.word	0x20000028

08005c40 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d101      	bne.n	8005c54 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e009      	b.n	8005c68 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	33b0      	adds	r3, #176	@ 0xb0
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4413      	add	r3, r2
 8005c62:	683a      	ldr	r2, [r7, #0]
 8005c64:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b087      	sub	sp, #28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	32b0      	adds	r2, #176	@ 0xb0
 8005c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c8e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d101      	bne.n	8005c9a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e008      	b.n	8005cac <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	68ba      	ldr	r2, [r7, #8]
 8005c9e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	687a      	ldr	r2, [r7, #4]
 8005ca6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	371c      	adds	r7, #28
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	32b0      	adds	r2, #176	@ 0xb0
 8005ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cd0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e004      	b.n	8005ce6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	683a      	ldr	r2, [r7, #0]
 8005ce0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3714      	adds	r7, #20
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
	...

08005cf4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	32b0      	adds	r2, #176	@ 0xb0
 8005d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d0a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e025      	b.n	8005d66 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d11f      	bne.n	8005d64 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005d2c:	4b10      	ldr	r3, [pc, #64]	@ (8005d70 <USBD_CDC_TransmitPacket+0x7c>)
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	f003 020f 	and.w	r2, r3, #15
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	4413      	add	r3, r2
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	4403      	add	r3, r0
 8005d46:	3318      	adds	r3, #24
 8005d48:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8005d4a:	4b09      	ldr	r3, [pc, #36]	@ (8005d70 <USBD_CDC_TransmitPacket+0x7c>)
 8005d4c:	7819      	ldrb	r1, [r3, #0]
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f002 f8d8 	bl	8007f10 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005d60:	2300      	movs	r3, #0
 8005d62:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	200000af 	.word	0x200000af

08005d74 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	32b0      	adds	r2, #176	@ 0xb0
 8005d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d8a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	32b0      	adds	r2, #176	@ 0xb0
 8005d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d101      	bne.n	8005da2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e018      	b.n	8005dd4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	7c1b      	ldrb	r3, [r3, #16]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10a      	bne.n	8005dc0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005daa:	4b0c      	ldr	r3, [pc, #48]	@ (8005ddc <USBD_CDC_ReceivePacket+0x68>)
 8005dac:	7819      	ldrb	r1, [r3, #0]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005db4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f002 f8e1 	bl	8007f80 <USBD_LL_PrepareReceive>
 8005dbe:	e008      	b.n	8005dd2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005dc0:	4b06      	ldr	r3, [pc, #24]	@ (8005ddc <USBD_CDC_ReceivePacket+0x68>)
 8005dc2:	7819      	ldrb	r1, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005dca:	2340      	movs	r3, #64	@ 0x40
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f002 f8d7 	bl	8007f80 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3710      	adds	r7, #16
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	200000b0 	.word	0x200000b0

08005de0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	4613      	mov	r3, r2
 8005dec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d101      	bne.n	8005df8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e01f      	b.n	8005e38 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d003      	beq.n	8005e1e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	79fa      	ldrb	r2, [r7, #7]
 8005e2a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005e2c:	68f8      	ldr	r0, [r7, #12]
 8005e2e:	f001 feaf 	bl	8007b90 <USBD_LL_Init>
 8005e32:	4603      	mov	r3, r0
 8005e34:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3718      	adds	r7, #24
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d101      	bne.n	8005e58 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e025      	b.n	8005ea4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	32ae      	adds	r2, #174	@ 0xae
 8005e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00f      	beq.n	8005e94 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	32ae      	adds	r2, #174	@ 0xae
 8005e7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e84:	f107 020e 	add.w	r2, r7, #14
 8005e88:	4610      	mov	r0, r2
 8005e8a:	4798      	blx	r3
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8005e9a:	1c5a      	adds	r2, r3, #1
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f001 feb7 	bl	8007c28 <USBD_LL_Start>
 8005eba:	4603      	mov	r3, r0
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3708      	adds	r7, #8
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005ecc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	370c      	adds	r7, #12
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed8:	4770      	bx	lr

08005eda <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b084      	sub	sp, #16
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d009      	beq.n	8005f08 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	78fa      	ldrb	r2, [r7, #3]
 8005efe:	4611      	mov	r1, r2
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	4798      	blx	r3
 8005f04:	4603      	mov	r3, r0
 8005f06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3710      	adds	r7, #16
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b084      	sub	sp, #16
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	78fa      	ldrb	r2, [r7, #3]
 8005f2c:	4611      	mov	r1, r2
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	4798      	blx	r3
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}

08005f46 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005f46:	b580      	push	{r7, lr}
 8005f48:	b084      	sub	sp, #16
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
 8005f4e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005f56:	6839      	ldr	r1, [r7, #0]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f001 f936 	bl	80071ca <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005f7a:	f003 031f 	and.w	r3, r3, #31
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d01a      	beq.n	8005fb8 <USBD_LL_SetupStage+0x72>
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d822      	bhi.n	8005fcc <USBD_LL_SetupStage+0x86>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d002      	beq.n	8005f90 <USBD_LL_SetupStage+0x4a>
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d00a      	beq.n	8005fa4 <USBD_LL_SetupStage+0x5e>
 8005f8e:	e01d      	b.n	8005fcc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005f96:	4619      	mov	r1, r3
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 fb63 	bl	8006664 <USBD_StdDevReq>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	73fb      	strb	r3, [r7, #15]
      break;
 8005fa2:	e020      	b.n	8005fe6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005faa:	4619      	mov	r1, r3
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 fbcb 	bl	8006748 <USBD_StdItfReq>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	73fb      	strb	r3, [r7, #15]
      break;
 8005fb6:	e016      	b.n	8005fe6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fc2d 	bl	8006820 <USBD_StdEPReq>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	73fb      	strb	r3, [r7, #15]
      break;
 8005fca:	e00c      	b.n	8005fe6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005fd2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	4619      	mov	r1, r3
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f001 feca 	bl	8007d74 <USBD_LL_StallEP>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8005fe4:	bf00      	nop
  }

  return ret;
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b086      	sub	sp, #24
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	607a      	str	r2, [r7, #4]
 8005ffc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005ffe:	2300      	movs	r3, #0
 8006000:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006002:	7afb      	ldrb	r3, [r7, #11]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d16e      	bne.n	80060e6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800600e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006016:	2b03      	cmp	r3, #3
 8006018:	f040 8098 	bne.w	800614c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	689a      	ldr	r2, [r3, #8]
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	429a      	cmp	r2, r3
 8006026:	d913      	bls.n	8006050 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	1ad2      	subs	r2, r2, r3
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	68da      	ldr	r2, [r3, #12]
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	4293      	cmp	r3, r2
 8006040:	bf28      	it	cs
 8006042:	4613      	movcs	r3, r2
 8006044:	461a      	mov	r2, r3
 8006046:	6879      	ldr	r1, [r7, #4]
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f001 f9be 	bl	80073ca <USBD_CtlContinueRx>
 800604e:	e07d      	b.n	800614c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006056:	f003 031f 	and.w	r3, r3, #31
 800605a:	2b02      	cmp	r3, #2
 800605c:	d014      	beq.n	8006088 <USBD_LL_DataOutStage+0x98>
 800605e:	2b02      	cmp	r3, #2
 8006060:	d81d      	bhi.n	800609e <USBD_LL_DataOutStage+0xae>
 8006062:	2b00      	cmp	r3, #0
 8006064:	d002      	beq.n	800606c <USBD_LL_DataOutStage+0x7c>
 8006066:	2b01      	cmp	r3, #1
 8006068:	d003      	beq.n	8006072 <USBD_LL_DataOutStage+0x82>
 800606a:	e018      	b.n	800609e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800606c:	2300      	movs	r3, #0
 800606e:	75bb      	strb	r3, [r7, #22]
            break;
 8006070:	e018      	b.n	80060a4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006078:	b2db      	uxtb	r3, r3
 800607a:	4619      	mov	r1, r3
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 fa64 	bl	800654a <USBD_CoreFindIF>
 8006082:	4603      	mov	r3, r0
 8006084:	75bb      	strb	r3, [r7, #22]
            break;
 8006086:	e00d      	b.n	80060a4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800608e:	b2db      	uxtb	r3, r3
 8006090:	4619      	mov	r1, r3
 8006092:	68f8      	ldr	r0, [r7, #12]
 8006094:	f000 fa66 	bl	8006564 <USBD_CoreFindEP>
 8006098:	4603      	mov	r3, r0
 800609a:	75bb      	strb	r3, [r7, #22]
            break;
 800609c:	e002      	b.n	80060a4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800609e:	2300      	movs	r3, #0
 80060a0:	75bb      	strb	r3, [r7, #22]
            break;
 80060a2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80060a4:	7dbb      	ldrb	r3, [r7, #22]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d119      	bne.n	80060de <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b03      	cmp	r3, #3
 80060b4:	d113      	bne.n	80060de <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80060b6:	7dba      	ldrb	r2, [r7, #22]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	32ae      	adds	r2, #174	@ 0xae
 80060bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00b      	beq.n	80060de <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80060c6:	7dba      	ldrb	r2, [r7, #22]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80060ce:	7dba      	ldrb	r2, [r7, #22]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	32ae      	adds	r2, #174	@ 0xae
 80060d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80060de:	68f8      	ldr	r0, [r7, #12]
 80060e0:	f001 f984 	bl	80073ec <USBD_CtlSendStatus>
 80060e4:	e032      	b.n	800614c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80060e6:	7afb      	ldrb	r3, [r7, #11]
 80060e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	4619      	mov	r1, r3
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	f000 fa37 	bl	8006564 <USBD_CoreFindEP>
 80060f6:	4603      	mov	r3, r0
 80060f8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80060fa:	7dbb      	ldrb	r3, [r7, #22]
 80060fc:	2bff      	cmp	r3, #255	@ 0xff
 80060fe:	d025      	beq.n	800614c <USBD_LL_DataOutStage+0x15c>
 8006100:	7dbb      	ldrb	r3, [r7, #22]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d122      	bne.n	800614c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b03      	cmp	r3, #3
 8006110:	d117      	bne.n	8006142 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006112:	7dba      	ldrb	r2, [r7, #22]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	32ae      	adds	r2, #174	@ 0xae
 8006118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00f      	beq.n	8006142 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006122:	7dba      	ldrb	r2, [r7, #22]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800612a:	7dba      	ldrb	r2, [r7, #22]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	32ae      	adds	r2, #174	@ 0xae
 8006130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	7afa      	ldrb	r2, [r7, #11]
 8006138:	4611      	mov	r1, r2
 800613a:	68f8      	ldr	r0, [r7, #12]
 800613c:	4798      	blx	r3
 800613e:	4603      	mov	r3, r0
 8006140:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006142:	7dfb      	ldrb	r3, [r7, #23]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d001      	beq.n	800614c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006148:	7dfb      	ldrb	r3, [r7, #23]
 800614a:	e000      	b.n	800614e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3718      	adds	r7, #24
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b086      	sub	sp, #24
 800615a:	af00      	add	r7, sp, #0
 800615c:	60f8      	str	r0, [r7, #12]
 800615e:	460b      	mov	r3, r1
 8006160:	607a      	str	r2, [r7, #4]
 8006162:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006164:	7afb      	ldrb	r3, [r7, #11]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d16f      	bne.n	800624a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	3314      	adds	r3, #20
 800616e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006176:	2b02      	cmp	r3, #2
 8006178:	d15a      	bne.n	8006230 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	689a      	ldr	r2, [r3, #8]
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	429a      	cmp	r2, r3
 8006184:	d914      	bls.n	80061b0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	689a      	ldr	r2, [r3, #8]
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	1ad2      	subs	r2, r2, r3
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	461a      	mov	r2, r3
 800619a:	6879      	ldr	r1, [r7, #4]
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f001 f8e6 	bl	800736e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80061a2:	2300      	movs	r3, #0
 80061a4:	2200      	movs	r2, #0
 80061a6:	2100      	movs	r1, #0
 80061a8:	68f8      	ldr	r0, [r7, #12]
 80061aa:	f001 fee9 	bl	8007f80 <USBD_LL_PrepareReceive>
 80061ae:	e03f      	b.n	8006230 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	68da      	ldr	r2, [r3, #12]
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d11c      	bne.n	80061f6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d316      	bcc.n	80061f6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d20f      	bcs.n	80061f6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80061d6:	2200      	movs	r2, #0
 80061d8:	2100      	movs	r1, #0
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f001 f8c7 	bl	800736e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80061e8:	2300      	movs	r3, #0
 80061ea:	2200      	movs	r2, #0
 80061ec:	2100      	movs	r1, #0
 80061ee:	68f8      	ldr	r0, [r7, #12]
 80061f0:	f001 fec6 	bl	8007f80 <USBD_LL_PrepareReceive>
 80061f4:	e01c      	b.n	8006230 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b03      	cmp	r3, #3
 8006200:	d10f      	bne.n	8006222 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d009      	beq.n	8006222 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006222:	2180      	movs	r1, #128	@ 0x80
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f001 fda5 	bl	8007d74 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800622a:	68f8      	ldr	r0, [r7, #12]
 800622c:	f001 f8f1 	bl	8007412 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d03a      	beq.n	80062b0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f7ff fe42 	bl	8005ec4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006248:	e032      	b.n	80062b0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800624a:	7afb      	ldrb	r3, [r7, #11]
 800624c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006250:	b2db      	uxtb	r3, r3
 8006252:	4619      	mov	r1, r3
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f000 f985 	bl	8006564 <USBD_CoreFindEP>
 800625a:	4603      	mov	r3, r0
 800625c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800625e:	7dfb      	ldrb	r3, [r7, #23]
 8006260:	2bff      	cmp	r3, #255	@ 0xff
 8006262:	d025      	beq.n	80062b0 <USBD_LL_DataInStage+0x15a>
 8006264:	7dfb      	ldrb	r3, [r7, #23]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d122      	bne.n	80062b0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006270:	b2db      	uxtb	r3, r3
 8006272:	2b03      	cmp	r3, #3
 8006274:	d11c      	bne.n	80062b0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006276:	7dfa      	ldrb	r2, [r7, #23]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	32ae      	adds	r2, #174	@ 0xae
 800627c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006280:	695b      	ldr	r3, [r3, #20]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d014      	beq.n	80062b0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006286:	7dfa      	ldrb	r2, [r7, #23]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800628e:	7dfa      	ldrb	r2, [r7, #23]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	32ae      	adds	r2, #174	@ 0xae
 8006294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	7afa      	ldrb	r2, [r7, #11]
 800629c:	4611      	mov	r1, r2
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	4798      	blx	r3
 80062a2:	4603      	mov	r3, r0
 80062a4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80062a6:	7dbb      	ldrb	r3, [r7, #22]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d001      	beq.n	80062b0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80062ac:	7dbb      	ldrb	r3, [r7, #22]
 80062ae:	e000      	b.n	80062b2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3718      	adds	r7, #24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b084      	sub	sp, #16
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80062c2:	2300      	movs	r3, #0
 80062c4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d014      	beq.n	8006320 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00e      	beq.n	8006320 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	6852      	ldr	r2, [r2, #4]
 800630e:	b2d2      	uxtb	r2, r2
 8006310:	4611      	mov	r1, r2
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	4798      	blx	r3
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d001      	beq.n	8006320 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800631c:	2303      	movs	r3, #3
 800631e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006320:	2340      	movs	r3, #64	@ 0x40
 8006322:	2200      	movs	r2, #0
 8006324:	2100      	movs	r1, #0
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f001 fcb0 	bl	8007c8c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2240      	movs	r2, #64	@ 0x40
 8006338:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800633c:	2340      	movs	r3, #64	@ 0x40
 800633e:	2200      	movs	r2, #0
 8006340:	2180      	movs	r1, #128	@ 0x80
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f001 fca2 	bl	8007c8c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2240      	movs	r2, #64	@ 0x40
 8006352:	621a      	str	r2, [r3, #32]

  return ret;
 8006354:	7bfb      	ldrb	r3, [r7, #15]
}
 8006356:	4618      	mov	r0, r3
 8006358:	3710      	adds	r7, #16
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}

0800635e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
 8006366:	460b      	mov	r3, r1
 8006368:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	78fa      	ldrb	r2, [r7, #3]
 800636e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800637e:	b480      	push	{r7}
 8006380:	b083      	sub	sp, #12
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800638c:	b2db      	uxtb	r3, r3
 800638e:	2b04      	cmp	r3, #4
 8006390:	d006      	beq.n	80063a0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006398:	b2da      	uxtb	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2204      	movs	r2, #4
 80063a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b083      	sub	sp, #12
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	d106      	bne.n	80063d8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80063d0:	b2da      	uxtb	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	370c      	adds	r7, #12
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr

080063e6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b082      	sub	sp, #8
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	2b03      	cmp	r3, #3
 80063f8:	d110      	bne.n	800641c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00b      	beq.n	800641c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800640a:	69db      	ldr	r3, [r3, #28]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d005      	beq.n	800641c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006416:	69db      	ldr	r3, [r3, #28]
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800641c:	2300      	movs	r3, #0
}
 800641e:	4618      	mov	r0, r3
 8006420:	3708      	adds	r7, #8
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b082      	sub	sp, #8
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
 800642e:	460b      	mov	r3, r1
 8006430:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	32ae      	adds	r2, #174	@ 0xae
 800643c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d101      	bne.n	8006448 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006444:	2303      	movs	r3, #3
 8006446:	e01c      	b.n	8006482 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800644e:	b2db      	uxtb	r3, r3
 8006450:	2b03      	cmp	r3, #3
 8006452:	d115      	bne.n	8006480 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	32ae      	adds	r2, #174	@ 0xae
 800645e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006462:	6a1b      	ldr	r3, [r3, #32]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00b      	beq.n	8006480 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	32ae      	adds	r2, #174	@ 0xae
 8006472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	78fa      	ldrb	r2, [r7, #3]
 800647a:	4611      	mov	r1, r2
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b082      	sub	sp, #8
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
 8006492:	460b      	mov	r3, r1
 8006494:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	32ae      	adds	r2, #174	@ 0xae
 80064a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d101      	bne.n	80064ac <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e01c      	b.n	80064e6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d115      	bne.n	80064e4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	32ae      	adds	r2, #174	@ 0xae
 80064c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00b      	beq.n	80064e4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	32ae      	adds	r2, #174	@ 0xae
 80064d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064dc:	78fa      	ldrb	r2, [r7, #3]
 80064de:	4611      	mov	r1, r2
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3708      	adds	r7, #8
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}

080064ee <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b083      	sub	sp, #12
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800650c:	2300      	movs	r3, #0
 800650e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00e      	beq.n	8006540 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	6852      	ldr	r2, [r2, #4]
 800652e:	b2d2      	uxtb	r2, r2
 8006530:	4611      	mov	r1, r2
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	4798      	blx	r3
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d001      	beq.n	8006540 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800653c:	2303      	movs	r3, #3
 800653e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006540:	7bfb      	ldrb	r3, [r7, #15]
}
 8006542:	4618      	mov	r0, r3
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}

0800654a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800654a:	b480      	push	{r7}
 800654c:	b083      	sub	sp, #12
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
 8006552:	460b      	mov	r3, r1
 8006554:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006556:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006558:	4618      	mov	r0, r3
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	460b      	mov	r3, r1
 800656e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006570:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006572:	4618      	mov	r0, r3
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr

0800657e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b086      	sub	sp, #24
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
 8006586:	460b      	mov	r3, r1
 8006588:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006592:	2300      	movs	r3, #0
 8006594:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	885b      	ldrh	r3, [r3, #2]
 800659a:	b29b      	uxth	r3, r3
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	7812      	ldrb	r2, [r2, #0]
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d91f      	bls.n	80065e4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80065aa:	e013      	b.n	80065d4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80065ac:	f107 030a 	add.w	r3, r7, #10
 80065b0:	4619      	mov	r1, r3
 80065b2:	6978      	ldr	r0, [r7, #20]
 80065b4:	f000 f81b 	bl	80065ee <USBD_GetNextDesc>
 80065b8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	785b      	ldrb	r3, [r3, #1]
 80065be:	2b05      	cmp	r3, #5
 80065c0:	d108      	bne.n	80065d4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	789b      	ldrb	r3, [r3, #2]
 80065ca:	78fa      	ldrb	r2, [r7, #3]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d008      	beq.n	80065e2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80065d0:	2300      	movs	r3, #0
 80065d2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	885b      	ldrh	r3, [r3, #2]
 80065d8:	b29a      	uxth	r2, r3
 80065da:	897b      	ldrh	r3, [r7, #10]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d8e5      	bhi.n	80065ac <USBD_GetEpDesc+0x2e>
 80065e0:	e000      	b.n	80065e4 <USBD_GetEpDesc+0x66>
          break;
 80065e2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80065e4:	693b      	ldr	r3, [r7, #16]
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3718      	adds	r7, #24
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}

080065ee <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b085      	sub	sp, #20
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
 80065f6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	881b      	ldrh	r3, [r3, #0]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	7812      	ldrb	r2, [r2, #0]
 8006604:	4413      	add	r3, r2
 8006606:	b29a      	uxth	r2, r3
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	461a      	mov	r2, r3
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4413      	add	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006618:	68fb      	ldr	r3, [r7, #12]
}
 800661a:	4618      	mov	r0, r3
 800661c:	3714      	adds	r7, #20
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006626:	b480      	push	{r7}
 8006628:	b087      	sub	sp, #28
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	3301      	adds	r3, #1
 800663c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006644:	8a3b      	ldrh	r3, [r7, #16]
 8006646:	021b      	lsls	r3, r3, #8
 8006648:	b21a      	sxth	r2, r3
 800664a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800664e:	4313      	orrs	r3, r2
 8006650:	b21b      	sxth	r3, r3
 8006652:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006654:	89fb      	ldrh	r3, [r7, #14]
}
 8006656:	4618      	mov	r0, r3
 8006658:	371c      	adds	r7, #28
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
	...

08006664 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800667a:	2b40      	cmp	r3, #64	@ 0x40
 800667c:	d005      	beq.n	800668a <USBD_StdDevReq+0x26>
 800667e:	2b40      	cmp	r3, #64	@ 0x40
 8006680:	d857      	bhi.n	8006732 <USBD_StdDevReq+0xce>
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00f      	beq.n	80066a6 <USBD_StdDevReq+0x42>
 8006686:	2b20      	cmp	r3, #32
 8006688:	d153      	bne.n	8006732 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	32ae      	adds	r2, #174	@ 0xae
 8006694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	6839      	ldr	r1, [r7, #0]
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	4798      	blx	r3
 80066a0:	4603      	mov	r3, r0
 80066a2:	73fb      	strb	r3, [r7, #15]
      break;
 80066a4:	e04a      	b.n	800673c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	785b      	ldrb	r3, [r3, #1]
 80066aa:	2b09      	cmp	r3, #9
 80066ac:	d83b      	bhi.n	8006726 <USBD_StdDevReq+0xc2>
 80066ae:	a201      	add	r2, pc, #4	@ (adr r2, 80066b4 <USBD_StdDevReq+0x50>)
 80066b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b4:	08006709 	.word	0x08006709
 80066b8:	0800671d 	.word	0x0800671d
 80066bc:	08006727 	.word	0x08006727
 80066c0:	08006713 	.word	0x08006713
 80066c4:	08006727 	.word	0x08006727
 80066c8:	080066e7 	.word	0x080066e7
 80066cc:	080066dd 	.word	0x080066dd
 80066d0:	08006727 	.word	0x08006727
 80066d4:	080066ff 	.word	0x080066ff
 80066d8:	080066f1 	.word	0x080066f1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80066dc:	6839      	ldr	r1, [r7, #0]
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 fa3c 	bl	8006b5c <USBD_GetDescriptor>
          break;
 80066e4:	e024      	b.n	8006730 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80066e6:	6839      	ldr	r1, [r7, #0]
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fbcb 	bl	8006e84 <USBD_SetAddress>
          break;
 80066ee:	e01f      	b.n	8006730 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80066f0:	6839      	ldr	r1, [r7, #0]
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 fc0a 	bl	8006f0c <USBD_SetConfig>
 80066f8:	4603      	mov	r3, r0
 80066fa:	73fb      	strb	r3, [r7, #15]
          break;
 80066fc:	e018      	b.n	8006730 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80066fe:	6839      	ldr	r1, [r7, #0]
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 fcad 	bl	8007060 <USBD_GetConfig>
          break;
 8006706:	e013      	b.n	8006730 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006708:	6839      	ldr	r1, [r7, #0]
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 fcde 	bl	80070cc <USBD_GetStatus>
          break;
 8006710:	e00e      	b.n	8006730 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006712:	6839      	ldr	r1, [r7, #0]
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f000 fd0d 	bl	8007134 <USBD_SetFeature>
          break;
 800671a:	e009      	b.n	8006730 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800671c:	6839      	ldr	r1, [r7, #0]
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 fd31 	bl	8007186 <USBD_ClrFeature>
          break;
 8006724:	e004      	b.n	8006730 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006726:	6839      	ldr	r1, [r7, #0]
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 fd88 	bl	800723e <USBD_CtlError>
          break;
 800672e:	bf00      	nop
      }
      break;
 8006730:	e004      	b.n	800673c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006732:	6839      	ldr	r1, [r7, #0]
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 fd82 	bl	800723e <USBD_CtlError>
      break;
 800673a:	bf00      	nop
  }

  return ret;
 800673c:	7bfb      	ldrb	r3, [r7, #15]
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop

08006748 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006752:	2300      	movs	r3, #0
 8006754:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800675e:	2b40      	cmp	r3, #64	@ 0x40
 8006760:	d005      	beq.n	800676e <USBD_StdItfReq+0x26>
 8006762:	2b40      	cmp	r3, #64	@ 0x40
 8006764:	d852      	bhi.n	800680c <USBD_StdItfReq+0xc4>
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <USBD_StdItfReq+0x26>
 800676a:	2b20      	cmp	r3, #32
 800676c:	d14e      	bne.n	800680c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006774:	b2db      	uxtb	r3, r3
 8006776:	3b01      	subs	r3, #1
 8006778:	2b02      	cmp	r3, #2
 800677a:	d840      	bhi.n	80067fe <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	889b      	ldrh	r3, [r3, #4]
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b01      	cmp	r3, #1
 8006784:	d836      	bhi.n	80067f4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	889b      	ldrh	r3, [r3, #4]
 800678a:	b2db      	uxtb	r3, r3
 800678c:	4619      	mov	r1, r3
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7ff fedb 	bl	800654a <USBD_CoreFindIF>
 8006794:	4603      	mov	r3, r0
 8006796:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006798:	7bbb      	ldrb	r3, [r7, #14]
 800679a:	2bff      	cmp	r3, #255	@ 0xff
 800679c:	d01d      	beq.n	80067da <USBD_StdItfReq+0x92>
 800679e:	7bbb      	ldrb	r3, [r7, #14]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d11a      	bne.n	80067da <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80067a4:	7bba      	ldrb	r2, [r7, #14]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	32ae      	adds	r2, #174	@ 0xae
 80067aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d00f      	beq.n	80067d4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80067b4:	7bba      	ldrb	r2, [r7, #14]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80067bc:	7bba      	ldrb	r2, [r7, #14]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	32ae      	adds	r2, #174	@ 0xae
 80067c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	6839      	ldr	r1, [r7, #0]
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	4798      	blx	r3
 80067ce:	4603      	mov	r3, r0
 80067d0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80067d2:	e004      	b.n	80067de <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80067d4:	2303      	movs	r3, #3
 80067d6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80067d8:	e001      	b.n	80067de <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80067da:	2303      	movs	r3, #3
 80067dc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	88db      	ldrh	r3, [r3, #6]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d110      	bne.n	8006808 <USBD_StdItfReq+0xc0>
 80067e6:	7bfb      	ldrb	r3, [r7, #15]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d10d      	bne.n	8006808 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 fdfd 	bl	80073ec <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80067f2:	e009      	b.n	8006808 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80067f4:	6839      	ldr	r1, [r7, #0]
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 fd21 	bl	800723e <USBD_CtlError>
          break;
 80067fc:	e004      	b.n	8006808 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80067fe:	6839      	ldr	r1, [r7, #0]
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f000 fd1c 	bl	800723e <USBD_CtlError>
          break;
 8006806:	e000      	b.n	800680a <USBD_StdItfReq+0xc2>
          break;
 8006808:	bf00      	nop
      }
      break;
 800680a:	e004      	b.n	8006816 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800680c:	6839      	ldr	r1, [r7, #0]
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 fd15 	bl	800723e <USBD_CtlError>
      break;
 8006814:	bf00      	nop
  }

  return ret;
 8006816:	7bfb      	ldrb	r3, [r7, #15]
}
 8006818:	4618      	mov	r0, r3
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800682a:	2300      	movs	r3, #0
 800682c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	889b      	ldrh	r3, [r3, #4]
 8006832:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800683c:	2b40      	cmp	r3, #64	@ 0x40
 800683e:	d007      	beq.n	8006850 <USBD_StdEPReq+0x30>
 8006840:	2b40      	cmp	r3, #64	@ 0x40
 8006842:	f200 817f 	bhi.w	8006b44 <USBD_StdEPReq+0x324>
 8006846:	2b00      	cmp	r3, #0
 8006848:	d02a      	beq.n	80068a0 <USBD_StdEPReq+0x80>
 800684a:	2b20      	cmp	r3, #32
 800684c:	f040 817a 	bne.w	8006b44 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006850:	7bbb      	ldrb	r3, [r7, #14]
 8006852:	4619      	mov	r1, r3
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f7ff fe85 	bl	8006564 <USBD_CoreFindEP>
 800685a:	4603      	mov	r3, r0
 800685c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800685e:	7b7b      	ldrb	r3, [r7, #13]
 8006860:	2bff      	cmp	r3, #255	@ 0xff
 8006862:	f000 8174 	beq.w	8006b4e <USBD_StdEPReq+0x32e>
 8006866:	7b7b      	ldrb	r3, [r7, #13]
 8006868:	2b00      	cmp	r3, #0
 800686a:	f040 8170 	bne.w	8006b4e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800686e:	7b7a      	ldrb	r2, [r7, #13]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006876:	7b7a      	ldrb	r2, [r7, #13]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	32ae      	adds	r2, #174	@ 0xae
 800687c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	2b00      	cmp	r3, #0
 8006884:	f000 8163 	beq.w	8006b4e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006888:	7b7a      	ldrb	r2, [r7, #13]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	32ae      	adds	r2, #174	@ 0xae
 800688e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	6839      	ldr	r1, [r7, #0]
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	4798      	blx	r3
 800689a:	4603      	mov	r3, r0
 800689c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800689e:	e156      	b.n	8006b4e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	785b      	ldrb	r3, [r3, #1]
 80068a4:	2b03      	cmp	r3, #3
 80068a6:	d008      	beq.n	80068ba <USBD_StdEPReq+0x9a>
 80068a8:	2b03      	cmp	r3, #3
 80068aa:	f300 8145 	bgt.w	8006b38 <USBD_StdEPReq+0x318>
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f000 809b 	beq.w	80069ea <USBD_StdEPReq+0x1ca>
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d03c      	beq.n	8006932 <USBD_StdEPReq+0x112>
 80068b8:	e13e      	b.n	8006b38 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d002      	beq.n	80068cc <USBD_StdEPReq+0xac>
 80068c6:	2b03      	cmp	r3, #3
 80068c8:	d016      	beq.n	80068f8 <USBD_StdEPReq+0xd8>
 80068ca:	e02c      	b.n	8006926 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80068cc:	7bbb      	ldrb	r3, [r7, #14]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00d      	beq.n	80068ee <USBD_StdEPReq+0xce>
 80068d2:	7bbb      	ldrb	r3, [r7, #14]
 80068d4:	2b80      	cmp	r3, #128	@ 0x80
 80068d6:	d00a      	beq.n	80068ee <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80068d8:	7bbb      	ldrb	r3, [r7, #14]
 80068da:	4619      	mov	r1, r3
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f001 fa49 	bl	8007d74 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80068e2:	2180      	movs	r1, #128	@ 0x80
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f001 fa45 	bl	8007d74 <USBD_LL_StallEP>
 80068ea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80068ec:	e020      	b.n	8006930 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80068ee:	6839      	ldr	r1, [r7, #0]
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 fca4 	bl	800723e <USBD_CtlError>
              break;
 80068f6:	e01b      	b.n	8006930 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	885b      	ldrh	r3, [r3, #2]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10e      	bne.n	800691e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006900:	7bbb      	ldrb	r3, [r7, #14]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d00b      	beq.n	800691e <USBD_StdEPReq+0xfe>
 8006906:	7bbb      	ldrb	r3, [r7, #14]
 8006908:	2b80      	cmp	r3, #128	@ 0x80
 800690a:	d008      	beq.n	800691e <USBD_StdEPReq+0xfe>
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	88db      	ldrh	r3, [r3, #6]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d104      	bne.n	800691e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006914:	7bbb      	ldrb	r3, [r7, #14]
 8006916:	4619      	mov	r1, r3
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f001 fa2b 	bl	8007d74 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fd64 	bl	80073ec <USBD_CtlSendStatus>

              break;
 8006924:	e004      	b.n	8006930 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006926:	6839      	ldr	r1, [r7, #0]
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 fc88 	bl	800723e <USBD_CtlError>
              break;
 800692e:	bf00      	nop
          }
          break;
 8006930:	e107      	b.n	8006b42 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b02      	cmp	r3, #2
 800693c:	d002      	beq.n	8006944 <USBD_StdEPReq+0x124>
 800693e:	2b03      	cmp	r3, #3
 8006940:	d016      	beq.n	8006970 <USBD_StdEPReq+0x150>
 8006942:	e04b      	b.n	80069dc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006944:	7bbb      	ldrb	r3, [r7, #14]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00d      	beq.n	8006966 <USBD_StdEPReq+0x146>
 800694a:	7bbb      	ldrb	r3, [r7, #14]
 800694c:	2b80      	cmp	r3, #128	@ 0x80
 800694e:	d00a      	beq.n	8006966 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006950:	7bbb      	ldrb	r3, [r7, #14]
 8006952:	4619      	mov	r1, r3
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f001 fa0d 	bl	8007d74 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800695a:	2180      	movs	r1, #128	@ 0x80
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f001 fa09 	bl	8007d74 <USBD_LL_StallEP>
 8006962:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006964:	e040      	b.n	80069e8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006966:	6839      	ldr	r1, [r7, #0]
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 fc68 	bl	800723e <USBD_CtlError>
              break;
 800696e:	e03b      	b.n	80069e8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	885b      	ldrh	r3, [r3, #2]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d136      	bne.n	80069e6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006978:	7bbb      	ldrb	r3, [r7, #14]
 800697a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800697e:	2b00      	cmp	r3, #0
 8006980:	d004      	beq.n	800698c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006982:	7bbb      	ldrb	r3, [r7, #14]
 8006984:	4619      	mov	r1, r3
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f001 fa2a 	bl	8007de0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 fd2d 	bl	80073ec <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006992:	7bbb      	ldrb	r3, [r7, #14]
 8006994:	4619      	mov	r1, r3
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff fde4 	bl	8006564 <USBD_CoreFindEP>
 800699c:	4603      	mov	r3, r0
 800699e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80069a0:	7b7b      	ldrb	r3, [r7, #13]
 80069a2:	2bff      	cmp	r3, #255	@ 0xff
 80069a4:	d01f      	beq.n	80069e6 <USBD_StdEPReq+0x1c6>
 80069a6:	7b7b      	ldrb	r3, [r7, #13]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d11c      	bne.n	80069e6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80069ac:	7b7a      	ldrb	r2, [r7, #13]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80069b4:	7b7a      	ldrb	r2, [r7, #13]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	32ae      	adds	r2, #174	@ 0xae
 80069ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d010      	beq.n	80069e6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80069c4:	7b7a      	ldrb	r2, [r7, #13]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	32ae      	adds	r2, #174	@ 0xae
 80069ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	6839      	ldr	r1, [r7, #0]
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	4798      	blx	r3
 80069d6:	4603      	mov	r3, r0
 80069d8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80069da:	e004      	b.n	80069e6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80069dc:	6839      	ldr	r1, [r7, #0]
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 fc2d 	bl	800723e <USBD_CtlError>
              break;
 80069e4:	e000      	b.n	80069e8 <USBD_StdEPReq+0x1c8>
              break;
 80069e6:	bf00      	nop
          }
          break;
 80069e8:	e0ab      	b.n	8006b42 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b02      	cmp	r3, #2
 80069f4:	d002      	beq.n	80069fc <USBD_StdEPReq+0x1dc>
 80069f6:	2b03      	cmp	r3, #3
 80069f8:	d032      	beq.n	8006a60 <USBD_StdEPReq+0x240>
 80069fa:	e097      	b.n	8006b2c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80069fc:	7bbb      	ldrb	r3, [r7, #14]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d007      	beq.n	8006a12 <USBD_StdEPReq+0x1f2>
 8006a02:	7bbb      	ldrb	r3, [r7, #14]
 8006a04:	2b80      	cmp	r3, #128	@ 0x80
 8006a06:	d004      	beq.n	8006a12 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006a08:	6839      	ldr	r1, [r7, #0]
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 fc17 	bl	800723e <USBD_CtlError>
                break;
 8006a10:	e091      	b.n	8006b36 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	da0b      	bge.n	8006a32 <USBD_StdEPReq+0x212>
 8006a1a:	7bbb      	ldrb	r3, [r7, #14]
 8006a1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a20:	4613      	mov	r3, r2
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	4413      	add	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	3310      	adds	r3, #16
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	3304      	adds	r3, #4
 8006a30:	e00b      	b.n	8006a4a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006a32:	7bbb      	ldrb	r3, [r7, #14]
 8006a34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a38:	4613      	mov	r3, r2
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4413      	add	r3, r2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	4413      	add	r3, r2
 8006a48:	3304      	adds	r3, #4
 8006a4a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	2202      	movs	r2, #2
 8006a56:	4619      	mov	r1, r3
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 fc6d 	bl	8007338 <USBD_CtlSendData>
              break;
 8006a5e:	e06a      	b.n	8006b36 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006a60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	da11      	bge.n	8006a8c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006a68:	7bbb      	ldrb	r3, [r7, #14]
 8006a6a:	f003 020f 	and.w	r2, r3, #15
 8006a6e:	6879      	ldr	r1, [r7, #4]
 8006a70:	4613      	mov	r3, r2
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4413      	add	r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	440b      	add	r3, r1
 8006a7a:	3324      	adds	r3, #36	@ 0x24
 8006a7c:	881b      	ldrh	r3, [r3, #0]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d117      	bne.n	8006ab2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006a82:	6839      	ldr	r1, [r7, #0]
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 fbda 	bl	800723e <USBD_CtlError>
                  break;
 8006a8a:	e054      	b.n	8006b36 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006a8c:	7bbb      	ldrb	r3, [r7, #14]
 8006a8e:	f003 020f 	and.w	r2, r3, #15
 8006a92:	6879      	ldr	r1, [r7, #4]
 8006a94:	4613      	mov	r3, r2
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	4413      	add	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	440b      	add	r3, r1
 8006a9e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006aa2:	881b      	ldrh	r3, [r3, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d104      	bne.n	8006ab2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006aa8:	6839      	ldr	r1, [r7, #0]
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 fbc7 	bl	800723e <USBD_CtlError>
                  break;
 8006ab0:	e041      	b.n	8006b36 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ab2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	da0b      	bge.n	8006ad2 <USBD_StdEPReq+0x2b2>
 8006aba:	7bbb      	ldrb	r3, [r7, #14]
 8006abc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	4413      	add	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	3310      	adds	r3, #16
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	4413      	add	r3, r2
 8006ace:	3304      	adds	r3, #4
 8006ad0:	e00b      	b.n	8006aea <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006ad2:	7bbb      	ldrb	r3, [r7, #14]
 8006ad4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ad8:	4613      	mov	r3, r2
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	4413      	add	r3, r2
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	3304      	adds	r3, #4
 8006aea:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006aec:	7bbb      	ldrb	r3, [r7, #14]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d002      	beq.n	8006af8 <USBD_StdEPReq+0x2d8>
 8006af2:	7bbb      	ldrb	r3, [r7, #14]
 8006af4:	2b80      	cmp	r3, #128	@ 0x80
 8006af6:	d103      	bne.n	8006b00 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	2200      	movs	r2, #0
 8006afc:	601a      	str	r2, [r3, #0]
 8006afe:	e00e      	b.n	8006b1e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006b00:	7bbb      	ldrb	r3, [r7, #14]
 8006b02:	4619      	mov	r1, r3
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f001 f9a1 	bl	8007e4c <USBD_LL_IsStallEP>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d003      	beq.n	8006b18 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	2201      	movs	r2, #1
 8006b14:	601a      	str	r2, [r3, #0]
 8006b16:	e002      	b.n	8006b1e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	2202      	movs	r2, #2
 8006b22:	4619      	mov	r1, r3
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fc07 	bl	8007338 <USBD_CtlSendData>
              break;
 8006b2a:	e004      	b.n	8006b36 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006b2c:	6839      	ldr	r1, [r7, #0]
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 fb85 	bl	800723e <USBD_CtlError>
              break;
 8006b34:	bf00      	nop
          }
          break;
 8006b36:	e004      	b.n	8006b42 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006b38:	6839      	ldr	r1, [r7, #0]
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 fb7f 	bl	800723e <USBD_CtlError>
          break;
 8006b40:	bf00      	nop
      }
      break;
 8006b42:	e005      	b.n	8006b50 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006b44:	6839      	ldr	r1, [r7, #0]
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fb79 	bl	800723e <USBD_CtlError>
      break;
 8006b4c:	e000      	b.n	8006b50 <USBD_StdEPReq+0x330>
      break;
 8006b4e:	bf00      	nop
  }

  return ret;
 8006b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3710      	adds	r7, #16
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
	...

08006b5c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006b66:	2300      	movs	r3, #0
 8006b68:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	885b      	ldrh	r3, [r3, #2]
 8006b76:	0a1b      	lsrs	r3, r3, #8
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	2b0e      	cmp	r3, #14
 8006b7e:	f200 8152 	bhi.w	8006e26 <USBD_GetDescriptor+0x2ca>
 8006b82:	a201      	add	r2, pc, #4	@ (adr r2, 8006b88 <USBD_GetDescriptor+0x2c>)
 8006b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b88:	08006bf9 	.word	0x08006bf9
 8006b8c:	08006c11 	.word	0x08006c11
 8006b90:	08006c51 	.word	0x08006c51
 8006b94:	08006e27 	.word	0x08006e27
 8006b98:	08006e27 	.word	0x08006e27
 8006b9c:	08006dc7 	.word	0x08006dc7
 8006ba0:	08006df3 	.word	0x08006df3
 8006ba4:	08006e27 	.word	0x08006e27
 8006ba8:	08006e27 	.word	0x08006e27
 8006bac:	08006e27 	.word	0x08006e27
 8006bb0:	08006e27 	.word	0x08006e27
 8006bb4:	08006e27 	.word	0x08006e27
 8006bb8:	08006e27 	.word	0x08006e27
 8006bbc:	08006e27 	.word	0x08006e27
 8006bc0:	08006bc5 	.word	0x08006bc5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bca:	69db      	ldr	r3, [r3, #28]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d00b      	beq.n	8006be8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bd6:	69db      	ldr	r3, [r3, #28]
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	7c12      	ldrb	r2, [r2, #16]
 8006bdc:	f107 0108 	add.w	r1, r7, #8
 8006be0:	4610      	mov	r0, r2
 8006be2:	4798      	blx	r3
 8006be4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006be6:	e126      	b.n	8006e36 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006be8:	6839      	ldr	r1, [r7, #0]
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 fb27 	bl	800723e <USBD_CtlError>
        err++;
 8006bf0:	7afb      	ldrb	r3, [r7, #11]
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	72fb      	strb	r3, [r7, #11]
      break;
 8006bf6:	e11e      	b.n	8006e36 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	7c12      	ldrb	r2, [r2, #16]
 8006c04:	f107 0108 	add.w	r1, r7, #8
 8006c08:	4610      	mov	r0, r2
 8006c0a:	4798      	blx	r3
 8006c0c:	60f8      	str	r0, [r7, #12]
      break;
 8006c0e:	e112      	b.n	8006e36 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	7c1b      	ldrb	r3, [r3, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10d      	bne.n	8006c34 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c20:	f107 0208 	add.w	r2, r7, #8
 8006c24:	4610      	mov	r0, r2
 8006c26:	4798      	blx	r3
 8006c28:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	2202      	movs	r2, #2
 8006c30:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006c32:	e100      	b.n	8006e36 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3c:	f107 0208 	add.w	r2, r7, #8
 8006c40:	4610      	mov	r0, r2
 8006c42:	4798      	blx	r3
 8006c44:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	3301      	adds	r3, #1
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	701a      	strb	r2, [r3, #0]
      break;
 8006c4e:	e0f2      	b.n	8006e36 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	885b      	ldrh	r3, [r3, #2]
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	2b05      	cmp	r3, #5
 8006c58:	f200 80ac 	bhi.w	8006db4 <USBD_GetDescriptor+0x258>
 8006c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c64 <USBD_GetDescriptor+0x108>)
 8006c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c62:	bf00      	nop
 8006c64:	08006c7d 	.word	0x08006c7d
 8006c68:	08006cb1 	.word	0x08006cb1
 8006c6c:	08006ce5 	.word	0x08006ce5
 8006c70:	08006d19 	.word	0x08006d19
 8006c74:	08006d4d 	.word	0x08006d4d
 8006c78:	08006d81 	.word	0x08006d81
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00b      	beq.n	8006ca0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	7c12      	ldrb	r2, [r2, #16]
 8006c94:	f107 0108 	add.w	r1, r7, #8
 8006c98:	4610      	mov	r0, r2
 8006c9a:	4798      	blx	r3
 8006c9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c9e:	e091      	b.n	8006dc4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006ca0:	6839      	ldr	r1, [r7, #0]
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 facb 	bl	800723e <USBD_CtlError>
            err++;
 8006ca8:	7afb      	ldrb	r3, [r7, #11]
 8006caa:	3301      	adds	r3, #1
 8006cac:	72fb      	strb	r3, [r7, #11]
          break;
 8006cae:	e089      	b.n	8006dc4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00b      	beq.n	8006cd4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	7c12      	ldrb	r2, [r2, #16]
 8006cc8:	f107 0108 	add.w	r1, r7, #8
 8006ccc:	4610      	mov	r0, r2
 8006cce:	4798      	blx	r3
 8006cd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006cd2:	e077      	b.n	8006dc4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006cd4:	6839      	ldr	r1, [r7, #0]
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 fab1 	bl	800723e <USBD_CtlError>
            err++;
 8006cdc:	7afb      	ldrb	r3, [r7, #11]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	72fb      	strb	r3, [r7, #11]
          break;
 8006ce2:	e06f      	b.n	8006dc4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00b      	beq.n	8006d08 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	7c12      	ldrb	r2, [r2, #16]
 8006cfc:	f107 0108 	add.w	r1, r7, #8
 8006d00:	4610      	mov	r0, r2
 8006d02:	4798      	blx	r3
 8006d04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d06:	e05d      	b.n	8006dc4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006d08:	6839      	ldr	r1, [r7, #0]
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 fa97 	bl	800723e <USBD_CtlError>
            err++;
 8006d10:	7afb      	ldrb	r3, [r7, #11]
 8006d12:	3301      	adds	r3, #1
 8006d14:	72fb      	strb	r3, [r7, #11]
          break;
 8006d16:	e055      	b.n	8006dc4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d00b      	beq.n	8006d3c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	7c12      	ldrb	r2, [r2, #16]
 8006d30:	f107 0108 	add.w	r1, r7, #8
 8006d34:	4610      	mov	r0, r2
 8006d36:	4798      	blx	r3
 8006d38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d3a:	e043      	b.n	8006dc4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006d3c:	6839      	ldr	r1, [r7, #0]
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 fa7d 	bl	800723e <USBD_CtlError>
            err++;
 8006d44:	7afb      	ldrb	r3, [r7, #11]
 8006d46:	3301      	adds	r3, #1
 8006d48:	72fb      	strb	r3, [r7, #11]
          break;
 8006d4a:	e03b      	b.n	8006dc4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d52:	695b      	ldr	r3, [r3, #20]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d00b      	beq.n	8006d70 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d5e:	695b      	ldr	r3, [r3, #20]
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	7c12      	ldrb	r2, [r2, #16]
 8006d64:	f107 0108 	add.w	r1, r7, #8
 8006d68:	4610      	mov	r0, r2
 8006d6a:	4798      	blx	r3
 8006d6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d6e:	e029      	b.n	8006dc4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006d70:	6839      	ldr	r1, [r7, #0]
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 fa63 	bl	800723e <USBD_CtlError>
            err++;
 8006d78:	7afb      	ldrb	r3, [r7, #11]
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	72fb      	strb	r3, [r7, #11]
          break;
 8006d7e:	e021      	b.n	8006dc4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d86:	699b      	ldr	r3, [r3, #24]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00b      	beq.n	8006da4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d92:	699b      	ldr	r3, [r3, #24]
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	7c12      	ldrb	r2, [r2, #16]
 8006d98:	f107 0108 	add.w	r1, r7, #8
 8006d9c:	4610      	mov	r0, r2
 8006d9e:	4798      	blx	r3
 8006da0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006da2:	e00f      	b.n	8006dc4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006da4:	6839      	ldr	r1, [r7, #0]
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 fa49 	bl	800723e <USBD_CtlError>
            err++;
 8006dac:	7afb      	ldrb	r3, [r7, #11]
 8006dae:	3301      	adds	r3, #1
 8006db0:	72fb      	strb	r3, [r7, #11]
          break;
 8006db2:	e007      	b.n	8006dc4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006db4:	6839      	ldr	r1, [r7, #0]
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 fa41 	bl	800723e <USBD_CtlError>
          err++;
 8006dbc:	7afb      	ldrb	r3, [r7, #11]
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006dc2:	bf00      	nop
      }
      break;
 8006dc4:	e037      	b.n	8006e36 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	7c1b      	ldrb	r3, [r3, #16]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d109      	bne.n	8006de2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dd6:	f107 0208 	add.w	r2, r7, #8
 8006dda:	4610      	mov	r0, r2
 8006ddc:	4798      	blx	r3
 8006dde:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006de0:	e029      	b.n	8006e36 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006de2:	6839      	ldr	r1, [r7, #0]
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fa2a 	bl	800723e <USBD_CtlError>
        err++;
 8006dea:	7afb      	ldrb	r3, [r7, #11]
 8006dec:	3301      	adds	r3, #1
 8006dee:	72fb      	strb	r3, [r7, #11]
      break;
 8006df0:	e021      	b.n	8006e36 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	7c1b      	ldrb	r3, [r3, #16]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d10d      	bne.n	8006e16 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e02:	f107 0208 	add.w	r2, r7, #8
 8006e06:	4610      	mov	r0, r2
 8006e08:	4798      	blx	r3
 8006e0a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	3301      	adds	r3, #1
 8006e10:	2207      	movs	r2, #7
 8006e12:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006e14:	e00f      	b.n	8006e36 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006e16:	6839      	ldr	r1, [r7, #0]
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 fa10 	bl	800723e <USBD_CtlError>
        err++;
 8006e1e:	7afb      	ldrb	r3, [r7, #11]
 8006e20:	3301      	adds	r3, #1
 8006e22:	72fb      	strb	r3, [r7, #11]
      break;
 8006e24:	e007      	b.n	8006e36 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006e26:	6839      	ldr	r1, [r7, #0]
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 fa08 	bl	800723e <USBD_CtlError>
      err++;
 8006e2e:	7afb      	ldrb	r3, [r7, #11]
 8006e30:	3301      	adds	r3, #1
 8006e32:	72fb      	strb	r3, [r7, #11]
      break;
 8006e34:	bf00      	nop
  }

  if (err != 0U)
 8006e36:	7afb      	ldrb	r3, [r7, #11]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d11e      	bne.n	8006e7a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	88db      	ldrh	r3, [r3, #6]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d016      	beq.n	8006e72 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006e44:	893b      	ldrh	r3, [r7, #8]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d00e      	beq.n	8006e68 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	88da      	ldrh	r2, [r3, #6]
 8006e4e:	893b      	ldrh	r3, [r7, #8]
 8006e50:	4293      	cmp	r3, r2
 8006e52:	bf28      	it	cs
 8006e54:	4613      	movcs	r3, r2
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006e5a:	893b      	ldrh	r3, [r7, #8]
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	68f9      	ldr	r1, [r7, #12]
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fa69 	bl	8007338 <USBD_CtlSendData>
 8006e66:	e009      	b.n	8006e7c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006e68:	6839      	ldr	r1, [r7, #0]
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 f9e7 	bl	800723e <USBD_CtlError>
 8006e70:	e004      	b.n	8006e7c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 faba 	bl	80073ec <USBD_CtlSendStatus>
 8006e78:	e000      	b.n	8006e7c <USBD_GetDescriptor+0x320>
    return;
 8006e7a:	bf00      	nop
  }
}
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop

08006e84 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	889b      	ldrh	r3, [r3, #4]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d131      	bne.n	8006efa <USBD_SetAddress+0x76>
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	88db      	ldrh	r3, [r3, #6]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d12d      	bne.n	8006efa <USBD_SetAddress+0x76>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	885b      	ldrh	r3, [r3, #2]
 8006ea2:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ea4:	d829      	bhi.n	8006efa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	885b      	ldrh	r3, [r3, #2]
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006eb0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b03      	cmp	r3, #3
 8006ebc:	d104      	bne.n	8006ec8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006ebe:	6839      	ldr	r1, [r7, #0]
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 f9bc 	bl	800723e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ec6:	e01d      	b.n	8006f04 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	7bfa      	ldrb	r2, [r7, #15]
 8006ecc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006ed0:	7bfb      	ldrb	r3, [r7, #15]
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f000 ffe5 	bl	8007ea4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 fa86 	bl	80073ec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006ee0:	7bfb      	ldrb	r3, [r7, #15]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d004      	beq.n	8006ef0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2202      	movs	r2, #2
 8006eea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006eee:	e009      	b.n	8006f04 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ef8:	e004      	b.n	8006f04 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006efa:	6839      	ldr	r1, [r7, #0]
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 f99e 	bl	800723e <USBD_CtlError>
  }
}
 8006f02:	bf00      	nop
 8006f04:	bf00      	nop
 8006f06:	3710      	adds	r7, #16
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f16:	2300      	movs	r3, #0
 8006f18:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	885b      	ldrh	r3, [r3, #2]
 8006f1e:	b2da      	uxtb	r2, r3
 8006f20:	4b4e      	ldr	r3, [pc, #312]	@ (800705c <USBD_SetConfig+0x150>)
 8006f22:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006f24:	4b4d      	ldr	r3, [pc, #308]	@ (800705c <USBD_SetConfig+0x150>)
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d905      	bls.n	8006f38 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006f2c:	6839      	ldr	r1, [r7, #0]
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f985 	bl	800723e <USBD_CtlError>
    return USBD_FAIL;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e08c      	b.n	8007052 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d002      	beq.n	8006f4a <USBD_SetConfig+0x3e>
 8006f44:	2b03      	cmp	r3, #3
 8006f46:	d029      	beq.n	8006f9c <USBD_SetConfig+0x90>
 8006f48:	e075      	b.n	8007036 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006f4a:	4b44      	ldr	r3, [pc, #272]	@ (800705c <USBD_SetConfig+0x150>)
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d020      	beq.n	8006f94 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006f52:	4b42      	ldr	r3, [pc, #264]	@ (800705c <USBD_SetConfig+0x150>)
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	461a      	mov	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006f5c:	4b3f      	ldr	r3, [pc, #252]	@ (800705c <USBD_SetConfig+0x150>)
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	4619      	mov	r1, r3
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7fe ffb9 	bl	8005eda <USBD_SetClassConfig>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006f6c:	7bfb      	ldrb	r3, [r7, #15]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d008      	beq.n	8006f84 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006f72:	6839      	ldr	r1, [r7, #0]
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 f962 	bl	800723e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006f82:	e065      	b.n	8007050 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 fa31 	bl	80073ec <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2203      	movs	r2, #3
 8006f8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006f92:	e05d      	b.n	8007050 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 fa29 	bl	80073ec <USBD_CtlSendStatus>
      break;
 8006f9a:	e059      	b.n	8007050 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006f9c:	4b2f      	ldr	r3, [pc, #188]	@ (800705c <USBD_SetConfig+0x150>)
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d112      	bne.n	8006fca <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2202      	movs	r2, #2
 8006fa8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006fac:	4b2b      	ldr	r3, [pc, #172]	@ (800705c <USBD_SetConfig+0x150>)
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006fb6:	4b29      	ldr	r3, [pc, #164]	@ (800705c <USBD_SetConfig+0x150>)
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	4619      	mov	r1, r3
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f7fe ffa8 	bl	8005f12 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 fa12 	bl	80073ec <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006fc8:	e042      	b.n	8007050 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8006fca:	4b24      	ldr	r3, [pc, #144]	@ (800705c <USBD_SetConfig+0x150>)
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	461a      	mov	r2, r3
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d02a      	beq.n	800702e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	4619      	mov	r1, r3
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f7fe ff96 	bl	8005f12 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800705c <USBD_SetConfig+0x150>)
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	461a      	mov	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800705c <USBD_SetConfig+0x150>)
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7fe ff6f 	bl	8005eda <USBD_SetClassConfig>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007000:	7bfb      	ldrb	r3, [r7, #15]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d00f      	beq.n	8007026 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007006:	6839      	ldr	r1, [r7, #0]
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f918 	bl	800723e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	b2db      	uxtb	r3, r3
 8007014:	4619      	mov	r1, r3
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7fe ff7b 	bl	8005f12 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2202      	movs	r2, #2
 8007020:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007024:	e014      	b.n	8007050 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 f9e0 	bl	80073ec <USBD_CtlSendStatus>
      break;
 800702c:	e010      	b.n	8007050 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 f9dc 	bl	80073ec <USBD_CtlSendStatus>
      break;
 8007034:	e00c      	b.n	8007050 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007036:	6839      	ldr	r1, [r7, #0]
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f900 	bl	800723e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800703e:	4b07      	ldr	r3, [pc, #28]	@ (800705c <USBD_SetConfig+0x150>)
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	4619      	mov	r1, r3
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f7fe ff64 	bl	8005f12 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800704a:	2303      	movs	r3, #3
 800704c:	73fb      	strb	r3, [r7, #15]
      break;
 800704e:	bf00      	nop
  }

  return ret;
 8007050:	7bfb      	ldrb	r3, [r7, #15]
}
 8007052:	4618      	mov	r0, r3
 8007054:	3710      	adds	r7, #16
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	20000288 	.word	0x20000288

08007060 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	88db      	ldrh	r3, [r3, #6]
 800706e:	2b01      	cmp	r3, #1
 8007070:	d004      	beq.n	800707c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007072:	6839      	ldr	r1, [r7, #0]
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f8e2 	bl	800723e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800707a:	e023      	b.n	80070c4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b02      	cmp	r3, #2
 8007086:	dc02      	bgt.n	800708e <USBD_GetConfig+0x2e>
 8007088:	2b00      	cmp	r3, #0
 800708a:	dc03      	bgt.n	8007094 <USBD_GetConfig+0x34>
 800708c:	e015      	b.n	80070ba <USBD_GetConfig+0x5a>
 800708e:	2b03      	cmp	r3, #3
 8007090:	d00b      	beq.n	80070aa <USBD_GetConfig+0x4a>
 8007092:	e012      	b.n	80070ba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	3308      	adds	r3, #8
 800709e:	2201      	movs	r2, #1
 80070a0:	4619      	mov	r1, r3
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f948 	bl	8007338 <USBD_CtlSendData>
        break;
 80070a8:	e00c      	b.n	80070c4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	3304      	adds	r3, #4
 80070ae:	2201      	movs	r2, #1
 80070b0:	4619      	mov	r1, r3
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 f940 	bl	8007338 <USBD_CtlSendData>
        break;
 80070b8:	e004      	b.n	80070c4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80070ba:	6839      	ldr	r1, [r7, #0]
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 f8be 	bl	800723e <USBD_CtlError>
        break;
 80070c2:	bf00      	nop
}
 80070c4:	bf00      	nop
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	3b01      	subs	r3, #1
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d81e      	bhi.n	8007122 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	88db      	ldrh	r3, [r3, #6]
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d004      	beq.n	80070f6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80070ec:	6839      	ldr	r1, [r7, #0]
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f8a5 	bl	800723e <USBD_CtlError>
        break;
 80070f4:	e01a      	b.n	800712c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007102:	2b00      	cmp	r3, #0
 8007104:	d005      	beq.n	8007112 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	f043 0202 	orr.w	r2, r3, #2
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	330c      	adds	r3, #12
 8007116:	2202      	movs	r2, #2
 8007118:	4619      	mov	r1, r3
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f90c 	bl	8007338 <USBD_CtlSendData>
      break;
 8007120:	e004      	b.n	800712c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007122:	6839      	ldr	r1, [r7, #0]
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 f88a 	bl	800723e <USBD_CtlError>
      break;
 800712a:	bf00      	nop
  }
}
 800712c:	bf00      	nop
 800712e:	3708      	adds	r7, #8
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	885b      	ldrh	r3, [r3, #2]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d107      	bne.n	8007156 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 f94c 	bl	80073ec <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007154:	e013      	b.n	800717e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	885b      	ldrh	r3, [r3, #2]
 800715a:	2b02      	cmp	r3, #2
 800715c:	d10b      	bne.n	8007176 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	889b      	ldrh	r3, [r3, #4]
 8007162:	0a1b      	lsrs	r3, r3, #8
 8007164:	b29b      	uxth	r3, r3
 8007166:	b2da      	uxtb	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f93c 	bl	80073ec <USBD_CtlSendStatus>
}
 8007174:	e003      	b.n	800717e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007176:	6839      	ldr	r1, [r7, #0]
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f000 f860 	bl	800723e <USBD_CtlError>
}
 800717e:	bf00      	nop
 8007180:	3708      	adds	r7, #8
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b082      	sub	sp, #8
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
 800718e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007196:	b2db      	uxtb	r3, r3
 8007198:	3b01      	subs	r3, #1
 800719a:	2b02      	cmp	r3, #2
 800719c:	d80b      	bhi.n	80071b6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	885b      	ldrh	r3, [r3, #2]
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d10c      	bne.n	80071c0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f91c 	bl	80073ec <USBD_CtlSendStatus>
      }
      break;
 80071b4:	e004      	b.n	80071c0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80071b6:	6839      	ldr	r1, [r7, #0]
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 f840 	bl	800723e <USBD_CtlError>
      break;
 80071be:	e000      	b.n	80071c2 <USBD_ClrFeature+0x3c>
      break;
 80071c0:	bf00      	nop
  }
}
 80071c2:	bf00      	nop
 80071c4:	3708      	adds	r7, #8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}

080071ca <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80071ca:	b580      	push	{r7, lr}
 80071cc:	b084      	sub	sp, #16
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
 80071d2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	781a      	ldrb	r2, [r3, #0]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	3301      	adds	r3, #1
 80071e4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	781a      	ldrb	r2, [r3, #0]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	3301      	adds	r3, #1
 80071f2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f7ff fa16 	bl	8006626 <SWAPBYTE>
 80071fa:	4603      	mov	r3, r0
 80071fc:	461a      	mov	r2, r3
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	3301      	adds	r3, #1
 8007206:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	3301      	adds	r3, #1
 800720c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800720e:	68f8      	ldr	r0, [r7, #12]
 8007210:	f7ff fa09 	bl	8006626 <SWAPBYTE>
 8007214:	4603      	mov	r3, r0
 8007216:	461a      	mov	r2, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	3301      	adds	r3, #1
 8007220:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	3301      	adds	r3, #1
 8007226:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f7ff f9fc 	bl	8006626 <SWAPBYTE>
 800722e:	4603      	mov	r3, r0
 8007230:	461a      	mov	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	80da      	strh	r2, [r3, #6]
}
 8007236:	bf00      	nop
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b082      	sub	sp, #8
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
 8007246:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007248:	2180      	movs	r1, #128	@ 0x80
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 fd92 	bl	8007d74 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007250:	2100      	movs	r1, #0
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fd8e 	bl	8007d74 <USBD_LL_StallEP>
}
 8007258:	bf00      	nop
 800725a:	3708      	adds	r7, #8
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}

08007260 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b086      	sub	sp, #24
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d042      	beq.n	80072fc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800727a:	6938      	ldr	r0, [r7, #16]
 800727c:	f000 f842 	bl	8007304 <USBD_GetLen>
 8007280:	4603      	mov	r3, r0
 8007282:	3301      	adds	r3, #1
 8007284:	005b      	lsls	r3, r3, #1
 8007286:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800728a:	d808      	bhi.n	800729e <USBD_GetString+0x3e>
 800728c:	6938      	ldr	r0, [r7, #16]
 800728e:	f000 f839 	bl	8007304 <USBD_GetLen>
 8007292:	4603      	mov	r3, r0
 8007294:	3301      	adds	r3, #1
 8007296:	b29b      	uxth	r3, r3
 8007298:	005b      	lsls	r3, r3, #1
 800729a:	b29a      	uxth	r2, r3
 800729c:	e001      	b.n	80072a2 <USBD_GetString+0x42>
 800729e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80072a6:	7dfb      	ldrb	r3, [r7, #23]
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	4413      	add	r3, r2
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	7812      	ldrb	r2, [r2, #0]
 80072b0:	701a      	strb	r2, [r3, #0]
  idx++;
 80072b2:	7dfb      	ldrb	r3, [r7, #23]
 80072b4:	3301      	adds	r3, #1
 80072b6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80072b8:	7dfb      	ldrb	r3, [r7, #23]
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	4413      	add	r3, r2
 80072be:	2203      	movs	r2, #3
 80072c0:	701a      	strb	r2, [r3, #0]
  idx++;
 80072c2:	7dfb      	ldrb	r3, [r7, #23]
 80072c4:	3301      	adds	r3, #1
 80072c6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80072c8:	e013      	b.n	80072f2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80072ca:	7dfb      	ldrb	r3, [r7, #23]
 80072cc:	68ba      	ldr	r2, [r7, #8]
 80072ce:	4413      	add	r3, r2
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	7812      	ldrb	r2, [r2, #0]
 80072d4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	3301      	adds	r3, #1
 80072da:	613b      	str	r3, [r7, #16]
    idx++;
 80072dc:	7dfb      	ldrb	r3, [r7, #23]
 80072de:	3301      	adds	r3, #1
 80072e0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80072e2:	7dfb      	ldrb	r3, [r7, #23]
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	4413      	add	r3, r2
 80072e8:	2200      	movs	r2, #0
 80072ea:	701a      	strb	r2, [r3, #0]
    idx++;
 80072ec:	7dfb      	ldrb	r3, [r7, #23]
 80072ee:	3301      	adds	r3, #1
 80072f0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d1e7      	bne.n	80072ca <USBD_GetString+0x6a>
 80072fa:	e000      	b.n	80072fe <USBD_GetString+0x9e>
    return;
 80072fc:	bf00      	nop
  }
}
 80072fe:	3718      	adds	r7, #24
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800730c:	2300      	movs	r3, #0
 800730e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007314:	e005      	b.n	8007322 <USBD_GetLen+0x1e>
  {
    len++;
 8007316:	7bfb      	ldrb	r3, [r7, #15]
 8007318:	3301      	adds	r3, #1
 800731a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	3301      	adds	r3, #1
 8007320:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1f5      	bne.n	8007316 <USBD_GetLen+0x12>
  }

  return len;
 800732a:	7bfb      	ldrb	r3, [r7, #15]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3714      	adds	r7, #20
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2202      	movs	r2, #2
 8007348:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	68ba      	ldr	r2, [r7, #8]
 800735c:	2100      	movs	r1, #0
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f000 fdd6 	bl	8007f10 <USBD_LL_Transmit>

  return USBD_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3710      	adds	r7, #16
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}

0800736e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800736e:	b580      	push	{r7, lr}
 8007370:	b084      	sub	sp, #16
 8007372:	af00      	add	r7, sp, #0
 8007374:	60f8      	str	r0, [r7, #12]
 8007376:	60b9      	str	r1, [r7, #8]
 8007378:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	2100      	movs	r1, #0
 8007380:	68f8      	ldr	r0, [r7, #12]
 8007382:	f000 fdc5 	bl	8007f10 <USBD_LL_Transmit>

  return USBD_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3710      	adds	r7, #16
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2203      	movs	r2, #3
 80073a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	2100      	movs	r1, #0
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f000 fde0 	bl	8007f80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b084      	sub	sp, #16
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	60f8      	str	r0, [r7, #12]
 80073d2:	60b9      	str	r1, [r7, #8]
 80073d4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68ba      	ldr	r2, [r7, #8]
 80073da:	2100      	movs	r1, #0
 80073dc:	68f8      	ldr	r0, [r7, #12]
 80073de:	f000 fdcf 	bl	8007f80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2204      	movs	r2, #4
 80073f8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80073fc:	2300      	movs	r3, #0
 80073fe:	2200      	movs	r2, #0
 8007400:	2100      	movs	r1, #0
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 fd84 	bl	8007f10 <USBD_LL_Transmit>

  return USBD_OK;
 8007408:	2300      	movs	r3, #0
}
 800740a:	4618      	mov	r0, r3
 800740c:	3708      	adds	r7, #8
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}

08007412 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007412:	b580      	push	{r7, lr}
 8007414:	b082      	sub	sp, #8
 8007416:	af00      	add	r7, sp, #0
 8007418:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2205      	movs	r2, #5
 800741e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007422:	2300      	movs	r3, #0
 8007424:	2200      	movs	r2, #0
 8007426:	2100      	movs	r1, #0
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 fda9 	bl	8007f80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800742e:	2300      	movs	r3, #0
}
 8007430:	4618      	mov	r0, r3
 8007432:	3708      	adds	r7, #8
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800743c:	2200      	movs	r2, #0
 800743e:	4912      	ldr	r1, [pc, #72]	@ (8007488 <MX_USB_DEVICE_Init+0x50>)
 8007440:	4812      	ldr	r0, [pc, #72]	@ (800748c <MX_USB_DEVICE_Init+0x54>)
 8007442:	f7fe fccd 	bl	8005de0 <USBD_Init>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d001      	beq.n	8007450 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800744c:	f7f9 f860 	bl	8000510 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007450:	490f      	ldr	r1, [pc, #60]	@ (8007490 <MX_USB_DEVICE_Init+0x58>)
 8007452:	480e      	ldr	r0, [pc, #56]	@ (800748c <MX_USB_DEVICE_Init+0x54>)
 8007454:	f7fe fcf4 	bl	8005e40 <USBD_RegisterClass>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800745e:	f7f9 f857 	bl	8000510 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007462:	490c      	ldr	r1, [pc, #48]	@ (8007494 <MX_USB_DEVICE_Init+0x5c>)
 8007464:	4809      	ldr	r0, [pc, #36]	@ (800748c <MX_USB_DEVICE_Init+0x54>)
 8007466:	f7fe fbeb 	bl	8005c40 <USBD_CDC_RegisterInterface>
 800746a:	4603      	mov	r3, r0
 800746c:	2b00      	cmp	r3, #0
 800746e:	d001      	beq.n	8007474 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007470:	f7f9 f84e 	bl	8000510 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007474:	4805      	ldr	r0, [pc, #20]	@ (800748c <MX_USB_DEVICE_Init+0x54>)
 8007476:	f7fe fd19 	bl	8005eac <USBD_Start>
 800747a:	4603      	mov	r3, r0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d001      	beq.n	8007484 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007480:	f7f9 f846 	bl	8000510 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007484:	bf00      	nop
 8007486:	bd80      	pop	{r7, pc}
 8007488:	200000c8 	.word	0x200000c8
 800748c:	2000028c 	.word	0x2000028c
 8007490:	20000034 	.word	0x20000034
 8007494:	200000b4 	.word	0x200000b4

08007498 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800749c:	2200      	movs	r2, #0
 800749e:	4905      	ldr	r1, [pc, #20]	@ (80074b4 <CDC_Init_FS+0x1c>)
 80074a0:	4805      	ldr	r0, [pc, #20]	@ (80074b8 <CDC_Init_FS+0x20>)
 80074a2:	f7fe fbe7 	bl	8005c74 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80074a6:	4905      	ldr	r1, [pc, #20]	@ (80074bc <CDC_Init_FS+0x24>)
 80074a8:	4803      	ldr	r0, [pc, #12]	@ (80074b8 <CDC_Init_FS+0x20>)
 80074aa:	f7fe fc05 	bl	8005cb8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80074ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	20000d68 	.word	0x20000d68
 80074b8:	2000028c 	.word	0x2000028c
 80074bc:	20000568 	.word	0x20000568

080074c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80074c0:	b480      	push	{r7}
 80074c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80074c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	4603      	mov	r3, r0
 80074d8:	6039      	str	r1, [r7, #0]
 80074da:	71fb      	strb	r3, [r7, #7]
 80074dc:	4613      	mov	r3, r2
 80074de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80074e0:	79fb      	ldrb	r3, [r7, #7]
 80074e2:	2b23      	cmp	r3, #35	@ 0x23
 80074e4:	d84a      	bhi.n	800757c <CDC_Control_FS+0xac>
 80074e6:	a201      	add	r2, pc, #4	@ (adr r2, 80074ec <CDC_Control_FS+0x1c>)
 80074e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ec:	0800757d 	.word	0x0800757d
 80074f0:	0800757d 	.word	0x0800757d
 80074f4:	0800757d 	.word	0x0800757d
 80074f8:	0800757d 	.word	0x0800757d
 80074fc:	0800757d 	.word	0x0800757d
 8007500:	0800757d 	.word	0x0800757d
 8007504:	0800757d 	.word	0x0800757d
 8007508:	0800757d 	.word	0x0800757d
 800750c:	0800757d 	.word	0x0800757d
 8007510:	0800757d 	.word	0x0800757d
 8007514:	0800757d 	.word	0x0800757d
 8007518:	0800757d 	.word	0x0800757d
 800751c:	0800757d 	.word	0x0800757d
 8007520:	0800757d 	.word	0x0800757d
 8007524:	0800757d 	.word	0x0800757d
 8007528:	0800757d 	.word	0x0800757d
 800752c:	0800757d 	.word	0x0800757d
 8007530:	0800757d 	.word	0x0800757d
 8007534:	0800757d 	.word	0x0800757d
 8007538:	0800757d 	.word	0x0800757d
 800753c:	0800757d 	.word	0x0800757d
 8007540:	0800757d 	.word	0x0800757d
 8007544:	0800757d 	.word	0x0800757d
 8007548:	0800757d 	.word	0x0800757d
 800754c:	0800757d 	.word	0x0800757d
 8007550:	0800757d 	.word	0x0800757d
 8007554:	0800757d 	.word	0x0800757d
 8007558:	0800757d 	.word	0x0800757d
 800755c:	0800757d 	.word	0x0800757d
 8007560:	0800757d 	.word	0x0800757d
 8007564:	0800757d 	.word	0x0800757d
 8007568:	0800757d 	.word	0x0800757d
 800756c:	0800757d 	.word	0x0800757d
 8007570:	0800757d 	.word	0x0800757d
 8007574:	0800757d 	.word	0x0800757d
 8007578:	0800757d 	.word	0x0800757d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800757c:	bf00      	nop
  }

  return (USBD_OK);
 800757e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007580:	4618      	mov	r0, r3
 8007582:	370c      	adds	r7, #12
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007596:	6879      	ldr	r1, [r7, #4]
 8007598:	4805      	ldr	r0, [pc, #20]	@ (80075b0 <CDC_Receive_FS+0x24>)
 800759a:	f7fe fb8d 	bl	8005cb8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800759e:	4804      	ldr	r0, [pc, #16]	@ (80075b0 <CDC_Receive_FS+0x24>)
 80075a0:	f7fe fbe8 	bl	8005d74 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80075a4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3708      	adds	r7, #8
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	2000028c 	.word	0x2000028c

080075b4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	460b      	mov	r3, r1
 80075be:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80075c0:	2300      	movs	r3, #0
 80075c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80075c4:	4b0d      	ldr	r3, [pc, #52]	@ (80075fc <CDC_Transmit_FS+0x48>)
 80075c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80075ca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d001      	beq.n	80075da <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e00b      	b.n	80075f2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80075da:	887b      	ldrh	r3, [r7, #2]
 80075dc:	461a      	mov	r2, r3
 80075de:	6879      	ldr	r1, [r7, #4]
 80075e0:	4806      	ldr	r0, [pc, #24]	@ (80075fc <CDC_Transmit_FS+0x48>)
 80075e2:	f7fe fb47 	bl	8005c74 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80075e6:	4805      	ldr	r0, [pc, #20]	@ (80075fc <CDC_Transmit_FS+0x48>)
 80075e8:	f7fe fb84 	bl	8005cf4 <USBD_CDC_TransmitPacket>
 80075ec:	4603      	mov	r3, r0
 80075ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80075f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	2000028c 	.word	0x2000028c

08007600 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007600:	b480      	push	{r7}
 8007602:	b087      	sub	sp, #28
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	4613      	mov	r3, r2
 800760c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800760e:	2300      	movs	r3, #0
 8007610:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007612:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007616:	4618      	mov	r0, r3
 8007618:	371c      	adds	r7, #28
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
	...

08007624 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	4603      	mov	r3, r0
 800762c:	6039      	str	r1, [r7, #0]
 800762e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	2212      	movs	r2, #18
 8007634:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007636:	4b03      	ldr	r3, [pc, #12]	@ (8007644 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007638:	4618      	mov	r0, r3
 800763a:	370c      	adds	r7, #12
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr
 8007644:	200000e8 	.word	0x200000e8

08007648 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	4603      	mov	r3, r0
 8007650:	6039      	str	r1, [r7, #0]
 8007652:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	2204      	movs	r2, #4
 8007658:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800765a:	4b03      	ldr	r3, [pc, #12]	@ (8007668 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800765c:	4618      	mov	r0, r3
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr
 8007668:	20000108 	.word	0x20000108

0800766c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	4603      	mov	r3, r0
 8007674:	6039      	str	r1, [r7, #0]
 8007676:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007678:	79fb      	ldrb	r3, [r7, #7]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d105      	bne.n	800768a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	4907      	ldr	r1, [pc, #28]	@ (80076a0 <USBD_FS_ProductStrDescriptor+0x34>)
 8007682:	4808      	ldr	r0, [pc, #32]	@ (80076a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007684:	f7ff fdec 	bl	8007260 <USBD_GetString>
 8007688:	e004      	b.n	8007694 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800768a:	683a      	ldr	r2, [r7, #0]
 800768c:	4904      	ldr	r1, [pc, #16]	@ (80076a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800768e:	4805      	ldr	r0, [pc, #20]	@ (80076a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007690:	f7ff fde6 	bl	8007260 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007694:	4b02      	ldr	r3, [pc, #8]	@ (80076a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007696:	4618      	mov	r0, r3
 8007698:	3708      	adds	r7, #8
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	20001568 	.word	0x20001568
 80076a4:	08008160 	.word	0x08008160

080076a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b082      	sub	sp, #8
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	4603      	mov	r3, r0
 80076b0:	6039      	str	r1, [r7, #0]
 80076b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80076b4:	683a      	ldr	r2, [r7, #0]
 80076b6:	4904      	ldr	r1, [pc, #16]	@ (80076c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80076b8:	4804      	ldr	r0, [pc, #16]	@ (80076cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80076ba:	f7ff fdd1 	bl	8007260 <USBD_GetString>
  return USBD_StrDesc;
 80076be:	4b02      	ldr	r3, [pc, #8]	@ (80076c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3708      	adds	r7, #8
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	20001568 	.word	0x20001568
 80076cc:	08008178 	.word	0x08008178

080076d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	4603      	mov	r3, r0
 80076d8:	6039      	str	r1, [r7, #0]
 80076da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	221a      	movs	r2, #26
 80076e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80076e2:	f000 f855 	bl	8007790 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80076e6:	4b02      	ldr	r3, [pc, #8]	@ (80076f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3708      	adds	r7, #8
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	2000010c 	.word	0x2000010c

080076f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	4603      	mov	r3, r0
 80076fc:	6039      	str	r1, [r7, #0]
 80076fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007700:	79fb      	ldrb	r3, [r7, #7]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d105      	bne.n	8007712 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	4907      	ldr	r1, [pc, #28]	@ (8007728 <USBD_FS_ConfigStrDescriptor+0x34>)
 800770a:	4808      	ldr	r0, [pc, #32]	@ (800772c <USBD_FS_ConfigStrDescriptor+0x38>)
 800770c:	f7ff fda8 	bl	8007260 <USBD_GetString>
 8007710:	e004      	b.n	800771c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007712:	683a      	ldr	r2, [r7, #0]
 8007714:	4904      	ldr	r1, [pc, #16]	@ (8007728 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007716:	4805      	ldr	r0, [pc, #20]	@ (800772c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007718:	f7ff fda2 	bl	8007260 <USBD_GetString>
  }
  return USBD_StrDesc;
 800771c:	4b02      	ldr	r3, [pc, #8]	@ (8007728 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800771e:	4618      	mov	r0, r3
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	20001568 	.word	0x20001568
 800772c:	0800818c 	.word	0x0800818c

08007730 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	4603      	mov	r3, r0
 8007738:	6039      	str	r1, [r7, #0]
 800773a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800773c:	79fb      	ldrb	r3, [r7, #7]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d105      	bne.n	800774e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007742:	683a      	ldr	r2, [r7, #0]
 8007744:	4907      	ldr	r1, [pc, #28]	@ (8007764 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007746:	4808      	ldr	r0, [pc, #32]	@ (8007768 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007748:	f7ff fd8a 	bl	8007260 <USBD_GetString>
 800774c:	e004      	b.n	8007758 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	4904      	ldr	r1, [pc, #16]	@ (8007764 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007752:	4805      	ldr	r0, [pc, #20]	@ (8007768 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007754:	f7ff fd84 	bl	8007260 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007758:	4b02      	ldr	r3, [pc, #8]	@ (8007764 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800775a:	4618      	mov	r0, r3
 800775c:	3708      	adds	r7, #8
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	20001568 	.word	0x20001568
 8007768:	08008198 	.word	0x08008198

0800776c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	4603      	mov	r3, r0
 8007774:	6039      	str	r1, [r7, #0]
 8007776:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	220c      	movs	r2, #12
 800777c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800777e:	4b03      	ldr	r3, [pc, #12]	@ (800778c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007780:	4618      	mov	r0, r3
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr
 800778c:	200000fc 	.word	0x200000fc

08007790 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007796:	4b0f      	ldr	r3, [pc, #60]	@ (80077d4 <Get_SerialNum+0x44>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800779c:	4b0e      	ldr	r3, [pc, #56]	@ (80077d8 <Get_SerialNum+0x48>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80077a2:	4b0e      	ldr	r3, [pc, #56]	@ (80077dc <Get_SerialNum+0x4c>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4413      	add	r3, r2
 80077ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d009      	beq.n	80077ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80077b6:	2208      	movs	r2, #8
 80077b8:	4909      	ldr	r1, [pc, #36]	@ (80077e0 <Get_SerialNum+0x50>)
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f000 f814 	bl	80077e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80077c0:	2204      	movs	r2, #4
 80077c2:	4908      	ldr	r1, [pc, #32]	@ (80077e4 <Get_SerialNum+0x54>)
 80077c4:	68b8      	ldr	r0, [r7, #8]
 80077c6:	f000 f80f 	bl	80077e8 <IntToUnicode>
  }
}
 80077ca:	bf00      	nop
 80077cc:	3710      	adds	r7, #16
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}
 80077d2:	bf00      	nop
 80077d4:	1fff7590 	.word	0x1fff7590
 80077d8:	1fff7594 	.word	0x1fff7594
 80077dc:	1fff7598 	.word	0x1fff7598
 80077e0:	2000010e 	.word	0x2000010e
 80077e4:	2000011e 	.word	0x2000011e

080077e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b087      	sub	sp, #28
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	4613      	mov	r3, r2
 80077f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80077f6:	2300      	movs	r3, #0
 80077f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80077fa:	2300      	movs	r3, #0
 80077fc:	75fb      	strb	r3, [r7, #23]
 80077fe:	e027      	b.n	8007850 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	0f1b      	lsrs	r3, r3, #28
 8007804:	2b09      	cmp	r3, #9
 8007806:	d80b      	bhi.n	8007820 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	0f1b      	lsrs	r3, r3, #28
 800780c:	b2da      	uxtb	r2, r3
 800780e:	7dfb      	ldrb	r3, [r7, #23]
 8007810:	005b      	lsls	r3, r3, #1
 8007812:	4619      	mov	r1, r3
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	440b      	add	r3, r1
 8007818:	3230      	adds	r2, #48	@ 0x30
 800781a:	b2d2      	uxtb	r2, r2
 800781c:	701a      	strb	r2, [r3, #0]
 800781e:	e00a      	b.n	8007836 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	0f1b      	lsrs	r3, r3, #28
 8007824:	b2da      	uxtb	r2, r3
 8007826:	7dfb      	ldrb	r3, [r7, #23]
 8007828:	005b      	lsls	r3, r3, #1
 800782a:	4619      	mov	r1, r3
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	440b      	add	r3, r1
 8007830:	3237      	adds	r2, #55	@ 0x37
 8007832:	b2d2      	uxtb	r2, r2
 8007834:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	011b      	lsls	r3, r3, #4
 800783a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800783c:	7dfb      	ldrb	r3, [r7, #23]
 800783e:	005b      	lsls	r3, r3, #1
 8007840:	3301      	adds	r3, #1
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	4413      	add	r3, r2
 8007846:	2200      	movs	r2, #0
 8007848:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800784a:	7dfb      	ldrb	r3, [r7, #23]
 800784c:	3301      	adds	r3, #1
 800784e:	75fb      	strb	r3, [r7, #23]
 8007850:	7dfa      	ldrb	r2, [r7, #23]
 8007852:	79fb      	ldrb	r3, [r7, #7]
 8007854:	429a      	cmp	r2, r3
 8007856:	d3d3      	bcc.n	8007800 <IntToUnicode+0x18>
  }
}
 8007858:	bf00      	nop
 800785a:	bf00      	nop
 800785c:	371c      	adds	r7, #28
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr
	...

08007868 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b0ac      	sub	sp, #176	@ 0xb0
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007870:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007874:	2200      	movs	r2, #0
 8007876:	601a      	str	r2, [r3, #0]
 8007878:	605a      	str	r2, [r3, #4]
 800787a:	609a      	str	r2, [r3, #8]
 800787c:	60da      	str	r2, [r3, #12]
 800787e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007880:	f107 0314 	add.w	r3, r7, #20
 8007884:	2288      	movs	r2, #136	@ 0x88
 8007886:	2100      	movs	r1, #0
 8007888:	4618      	mov	r0, r3
 800788a:	f000 fc31 	bl	80080f0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007896:	d173      	bne.n	8007980 <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007898:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800789c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800789e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80078a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 80078a6:	2303      	movs	r3, #3
 80078a8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80078aa:	2301      	movs	r3, #1
 80078ac:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 80078ae:	230c      	movs	r3, #12
 80078b0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80078b2:	2307      	movs	r3, #7
 80078b4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 80078b6:	2304      	movs	r3, #4
 80078b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80078ba:	2302      	movs	r3, #2
 80078bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80078be:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80078c2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80078c4:	f107 0314 	add.w	r3, r7, #20
 80078c8:	4618      	mov	r0, r3
 80078ca:	f7fb fcd3 	bl	8003274 <HAL_RCCEx_PeriphCLKConfig>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d001      	beq.n	80078d8 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80078d4:	f7f8 fe1c 	bl	8000510 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80078d8:	4b2b      	ldr	r3, [pc, #172]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 80078da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078dc:	4a2a      	ldr	r2, [pc, #168]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 80078de:	f043 0301 	orr.w	r3, r3, #1
 80078e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078e4:	4b28      	ldr	r3, [pc, #160]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 80078e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078e8:	f003 0301 	and.w	r3, r3, #1
 80078ec:	613b      	str	r3, [r7, #16]
 80078ee:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80078f0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80078f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078f8:	2302      	movs	r3, #2
 80078fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078fe:	2300      	movs	r3, #0
 8007900:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007904:	2303      	movs	r3, #3
 8007906:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800790a:	230a      	movs	r3, #10
 800790c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007910:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007914:	4619      	mov	r1, r3
 8007916:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800791a:	f7f9 f9cb 	bl	8000cb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800791e:	4b1a      	ldr	r3, [pc, #104]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 8007920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007922:	4a19      	ldr	r2, [pc, #100]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 8007924:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800792a:	4b17      	ldr	r3, [pc, #92]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 800792c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800792e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007932:	60fb      	str	r3, [r7, #12]
 8007934:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007936:	4b14      	ldr	r3, [pc, #80]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 8007938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800793a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800793e:	2b00      	cmp	r3, #0
 8007940:	d114      	bne.n	800796c <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007942:	4b11      	ldr	r3, [pc, #68]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 8007944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007946:	4a10      	ldr	r2, [pc, #64]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 8007948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800794c:	6593      	str	r3, [r2, #88]	@ 0x58
 800794e:	4b0e      	ldr	r3, [pc, #56]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 8007950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007956:	60bb      	str	r3, [r7, #8]
 8007958:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800795a:	f7fa fea9 	bl	80026b0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800795e:	4b0a      	ldr	r3, [pc, #40]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 8007960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007962:	4a09      	ldr	r2, [pc, #36]	@ (8007988 <HAL_PCD_MspInit+0x120>)
 8007964:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007968:	6593      	str	r3, [r2, #88]	@ 0x58
 800796a:	e001      	b.n	8007970 <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800796c:	f7fa fea0 	bl	80026b0 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007970:	2200      	movs	r2, #0
 8007972:	2100      	movs	r1, #0
 8007974:	2043      	movs	r0, #67	@ 0x43
 8007976:	f7f9 f966 	bl	8000c46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800797a:	2043      	movs	r0, #67	@ 0x43
 800797c:	f7f9 f97f 	bl	8000c7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007980:	bf00      	nop
 8007982:	37b0      	adds	r7, #176	@ 0xb0
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}
 8007988:	40021000 	.word	0x40021000

0800798c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80079a0:	4619      	mov	r1, r3
 80079a2:	4610      	mov	r0, r2
 80079a4:	f7fe facf 	bl	8005f46 <USBD_LL_SetupStage>
}
 80079a8:	bf00      	nop
 80079aa:	3708      	adds	r7, #8
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b082      	sub	sp, #8
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	460b      	mov	r3, r1
 80079ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80079c2:	78fa      	ldrb	r2, [r7, #3]
 80079c4:	6879      	ldr	r1, [r7, #4]
 80079c6:	4613      	mov	r3, r2
 80079c8:	00db      	lsls	r3, r3, #3
 80079ca:	4413      	add	r3, r2
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	440b      	add	r3, r1
 80079d0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	78fb      	ldrb	r3, [r7, #3]
 80079d8:	4619      	mov	r1, r3
 80079da:	f7fe fb09 	bl	8005ff0 <USBD_LL_DataOutStage>
}
 80079de:	bf00      	nop
 80079e0:	3708      	adds	r7, #8
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}

080079e6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079e6:	b580      	push	{r7, lr}
 80079e8:	b082      	sub	sp, #8
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
 80079ee:	460b      	mov	r3, r1
 80079f0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80079f8:	78fa      	ldrb	r2, [r7, #3]
 80079fa:	6879      	ldr	r1, [r7, #4]
 80079fc:	4613      	mov	r3, r2
 80079fe:	00db      	lsls	r3, r3, #3
 8007a00:	4413      	add	r3, r2
 8007a02:	009b      	lsls	r3, r3, #2
 8007a04:	440b      	add	r3, r1
 8007a06:	3320      	adds	r3, #32
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	78fb      	ldrb	r3, [r7, #3]
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	f7fe fba2 	bl	8006156 <USBD_LL_DataInStage>
}
 8007a12:	bf00      	nop
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}

08007a1a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a1a:	b580      	push	{r7, lr}
 8007a1c:	b082      	sub	sp, #8
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7fe fcdc 	bl	80063e6 <USBD_LL_SOF>
}
 8007a2e:	bf00      	nop
 8007a30:	3708      	adds	r7, #8
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b084      	sub	sp, #16
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	79db      	ldrb	r3, [r3, #7]
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d001      	beq.n	8007a4e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007a4a:	f7f8 fd61 	bl	8000510 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a54:	7bfa      	ldrb	r2, [r7, #15]
 8007a56:	4611      	mov	r1, r2
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f7fe fc80 	bl	800635e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a64:	4618      	mov	r0, r3
 8007a66:	f7fe fc28 	bl	80062ba <USBD_LL_Reset>
}
 8007a6a:	bf00      	nop
 8007a6c:	3710      	adds	r7, #16
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}
	...

08007a74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b082      	sub	sp, #8
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	6812      	ldr	r2, [r2, #0]
 8007a8a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007a8e:	f043 0301 	orr.w	r3, r3, #1
 8007a92:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f7fe fc6f 	bl	800637e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	7adb      	ldrb	r3, [r3, #11]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d005      	beq.n	8007ab4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007aa8:	4b04      	ldr	r3, [pc, #16]	@ (8007abc <HAL_PCD_SuspendCallback+0x48>)
 8007aaa:	691b      	ldr	r3, [r3, #16]
 8007aac:	4a03      	ldr	r2, [pc, #12]	@ (8007abc <HAL_PCD_SuspendCallback+0x48>)
 8007aae:	f043 0306 	orr.w	r3, r3, #6
 8007ab2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007ab4:	bf00      	nop
 8007ab6:	3708      	adds	r7, #8
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	e000ed00 	.word	0xe000ed00

08007ac0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b082      	sub	sp, #8
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	6812      	ldr	r2, [r2, #0]
 8007ad6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ada:	f023 0301 	bic.w	r3, r3, #1
 8007ade:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	7adb      	ldrb	r3, [r3, #11]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d007      	beq.n	8007af8 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007ae8:	4b08      	ldr	r3, [pc, #32]	@ (8007b0c <HAL_PCD_ResumeCallback+0x4c>)
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	4a07      	ldr	r2, [pc, #28]	@ (8007b0c <HAL_PCD_ResumeCallback+0x4c>)
 8007aee:	f023 0306 	bic.w	r3, r3, #6
 8007af2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007af4:	f000 faf6 	bl	80080e4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007afe:	4618      	mov	r0, r3
 8007b00:	f7fe fc59 	bl	80063b6 <USBD_LL_Resume>
}
 8007b04:	bf00      	nop
 8007b06:	3708      	adds	r7, #8
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}
 8007b0c:	e000ed00 	.word	0xe000ed00

08007b10 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b082      	sub	sp, #8
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	460b      	mov	r3, r1
 8007b1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b22:	78fa      	ldrb	r2, [r7, #3]
 8007b24:	4611      	mov	r1, r2
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7fe fcaf 	bl	800648a <USBD_LL_IsoOUTIncomplete>
}
 8007b2c:	bf00      	nop
 8007b2e:	3708      	adds	r7, #8
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b46:	78fa      	ldrb	r2, [r7, #3]
 8007b48:	4611      	mov	r1, r2
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7fe fc6b 	bl	8006426 <USBD_LL_IsoINIncomplete>
}
 8007b50:	bf00      	nop
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fe fcc1 	bl	80064ee <USBD_LL_DevConnected>
}
 8007b6c:	bf00      	nop
 8007b6e:	3708      	adds	r7, #8
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7fe fcbe 	bl	8006504 <USBD_LL_DevDisconnected>
}
 8007b88:	bf00      	nop
 8007b8a:	3708      	adds	r7, #8
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d13c      	bne.n	8007c1a <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007ba0:	4a20      	ldr	r2, [pc, #128]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	4a1e      	ldr	r2, [pc, #120]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bac:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007bb0:	4b1c      	ldr	r3, [pc, #112]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bb2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007bb6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8007bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bba:	2206      	movs	r2, #6
 8007bbc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007bbe:	4b19      	ldr	r3, [pc, #100]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bc0:	2202      	movs	r2, #2
 8007bc2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007bc4:	4b17      	ldr	r3, [pc, #92]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007bca:	4b16      	ldr	r3, [pc, #88]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007bd0:	4b14      	ldr	r3, [pc, #80]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007bd6:	4b13      	ldr	r3, [pc, #76]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8007bdc:	4b11      	ldr	r3, [pc, #68]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007be2:	4b10      	ldr	r3, [pc, #64]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007be4:	2200      	movs	r2, #0
 8007be6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007be8:	4b0e      	ldr	r3, [pc, #56]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bea:	2200      	movs	r2, #0
 8007bec:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007bee:	480d      	ldr	r0, [pc, #52]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007bf0:	f7f9 fb54 	bl	800129c <HAL_PCD_Init>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d001      	beq.n	8007bfe <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007bfa:	f7f8 fc89 	bl	8000510 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007bfe:	2180      	movs	r1, #128	@ 0x80
 8007c00:	4808      	ldr	r0, [pc, #32]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007c02:	f7fa fcac 	bl	800255e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007c06:	2240      	movs	r2, #64	@ 0x40
 8007c08:	2100      	movs	r1, #0
 8007c0a:	4806      	ldr	r0, [pc, #24]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007c0c:	f7fa fc60 	bl	80024d0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007c10:	2280      	movs	r2, #128	@ 0x80
 8007c12:	2101      	movs	r1, #1
 8007c14:	4803      	ldr	r0, [pc, #12]	@ (8007c24 <USBD_LL_Init+0x94>)
 8007c16:	f7fa fc5b 	bl	80024d0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3708      	adds	r7, #8
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	20001768 	.word	0x20001768

08007c28 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c30:	2300      	movs	r3, #0
 8007c32:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c34:	2300      	movs	r3, #0
 8007c36:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7f9 fc3b 	bl	80014ba <HAL_PCD_Start>
 8007c44:	4603      	mov	r3, r0
 8007c46:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007c48:	7bbb      	ldrb	r3, [r7, #14]
 8007c4a:	2b03      	cmp	r3, #3
 8007c4c:	d816      	bhi.n	8007c7c <USBD_LL_Start+0x54>
 8007c4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c54 <USBD_LL_Start+0x2c>)
 8007c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c54:	08007c65 	.word	0x08007c65
 8007c58:	08007c6b 	.word	0x08007c6b
 8007c5c:	08007c71 	.word	0x08007c71
 8007c60:	08007c77 	.word	0x08007c77
    case HAL_OK :
      usb_status = USBD_OK;
 8007c64:	2300      	movs	r3, #0
 8007c66:	73fb      	strb	r3, [r7, #15]
    break;
 8007c68:	e00b      	b.n	8007c82 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007c6a:	2303      	movs	r3, #3
 8007c6c:	73fb      	strb	r3, [r7, #15]
    break;
 8007c6e:	e008      	b.n	8007c82 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007c70:	2301      	movs	r3, #1
 8007c72:	73fb      	strb	r3, [r7, #15]
    break;
 8007c74:	e005      	b.n	8007c82 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007c76:	2303      	movs	r3, #3
 8007c78:	73fb      	strb	r3, [r7, #15]
    break;
 8007c7a:	e002      	b.n	8007c82 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	73fb      	strb	r3, [r7, #15]
    break;
 8007c80:	bf00      	nop
  }
  return usb_status;
 8007c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	4608      	mov	r0, r1
 8007c96:	4611      	mov	r1, r2
 8007c98:	461a      	mov	r2, r3
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	70fb      	strb	r3, [r7, #3]
 8007c9e:	460b      	mov	r3, r1
 8007ca0:	70bb      	strb	r3, [r7, #2]
 8007ca2:	4613      	mov	r3, r2
 8007ca4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007caa:	2300      	movs	r3, #0
 8007cac:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007cb4:	78bb      	ldrb	r3, [r7, #2]
 8007cb6:	883a      	ldrh	r2, [r7, #0]
 8007cb8:	78f9      	ldrb	r1, [r7, #3]
 8007cba:	f7fa f8e7 	bl	8001e8c <HAL_PCD_EP_Open>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007cc2:	7bbb      	ldrb	r3, [r7, #14]
 8007cc4:	2b03      	cmp	r3, #3
 8007cc6:	d817      	bhi.n	8007cf8 <USBD_LL_OpenEP+0x6c>
 8007cc8:	a201      	add	r2, pc, #4	@ (adr r2, 8007cd0 <USBD_LL_OpenEP+0x44>)
 8007cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cce:	bf00      	nop
 8007cd0:	08007ce1 	.word	0x08007ce1
 8007cd4:	08007ce7 	.word	0x08007ce7
 8007cd8:	08007ced 	.word	0x08007ced
 8007cdc:	08007cf3 	.word	0x08007cf3
    case HAL_OK :
      usb_status = USBD_OK;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	73fb      	strb	r3, [r7, #15]
    break;
 8007ce4:	e00b      	b.n	8007cfe <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	73fb      	strb	r3, [r7, #15]
    break;
 8007cea:	e008      	b.n	8007cfe <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007cec:	2301      	movs	r3, #1
 8007cee:	73fb      	strb	r3, [r7, #15]
    break;
 8007cf0:	e005      	b.n	8007cfe <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007cf2:	2303      	movs	r3, #3
 8007cf4:	73fb      	strb	r3, [r7, #15]
    break;
 8007cf6:	e002      	b.n	8007cfe <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8007cf8:	2303      	movs	r3, #3
 8007cfa:	73fb      	strb	r3, [r7, #15]
    break;
 8007cfc:	bf00      	nop
  }
  return usb_status;
 8007cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	460b      	mov	r3, r1
 8007d12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d14:	2300      	movs	r3, #0
 8007d16:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d22:	78fa      	ldrb	r2, [r7, #3]
 8007d24:	4611      	mov	r1, r2
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7fa f91a 	bl	8001f60 <HAL_PCD_EP_Close>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007d30:	7bbb      	ldrb	r3, [r7, #14]
 8007d32:	2b03      	cmp	r3, #3
 8007d34:	d816      	bhi.n	8007d64 <USBD_LL_CloseEP+0x5c>
 8007d36:	a201      	add	r2, pc, #4	@ (adr r2, 8007d3c <USBD_LL_CloseEP+0x34>)
 8007d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d3c:	08007d4d 	.word	0x08007d4d
 8007d40:	08007d53 	.word	0x08007d53
 8007d44:	08007d59 	.word	0x08007d59
 8007d48:	08007d5f 	.word	0x08007d5f
    case HAL_OK :
      usb_status = USBD_OK;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	73fb      	strb	r3, [r7, #15]
    break;
 8007d50:	e00b      	b.n	8007d6a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007d52:	2303      	movs	r3, #3
 8007d54:	73fb      	strb	r3, [r7, #15]
    break;
 8007d56:	e008      	b.n	8007d6a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	73fb      	strb	r3, [r7, #15]
    break;
 8007d5c:	e005      	b.n	8007d6a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007d5e:	2303      	movs	r3, #3
 8007d60:	73fb      	strb	r3, [r7, #15]
    break;
 8007d62:	e002      	b.n	8007d6a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007d64:	2303      	movs	r3, #3
 8007d66:	73fb      	strb	r3, [r7, #15]
    break;
 8007d68:	bf00      	nop
  }
  return usb_status;
 8007d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3710      	adds	r7, #16
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d80:	2300      	movs	r3, #0
 8007d82:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d84:	2300      	movs	r3, #0
 8007d86:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d8e:	78fa      	ldrb	r2, [r7, #3]
 8007d90:	4611      	mov	r1, r2
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7fa f9a9 	bl	80020ea <HAL_PCD_EP_SetStall>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007d9c:	7bbb      	ldrb	r3, [r7, #14]
 8007d9e:	2b03      	cmp	r3, #3
 8007da0:	d816      	bhi.n	8007dd0 <USBD_LL_StallEP+0x5c>
 8007da2:	a201      	add	r2, pc, #4	@ (adr r2, 8007da8 <USBD_LL_StallEP+0x34>)
 8007da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da8:	08007db9 	.word	0x08007db9
 8007dac:	08007dbf 	.word	0x08007dbf
 8007db0:	08007dc5 	.word	0x08007dc5
 8007db4:	08007dcb 	.word	0x08007dcb
    case HAL_OK :
      usb_status = USBD_OK;
 8007db8:	2300      	movs	r3, #0
 8007dba:	73fb      	strb	r3, [r7, #15]
    break;
 8007dbc:	e00b      	b.n	8007dd6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	73fb      	strb	r3, [r7, #15]
    break;
 8007dc2:	e008      	b.n	8007dd6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	73fb      	strb	r3, [r7, #15]
    break;
 8007dc8:	e005      	b.n	8007dd6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	73fb      	strb	r3, [r7, #15]
    break;
 8007dce:	e002      	b.n	8007dd6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007dd0:	2303      	movs	r3, #3
 8007dd2:	73fb      	strb	r3, [r7, #15]
    break;
 8007dd4:	bf00      	nop
  }
  return usb_status;
 8007dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3710      	adds	r7, #16
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b084      	sub	sp, #16
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	460b      	mov	r3, r1
 8007dea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dec:	2300      	movs	r3, #0
 8007dee:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007df0:	2300      	movs	r3, #0
 8007df2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007dfa:	78fa      	ldrb	r2, [r7, #3]
 8007dfc:	4611      	mov	r1, r2
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7fa f9d5 	bl	80021ae <HAL_PCD_EP_ClrStall>
 8007e04:	4603      	mov	r3, r0
 8007e06:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007e08:	7bbb      	ldrb	r3, [r7, #14]
 8007e0a:	2b03      	cmp	r3, #3
 8007e0c:	d816      	bhi.n	8007e3c <USBD_LL_ClearStallEP+0x5c>
 8007e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e14 <USBD_LL_ClearStallEP+0x34>)
 8007e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e14:	08007e25 	.word	0x08007e25
 8007e18:	08007e2b 	.word	0x08007e2b
 8007e1c:	08007e31 	.word	0x08007e31
 8007e20:	08007e37 	.word	0x08007e37
    case HAL_OK :
      usb_status = USBD_OK;
 8007e24:	2300      	movs	r3, #0
 8007e26:	73fb      	strb	r3, [r7, #15]
    break;
 8007e28:	e00b      	b.n	8007e42 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	73fb      	strb	r3, [r7, #15]
    break;
 8007e2e:	e008      	b.n	8007e42 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007e30:	2301      	movs	r3, #1
 8007e32:	73fb      	strb	r3, [r7, #15]
    break;
 8007e34:	e005      	b.n	8007e42 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007e36:	2303      	movs	r3, #3
 8007e38:	73fb      	strb	r3, [r7, #15]
    break;
 8007e3a:	e002      	b.n	8007e42 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	73fb      	strb	r3, [r7, #15]
    break;
 8007e40:	bf00      	nop
  }
  return usb_status;
 8007e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3710      	adds	r7, #16
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	460b      	mov	r3, r1
 8007e56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007e60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	da0b      	bge.n	8007e80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007e68:	78fb      	ldrb	r3, [r7, #3]
 8007e6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e6e:	68f9      	ldr	r1, [r7, #12]
 8007e70:	4613      	mov	r3, r2
 8007e72:	00db      	lsls	r3, r3, #3
 8007e74:	4413      	add	r3, r2
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	440b      	add	r3, r1
 8007e7a:	3316      	adds	r3, #22
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	e00b      	b.n	8007e98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007e80:	78fb      	ldrb	r3, [r7, #3]
 8007e82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e86:	68f9      	ldr	r1, [r7, #12]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	00db      	lsls	r3, r3, #3
 8007e8c:	4413      	add	r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	440b      	add	r3, r1
 8007e92:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8007e96:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3714      	adds	r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	460b      	mov	r3, r1
 8007eae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007ebe:	78fa      	ldrb	r2, [r7, #3]
 8007ec0:	4611      	mov	r1, r2
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f7f9 ffbe 	bl	8001e44 <HAL_PCD_SetAddress>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007ecc:	7bbb      	ldrb	r3, [r7, #14]
 8007ece:	2b03      	cmp	r3, #3
 8007ed0:	d816      	bhi.n	8007f00 <USBD_LL_SetUSBAddress+0x5c>
 8007ed2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ed8 <USBD_LL_SetUSBAddress+0x34>)
 8007ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed8:	08007ee9 	.word	0x08007ee9
 8007edc:	08007eef 	.word	0x08007eef
 8007ee0:	08007ef5 	.word	0x08007ef5
 8007ee4:	08007efb 	.word	0x08007efb
    case HAL_OK :
      usb_status = USBD_OK;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	73fb      	strb	r3, [r7, #15]
    break;
 8007eec:	e00b      	b.n	8007f06 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	73fb      	strb	r3, [r7, #15]
    break;
 8007ef2:	e008      	b.n	8007f06 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	73fb      	strb	r3, [r7, #15]
    break;
 8007ef8:	e005      	b.n	8007f06 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007efa:	2303      	movs	r3, #3
 8007efc:	73fb      	strb	r3, [r7, #15]
    break;
 8007efe:	e002      	b.n	8007f06 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007f00:	2303      	movs	r3, #3
 8007f02:	73fb      	strb	r3, [r7, #15]
    break;
 8007f04:	bf00      	nop
  }
  return usb_status;
 8007f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	607a      	str	r2, [r7, #4]
 8007f1a:	603b      	str	r3, [r7, #0]
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f20:	2300      	movs	r3, #0
 8007f22:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f24:	2300      	movs	r3, #0
 8007f26:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007f2e:	7af9      	ldrb	r1, [r7, #11]
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	f7fa f8a8 	bl	8002088 <HAL_PCD_EP_Transmit>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007f3c:	7dbb      	ldrb	r3, [r7, #22]
 8007f3e:	2b03      	cmp	r3, #3
 8007f40:	d816      	bhi.n	8007f70 <USBD_LL_Transmit+0x60>
 8007f42:	a201      	add	r2, pc, #4	@ (adr r2, 8007f48 <USBD_LL_Transmit+0x38>)
 8007f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f48:	08007f59 	.word	0x08007f59
 8007f4c:	08007f5f 	.word	0x08007f5f
 8007f50:	08007f65 	.word	0x08007f65
 8007f54:	08007f6b 	.word	0x08007f6b
    case HAL_OK :
      usb_status = USBD_OK;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	75fb      	strb	r3, [r7, #23]
    break;
 8007f5c:	e00b      	b.n	8007f76 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	75fb      	strb	r3, [r7, #23]
    break;
 8007f62:	e008      	b.n	8007f76 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007f64:	2301      	movs	r3, #1
 8007f66:	75fb      	strb	r3, [r7, #23]
    break;
 8007f68:	e005      	b.n	8007f76 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007f6a:	2303      	movs	r3, #3
 8007f6c:	75fb      	strb	r3, [r7, #23]
    break;
 8007f6e:	e002      	b.n	8007f76 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8007f70:	2303      	movs	r3, #3
 8007f72:	75fb      	strb	r3, [r7, #23]
    break;
 8007f74:	bf00      	nop
  }
  return usb_status;
 8007f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3718      	adds	r7, #24
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b086      	sub	sp, #24
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	607a      	str	r2, [r7, #4]
 8007f8a:	603b      	str	r3, [r7, #0]
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f90:	2300      	movs	r3, #0
 8007f92:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f94:	2300      	movs	r3, #0
 8007f96:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007f9e:	7af9      	ldrb	r1, [r7, #11]
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	687a      	ldr	r2, [r7, #4]
 8007fa4:	f7fa f826 	bl	8001ff4 <HAL_PCD_EP_Receive>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007fac:	7dbb      	ldrb	r3, [r7, #22]
 8007fae:	2b03      	cmp	r3, #3
 8007fb0:	d816      	bhi.n	8007fe0 <USBD_LL_PrepareReceive+0x60>
 8007fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb8 <USBD_LL_PrepareReceive+0x38>)
 8007fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb8:	08007fc9 	.word	0x08007fc9
 8007fbc:	08007fcf 	.word	0x08007fcf
 8007fc0:	08007fd5 	.word	0x08007fd5
 8007fc4:	08007fdb 	.word	0x08007fdb
    case HAL_OK :
      usb_status = USBD_OK;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	75fb      	strb	r3, [r7, #23]
    break;
 8007fcc:	e00b      	b.n	8007fe6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	75fb      	strb	r3, [r7, #23]
    break;
 8007fd2:	e008      	b.n	8007fe6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	75fb      	strb	r3, [r7, #23]
    break;
 8007fd8:	e005      	b.n	8007fe6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	75fb      	strb	r3, [r7, #23]
    break;
 8007fde:	e002      	b.n	8007fe6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	75fb      	strb	r3, [r7, #23]
    break;
 8007fe4:	bf00      	nop
  }
  return usb_status;
 8007fe6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3718      	adds	r7, #24
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008002:	78fa      	ldrb	r2, [r7, #3]
 8008004:	4611      	mov	r1, r2
 8008006:	4618      	mov	r0, r3
 8008008:	f7fa f826 	bl	8002058 <HAL_PCD_EP_GetRxCount>
 800800c:	4603      	mov	r3, r0
}
 800800e:	4618      	mov	r0, r3
 8008010:	3708      	adds	r7, #8
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
	...

08008018 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b082      	sub	sp, #8
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	460b      	mov	r3, r1
 8008022:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8008024:	78fb      	ldrb	r3, [r7, #3]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d002      	beq.n	8008030 <HAL_PCDEx_LPM_Callback+0x18>
 800802a:	2b01      	cmp	r3, #1
 800802c:	d01f      	beq.n	800806e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800802e:	e03b      	b.n	80080a8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	7adb      	ldrb	r3, [r3, #11]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d007      	beq.n	8008048 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8008038:	f000 f854 	bl	80080e4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800803c:	4b1c      	ldr	r3, [pc, #112]	@ (80080b0 <HAL_PCDEx_LPM_Callback+0x98>)
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	4a1b      	ldr	r2, [pc, #108]	@ (80080b0 <HAL_PCDEx_LPM_Callback+0x98>)
 8008042:	f023 0306 	bic.w	r3, r3, #6
 8008046:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	6812      	ldr	r2, [r2, #0]
 8008056:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800805a:	f023 0301 	bic.w	r3, r3, #1
 800805e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008066:	4618      	mov	r0, r3
 8008068:	f7fe f9a5 	bl	80063b6 <USBD_LL_Resume>
    break;
 800806c:	e01c      	b.n	80080a8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	6812      	ldr	r2, [r2, #0]
 800807c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008080:	f043 0301 	orr.w	r3, r3, #1
 8008084:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800808c:	4618      	mov	r0, r3
 800808e:	f7fe f976 	bl	800637e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	7adb      	ldrb	r3, [r3, #11]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d005      	beq.n	80080a6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800809a:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <HAL_PCDEx_LPM_Callback+0x98>)
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	4a04      	ldr	r2, [pc, #16]	@ (80080b0 <HAL_PCDEx_LPM_Callback+0x98>)
 80080a0:	f043 0306 	orr.w	r3, r3, #6
 80080a4:	6113      	str	r3, [r2, #16]
    break;
 80080a6:	bf00      	nop
}
 80080a8:	bf00      	nop
 80080aa:	3708      	adds	r7, #8
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	e000ed00 	.word	0xe000ed00

080080b4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80080bc:	4b03      	ldr	r3, [pc, #12]	@ (80080cc <USBD_static_malloc+0x18>)
}
 80080be:	4618      	mov	r0, r3
 80080c0:	370c      	adds	r7, #12
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	20001c4c 	.word	0x20001c4c

080080d0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]

}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80080e8:	f7f8 f9b4 	bl	8000454 <SystemClock_Config>
}
 80080ec:	bf00      	nop
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <memset>:
 80080f0:	4402      	add	r2, r0
 80080f2:	4603      	mov	r3, r0
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d100      	bne.n	80080fa <memset+0xa>
 80080f8:	4770      	bx	lr
 80080fa:	f803 1b01 	strb.w	r1, [r3], #1
 80080fe:	e7f9      	b.n	80080f4 <memset+0x4>

08008100 <__libc_init_array>:
 8008100:	b570      	push	{r4, r5, r6, lr}
 8008102:	4d0d      	ldr	r5, [pc, #52]	@ (8008138 <__libc_init_array+0x38>)
 8008104:	4c0d      	ldr	r4, [pc, #52]	@ (800813c <__libc_init_array+0x3c>)
 8008106:	1b64      	subs	r4, r4, r5
 8008108:	10a4      	asrs	r4, r4, #2
 800810a:	2600      	movs	r6, #0
 800810c:	42a6      	cmp	r6, r4
 800810e:	d109      	bne.n	8008124 <__libc_init_array+0x24>
 8008110:	4d0b      	ldr	r5, [pc, #44]	@ (8008140 <__libc_init_array+0x40>)
 8008112:	4c0c      	ldr	r4, [pc, #48]	@ (8008144 <__libc_init_array+0x44>)
 8008114:	f000 f818 	bl	8008148 <_init>
 8008118:	1b64      	subs	r4, r4, r5
 800811a:	10a4      	asrs	r4, r4, #2
 800811c:	2600      	movs	r6, #0
 800811e:	42a6      	cmp	r6, r4
 8008120:	d105      	bne.n	800812e <__libc_init_array+0x2e>
 8008122:	bd70      	pop	{r4, r5, r6, pc}
 8008124:	f855 3b04 	ldr.w	r3, [r5], #4
 8008128:	4798      	blx	r3
 800812a:	3601      	adds	r6, #1
 800812c:	e7ee      	b.n	800810c <__libc_init_array+0xc>
 800812e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008132:	4798      	blx	r3
 8008134:	3601      	adds	r6, #1
 8008136:	e7f2      	b.n	800811e <__libc_init_array+0x1e>
 8008138:	080081e8 	.word	0x080081e8
 800813c:	080081e8 	.word	0x080081e8
 8008140:	080081e8 	.word	0x080081e8
 8008144:	080081ec 	.word	0x080081ec

08008148 <_init>:
 8008148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800814a:	bf00      	nop
 800814c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800814e:	bc08      	pop	{r3}
 8008150:	469e      	mov	lr, r3
 8008152:	4770      	bx	lr

08008154 <_fini>:
 8008154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008156:	bf00      	nop
 8008158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800815a:	bc08      	pop	{r3}
 800815c:	469e      	mov	lr, r3
 800815e:	4770      	bx	lr
