

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'
================================================================
* Date:           Sat Sep 28 22:24:44 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    15078|    15078|  0.121 ms|  0.121 ms|  15001|  15001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_A_ROWS_MAT_A_COLS  |    15076|    15076|        77|          1|          1|  15000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 77


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 1
  Pipeline-0 : II = 1, D = 77, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shiftreg355 = alloca i32 1"   --->   Operation 80 'alloca' 'shiftreg355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/real_matmul.cpp:29]   --->   Operation 81 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/real_matmul.cpp:27]   --->   Operation 82 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 83 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 84 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 1, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatA_DRAM"   --->   Operation 86 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 0, i7 %i" [src/real_matmul.cpp:27]   --->   Operation 88 'store' 'store_ln27' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln29 = store i8 0, i8 %j" [src/real_matmul.cpp:29]   --->   Operation 89 'store' 'store_ln29' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %shiftreg355"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [src/real_matmul.cpp:27]   --->   Operation 92 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.76ns)   --->   "%icmp_ln27 = icmp_eq  i14 %indvar_flatten_load, i14 15000" [src/real_matmul.cpp:27]   --->   Operation 93 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.76ns)   --->   "%add_ln27_1 = add i14 %indvar_flatten_load, i14 1" [src/real_matmul.cpp:27]   --->   Operation 94 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc11, void %MAT_B_ROWS.exitStub" [src/real_matmul.cpp:27]   --->   Operation 95 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [src/real_matmul.cpp:29]   --->   Operation 96 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/real_matmul.cpp:27]   --->   Operation 97 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln27 = add i7 %i_load, i7 1" [src/real_matmul.cpp:27]   --->   Operation 98 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%icmp_ln29 = icmp_eq  i8 %j_load, i8 150" [src/real_matmul.cpp:29]   --->   Operation 99 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.30ns)   --->   "%select_ln27 = select i1 %icmp_ln29, i8 0, i8 %j_load" [src/real_matmul.cpp:27]   --->   Operation 100 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.30ns)   --->   "%select_ln27_2 = select i1 %icmp_ln29, i7 %add_ln27, i7 %i_load" [src/real_matmul.cpp:27]   --->   Operation 101 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %select_ln27_2" [src/real_matmul.cpp:27]   --->   Operation 102 'zext' 'i_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 103 [3/3] (0.99ns) (grouped into DSP with root node add_ln30)   --->   "%mul_ln29 = mul i14 %i_cast, i14 150" [src/real_matmul.cpp:27]   --->   Operation 103 'mul' 'mul_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln29 = add i8 %select_ln27, i8 1" [src/real_matmul.cpp:29]   --->   Operation 104 'add' 'add_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.70ns)   --->   "%icmp_ln29_1 = icmp_eq  i8 %add_ln29, i8 150" [src/real_matmul.cpp:29]   --->   Operation 105 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_1, void %new.latch.for.inc.split._crit_edge, void %last.iter.for.inc.split._crit_edge" [src/real_matmul.cpp:29]   --->   Operation 106 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.38ns)   --->   "%store_ln27 = store i14 %add_ln27_1, i14 %indvar_flatten" [src/real_matmul.cpp:27]   --->   Operation 107 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 108 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %select_ln27_2, i7 %i" [src/real_matmul.cpp:27]   --->   Operation 108 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 109 [1/1] (0.38ns)   --->   "%store_ln29 = store i8 %add_ln29, i8 %j" [src/real_matmul.cpp:29]   --->   Operation 109 'store' 'store_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 110 [2/3] (0.99ns) (grouped into DSP with root node add_ln30)   --->   "%mul_ln29 = mul i14 %i_cast, i14 150" [src/real_matmul.cpp:27]   --->   Operation 110 'mul' 'mul_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%mul_ln29 = mul i14 %i_cast, i14 150" [src/real_matmul.cpp:27]   --->   Operation 111 'mul' 'mul_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i8 %select_ln27" [src/real_matmul.cpp:29]   --->   Operation 112 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln30 = add i14 %zext_ln29_1, i14 %mul_ln29" [src/real_matmul.cpp:30]   --->   Operation 113 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.79>
ST_4 : Operation 114 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln30 = add i14 %zext_ln29_1, i14 %mul_ln29" [src/real_matmul.cpp:30]   --->   Operation 114 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i14 %add_ln30" [src/real_matmul.cpp:30]   --->   Operation 115 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln30, i32 1, i32 13" [src/real_matmul.cpp:30]   --->   Operation 116 'partselect' 'tmp_s' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_s, i2 0" [src/real_matmul.cpp:30]   --->   Operation 117 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i15 %and_ln" [src/real_matmul.cpp:30]   --->   Operation 118 'zext' 'zext_ln30' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.14ns)   --->   "%add_ln30_1 = add i64 %zext_ln30, i64 %MatA_DRAM_read" [src/real_matmul.cpp:30]   --->   Operation 119 'add' 'add_ln30_1' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln30_1, i32 4, i32 63" [src/real_matmul.cpp:30]   --->   Operation 120 'partselect' 'trunc_ln30_3' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i64 %add_ln30_1" [src/real_matmul.cpp:30]   --->   Operation 121 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i60 %trunc_ln30_3" [src/real_matmul.cpp:30]   --->   Operation 122 'sext' 'sext_ln30' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln30" [src/real_matmul.cpp:30]   --->   Operation 123 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_5 : Operation 124 [71/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 124 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 125 [70/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 125 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 126 [69/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 126 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 127 [68/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 127 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 128 [67/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 128 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.04>
ST_10 : Operation 129 [66/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 129 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.04>
ST_11 : Operation 130 [65/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 130 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.04>
ST_12 : Operation 131 [64/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 131 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.04>
ST_13 : Operation 132 [63/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 132 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.04>
ST_14 : Operation 133 [62/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 133 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 134 [61/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 134 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.04>
ST_16 : Operation 135 [60/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 135 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.04>
ST_17 : Operation 136 [59/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 136 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.04>
ST_18 : Operation 137 [58/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 137 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 138 [57/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 138 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.04>
ST_20 : Operation 139 [56/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 139 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.04>
ST_21 : Operation 140 [55/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 140 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.04>
ST_22 : Operation 141 [54/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 141 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.04>
ST_23 : Operation 142 [53/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 142 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.04>
ST_24 : Operation 143 [52/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 143 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.04>
ST_25 : Operation 144 [51/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 144 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.04>
ST_26 : Operation 145 [50/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 145 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.04>
ST_27 : Operation 146 [49/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 146 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.04>
ST_28 : Operation 147 [48/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 147 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.04>
ST_29 : Operation 148 [47/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 148 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.04>
ST_30 : Operation 149 [46/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 149 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.04>
ST_31 : Operation 150 [45/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 150 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.04>
ST_32 : Operation 151 [44/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 151 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 152 [43/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 152 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.04>
ST_34 : Operation 153 [42/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 153 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.04>
ST_35 : Operation 154 [41/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 154 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 155 [40/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 155 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.04>
ST_37 : Operation 156 [39/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 156 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.04>
ST_38 : Operation 157 [38/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 157 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.04>
ST_39 : Operation 158 [37/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 158 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.04>
ST_40 : Operation 159 [36/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 159 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.04>
ST_41 : Operation 160 [35/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 160 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.04>
ST_42 : Operation 161 [34/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 161 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.04>
ST_43 : Operation 162 [33/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 162 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.04>
ST_44 : Operation 163 [32/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 163 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.04>
ST_45 : Operation 164 [31/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 164 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.04>
ST_46 : Operation 165 [30/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 165 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.04>
ST_47 : Operation 166 [29/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 166 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.04>
ST_48 : Operation 167 [28/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 167 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.04>
ST_49 : Operation 168 [27/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 168 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.04>
ST_50 : Operation 169 [26/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 169 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.04>
ST_51 : Operation 170 [25/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 170 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.04>
ST_52 : Operation 171 [24/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 171 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.04>
ST_53 : Operation 172 [23/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 172 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.04>
ST_54 : Operation 173 [22/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 173 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.04>
ST_55 : Operation 174 [21/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 174 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.04>
ST_56 : Operation 175 [20/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 175 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.04>
ST_57 : Operation 176 [19/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 176 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.04>
ST_58 : Operation 177 [18/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 177 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.04>
ST_59 : Operation 178 [17/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 178 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.04>
ST_60 : Operation 179 [16/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 179 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.04>
ST_61 : Operation 180 [15/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 180 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.04>
ST_62 : Operation 181 [14/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 181 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.04>
ST_63 : Operation 182 [13/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 182 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.04>
ST_64 : Operation 183 [12/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 183 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.04>
ST_65 : Operation 184 [11/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 184 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.04>
ST_66 : Operation 185 [10/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 185 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.04>
ST_67 : Operation 186 [9/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 186 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.04>
ST_68 : Operation 187 [8/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 187 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.04>
ST_69 : Operation 188 [7/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 188 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.04>
ST_70 : Operation 189 [6/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 189 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.04>
ST_71 : Operation 190 [5/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 190 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.04>
ST_72 : Operation 191 [4/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 191 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.04>
ST_73 : Operation 192 [3/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 192 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.04>
ST_74 : Operation 193 [2/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 193 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.04>
ST_75 : Operation 194 [1/71] (7.04ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1" [src/real_matmul.cpp:30]   --->   Operation 194 'readreq' 'mem_load_req' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.04>
ST_76 : Operation 195 [1/1] (0.70ns)   --->   "%first_iter_0 = icmp_eq  i8 %select_ln27, i8 0" [src/real_matmul.cpp:27]   --->   Operation 195 'icmp' 'first_iter_0' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %select_ln27_2" [src/real_matmul.cpp:27]   --->   Operation 196 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_76 : Operation 197 [1/1] (0.00ns)   --->   "%MatA_addr = getelementptr i2400 %MatA, i64 0, i64 %zext_ln27" [src/real_matmul.cpp:27]   --->   Operation 197 'getelementptr' 'MatA_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_76 : Operation 198 [2/2] (1.20ns)   --->   "%MatA_load = load i7 %MatA_addr" [src/real_matmul.cpp:30]   --->   Operation 198 'load' 'MatA_load' <Predicate = (!icmp_ln27 & first_iter_0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2400> <Depth = 100> <RAM>
ST_76 : Operation 199 [1/1] (7.04ns)   --->   "%mem_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %mem_addr" [src/real_matmul.cpp:30]   --->   Operation 199 'read' 'mem_addr_read' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 3.88>
ST_77 : Operation 200 [1/1] (0.00ns)   --->   "%p_load = load i2400 %empty"   --->   Operation 200 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 202 [1/1] (0.00ns)   --->   "%shiftreg355_load = load i16 %shiftreg355" [src/real_matmul.cpp:27]   --->   Operation 202 'load' 'shiftreg355_load' <Predicate = (!icmp_ln27 & !icmp_ln29)> <Delay = 0.00>
ST_77 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_A_ROWS_MAT_A_COLS_str"   --->   Operation 203 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15000, i64 15000, i64 15000"   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 205 [1/1] (0.24ns)   --->   "%select_ln27_1 = select i1 %icmp_ln29, i16 0, i16 %shiftreg355_load" [src/real_matmul.cpp:27]   --->   Operation 205 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 206 [1/1] (0.38ns)   --->   "%br_ln29 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [src/real_matmul.cpp:29]   --->   Operation 206 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_77 : Operation 207 [1/2] (1.20ns)   --->   "%MatA_load = load i7 %MatA_addr" [src/real_matmul.cpp:30]   --->   Operation 207 'load' 'MatA_load' <Predicate = (!icmp_ln27 & first_iter_0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2400> <Depth = 100> <RAM>
ST_77 : Operation 208 [1/1] (0.38ns)   --->   "%br_ln29 = br void %for.inc.split" [src/real_matmul.cpp:29]   --->   Operation 208 'br' 'br_ln29' <Predicate = (!icmp_ln27 & first_iter_0)> <Delay = 0.38>
ST_77 : Operation 209 [1/1] (0.00ns)   --->   "%MatA_load1 = phi i2400 %MatA_load, void %for.first.iter.for.inc, i2400 %p_load, void %for.inc11" [src/real_matmul.cpp:30]   --->   Operation 209 'phi' 'MatA_load1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i16 %select_ln27_1" [src/real_matmul.cpp:29]   --->   Operation 210 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 211 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/real_matmul.cpp:29]   --->   Operation 211 'specpipeline' 'specpipeline_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %select_ln27, i4 0" [src/real_matmul.cpp:30]   --->   Operation 212 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 213 [1/1] (0.38ns)   --->   "%br_ln30 = br i1 %trunc_ln30, void, void %for.inc.split._crit_edge" [src/real_matmul.cpp:30]   --->   Operation 213 'br' 'br_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_77 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln30_1, i3 0" [src/real_matmul.cpp:30]   --->   Operation 214 'bitconcatenate' 'shl_ln30_2' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_77 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i7 %shl_ln30_2" [src/real_matmul.cpp:30]   --->   Operation 215 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_77 : Operation 216 [1/1] (1.17ns)   --->   "%lshr_ln30 = lshr i128 %mem_addr_read, i128 %zext_ln30_1" [src/real_matmul.cpp:30]   --->   Operation 216 'lshr' 'lshr_ln30' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = trunc i128 %lshr_ln30" [src/real_matmul.cpp:30]   --->   Operation 217 'trunc' 'trunc_ln30_2' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.00>
ST_77 : Operation 218 [1/1] (0.38ns)   --->   "%br_ln30 = br void %for.inc.split._crit_edge" [src/real_matmul.cpp:30]   --->   Operation 218 'br' 'br_ln30' <Predicate = (!icmp_ln27 & !trunc_ln30)> <Delay = 0.38>
ST_77 : Operation 219 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 %trunc_ln30_2, void, i32 %zext_ln29, void %for.inc.split" [src/real_matmul.cpp:30]   --->   Operation 219 'phi' 'empty_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln30_4 = trunc i32 %empty_30" [src/real_matmul.cpp:30]   --->   Operation 220 'trunc' 'trunc_ln30_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln30_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty_30, i32 16, i32 31" [src/real_matmul.cpp:30]   --->   Operation 221 'partselect' 'trunc_ln30_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i12 %shl_ln" [src/real_matmul.cpp:30]   --->   Operation 222 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 223 [1/1] (0.85ns)   --->   "%shl_ln30 = shl i2400 65535, i2400 %zext_ln30_2" [src/real_matmul.cpp:30]   --->   Operation 223 'shl' 'shl_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln30)   --->   "%xor_ln30 = xor i2400 %shl_ln30, i2400 296476034789978134120813694105889196637143099477633324816082314536891061330578960717457630202115461307371403034595170935724489293025075877350504677578646496935046858594479715738345467364856518143562563193206102470734007555612914096207105269178488890947743301293297650838442152727760046517446830295902003198032258606113584103529903220339673080606794891142197240305184142245671365903090895689843737237511812085698333701706561779824300625327604726460130427583460035274205809575857633345902990376717064770455839258773171510507099132110028077728160266796559445408422233980009645488034469133404238749146357925975400309760081625787339024177663736163185805751165416483569137375444258463220131699965267987276097342929294919389413375" [src/real_matmul.cpp:30]   --->   Operation 224 'xor' 'xor_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln30)   --->   "%and_ln30 = and i2400 %MatA_load1, i2400 %xor_ln30" [src/real_matmul.cpp:30]   --->   Operation 225 'and' 'and_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i16 %trunc_ln30_4" [src/real_matmul.cpp:30]   --->   Operation 226 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 227 [1/1] (0.84ns)   --->   "%shl_ln30_1 = shl i2400 %zext_ln30_3, i2400 %zext_ln30_2" [src/real_matmul.cpp:30]   --->   Operation 227 'shl' 'shl_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 228 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln30 = or i2400 %and_ln30, i2400 %shl_ln30_1" [src/real_matmul.cpp:30]   --->   Operation 228 'or' 'or_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 229 [1/1] (1.20ns)   --->   "%store_ln30 = store i2400 %or_ln30, i7 %MatA_addr" [src/real_matmul.cpp:30]   --->   Operation 229 'store' 'store_ln30' <Predicate = (!icmp_ln27 & icmp_ln29_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2400> <Depth = 100> <RAM>
ST_77 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln29 = br void %new.latch.for.inc.split._crit_edge" [src/real_matmul.cpp:29]   --->   Operation 230 'br' 'br_ln29' <Predicate = (!icmp_ln27 & icmp_ln29_1)> <Delay = 0.00>
ST_77 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln30 = store i2400 %or_ln30, i2400 %empty" [src/real_matmul.cpp:30]   --->   Operation 231 'store' 'store_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 232 [1/1] (0.38ns)   --->   "%store_ln30 = store i16 %trunc_ln30_5, i16 %shiftreg355" [src/real_matmul.cpp:30]   --->   Operation 232 'store' 'store_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_77 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc" [src/real_matmul.cpp:29]   --->   Operation 233 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_77 : Operation 234 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 2.805ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln29', src/real_matmul.cpp:29) of constant 0 on local variable 'j', src/real_matmul.cpp:29 [13]  (0.387 ns)
	'load' operation 8 bit ('j_load', src/real_matmul.cpp:29) on local variable 'j', src/real_matmul.cpp:29 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln29', src/real_matmul.cpp:29) [30]  (0.705 ns)
	'select' operation 8 bit ('select_ln27', src/real_matmul.cpp:27) [31]  (0.303 ns)
	'add' operation 8 bit ('add_ln29', src/real_matmul.cpp:29) [79]  (0.705 ns)
	'icmp' operation 1 bit ('icmp_ln29_1', src/real_matmul.cpp:29) [80]  (0.705 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 14 bit of DSP[48] ('mul_ln29', src/real_matmul.cpp:27) [44]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation 14 bit of DSP[48] ('mul_ln29', src/real_matmul.cpp:27) [44]  (0.000 ns)
	'add' operation 14 bit of DSP[48] ('add_ln30', src/real_matmul.cpp:30) [48]  (0.645 ns)

 <State 4>: 1.792ns
The critical path consists of the following:
	'add' operation 14 bit of DSP[48] ('add_ln30', src/real_matmul.cpp:30) [48]  (0.645 ns)
	'add' operation 64 bit ('add_ln30_1', src/real_matmul.cpp:30) [56]  (1.147 ns)

 <State 5>: 7.040ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('mem_addr', src/real_matmul.cpp:30) [59]  (0.000 ns)
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 6>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 7>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 8>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 9>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 10>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 11>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 12>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 13>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 14>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 15>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 16>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 17>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 18>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 19>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 20>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 21>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 22>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 23>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 24>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 25>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 26>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 27>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 28>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 29>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 30>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 31>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 32>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 33>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 34>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 35>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 36>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 37>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 38>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 39>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 40>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 41>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 42>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 43>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 44>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 45>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 46>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 47>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 48>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 49>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 50>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 51>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 52>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 53>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 54>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 55>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 56>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 57>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 58>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 59>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 60>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 61>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 62>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 63>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 64>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 65>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 66>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 67>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 68>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 69>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 70>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 71>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 72>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 73>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 74>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 75>: 7.040ns
The critical path consists of the following:
	bus request operation ('mem_load_req', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [60]  (7.040 ns)

 <State 76>: 7.040ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', src/real_matmul.cpp:30) on port 'mem' (src/real_matmul.cpp:30) [61]  (7.040 ns)

 <State 77>: 3.888ns
The critical path consists of the following:
	'lshr' operation 128 bit ('lshr_ln30', src/real_matmul.cpp:30) [65]  (1.175 ns)
	multiplexor before 'phi' operation 32 bit ('empty_30', src/real_matmul.cpp:30) with incoming values : ('zext_ln29', src/real_matmul.cpp:29) ('trunc_ln30_2', src/real_matmul.cpp:30) [69]  (0.387 ns)
	'phi' operation 32 bit ('empty_30', src/real_matmul.cpp:30) with incoming values : ('zext_ln29', src/real_matmul.cpp:29) ('trunc_ln30_2', src/real_matmul.cpp:30) [69]  (0.000 ns)
	'shl' operation 2400 bit ('shl_ln30_1', src/real_matmul.cpp:30) [77]  (0.844 ns)
	'or' operation 2400 bit ('or_ln30', src/real_matmul.cpp:30) [78]  (0.282 ns)
	'store' operation 0 bit ('store_ln30', src/real_matmul.cpp:30) of variable 'or_ln30', src/real_matmul.cpp:30 on array 'MatA' [83]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
