/*
 * Copyright (c) 2025, Qingsong Gou <gouqs@foxmail.com>
 * SPDX-License-Identifier: Apache-2.0
 */
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SF32LB525_CLOCK_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SF32LB525_CLOCK_H_

/**
 * clock id
 */
#define RCC_CLK_DMAC1       (0U)
#define RCC_CLK_DMAC2       (1U)
#define RCC_CLK_DMAC3       (2U)
#define RCC_CLK_MAILBOX1    (3U)
#define RCC_CLK_MAILBOX2    (4U)
#define RCC_CLK_PINMUX1     (5U)
#define RCC_CLK_PINMUX2     (6U)
#define RCC_CLK_USART1      (7U)
#define RCC_CLK_USART2      (8U)
#define RCC_CLK_USART3      (9U)
#define RCC_CLK_USART4      (10U)
#define RCC_CLK_USART5      (11U)
#define RCC_CLK_USART6      (12U)
#define RCC_CLK_EZIP        (13U)
#define RCC_CLK_RESERVED    (14U)  /* Reserved for ROM compatible */
#define RCC_CLK_EPIC        (15U)
#define RCC_CLK_LCDC1       (16U)
#define RCC_CLK_LCDC2       (17U)
#define RCC_CLK_I2S1        (18U)
#define RCC_CLK_I2S2        (19U)
#define RCC_CLK_I2S3        (20U)
#define RCC_CLK_SYSCFG1     (21U)
#define RCC_CLK_SYSCFG2     (22U)
#define RCC_CLK_EFUSEC      (23U)
#define RCC_CLK_AES         (24U)
#define RCC_CLK_CRC1        (25U)
#define RCC_CLK_TRNG        (26U)
#define RCC_CLK_GPTIM1      (27U)
#define RCC_CLK_GPTIM2      (28U)
#define RCC_CLK_GPTIM3      (29U)
#define RCC_CLK_GPTIM4      (30U)
#define RCC_CLK_GPTIM5      (31U)
#define RCC_CLK_BTIM1       (32U)
#define RCC_CLK_BTIM2       (33U)
#define RCC_CLK_BTIM3       (34U)
#define RCC_CLK_BTIM4       (35U)
#define RCC_CLK_SPI1        (36U)
#define RCC_CLK_SPI2        (37U)
#define RCC_CLK_SPI3        (38U)
#define RCC_CLK_SPI4        (39U)
#define RCC_CLK_EXTDMA      (40U)
#define RCC_CLK_NNACC1      (41U)
#define RCC_CLK_NNACC2      (42U)
#define RCC_CLK_PDM1        (43U)
#define RCC_CLK_PDM2        (44U)
#define RCC_CLK_I2C1        (45U)
#define RCC_CLK_I2C2        (46U)
#define RCC_CLK_I2C3        (47U)
#define RCC_CLK_I2C4        (48U)
#define RCC_CLK_I2C5        (49U)
#define RCC_CLK_I2C6        (50U)
#define RCC_CLK_I2C7        (51U)
#define RCC_CLK_DSIHOST     (52U)
#define RCC_CLK_DSIPHY      (53U)
#define RCC_CLK_DSI         (54U)
#define RCC_CLK_PTC1        (55U)
#define RCC_CLK_PTC2        (56U)
#define RCC_CLK_GPIO1       (57U)
#define RCC_CLK_GPIO2       (58U)
#define RCC_CLK_MPI1        (59U)
#define RCC_CLK_MPI2        (60U)
#define RCC_CLK_MPI3        (61U)
#define RCC_CLK_MPI4        (62U)
#define RCC_CLK_MPI5        (63U)
#define RCC_CLK_SDMMC1      (64U)
#define RCC_CLK_SDMMC2      (65U)
#define RCC_CLK_USBC        (66U)
#define RCC_CLK_BUSMON1     (67U)
#define RCC_CLK_BUSMON2     (68U)
#define RCC_CLK_BUSMON3     (69U)
#define RCC_CLK_ATIM1       (70U)
#define RCC_CLK_ATIM2       (71U)
#define RCC_CLK_FFT1        (72U)
#define RCC_CLK_FFT2        (73U)
#define RCC_CLK_FACC1       (74U)
#define RCC_CLK_FACC2       (75U)
#define RCC_CLK_CAN1        (76U)
#define RCC_CLK_CAN2        (77U)
#define RCC_CLK_AUDCODEC_HP (78U)
#define RCC_CLK_AUDCODEC_LP (79U)
#define RCC_CLK_AUDPRC      (80U)
#define RCC_CLK_GPU         (81U)
#define RCC_CLK_JENC        (82U)
#define RCC_CLK_JDEC        (83U)
#define RCC_CLK_ACPU        (84U)
#define RCC_CLK_TSEN        (85U)
#define RCC_CLK_LPCOMP      (86U)
#define RCC_CLK_SDADC       (87U)
#define RCC_CLK_GPADC       (88U)
#define RCC_CLK_PATCH       (89U)
#define RCC_CLK_MAC         (90U)
#define RCC_CLK_PHY         (91U)
#define RCC_CLK_RFC         (92U)
#define RCC_CLK_CRC2        (93U)
#define RCC_CLK_SCI         (94U)
#define RCC_CLK_SECU1       (95U)
#define RCC_CLK_SECU2       (96U)
#define RCC_CLK_AUDCODEC    (97U)

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SF32LB525_CLOCK_H_ */