Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 19 09:14:43 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.636        0.000                      0                   55        0.222        0.000                      0                   55        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.636        0.000                      0                   55        0.222        0.000                      0                   55        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.854ns (21.912%)  route 3.043ns (78.088%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.191     6.794    U_Uart/U_Rx/tick_count[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.918 f  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=2, routed)           0.313     7.231    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.355 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=8, routed)           0.866     8.221    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I0_O)        0.150     8.371 r  U_Uart/U_Rx/data[6]_i_1/O
                         net (fo=1, routed)           0.673     9.044    U_Uart/U_Rx/data[6]_i_1_n_0
    SLICE_X65Y21         FDCE                                         r  U_Uart/U_Rx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_Rx/CLK
    SLICE_X65Y21         FDCE                                         r  U_Uart/U_Rx/data_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Setup_fdce_C_CE)      -0.407    14.680    U_Uart/U_Rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/r_rx_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.294ns (30.309%)  route 2.975ns (69.691%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.363     6.966    U_Uart/U_Rx/tick_count[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     7.118 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.682     7.800    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.360     8.160 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=6, routed)           0.930     9.090    U_Uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.326     9.416 r  U_Uart/U_Rx/r_rx_done_i_1/O
                         net (fo=1, routed)           0.000     9.416    U_Uart/U_Rx/r_rx_done_i_1_n_0
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_Rx/r_rx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_Rx/CLK
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_Rx/r_rx_done_reg/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Uart/U_Rx/r_rx_done_reg
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.856ns (23.092%)  route 2.851ns (76.908%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.191     6.794    U_Uart/U_Rx/tick_count[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.918 f  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=2, routed)           0.313     7.231    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.355 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=8, routed)           0.871     8.226    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I4_O)        0.152     8.378 r  U_Uart/U_Rx/data[3]_i_1/O
                         net (fo=1, routed)           0.476     8.853    U_Uart/U_Rx/data_next[3]
    SLICE_X65Y22         FDCE                                         r  U_Uart/U_Rx/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    U_Uart/U_Rx/CLK
    SLICE_X65Y22         FDCE                                         r  U_Uart/U_Rx/data_reg[3]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_CE)      -0.413    14.672    U_Uart/U_Rx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.294ns (32.115%)  route 2.735ns (67.885%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.363     6.966    U_Uart/U_Rx/tick_count[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     7.118 f  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.682     7.800    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.360     8.160 f  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=6, routed)           0.690     8.850    U_Uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I4_O)        0.326     9.176 r  U_Uart/U_Rx/tick_count[4]_i_2/O
                         net (fo=1, routed)           0.000     9.176    U_Uart/U_Rx/tick_count[4]_i_2_n_0
    SLICE_X63Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X63Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[4]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.029    15.118    U_Uart/U_Rx/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.191     6.794    U_Uart/U_Rx/tick_count[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.918 f  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=2, routed)           0.313     7.231    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.355 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=8, routed)           0.871     8.226    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  U_Uart/U_Rx/data[2]_i_1/O
                         net (fo=1, routed)           0.568     8.918    U_Uart/U_Rx/data_next[2]
    SLICE_X65Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X65Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.883    U_Uart/U_Rx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.294ns (33.355%)  route 2.585ns (66.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.363     6.966    U_Uart/U_Rx/tick_count[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     7.118 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.682     7.800    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.360     8.160 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=6, routed)           0.540     8.700    U_Uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.326     9.026 r  U_Uart/U_Rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.026    U_Uart/U_Rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_Rx/CLK
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Uart/U_Rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.294ns (33.389%)  route 2.581ns (66.611%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.363     6.966    U_Uart/U_Rx/tick_count[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     7.118 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.682     7.800    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.360     8.160 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=6, routed)           0.536     8.696    U_Uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.326     9.022 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.022    U_Uart/U_Rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_Rx/CLK
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Uart/U_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.828ns (22.566%)  route 2.841ns (77.434%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.191     6.794    U_Uart/U_Rx/tick_count[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.918 f  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=2, routed)           0.313     7.231    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.355 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=8, routed)           0.866     8.221    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.345 r  U_Uart/U_Rx/data[4]_i_1/O
                         net (fo=1, routed)           0.471     8.816    U_Uart/U_Rx/data_next[4]
    SLICE_X64Y21         FDCE                                         r  U_Uart/U_Rx/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_Rx/CLK
    SLICE_X64Y21         FDCE                                         r  U_Uart/U_Rx/data_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.918    U_Uart/U_Rx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.294ns (33.833%)  route 2.531ns (66.167%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.363     6.966    U_Uart/U_Rx/tick_count[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     7.118 f  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.682     7.800    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.360     8.160 f  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=6, routed)           0.485     8.645    U_Uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.971 r  U_Uart/U_Rx/tick_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.971    U_Uart/U_Rx/tick_count[0]_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.031    15.142    U_Uart/U_Rx/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.294ns (33.872%)  route 2.526ns (66.128%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=8, routed)           1.363     6.966    U_Uart/U_Rx/tick_count[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     7.118 f  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.682     7.800    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.360     8.160 f  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=6, routed)           0.481     8.641    U_Uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.326     8.967 r  U_Uart/U_Rx/tick_count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.967    U_Uart/U_Rx/tick_count[3]_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.032    15.143    U_Uart/U_Rx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  6.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.797%)  route 0.141ns (43.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_Uart/U_Tx/CLK
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.141     1.751    U_Uart/U_Tx/state[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  U_Uart/U_Tx/tick_count[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.796    U_Uart/U_Tx/tick_count[3]_i_2__0_n_0
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    U_Uart/U_Tx/CLK
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.092     1.573    U_Uart/U_Tx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y12         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.148     1.622 r  U_Uart/U_btn_Debounce/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.101     1.723    U_Uart/U_btn_Debounce/count_reg[3]
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.098     1.821 r  U_Uart/U_btn_Debounce/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U_Uart/U_btn_Debounce/count_next[4]
    SLICE_X60Y12         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.987    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y12         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.121     1.595    U_Uart/U_btn_Debounce/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_Uart/U_Tx/CLK
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_Uart/U_Tx/tick_count_reg[0]/Q
                         net (fo=6, routed)           0.145     1.754    U_Uart/U_Tx/tick_count[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  U_Uart/U_Tx/tick_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    U_Uart/U_Tx/tick_count[0]_i_1__0_n_0
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    U_Uart/U_Tx/CLK
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Uart/U_Tx/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.892%)  route 0.159ns (46.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_Uart/U_Tx/CLK
    SLICE_X62Y22         FDCE                                         r  U_Uart/U_Tx/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Uart/U_Tx/data_count_reg[2]/Q
                         net (fo=4, routed)           0.159     1.768    U_Uart/U_Tx/data_count_reg_n_0_[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  U_Uart/U_Tx/tx_i_2/O
                         net (fo=1, routed)           0.000     1.813    U_Uart/U_Tx/tx_i_2_n_0
    SLICE_X63Y22         FDPE                                         r  U_Uart/U_Tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_Uart/U_Tx/CLK
    SLICE_X63Y22         FDPE                                         r  U_Uart/U_Tx/tx_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDPE (Hold_fdpe_C_D)         0.092     1.573    U_Uart/U_Tx/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_Uart/U_Tx/CLK
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Uart/U_Tx/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.168     1.777    U_Uart/U_Tx/tick_count[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I2_O)        0.042     1.819 r  U_Uart/U_Tx/tick_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    U_Uart/U_Tx/tick_count[2]_i_1__0_n_0
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    U_Uart/U_Tx/CLK
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.107     1.575    U_Uart/U_Tx/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.212ns (52.537%)  route 0.192ns (47.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y13         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.192     1.829    U_Uart/U_btn_Debounce/count_reg[0]
    SLICE_X60Y12         LUT5 (Prop_lut5_I2_O)        0.048     1.877 r  U_Uart/U_btn_Debounce/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    U_Uart/U_btn_Debounce/count_next[3]
    SLICE_X60Y12         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.987    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y12         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.131     1.620    U_Uart/U_btn_Debounce/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_Uart/U_Rx/tick_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.623%)  route 0.167ns (47.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.586     1.469    U_Uart/U_Rx/CLK
    SLICE_X63Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_Uart/U_Rx/tick_count_reg[4]/Q
                         net (fo=7, routed)           0.167     1.778    U_Uart/U_Rx/tick_count[4]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.823 r  U_Uart/U_Rx/tick_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.823    U_Uart/U_Rx/tick_count[4]_i_2_n_0
    SLICE_X63Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.982    U_Uart/U_Rx/CLK
    SLICE_X63Y20         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.091     1.560    U_Uart/U_Rx/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_Uart/U_Tx/CLK
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Uart/U_Tx/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.168     1.777    U_Uart/U_Tx/tick_count[1]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.822 r  U_Uart/U_Tx/tick_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    U_Uart/U_Tx/tick_count[1]_i_1__0_n_0
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    U_Uart/U_Tx/CLK
    SLICE_X63Y21         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.091     1.559    U_Uart/U_Tx/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.759%)  route 0.152ns (38.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.148     1.621 f  U_Uart/U_btn_Debounce/count_reg_reg[6]/Q
                         net (fo=7, routed)           0.152     1.773    U_Uart/U_btn_Debounce/count_reg[6]
    SLICE_X60Y15         LUT5 (Prop_lut5_I3_O)        0.098     1.871 r  U_Uart/U_btn_Debounce/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.871    U_Uart/U_btn_Debounce/tick_next
    SLICE_X60Y15         FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.858     1.985    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y15         FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.121     1.608    U_Uart/U_btn_Debounce/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.182%)  route 0.192ns (47.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y13         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.192     1.829    U_Uart/U_btn_Debounce/count_reg[0]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.874 r  U_Uart/U_btn_Debounce/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    U_Uart/U_btn_Debounce/count_next[2]
    SLICE_X60Y12         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.987    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y12         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.120     1.609    U_Uart/U_btn_Debounce/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   U_Uart/U_Rx/data_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   U_Uart/U_Rx/data_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   U_Uart/U_Rx/data_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   U_Uart/U_Rx/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   U_Uart/U_Rx/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   U_Uart/U_Rx/data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   U_Uart/U_Rx/data_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   U_Uart/U_Rx/data_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   U_Uart/U_Rx/data_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   U_Uart/U_Rx/data_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   U_Uart/U_Rx/data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   U_Uart/U_Rx/data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   U_Uart/U_Rx/data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   U_Uart/U_Rx/data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Uart/U_Tx/data_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Uart/U_Tx/data_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Uart/U_Tx/data_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Uart/U_Tx/data_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U_Uart/U_Tx/tx_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Uart/U_btn_Debounce/count_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Uart/U_btn_Debounce/count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Uart/U_btn_Debounce/tick_reg_reg/C



