{
  "module_name": "ravb.h",
  "hash_id": "96205f3b3dd051fdbc61801cd58789603f8ccd12090efaf6fd1277d1e716a378",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/renesas/ravb.h",
  "human_readable_source": " \n \n\n#ifndef __RAVB_H__\n#define __RAVB_H__\n\n#include <linux/interrupt.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/mdio-bitbang.h>\n#include <linux/netdevice.h>\n#include <linux/phy.h>\n#include <linux/platform_device.h>\n#include <linux/ptp_clock_kernel.h>\n\n#define BE_TX_RING_SIZE\t64\t \n#define BE_RX_RING_SIZE\t1024\t \n#define NC_TX_RING_SIZE\t64\t \n#define NC_RX_RING_SIZE\t64\t \n#define BE_TX_RING_MIN\t64\n#define BE_RX_RING_MIN\t64\n#define BE_TX_RING_MAX\t1024\n#define BE_RX_RING_MAX\t2048\n\n#define PKT_BUF_SZ\t1538\n\n \n#define RAVB_ALIGN\t128\n\n \n#define RAVB_TXTSTAMP_VALID\t0x00000001\t \n#define RAVB_TXTSTAMP_ENABLED\t0x00000010\t \n\n#define RAVB_RXTSTAMP_VALID\t0x00000001\t \n#define RAVB_RXTSTAMP_TYPE\t0x00000006\t \n#define RAVB_RXTSTAMP_TYPE_V2_L2_EVENT 0x00000002\n#define RAVB_RXTSTAMP_TYPE_ALL\t0x00000006\n#define RAVB_RXTSTAMP_ENABLED\t0x00000010\t \n\nenum ravb_reg {\n\t \n\tCCC\t= 0x0000,\n\tDBAT\t= 0x0004,\n\tDLR\t= 0x0008,\n\tCSR\t= 0x000C,\n\tCDAR0\t= 0x0010,\n\tCDAR1\t= 0x0014,\n\tCDAR2\t= 0x0018,\n\tCDAR3\t= 0x001C,\n\tCDAR4\t= 0x0020,\n\tCDAR5\t= 0x0024,\n\tCDAR6\t= 0x0028,\n\tCDAR7\t= 0x002C,\n\tCDAR8\t= 0x0030,\n\tCDAR9\t= 0x0034,\n\tCDAR10\t= 0x0038,\n\tCDAR11\t= 0x003C,\n\tCDAR12\t= 0x0040,\n\tCDAR13\t= 0x0044,\n\tCDAR14\t= 0x0048,\n\tCDAR15\t= 0x004C,\n\tCDAR16\t= 0x0050,\n\tCDAR17\t= 0x0054,\n\tCDAR18\t= 0x0058,\n\tCDAR19\t= 0x005C,\n\tCDAR20\t= 0x0060,\n\tCDAR21\t= 0x0064,\n\tESR\t= 0x0088,\n\tAPSR\t= 0x008C,\t \n\tRCR\t= 0x0090,\n\tRQC0\t= 0x0094,\n\tRQC1\t= 0x0098,\n\tRQC2\t= 0x009C,\n\tRQC3\t= 0x00A0,\n\tRQC4\t= 0x00A4,\n\tRPC\t= 0x00B0,\n\tRTC\t= 0x00B4,\t \n\tUFCW\t= 0x00BC,\n\tUFCS\t= 0x00C0,\n\tUFCV0\t= 0x00C4,\n\tUFCV1\t= 0x00C8,\n\tUFCV2\t= 0x00CC,\n\tUFCV3\t= 0x00D0,\n\tUFCV4\t= 0x00D4,\n\tUFCD0\t= 0x00E0,\n\tUFCD1\t= 0x00E4,\n\tUFCD2\t= 0x00E8,\n\tUFCD3\t= 0x00EC,\n\tUFCD4\t= 0x00F0,\n\tSFO\t= 0x00FC,\n\tSFP0\t= 0x0100,\n\tSFP1\t= 0x0104,\n\tSFP2\t= 0x0108,\n\tSFP3\t= 0x010C,\n\tSFP4\t= 0x0110,\n\tSFP5\t= 0x0114,\n\tSFP6\t= 0x0118,\n\tSFP7\t= 0x011C,\n\tSFP8\t= 0x0120,\n\tSFP9\t= 0x0124,\n\tSFP10\t= 0x0128,\n\tSFP11\t= 0x012C,\n\tSFP12\t= 0x0130,\n\tSFP13\t= 0x0134,\n\tSFP14\t= 0x0138,\n\tSFP15\t= 0x013C,\n\tSFP16\t= 0x0140,\n\tSFP17\t= 0x0144,\n\tSFP18\t= 0x0148,\n\tSFP19\t= 0x014C,\n\tSFP20\t= 0x0150,\n\tSFP21\t= 0x0154,\n\tSFP22\t= 0x0158,\n\tSFP23\t= 0x015C,\n\tSFP24\t= 0x0160,\n\tSFP25\t= 0x0164,\n\tSFP26\t= 0x0168,\n\tSFP27\t= 0x016C,\n\tSFP28\t= 0x0170,\n\tSFP29\t= 0x0174,\n\tSFP30\t= 0x0178,\n\tSFP31\t= 0x017C,\n\tSFM0\t= 0x01C0,\n\tSFM1\t= 0x01C4,\n\tTGC\t= 0x0300,\n\tTCCR\t= 0x0304,\n\tTSR\t= 0x0308,\n\tTFA0\t= 0x0310,\n\tTFA1\t= 0x0314,\n\tTFA2\t= 0x0318,\n\tCIVR0\t= 0x0320,\n\tCIVR1\t= 0x0324,\n\tCDVR0\t= 0x0328,\n\tCDVR1\t= 0x032C,\n\tCUL0\t= 0x0330,\n\tCUL1\t= 0x0334,\n\tCLL0\t= 0x0338,\n\tCLL1\t= 0x033C,\n\tDIC\t= 0x0350,\n\tDIS\t= 0x0354,\n\tEIC\t= 0x0358,\n\tEIS\t= 0x035C,\n\tRIC0\t= 0x0360,\n\tRIS0\t= 0x0364,\n\tRIC1\t= 0x0368,\n\tRIS1\t= 0x036C,\n\tRIC2\t= 0x0370,\n\tRIS2\t= 0x0374,\n\tTIC\t= 0x0378,\n\tTIS\t= 0x037C,\n\tISS\t= 0x0380,\n\tCIE\t= 0x0384,\t \n\tGCCR\t= 0x0390,\n\tGMTT\t= 0x0394,\n\tGPTC\t= 0x0398,\n\tGTI\t= 0x039C,\n\tGTO0\t= 0x03A0,\n\tGTO1\t= 0x03A4,\n\tGTO2\t= 0x03A8,\n\tGIC\t= 0x03AC,\n\tGIS\t= 0x03B0,\n\tGCPT\t= 0x03B4,\t \n\tGCT0\t= 0x03B8,\n\tGCT1\t= 0x03BC,\n\tGCT2\t= 0x03C0,\n\tGIE\t= 0x03CC,\t \n\tGID\t= 0x03D0,\t \n\tDIL\t= 0x0440,\t \n\tRIE0\t= 0x0460,\t \n\tRID0\t= 0x0464,\t \n\tRIE2\t= 0x0470,\t \n\tRID2\t= 0x0474,\t \n\tTIE\t= 0x0478,\t \n\tTID\t= 0x047c,\t \n\n\t \n\tECMR\t= 0x0500,\n\tRFLR\t= 0x0508,\n\tECSR\t= 0x0510,\n\tECSIPR\t= 0x0518,\n\tPIR\t= 0x0520,\n\tPSR\t= 0x0528,\n\tPIPR\t= 0x052c,\n\tCXR31\t= 0x0530,\t \n\tCXR35\t= 0x0540,\t \n\tMPR\t= 0x0558,\n\tPFTCR\t= 0x055c,\n\tPFRCR\t= 0x0560,\n\tGECMR\t= 0x05b0,\n\tMAHR\t= 0x05c0,\n\tMALR\t= 0x05c8,\n\tTROCR\t= 0x0700,\t \n\tCXR41\t= 0x0708,\t \n\tCXR42\t= 0x0710,\t \n\tCEFCR\t= 0x0740,\n\tFRECR\t= 0x0748,\n\tTSFRCR\t= 0x0750,\n\tTLFRCR\t= 0x0758,\n\tRFCR\t= 0x0760,\n\tMAFCR\t= 0x0778,\n\tCSR0    = 0x0800,\t \n};\n\n\n \n \nenum CCC_BIT {\n\tCCC_OPC\t\t= 0x00000003,\n\tCCC_OPC_RESET\t= 0x00000000,\n\tCCC_OPC_CONFIG\t= 0x00000001,\n\tCCC_OPC_OPERATION = 0x00000002,\n\tCCC_GAC\t\t= 0x00000080,\n\tCCC_DTSR\t= 0x00000100,\n\tCCC_CSEL\t= 0x00030000,\n\tCCC_CSEL_HPB\t= 0x00010000,\n\tCCC_CSEL_ETH_TX\t= 0x00020000,\n\tCCC_CSEL_GMII_REF = 0x00030000,\n\tCCC_LBME\t= 0x01000000,\n};\n\n \nenum CSR_BIT {\n\tCSR_OPS\t\t= 0x0000000F,\n\tCSR_OPS_RESET\t= 0x00000001,\n\tCSR_OPS_CONFIG\t= 0x00000002,\n\tCSR_OPS_OPERATION = 0x00000004,\n\tCSR_OPS_STANDBY\t= 0x00000008,\t \n\tCSR_DTS\t\t= 0x00000100,\n\tCSR_TPO0\t= 0x00010000,\n\tCSR_TPO1\t= 0x00020000,\n\tCSR_TPO2\t= 0x00040000,\n\tCSR_TPO3\t= 0x00080000,\n\tCSR_RPO\t\t= 0x00100000,\n};\n\n \nenum ESR_BIT {\n\tESR_EQN\t\t= 0x0000001F,\n\tESR_ET\t\t= 0x00000F00,\n\tESR_EIL\t\t= 0x00001000,\n};\n\n \nenum APSR_BIT {\n\tAPSR_MEMS\t= 0x00000002,\t \n\tAPSR_CMSW\t= 0x00000010,\n\tAPSR_RDM\t= 0x00002000,\n\tAPSR_TDM\t= 0x00004000,\n};\n\n \nenum RCR_BIT {\n\tRCR_EFFS\t= 0x00000001,\n\tRCR_ENCF\t= 0x00000002,\n\tRCR_ESF\t\t= 0x0000000C,\n\tRCR_ETS0\t= 0x00000010,\n\tRCR_ETS2\t= 0x00000020,\n\tRCR_RFCL\t= 0x1FFF0000,\n};\n\n \nenum RQC_BIT {\n\tRQC_RSM0\t= 0x00000003,\n\tRQC_UFCC0\t= 0x00000030,\n\tRQC_RSM1\t= 0x00000300,\n\tRQC_UFCC1\t= 0x00003000,\n\tRQC_RSM2\t= 0x00030000,\n\tRQC_UFCC2\t= 0x00300000,\n\tRQC_RSM3\t= 0x03000000,\n\tRQC_UFCC3\t= 0x30000000,\n};\n\n \nenum RPC_BIT {\n\tRPC_PCNT\t= 0x00000700,\n\tRPC_DCNT\t= 0x00FF0000,\n};\n\n \nenum UFCW_BIT {\n\tUFCW_WL0\t= 0x0000003F,\n\tUFCW_WL1\t= 0x00003F00,\n\tUFCW_WL2\t= 0x003F0000,\n\tUFCW_WL3\t= 0x3F000000,\n};\n\n \nenum UFCS_BIT {\n\tUFCS_SL0\t= 0x0000003F,\n\tUFCS_SL1\t= 0x00003F00,\n\tUFCS_SL2\t= 0x003F0000,\n\tUFCS_SL3\t= 0x3F000000,\n};\n\n \nenum UFCV_BIT {\n\tUFCV_CV0\t= 0x0000003F,\n\tUFCV_CV1\t= 0x00003F00,\n\tUFCV_CV2\t= 0x003F0000,\n\tUFCV_CV3\t= 0x3F000000,\n};\n\n \nenum UFCD_BIT {\n\tUFCD_DV0\t= 0x0000003F,\n\tUFCD_DV1\t= 0x00003F00,\n\tUFCD_DV2\t= 0x003F0000,\n\tUFCD_DV3\t= 0x3F000000,\n};\n\n \nenum SFO_BIT {\n\tSFO_FBP\t\t= 0x0000003F,\n};\n\n \nenum RTC_BIT {\n\tRTC_MFL0\t= 0x00000FFF,\n\tRTC_MFL1\t= 0x0FFF0000,\n};\n\n \nenum TGC_BIT {\n\tTGC_TSM0\t= 0x00000001,\n\tTGC_TSM1\t= 0x00000002,\n\tTGC_TSM2\t= 0x00000004,\n\tTGC_TSM3\t= 0x00000008,\n\tTGC_TQP\t\t= 0x00000030,\n\tTGC_TQP_NONAVB\t= 0x00000000,\n\tTGC_TQP_AVBMODE1 = 0x00000010,\n\tTGC_TQP_AVBMODE2 = 0x00000030,\n\tTGC_TBD0\t= 0x00000300,\n\tTGC_TBD1\t= 0x00003000,\n\tTGC_TBD2\t= 0x00030000,\n\tTGC_TBD3\t= 0x00300000,\n};\n\n \nenum TCCR_BIT {\n\tTCCR_TSRQ0\t= 0x00000001,\n\tTCCR_TSRQ1\t= 0x00000002,\n\tTCCR_TSRQ2\t= 0x00000004,\n\tTCCR_TSRQ3\t= 0x00000008,\n\tTCCR_TFEN\t= 0x00000100,\n\tTCCR_TFR\t= 0x00000200,\n};\n\n \nenum TSR_BIT {\n\tTSR_CCS0\t= 0x00000003,\n\tTSR_CCS1\t= 0x0000000C,\n\tTSR_TFFL\t= 0x00000700,\n};\n\n \nenum TFA2_BIT {\n\tTFA2_TSV\t= 0x0000FFFF,\n\tTFA2_TST\t= 0x03FF0000,\n};\n\n \nenum DIC_BIT {\n\tDIC_DPE1\t= 0x00000002,\n\tDIC_DPE2\t= 0x00000004,\n\tDIC_DPE3\t= 0x00000008,\n\tDIC_DPE4\t= 0x00000010,\n\tDIC_DPE5\t= 0x00000020,\n\tDIC_DPE6\t= 0x00000040,\n\tDIC_DPE7\t= 0x00000080,\n\tDIC_DPE8\t= 0x00000100,\n\tDIC_DPE9\t= 0x00000200,\n\tDIC_DPE10\t= 0x00000400,\n\tDIC_DPE11\t= 0x00000800,\n\tDIC_DPE12\t= 0x00001000,\n\tDIC_DPE13\t= 0x00002000,\n\tDIC_DPE14\t= 0x00004000,\n\tDIC_DPE15\t= 0x00008000,\n};\n\n \nenum DIS_BIT {\n\tDIS_DPF1\t= 0x00000002,\n\tDIS_DPF2\t= 0x00000004,\n\tDIS_DPF3\t= 0x00000008,\n\tDIS_DPF4\t= 0x00000010,\n\tDIS_DPF5\t= 0x00000020,\n\tDIS_DPF6\t= 0x00000040,\n\tDIS_DPF7\t= 0x00000080,\n\tDIS_DPF8\t= 0x00000100,\n\tDIS_DPF9\t= 0x00000200,\n\tDIS_DPF10\t= 0x00000400,\n\tDIS_DPF11\t= 0x00000800,\n\tDIS_DPF12\t= 0x00001000,\n\tDIS_DPF13\t= 0x00002000,\n\tDIS_DPF14\t= 0x00004000,\n\tDIS_DPF15\t= 0x00008000,\n};\n\n \nenum EIC_BIT {\n\tEIC_MREE\t= 0x00000001,\n\tEIC_MTEE\t= 0x00000002,\n\tEIC_QEE\t\t= 0x00000004,\n\tEIC_SEE\t\t= 0x00000008,\n\tEIC_CLLE0\t= 0x00000010,\n\tEIC_CLLE1\t= 0x00000020,\n\tEIC_CULE0\t= 0x00000040,\n\tEIC_CULE1\t= 0x00000080,\n\tEIC_TFFE\t= 0x00000100,\n};\n\n \nenum EIS_BIT {\n\tEIS_MREF\t= 0x00000001,\n\tEIS_MTEF\t= 0x00000002,\n\tEIS_QEF\t\t= 0x00000004,\n\tEIS_SEF\t\t= 0x00000008,\n\tEIS_CLLF0\t= 0x00000010,\n\tEIS_CLLF1\t= 0x00000020,\n\tEIS_CULF0\t= 0x00000040,\n\tEIS_CULF1\t= 0x00000080,\n\tEIS_TFFF\t= 0x00000100,\n\tEIS_QFS\t\t= 0x00010000,\n\tEIS_RESERVED\t= (GENMASK(31, 17) | GENMASK(15, 11)),\n};\n\n \nenum RIC0_BIT {\n\tRIC0_FRE0\t= 0x00000001,\n\tRIC0_FRE1\t= 0x00000002,\n\tRIC0_FRE2\t= 0x00000004,\n\tRIC0_FRE3\t= 0x00000008,\n\tRIC0_FRE4\t= 0x00000010,\n\tRIC0_FRE5\t= 0x00000020,\n\tRIC0_FRE6\t= 0x00000040,\n\tRIC0_FRE7\t= 0x00000080,\n\tRIC0_FRE8\t= 0x00000100,\n\tRIC0_FRE9\t= 0x00000200,\n\tRIC0_FRE10\t= 0x00000400,\n\tRIC0_FRE11\t= 0x00000800,\n\tRIC0_FRE12\t= 0x00001000,\n\tRIC0_FRE13\t= 0x00002000,\n\tRIC0_FRE14\t= 0x00004000,\n\tRIC0_FRE15\t= 0x00008000,\n\tRIC0_FRE16\t= 0x00010000,\n\tRIC0_FRE17\t= 0x00020000,\n};\n\n \nenum RIS0_BIT {\n\tRIS0_FRF0\t= 0x00000001,\n\tRIS0_FRF1\t= 0x00000002,\n\tRIS0_FRF2\t= 0x00000004,\n\tRIS0_FRF3\t= 0x00000008,\n\tRIS0_FRF4\t= 0x00000010,\n\tRIS0_FRF5\t= 0x00000020,\n\tRIS0_FRF6\t= 0x00000040,\n\tRIS0_FRF7\t= 0x00000080,\n\tRIS0_FRF8\t= 0x00000100,\n\tRIS0_FRF9\t= 0x00000200,\n\tRIS0_FRF10\t= 0x00000400,\n\tRIS0_FRF11\t= 0x00000800,\n\tRIS0_FRF12\t= 0x00001000,\n\tRIS0_FRF13\t= 0x00002000,\n\tRIS0_FRF14\t= 0x00004000,\n\tRIS0_FRF15\t= 0x00008000,\n\tRIS0_FRF16\t= 0x00010000,\n\tRIS0_FRF17\t= 0x00020000,\n\tRIS0_RESERVED\t= GENMASK(31, 18),\n};\n\n \nenum RIC1_BIT {\n\tRIC1_RFWE\t= 0x80000000,\n};\n\n \nenum RIS1_BIT {\n\tRIS1_RFWF\t= 0x80000000,\n};\n\n \nenum RIC2_BIT {\n\tRIC2_QFE0\t= 0x00000001,\n\tRIC2_QFE1\t= 0x00000002,\n\tRIC2_QFE2\t= 0x00000004,\n\tRIC2_QFE3\t= 0x00000008,\n\tRIC2_QFE4\t= 0x00000010,\n\tRIC2_QFE5\t= 0x00000020,\n\tRIC2_QFE6\t= 0x00000040,\n\tRIC2_QFE7\t= 0x00000080,\n\tRIC2_QFE8\t= 0x00000100,\n\tRIC2_QFE9\t= 0x00000200,\n\tRIC2_QFE10\t= 0x00000400,\n\tRIC2_QFE11\t= 0x00000800,\n\tRIC2_QFE12\t= 0x00001000,\n\tRIC2_QFE13\t= 0x00002000,\n\tRIC2_QFE14\t= 0x00004000,\n\tRIC2_QFE15\t= 0x00008000,\n\tRIC2_QFE16\t= 0x00010000,\n\tRIC2_QFE17\t= 0x00020000,\n\tRIC2_RFFE\t= 0x80000000,\n};\n\n \nenum RIS2_BIT {\n\tRIS2_QFF0\t= 0x00000001,\n\tRIS2_QFF1\t= 0x00000002,\n\tRIS2_QFF2\t= 0x00000004,\n\tRIS2_QFF3\t= 0x00000008,\n\tRIS2_QFF4\t= 0x00000010,\n\tRIS2_QFF5\t= 0x00000020,\n\tRIS2_QFF6\t= 0x00000040,\n\tRIS2_QFF7\t= 0x00000080,\n\tRIS2_QFF8\t= 0x00000100,\n\tRIS2_QFF9\t= 0x00000200,\n\tRIS2_QFF10\t= 0x00000400,\n\tRIS2_QFF11\t= 0x00000800,\n\tRIS2_QFF12\t= 0x00001000,\n\tRIS2_QFF13\t= 0x00002000,\n\tRIS2_QFF14\t= 0x00004000,\n\tRIS2_QFF15\t= 0x00008000,\n\tRIS2_QFF16\t= 0x00010000,\n\tRIS2_QFF17\t= 0x00020000,\n\tRIS2_RFFF\t= 0x80000000,\n\tRIS2_RESERVED\t= GENMASK(30, 18),\n};\n\n \nenum TIC_BIT {\n\tTIC_FTE0\t= 0x00000001,\t \n\tTIC_FTE1\t= 0x00000002,\t \n\tTIC_TFUE\t= 0x00000100,\n\tTIC_TFWE\t= 0x00000200,\n};\n\n \nenum TIS_BIT {\n\tTIS_FTF0\t= 0x00000001,\t \n\tTIS_FTF1\t= 0x00000002,\t \n\tTIS_TFUF\t= 0x00000100,\n\tTIS_TFWF\t= 0x00000200,\n\tTIS_RESERVED\t= (GENMASK(31, 20) | GENMASK(15, 12) | GENMASK(7, 4))\n};\n\n \nenum ISS_BIT {\n\tISS_FRS\t\t= 0x00000001,\t \n\tISS_FTS\t\t= 0x00000004,\t \n\tISS_ES\t\t= 0x00000040,\n\tISS_MS\t\t= 0x00000080,\n\tISS_TFUS\t= 0x00000100,\n\tISS_TFWS\t= 0x00000200,\n\tISS_RFWS\t= 0x00001000,\n\tISS_CGIS\t= 0x00002000,\n\tISS_DPS1\t= 0x00020000,\n\tISS_DPS2\t= 0x00040000,\n\tISS_DPS3\t= 0x00080000,\n\tISS_DPS4\t= 0x00100000,\n\tISS_DPS5\t= 0x00200000,\n\tISS_DPS6\t= 0x00400000,\n\tISS_DPS7\t= 0x00800000,\n\tISS_DPS8\t= 0x01000000,\n\tISS_DPS9\t= 0x02000000,\n\tISS_DPS10\t= 0x04000000,\n\tISS_DPS11\t= 0x08000000,\n\tISS_DPS12\t= 0x10000000,\n\tISS_DPS13\t= 0x20000000,\n\tISS_DPS14\t= 0x40000000,\n\tISS_DPS15\t= 0x80000000,\n};\n\n \nenum CIE_BIT {\n\tCIE_CRIE\t= 0x00000001,\n\tCIE_CTIE\t= 0x00000100,\n\tCIE_RQFM\t= 0x00010000,\n\tCIE_CL0M\t= 0x00020000,\n\tCIE_RFWL\t= 0x00040000,\n\tCIE_RFFL\t= 0x00080000,\n};\n\n \nenum GCCR_BIT {\n\tGCCR_TCR\t= 0x00000003,\n\tGCCR_TCR_NOREQ\t= 0x00000000,  \n\tGCCR_TCR_RESET\t= 0x00000001,  \n\tGCCR_TCR_CAPTURE = 0x00000003,  \n\tGCCR_LTO\t= 0x00000004,\n\tGCCR_LTI\t= 0x00000008,\n\tGCCR_LPTC\t= 0x00000010,\n\tGCCR_LMTT\t= 0x00000020,\n\tGCCR_TCSS\t= 0x00000300,\n\tGCCR_TCSS_GPTP\t= 0x00000000,\t \n\tGCCR_TCSS_ADJGPTP = 0x00000100,  \n\tGCCR_TCSS_AVTP\t= 0x00000200,\t \n};\n\n \nenum GTI_BIT {\n\tGTI_TIV\t\t= 0x0FFFFFFF,\n};\n\n#define GTI_TIV_MAX\tGTI_TIV\n#define GTI_TIV_MIN\t0x20\n\n \nenum GIC_BIT {\n\tGIC_PTCE\t= 0x00000001,\t \n\tGIC_PTME\t= 0x00000004,\n};\n\n \nenum GIS_BIT {\n\tGIS_PTCF\t= 0x00000001,\t \n\tGIS_PTMF\t= 0x00000004,\n\tGIS_RESERVED\t= GENMASK(15, 10),\n};\n\n \nenum GIE_BIT {\n\tGIE_PTCS\t= 0x00000001,\n\tGIE_PTOS\t= 0x00000002,\n\tGIE_PTMS0\t= 0x00000004,\n\tGIE_PTMS1\t= 0x00000008,\n\tGIE_PTMS2\t= 0x00000010,\n\tGIE_PTMS3\t= 0x00000020,\n\tGIE_PTMS4\t= 0x00000040,\n\tGIE_PTMS5\t= 0x00000080,\n\tGIE_PTMS6\t= 0x00000100,\n\tGIE_PTMS7\t= 0x00000200,\n\tGIE_ATCS0\t= 0x00010000,\n\tGIE_ATCS1\t= 0x00020000,\n\tGIE_ATCS2\t= 0x00040000,\n\tGIE_ATCS3\t= 0x00080000,\n\tGIE_ATCS4\t= 0x00100000,\n\tGIE_ATCS5\t= 0x00200000,\n\tGIE_ATCS6\t= 0x00400000,\n\tGIE_ATCS7\t= 0x00800000,\n\tGIE_ATCS8\t= 0x01000000,\n\tGIE_ATCS9\t= 0x02000000,\n\tGIE_ATCS10\t= 0x04000000,\n\tGIE_ATCS11\t= 0x08000000,\n\tGIE_ATCS12\t= 0x10000000,\n\tGIE_ATCS13\t= 0x20000000,\n\tGIE_ATCS14\t= 0x40000000,\n\tGIE_ATCS15\t= 0x80000000,\n};\n\n \nenum GID_BIT {\n\tGID_PTCD\t= 0x00000001,\n\tGID_PTOD\t= 0x00000002,\n\tGID_PTMD0\t= 0x00000004,\n\tGID_PTMD1\t= 0x00000008,\n\tGID_PTMD2\t= 0x00000010,\n\tGID_PTMD3\t= 0x00000020,\n\tGID_PTMD4\t= 0x00000040,\n\tGID_PTMD5\t= 0x00000080,\n\tGID_PTMD6\t= 0x00000100,\n\tGID_PTMD7\t= 0x00000200,\n\tGID_ATCD0\t= 0x00010000,\n\tGID_ATCD1\t= 0x00020000,\n\tGID_ATCD2\t= 0x00040000,\n\tGID_ATCD3\t= 0x00080000,\n\tGID_ATCD4\t= 0x00100000,\n\tGID_ATCD5\t= 0x00200000,\n\tGID_ATCD6\t= 0x00400000,\n\tGID_ATCD7\t= 0x00800000,\n\tGID_ATCD8\t= 0x01000000,\n\tGID_ATCD9\t= 0x02000000,\n\tGID_ATCD10\t= 0x04000000,\n\tGID_ATCD11\t= 0x08000000,\n\tGID_ATCD12\t= 0x10000000,\n\tGID_ATCD13\t= 0x20000000,\n\tGID_ATCD14\t= 0x40000000,\n\tGID_ATCD15\t= 0x80000000,\n};\n\n \nenum RIE0_BIT {\n\tRIE0_FRS0\t= 0x00000001,\n\tRIE0_FRS1\t= 0x00000002,\n\tRIE0_FRS2\t= 0x00000004,\n\tRIE0_FRS3\t= 0x00000008,\n\tRIE0_FRS4\t= 0x00000010,\n\tRIE0_FRS5\t= 0x00000020,\n\tRIE0_FRS6\t= 0x00000040,\n\tRIE0_FRS7\t= 0x00000080,\n\tRIE0_FRS8\t= 0x00000100,\n\tRIE0_FRS9\t= 0x00000200,\n\tRIE0_FRS10\t= 0x00000400,\n\tRIE0_FRS11\t= 0x00000800,\n\tRIE0_FRS12\t= 0x00001000,\n\tRIE0_FRS13\t= 0x00002000,\n\tRIE0_FRS14\t= 0x00004000,\n\tRIE0_FRS15\t= 0x00008000,\n\tRIE0_FRS16\t= 0x00010000,\n\tRIE0_FRS17\t= 0x00020000,\n};\n\n \nenum RID0_BIT {\n\tRID0_FRD0\t= 0x00000001,\n\tRID0_FRD1\t= 0x00000002,\n\tRID0_FRD2\t= 0x00000004,\n\tRID0_FRD3\t= 0x00000008,\n\tRID0_FRD4\t= 0x00000010,\n\tRID0_FRD5\t= 0x00000020,\n\tRID0_FRD6\t= 0x00000040,\n\tRID0_FRD7\t= 0x00000080,\n\tRID0_FRD8\t= 0x00000100,\n\tRID0_FRD9\t= 0x00000200,\n\tRID0_FRD10\t= 0x00000400,\n\tRID0_FRD11\t= 0x00000800,\n\tRID0_FRD12\t= 0x00001000,\n\tRID0_FRD13\t= 0x00002000,\n\tRID0_FRD14\t= 0x00004000,\n\tRID0_FRD15\t= 0x00008000,\n\tRID0_FRD16\t= 0x00010000,\n\tRID0_FRD17\t= 0x00020000,\n};\n\n \nenum RIE2_BIT {\n\tRIE2_QFS0\t= 0x00000001,\n\tRIE2_QFS1\t= 0x00000002,\n\tRIE2_QFS2\t= 0x00000004,\n\tRIE2_QFS3\t= 0x00000008,\n\tRIE2_QFS4\t= 0x00000010,\n\tRIE2_QFS5\t= 0x00000020,\n\tRIE2_QFS6\t= 0x00000040,\n\tRIE2_QFS7\t= 0x00000080,\n\tRIE2_QFS8\t= 0x00000100,\n\tRIE2_QFS9\t= 0x00000200,\n\tRIE2_QFS10\t= 0x00000400,\n\tRIE2_QFS11\t= 0x00000800,\n\tRIE2_QFS12\t= 0x00001000,\n\tRIE2_QFS13\t= 0x00002000,\n\tRIE2_QFS14\t= 0x00004000,\n\tRIE2_QFS15\t= 0x00008000,\n\tRIE2_QFS16\t= 0x00010000,\n\tRIE2_QFS17\t= 0x00020000,\n\tRIE2_RFFS\t= 0x80000000,\n};\n\n \nenum RID2_BIT {\n\tRID2_QFD0\t= 0x00000001,\n\tRID2_QFD1\t= 0x00000002,\n\tRID2_QFD2\t= 0x00000004,\n\tRID2_QFD3\t= 0x00000008,\n\tRID2_QFD4\t= 0x00000010,\n\tRID2_QFD5\t= 0x00000020,\n\tRID2_QFD6\t= 0x00000040,\n\tRID2_QFD7\t= 0x00000080,\n\tRID2_QFD8\t= 0x00000100,\n\tRID2_QFD9\t= 0x00000200,\n\tRID2_QFD10\t= 0x00000400,\n\tRID2_QFD11\t= 0x00000800,\n\tRID2_QFD12\t= 0x00001000,\n\tRID2_QFD13\t= 0x00002000,\n\tRID2_QFD14\t= 0x00004000,\n\tRID2_QFD15\t= 0x00008000,\n\tRID2_QFD16\t= 0x00010000,\n\tRID2_QFD17\t= 0x00020000,\n\tRID2_RFFD\t= 0x80000000,\n};\n\n \nenum TIE_BIT {\n\tTIE_FTS0\t= 0x00000001,\n\tTIE_FTS1\t= 0x00000002,\n\tTIE_FTS2\t= 0x00000004,\n\tTIE_FTS3\t= 0x00000008,\n\tTIE_TFUS\t= 0x00000100,\n\tTIE_TFWS\t= 0x00000200,\n\tTIE_MFUS\t= 0x00000400,\n\tTIE_MFWS\t= 0x00000800,\n\tTIE_TDPS0\t= 0x00010000,\n\tTIE_TDPS1\t= 0x00020000,\n\tTIE_TDPS2\t= 0x00040000,\n\tTIE_TDPS3\t= 0x00080000,\n};\n\n \nenum TID_BIT {\n\tTID_FTD0\t= 0x00000001,\n\tTID_FTD1\t= 0x00000002,\n\tTID_FTD2\t= 0x00000004,\n\tTID_FTD3\t= 0x00000008,\n\tTID_TFUD\t= 0x00000100,\n\tTID_TFWD\t= 0x00000200,\n\tTID_MFUD\t= 0x00000400,\n\tTID_MFWD\t= 0x00000800,\n\tTID_TDPD0\t= 0x00010000,\n\tTID_TDPD1\t= 0x00020000,\n\tTID_TDPD2\t= 0x00040000,\n\tTID_TDPD3\t= 0x00080000,\n};\n\n \nenum ECMR_BIT {\n\tECMR_PRM\t= 0x00000001,\n\tECMR_DM\t\t= 0x00000002,\n\tECMR_TE\t\t= 0x00000020,\n\tECMR_RE\t\t= 0x00000040,\n\tECMR_MPDE\t= 0x00000200,\n\tECMR_TXF\t= 0x00010000,\t \n\tECMR_RXF\t= 0x00020000,\n\tECMR_PFR\t= 0x00040000,\n\tECMR_ZPF\t= 0x00080000,\t \n\tECMR_RZPF\t= 0x00100000,\n\tECMR_DPAD\t= 0x00200000,\n\tECMR_RCSC\t= 0x00800000,\n\tECMR_RCPT\t= 0x02000000,\t \n\tECMR_TRCCM\t= 0x04000000,\n};\n\n \nenum ECSR_BIT {\n\tECSR_ICD\t= 0x00000001,\n\tECSR_MPD\t= 0x00000002,\n\tECSR_LCHNG\t= 0x00000004,\n\tECSR_PHYI\t= 0x00000008,\n\tECSR_PFRI\t= 0x00000010,\t \n};\n\n \nenum ECSIPR_BIT {\n\tECSIPR_ICDIP\t= 0x00000001,\n\tECSIPR_MPDIP\t= 0x00000002,\n\tECSIPR_LCHNGIP\t= 0x00000004,\n};\n\n \nenum PIR_BIT {\n\tPIR_MDC\t\t= 0x00000001,\n\tPIR_MMD\t\t= 0x00000002,\n\tPIR_MDO\t\t= 0x00000004,\n\tPIR_MDI\t\t= 0x00000008,\n};\n\n \nenum PSR_BIT {\n\tPSR_LMON\t= 0x00000001,\n};\n\n \nenum PIPR_BIT {\n\tPIPR_PHYIP\t= 0x00000001,\n};\n\n \nenum MPR_BIT {\n\tMPR_MP\t\t= 0x0000ffff,\n};\n\n \nenum GECMR_BIT {\n\tGECMR_SPEED\t\t= 0x00000001,\n\tGECMR_SPEED_100\t\t= 0x00000000,\n\tGECMR_SPEED_1000\t= 0x00000001,\n\tGBETH_GECMR_SPEED\t= 0x00000030,\n\tGBETH_GECMR_SPEED_10\t= 0x00000000,\n\tGBETH_GECMR_SPEED_100\t= 0x00000010,\n\tGBETH_GECMR_SPEED_1000\t= 0x00000020,\n};\n\n \nstruct ravb_desc {\n\t__le16 ds;\t \n\tu8 cc;\t\t \n\tu8 die_dt;\t \n\t__le32 dptr;\t \n};\n\n#define DPTR_ALIGN\t4\t \n\nenum DIE_DT {\n\t \n\tDT_FMID\t\t= 0x40,\n\tDT_FSTART\t= 0x50,\n\tDT_FEND\t\t= 0x60,\n\tDT_FSINGLE\t= 0x70,\n\t \n\tDT_LINK\t\t= 0x80,\n\tDT_LINKFIX\t= 0x90,\n\tDT_EOS\t\t= 0xa0,\n\t \n\tDT_FEMPTY\t= 0xc0,\n\tDT_FEMPTY_IS\t= 0xd0,\n\tDT_FEMPTY_IC\t= 0xe0,\n\tDT_FEMPTY_ND\t= 0xf0,\n\tDT_LEMPTY\t= 0x20,\n\tDT_EEMPTY\t= 0x30,\n};\n\nstruct ravb_rx_desc {\n\t__le16 ds_cc;\t \n\tu8 msc;\t\t \n\tu8 die_dt;\t \n\t__le32 dptr;\t \n};\n\nstruct ravb_ex_rx_desc {\n\t__le16 ds_cc;\t \n\tu8 msc;\t\t \n\tu8 die_dt;\t \n\t__le32 dptr;\t \n\t__le32 ts_n;\t \n\t__le32 ts_sl;\t \n\t__le16 ts_sh;\t \n\t__le16 res;\t \n};\n\nenum RX_DS_CC_BIT {\n\tRX_DS\t\t= 0x0fff,  \n\tRX_TR\t\t= 0x1000,  \n\tRX_EI\t\t= 0x2000,  \n\tRX_PS\t\t= 0xc000,  \n};\n\n \nenum MSC_BIT {\n\tMSC_CRC\t\t= 0x01,  \n\tMSC_RFE\t\t= 0x02,  \n\tMSC_RTSF\t= 0x04,  \n\tMSC_RTLF\t= 0x08,  \n\tMSC_FRE\t\t= 0x10,  \n\tMSC_CRL\t\t= 0x20,  \n\tMSC_CEEF\t= 0x40,  \n\tMSC_MC\t\t= 0x80,  \n};\n\nstruct ravb_tx_desc {\n\t__le16 ds_tagl;\t \n\tu8 tagh_tsr;\t \n\tu8 die_dt;\t \n\t__le32 dptr;\t \n};\n\nenum TX_DS_TAGL_BIT {\n\tTX_DS\t\t= 0x0fff,  \n\tTX_TAGL\t\t= 0xf000,  \n};\n\nenum TX_TAGH_TSR_BIT {\n\tTX_TAGH\t\t= 0x3f,  \n\tTX_TSR\t\t= 0x40,  \n};\nenum RAVB_QUEUE {\n\tRAVB_BE = 0,\t \n\tRAVB_NC,\t \n};\n\nenum CXR31_BIT {\n\tCXR31_SEL_LINK0\t= 0x00000001,\n\tCXR31_SEL_LINK1\t= 0x00000008,\n};\n\nenum CXR35_BIT {\n\tCXR35_SEL_XMII\t\t= 0x00000003,\n\tCXR35_SEL_XMII_RGMII\t= 0x00000000,\n\tCXR35_SEL_XMII_MII\t= 0x00000002,\n\tCXR35_HALFCYC_CLKSW\t= 0xffff0000,\n};\n\nenum CSR0_BIT {\n\tCSR0_TPE\t= 0x00000010,\n\tCSR0_RPE\t= 0x00000020,\n};\n\n#define DBAT_ENTRY_NUM\t22\n#define RX_QUEUE_OFFSET\t4\n#define NUM_RX_QUEUE\t2\n#define NUM_TX_QUEUE\t2\n\n#define RX_BUF_SZ\t(2048 - ETH_FCS_LEN + sizeof(__sum16))\n\n#define GBETH_RX_BUFF_MAX 8192\n#define GBETH_RX_DESC_DATA_SIZE 4080\n\nstruct ravb_tstamp_skb {\n\tstruct list_head list;\n\tstruct sk_buff *skb;\n\tu16 tag;\n};\n\nstruct ravb_ptp_perout {\n\tu32 target;\n\tu32 period;\n};\n\n#define N_EXT_TS\t1\n#define N_PER_OUT\t1\n\nstruct ravb_ptp {\n\tstruct ptp_clock *clock;\n\tstruct ptp_clock_info info;\n\tu32 default_addend;\n\tu32 current_addend;\n\tint extts[N_EXT_TS];\n\tstruct ravb_ptp_perout perout[N_PER_OUT];\n};\n\nstruct ravb_hw_info {\n\tvoid (*rx_ring_free)(struct net_device *ndev, int q);\n\tvoid (*rx_ring_format)(struct net_device *ndev, int q);\n\tvoid *(*alloc_rx_desc)(struct net_device *ndev, int q);\n\tbool (*receive)(struct net_device *ndev, int *quota, int q);\n\tvoid (*set_rate)(struct net_device *ndev);\n\tint (*set_feature)(struct net_device *ndev, netdev_features_t features);\n\tint (*dmac_init)(struct net_device *ndev);\n\tvoid (*emac_init)(struct net_device *ndev);\n\tconst char (*gstrings_stats)[ETH_GSTRING_LEN];\n\tsize_t gstrings_size;\n\tnetdev_features_t net_hw_features;\n\tnetdev_features_t net_features;\n\tint stats_len;\n\tsize_t max_rx_len;\n\tu32 tccr_mask;\n\tu32 rx_max_buf_size;\n\tunsigned aligned_tx: 1;\n\n\t \n\tunsigned internal_delay:1;\t \n\tunsigned tx_counters:1;\t\t \n\tunsigned carrier_counters:1;\t \n\tunsigned multi_irqs:1;\t\t \n\tunsigned irq_en_dis:1;\t\t \n\tunsigned err_mgmt_irqs:1;\t \n\tunsigned gptp:1;\t\t \n\tunsigned ccc_gac:1;\t\t \n\tunsigned gptp_ref_clk:1;\t \n\tunsigned nc_queues:1;\t\t \n\tunsigned magic_pkt:1;\t\t \n\tunsigned half_duplex:1;\t\t \n};\n\nstruct ravb_private {\n\tstruct net_device *ndev;\n\tstruct platform_device *pdev;\n\tvoid __iomem *addr;\n\tstruct clk *clk;\n\tstruct clk *refclk;\n\tstruct clk *gptp_clk;\n\tstruct mdiobb_ctrl mdiobb;\n\tu32 num_rx_ring[NUM_RX_QUEUE];\n\tu32 num_tx_ring[NUM_TX_QUEUE];\n\tu32 desc_bat_size;\n\tdma_addr_t desc_bat_dma;\n\tstruct ravb_desc *desc_bat;\n\tdma_addr_t rx_desc_dma[NUM_RX_QUEUE];\n\tdma_addr_t tx_desc_dma[NUM_TX_QUEUE];\n\tstruct ravb_rx_desc *gbeth_rx_ring;\n\tstruct ravb_ex_rx_desc *rx_ring[NUM_RX_QUEUE];\n\tstruct ravb_tx_desc *tx_ring[NUM_TX_QUEUE];\n\tvoid *tx_align[NUM_TX_QUEUE];\n\tstruct sk_buff *rx_1st_skb;\n\tstruct sk_buff **rx_skb[NUM_RX_QUEUE];\n\tstruct sk_buff **tx_skb[NUM_TX_QUEUE];\n\tu32 rx_over_errors;\n\tu32 rx_fifo_errors;\n\tstruct net_device_stats stats[NUM_RX_QUEUE];\n\tu32 tstamp_tx_ctrl;\n\tu32 tstamp_rx_ctrl;\n\tstruct list_head ts_skb_list;\n\tu32 ts_skb_tag;\n\tstruct ravb_ptp ptp;\n\tspinlock_t lock;\t\t \n\tu32 cur_rx[NUM_RX_QUEUE];\t \n\tu32 dirty_rx[NUM_RX_QUEUE];\t \n\tu32 cur_tx[NUM_TX_QUEUE];\n\tu32 dirty_tx[NUM_TX_QUEUE];\n\tstruct napi_struct napi[NUM_RX_QUEUE];\n\tstruct work_struct work;\n\t \n\tstruct mii_bus *mii_bus;\t \n\tint link;\n\tphy_interface_t phy_interface;\n\tint msg_enable;\n\tint speed;\n\tint emac_irq;\n\tint erra_irq;\n\tint mgmta_irq;\n\tint rx_irqs[NUM_RX_QUEUE];\n\tint tx_irqs[NUM_TX_QUEUE];\n\n\tunsigned no_avb_link:1;\n\tunsigned avb_link_active_low:1;\n\tunsigned wol_enabled:1;\n\tunsigned rxcidm:1;\t\t \n\tunsigned txcidm:1;\t\t \n\tunsigned rgmii_override:1;\t \n\tunsigned int num_tx_desc;\t \n\n\tint duplex;\n\n\tconst struct ravb_hw_info *info;\n\tstruct reset_control *rstc;\n};\n\nstatic inline u32 ravb_read(struct net_device *ndev, enum ravb_reg reg)\n{\n\tstruct ravb_private *priv = netdev_priv(ndev);\n\n\treturn ioread32(priv->addr + reg);\n}\n\nstatic inline void ravb_write(struct net_device *ndev, u32 data,\n\t\t\t      enum ravb_reg reg)\n{\n\tstruct ravb_private *priv = netdev_priv(ndev);\n\n\tiowrite32(data, priv->addr + reg);\n}\n\nvoid ravb_modify(struct net_device *ndev, enum ravb_reg reg, u32 clear,\n\t\t u32 set);\nint ravb_wait(struct net_device *ndev, enum ravb_reg reg, u32 mask, u32 value);\n\nvoid ravb_ptp_interrupt(struct net_device *ndev);\nvoid ravb_ptp_init(struct net_device *ndev, struct platform_device *pdev);\nvoid ravb_ptp_stop(struct net_device *ndev);\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}