---
title: "Credits"
weight: 200
---

# IHP 130nm work funded by

<a href="https://swisschips.ethz.ch/" target="_blank">>
  <img src="/images/logos/swisschips.png" alt="Swisschips" />
</a>

# GF180MCU work funded by

<a href="https://www.tillitis.se/"> <img src="/images/tillitis.png" alt="Tillitis"> </a>
<a href="https://wit.com"> <img src="/images/WIT.png" alt="WIT"> </a>

# GF180MCU runs sponsored by
<a href="https://wafer.space"> <img src="/images/waferspace.webp" alt="wafer.space"> </a>

# SKY130 early bird sponsored by

<a href="https://chipfoundry.io"> <img src="/images/chipfoundry.png" alt="ChipFoundry"> </a>

# Chip imaging by

<a href="https://texplained.com"> <img src="/images/texplained.jpg" alt="Texplained"> </a>

# Team

Tiny Tapeout would not be possible without a lot of people helping. We would especially like to thank:

* Uri Shaked for [Wokwi](https://wokwi.com/) development and lots more
* [Patrick Deegan](https://psychogenic.com/) for PCBs, software, documentation, SpASICs and lots more
* [Sylvain Munaut](https://twitter.com/tnt) for help with scan chain improvements
* [Tim Edwards](https://www.linkedin.com/in/tim-edwards-4376a18/) and [Harald Pretl](https://www.linkedin.com/in/harald-pretl-4911ba10/) for ASIC expertise
* [Alexander Mordvintsev](https://znah.net/) for the [GDS simulation](https://znah.net/tt09/)
* [Mike Thompson](https://www.linkedin.com/in/michael-thompson-0a581a/) and [Mitch Bailey](https://www.linkedin.com/in/mitch-bailey-8ba0b45/) for verification expertise
* [Jix](https://twitter.com/jix_) for formal verification support
* [Proppy](https://twitter.com/proppy) for help with GitHub actions
* [Maximo Balestrini](https://twitter.com/maxiborga) for all the amazing renders and the interactive GDS viewer
* James Rosenthal for coming up with digital design examples
* Jeremy Birch for help with STA
* All the people who took part in [Tiny Tapeout 1](/chips/tt01) and volunteered time to improve docs and test the flow
* The team at [YosysHQ](https://www.yosyshq.com/) and all the other open source EDA tool makers
* Jeff and the [Efabless Team](https://efabless.com/) for running the shuttles and providing OpenLane and sponsorship
* [Tim Ansell and Google](https://www.youtube.com/watch?v=EczW2IWdnOM) for supporting the open source silicon movement
* [Zero to ASIC course](https://zerotoasiccourse.com/) community for all your support
* [Electronic Cats](https://electroniccats.com/) for their support in the translation into Spanish
* [Salik Abbasi](https://www.instagram.com/salikabbasi/) for the intro animation on the videos
