// Seed: 3860851359
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  inout wire id_1;
  parameter id_14 = 1, id_15 = {id_8{-1}};
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4
    , id_9,
    input wire id_5,
    input wand id_6,
    output supply0 id_7
);
  initial begin : LABEL_0
  end
  xor primCall (id_7, id_9, id_3, id_6, id_4);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
