#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct 28 15:25:55 2023
# Process ID: 6692
# Current directory: D:/semester/7th sem/davinci/testing/Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3028 D:\semester\7th sem\davinci\testing\Processor\Processor.xpr
# Log file: D:/semester/7th sem/davinci/testing/Processor/vivado.log
# Journal file: D:/semester/7th sem/davinci/testing/Processor\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
start_gui
open_project {D:/semester/7th sem/davinci/testing/Processor/Processor.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/semester/7th sem/davinci/testing/Processor/Processor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.914 ; gain = 253.664
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'TB_Processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1817.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1941.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2040.438 ; gain = 567.719
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/display.mem'
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/inst.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj TB_Processor_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module DFlipFlop_100
INFO: [VRFC 10-311] analyzing module DFlipFlop_101
INFO: [VRFC 10-311] analyzing module DFlipFlop_102
INFO: [VRFC 10-311] analyzing module DFlipFlop_103
INFO: [VRFC 10-311] analyzing module DFlipFlop_104
INFO: [VRFC 10-311] analyzing module DFlipFlop_105
INFO: [VRFC 10-311] analyzing module DFlipFlop_106
INFO: [VRFC 10-311] analyzing module DFlipFlop_107
INFO: [VRFC 10-311] analyzing module DFlipFlop_108
INFO: [VRFC 10-311] analyzing module DFlipFlop_109
INFO: [VRFC 10-311] analyzing module DFlipFlop_110
INFO: [VRFC 10-311] analyzing module DFlipFlop_111
INFO: [VRFC 10-311] analyzing module DFlipFlop_112
INFO: [VRFC 10-311] analyzing module DFlipFlop_113
INFO: [VRFC 10-311] analyzing module DFlipFlop_114
INFO: [VRFC 10-311] analyzing module DFlipFlop_115
INFO: [VRFC 10-311] analyzing module DFlipFlop_116
INFO: [VRFC 10-311] analyzing module DFlipFlop_117
INFO: [VRFC 10-311] analyzing module DFlipFlop_118
INFO: [VRFC 10-311] analyzing module DFlipFlop_119
INFO: [VRFC 10-311] analyzing module DFlipFlop_120
INFO: [VRFC 10-311] analyzing module DFlipFlop_121
INFO: [VRFC 10-311] analyzing module DFlipFlop_122
INFO: [VRFC 10-311] analyzing module DFlipFlop_123
INFO: [VRFC 10-311] analyzing module DFlipFlop_124
INFO: [VRFC 10-311] analyzing module DFlipFlop_125
INFO: [VRFC 10-311] analyzing module DFlipFlop_126
INFO: [VRFC 10-311] analyzing module DFlipFlop_127
INFO: [VRFC 10-311] analyzing module DFlipFlop_128
INFO: [VRFC 10-311] analyzing module DFlipFlop_129
INFO: [VRFC 10-311] analyzing module DFlipFlop_130
INFO: [VRFC 10-311] analyzing module DFlipFlop_163
INFO: [VRFC 10-311] analyzing module DFlipFlop_164
INFO: [VRFC 10-311] analyzing module DFlipFlop_165
INFO: [VRFC 10-311] analyzing module DFlipFlop_166
INFO: [VRFC 10-311] analyzing module DFlipFlop_167
INFO: [VRFC 10-311] analyzing module DFlipFlop_168
INFO: [VRFC 10-311] analyzing module DFlipFlop_169
INFO: [VRFC 10-311] analyzing module DFlipFlop_170
INFO: [VRFC 10-311] analyzing module DFlipFlop_171
INFO: [VRFC 10-311] analyzing module DFlipFlop_172
INFO: [VRFC 10-311] analyzing module DFlipFlop_173
INFO: [VRFC 10-311] analyzing module DFlipFlop_174
INFO: [VRFC 10-311] analyzing module DFlipFlop_175
INFO: [VRFC 10-311] analyzing module DFlipFlop_176
INFO: [VRFC 10-311] analyzing module DFlipFlop_177
INFO: [VRFC 10-311] analyzing module DFlipFlop_178
INFO: [VRFC 10-311] analyzing module DFlipFlop_179
INFO: [VRFC 10-311] analyzing module DFlipFlop_180
INFO: [VRFC 10-311] analyzing module DFlipFlop_181
INFO: [VRFC 10-311] analyzing module DFlipFlop_182
INFO: [VRFC 10-311] analyzing module DFlipFlop_183
INFO: [VRFC 10-311] analyzing module DFlipFlop_184
INFO: [VRFC 10-311] analyzing module DFlipFlop_185
INFO: [VRFC 10-311] analyzing module DFlipFlop_186
INFO: [VRFC 10-311] analyzing module DFlipFlop_187
INFO: [VRFC 10-311] analyzing module DFlipFlop_188
INFO: [VRFC 10-311] analyzing module DFlipFlop_189
INFO: [VRFC 10-311] analyzing module DFlipFlop_190
INFO: [VRFC 10-311] analyzing module DFlipFlop_191
INFO: [VRFC 10-311] analyzing module DFlipFlop_192
INFO: [VRFC 10-311] analyzing module DFlipFlop_193
INFO: [VRFC 10-311] analyzing module DFlipFlop_194
INFO: [VRFC 10-311] analyzing module DFlipFlop_227
INFO: [VRFC 10-311] analyzing module DFlipFlop_228
INFO: [VRFC 10-311] analyzing module DFlipFlop_229
INFO: [VRFC 10-311] analyzing module DFlipFlop_230
INFO: [VRFC 10-311] analyzing module DFlipFlop_231
INFO: [VRFC 10-311] analyzing module DFlipFlop_232
INFO: [VRFC 10-311] analyzing module DFlipFlop_233
INFO: [VRFC 10-311] analyzing module DFlipFlop_234
INFO: [VRFC 10-311] analyzing module DFlipFlop_235
INFO: [VRFC 10-311] analyzing module DFlipFlop_236
INFO: [VRFC 10-311] analyzing module DFlipFlop_237
INFO: [VRFC 10-311] analyzing module DFlipFlop_238
INFO: [VRFC 10-311] analyzing module DFlipFlop_239
INFO: [VRFC 10-311] analyzing module DFlipFlop_240
INFO: [VRFC 10-311] analyzing module DFlipFlop_241
INFO: [VRFC 10-311] analyzing module DFlipFlop_242
INFO: [VRFC 10-311] analyzing module DFlipFlop_243
INFO: [VRFC 10-311] analyzing module DFlipFlop_244
INFO: [VRFC 10-311] analyzing module DFlipFlop_245
INFO: [VRFC 10-311] analyzing module DFlipFlop_246
INFO: [VRFC 10-311] analyzing module DFlipFlop_247
INFO: [VRFC 10-311] analyzing module DFlipFlop_248
INFO: [VRFC 10-311] analyzing module DFlipFlop_249
INFO: [VRFC 10-311] analyzing module DFlipFlop_250
INFO: [VRFC 10-311] analyzing module DFlipFlop_251
INFO: [VRFC 10-311] analyzing module DFlipFlop_252
INFO: [VRFC 10-311] analyzing module DFlipFlop_253
INFO: [VRFC 10-311] analyzing module DFlipFlop_254
INFO: [VRFC 10-311] analyzing module DFlipFlop_255
INFO: [VRFC 10-311] analyzing module DFlipFlop_256
INFO: [VRFC 10-311] analyzing module DFlipFlop_257
INFO: [VRFC 10-311] analyzing module DFlipFlop_258
INFO: [VRFC 10-311] analyzing module DFlipFlop_291
INFO: [VRFC 10-311] analyzing module DFlipFlop_292
INFO: [VRFC 10-311] analyzing module DFlipFlop_293
INFO: [VRFC 10-311] analyzing module DFlipFlop_294
INFO: [VRFC 10-311] analyzing module DFlipFlop_295
INFO: [VRFC 10-311] analyzing module DFlipFlop_296
INFO: [VRFC 10-311] analyzing module DFlipFlop_297
INFO: [VRFC 10-311] analyzing module DFlipFlop_298
INFO: [VRFC 10-311] analyzing module DFlipFlop_299
INFO: [VRFC 10-311] analyzing module DFlipFlop_300
INFO: [VRFC 10-311] analyzing module DFlipFlop_301
INFO: [VRFC 10-311] analyzing module DFlipFlop_302
INFO: [VRFC 10-311] analyzing module DFlipFlop_303
INFO: [VRFC 10-311] analyzing module DFlipFlop_304
INFO: [VRFC 10-311] analyzing module DFlipFlop_305
INFO: [VRFC 10-311] analyzing module DFlipFlop_306
INFO: [VRFC 10-311] analyzing module DFlipFlop_307
INFO: [VRFC 10-311] analyzing module DFlipFlop_308
INFO: [VRFC 10-311] analyzing module DFlipFlop_309
INFO: [VRFC 10-311] analyzing module DFlipFlop_310
INFO: [VRFC 10-311] analyzing module DFlipFlop_311
INFO: [VRFC 10-311] analyzing module DFlipFlop_312
INFO: [VRFC 10-311] analyzing module DFlipFlop_313
INFO: [VRFC 10-311] analyzing module DFlipFlop_314
INFO: [VRFC 10-311] analyzing module DFlipFlop_315
INFO: [VRFC 10-311] analyzing module DFlipFlop_316
INFO: [VRFC 10-311] analyzing module DFlipFlop_317
INFO: [VRFC 10-311] analyzing module DFlipFlop_318
INFO: [VRFC 10-311] analyzing module DFlipFlop_319
INFO: [VRFC 10-311] analyzing module DFlipFlop_320
INFO: [VRFC 10-311] analyzing module DFlipFlop_321
INFO: [VRFC 10-311] analyzing module DFlipFlop_322
INFO: [VRFC 10-311] analyzing module DFlipFlop_355
INFO: [VRFC 10-311] analyzing module DFlipFlop_356
INFO: [VRFC 10-311] analyzing module DFlipFlop_357
INFO: [VRFC 10-311] analyzing module DFlipFlop_358
INFO: [VRFC 10-311] analyzing module DFlipFlop_359
INFO: [VRFC 10-311] analyzing module DFlipFlop_36
INFO: [VRFC 10-311] analyzing module DFlipFlop_360
INFO: [VRFC 10-311] analyzing module DFlipFlop_361
INFO: [VRFC 10-311] analyzing module DFlipFlop_362
INFO: [VRFC 10-311] analyzing module DFlipFlop_363
INFO: [VRFC 10-311] analyzing module DFlipFlop_364
INFO: [VRFC 10-311] analyzing module DFlipFlop_365
INFO: [VRFC 10-311] analyzing module DFlipFlop_366
INFO: [VRFC 10-311] analyzing module DFlipFlop_367
INFO: [VRFC 10-311] analyzing module DFlipFlop_368
INFO: [VRFC 10-311] analyzing module DFlipFlop_369
INFO: [VRFC 10-311] analyzing module DFlipFlop_37
INFO: [VRFC 10-311] analyzing module DFlipFlop_370
INFO: [VRFC 10-311] analyzing module DFlipFlop_371
INFO: [VRFC 10-311] analyzing module DFlipFlop_372
INFO: [VRFC 10-311] analyzing module DFlipFlop_373
INFO: [VRFC 10-311] analyzing module DFlipFlop_374
INFO: [VRFC 10-311] analyzing module DFlipFlop_375
INFO: [VRFC 10-311] analyzing module DFlipFlop_376
INFO: [VRFC 10-311] analyzing module DFlipFlop_377
INFO: [VRFC 10-311] analyzing module DFlipFlop_378
INFO: [VRFC 10-311] analyzing module DFlipFlop_379
INFO: [VRFC 10-311] analyzing module DFlipFlop_38
INFO: [VRFC 10-311] analyzing module DFlipFlop_380
INFO: [VRFC 10-311] analyzing module DFlipFlop_381
INFO: [VRFC 10-311] analyzing module DFlipFlop_382
INFO: [VRFC 10-311] analyzing module DFlipFlop_383
INFO: [VRFC 10-311] analyzing module DFlipFlop_384
INFO: [VRFC 10-311] analyzing module DFlipFlop_385
INFO: [VRFC 10-311] analyzing module DFlipFlop_386
INFO: [VRFC 10-311] analyzing module DFlipFlop_39
INFO: [VRFC 10-311] analyzing module DFlipFlop_40
INFO: [VRFC 10-311] analyzing module DFlipFlop_41
INFO: [VRFC 10-311] analyzing module DFlipFlop_42
INFO: [VRFC 10-311] analyzing module DFlipFlop_43
INFO: [VRFC 10-311] analyzing module DFlipFlop_44
INFO: [VRFC 10-311] analyzing module DFlipFlop_45
INFO: [VRFC 10-311] analyzing module DFlipFlop_46
INFO: [VRFC 10-311] analyzing module DFlipFlop_47
INFO: [VRFC 10-311] analyzing module DFlipFlop_48
INFO: [VRFC 10-311] analyzing module DFlipFlop_49
INFO: [VRFC 10-311] analyzing module DFlipFlop_50
INFO: [VRFC 10-311] analyzing module DFlipFlop_51
INFO: [VRFC 10-311] analyzing module DFlipFlop_52
INFO: [VRFC 10-311] analyzing module DFlipFlop_53
INFO: [VRFC 10-311] analyzing module DFlipFlop_54
INFO: [VRFC 10-311] analyzing module DFlipFlop_55
INFO: [VRFC 10-311] analyzing module DFlipFlop_56
INFO: [VRFC 10-311] analyzing module DFlipFlop_57
INFO: [VRFC 10-311] analyzing module DFlipFlop_58
INFO: [VRFC 10-311] analyzing module DFlipFlop_59
INFO: [VRFC 10-311] analyzing module DFlipFlop_60
INFO: [VRFC 10-311] analyzing module DFlipFlop_61
INFO: [VRFC 10-311] analyzing module DFlipFlop_62
INFO: [VRFC 10-311] analyzing module DFlipFlop_63
INFO: [VRFC 10-311] analyzing module DFlipFlop_64
INFO: [VRFC 10-311] analyzing module DFlipFlop_65
INFO: [VRFC 10-311] analyzing module DFlipFlop_66
INFO: [VRFC 10-311] analyzing module DFlipFlop_99
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module register_1bit
INFO: [VRFC 10-311] analyzing module register_1bit_10
INFO: [VRFC 10-311] analyzing module register_1bit_11
INFO: [VRFC 10-311] analyzing module register_1bit_12
INFO: [VRFC 10-311] analyzing module register_1bit_13
INFO: [VRFC 10-311] analyzing module register_1bit_131
INFO: [VRFC 10-311] analyzing module register_1bit_132
INFO: [VRFC 10-311] analyzing module register_1bit_133
INFO: [VRFC 10-311] analyzing module register_1bit_134
INFO: [VRFC 10-311] analyzing module register_1bit_135
INFO: [VRFC 10-311] analyzing module register_1bit_136
INFO: [VRFC 10-311] analyzing module register_1bit_137
INFO: [VRFC 10-311] analyzing module register_1bit_138
INFO: [VRFC 10-311] analyzing module register_1bit_139
INFO: [VRFC 10-311] analyzing module register_1bit_14
INFO: [VRFC 10-311] analyzing module register_1bit_140
INFO: [VRFC 10-311] analyzing module register_1bit_141
INFO: [VRFC 10-311] analyzing module register_1bit_142
INFO: [VRFC 10-311] analyzing module register_1bit_143
INFO: [VRFC 10-311] analyzing module register_1bit_144
INFO: [VRFC 10-311] analyzing module register_1bit_145
INFO: [VRFC 10-311] analyzing module register_1bit_146
INFO: [VRFC 10-311] analyzing module register_1bit_147
INFO: [VRFC 10-311] analyzing module register_1bit_148
INFO: [VRFC 10-311] analyzing module register_1bit_149
INFO: [VRFC 10-311] analyzing module register_1bit_15
INFO: [VRFC 10-311] analyzing module register_1bit_150
INFO: [VRFC 10-311] analyzing module register_1bit_151
INFO: [VRFC 10-311] analyzing module register_1bit_152
INFO: [VRFC 10-311] analyzing module register_1bit_153
INFO: [VRFC 10-311] analyzing module register_1bit_154
INFO: [VRFC 10-311] analyzing module register_1bit_155
INFO: [VRFC 10-311] analyzing module register_1bit_156
INFO: [VRFC 10-311] analyzing module register_1bit_157
INFO: [VRFC 10-311] analyzing module register_1bit_158
INFO: [VRFC 10-311] analyzing module register_1bit_159
INFO: [VRFC 10-311] analyzing module register_1bit_16
INFO: [VRFC 10-311] analyzing module register_1bit_160
INFO: [VRFC 10-311] analyzing module register_1bit_161
INFO: [VRFC 10-311] analyzing module register_1bit_162
INFO: [VRFC 10-311] analyzing module register_1bit_17
INFO: [VRFC 10-311] analyzing module register_1bit_18
INFO: [VRFC 10-311] analyzing module register_1bit_19
INFO: [VRFC 10-311] analyzing module register_1bit_195
INFO: [VRFC 10-311] analyzing module register_1bit_196
INFO: [VRFC 10-311] analyzing module register_1bit_197
INFO: [VRFC 10-311] analyzing module register_1bit_198
INFO: [VRFC 10-311] analyzing module register_1bit_199
INFO: [VRFC 10-311] analyzing module register_1bit_20
INFO: [VRFC 10-311] analyzing module register_1bit_200
INFO: [VRFC 10-311] analyzing module register_1bit_201
INFO: [VRFC 10-311] analyzing module register_1bit_202
INFO: [VRFC 10-311] analyzing module register_1bit_203
INFO: [VRFC 10-311] analyzing module register_1bit_204
INFO: [VRFC 10-311] analyzing module register_1bit_205
INFO: [VRFC 10-311] analyzing module register_1bit_206
INFO: [VRFC 10-311] analyzing module register_1bit_207
INFO: [VRFC 10-311] analyzing module register_1bit_208
INFO: [VRFC 10-311] analyzing module register_1bit_209
INFO: [VRFC 10-311] analyzing module register_1bit_21
INFO: [VRFC 10-311] analyzing module register_1bit_210
INFO: [VRFC 10-311] analyzing module register_1bit_211
INFO: [VRFC 10-311] analyzing module register_1bit_212
INFO: [VRFC 10-311] analyzing module register_1bit_213
INFO: [VRFC 10-311] analyzing module register_1bit_214
INFO: [VRFC 10-311] analyzing module register_1bit_215
INFO: [VRFC 10-311] analyzing module register_1bit_216
INFO: [VRFC 10-311] analyzing module register_1bit_217
INFO: [VRFC 10-311] analyzing module register_1bit_218
INFO: [VRFC 10-311] analyzing module register_1bit_219
INFO: [VRFC 10-311] analyzing module register_1bit_22
INFO: [VRFC 10-311] analyzing module register_1bit_220
INFO: [VRFC 10-311] analyzing module register_1bit_221
INFO: [VRFC 10-311] analyzing module register_1bit_222
INFO: [VRFC 10-311] analyzing module register_1bit_223
INFO: [VRFC 10-311] analyzing module register_1bit_224
INFO: [VRFC 10-311] analyzing module register_1bit_225
INFO: [VRFC 10-311] analyzing module register_1bit_226
INFO: [VRFC 10-311] analyzing module register_1bit_23
INFO: [VRFC 10-311] analyzing module register_1bit_24
INFO: [VRFC 10-311] analyzing module register_1bit_25
INFO: [VRFC 10-311] analyzing module register_1bit_259
INFO: [VRFC 10-311] analyzing module register_1bit_26
INFO: [VRFC 10-311] analyzing module register_1bit_260
INFO: [VRFC 10-311] analyzing module register_1bit_261
INFO: [VRFC 10-311] analyzing module register_1bit_262
INFO: [VRFC 10-311] analyzing module register_1bit_263
INFO: [VRFC 10-311] analyzing module register_1bit_264
INFO: [VRFC 10-311] analyzing module register_1bit_265
INFO: [VRFC 10-311] analyzing module register_1bit_266
INFO: [VRFC 10-311] analyzing module register_1bit_267
INFO: [VRFC 10-311] analyzing module register_1bit_268
INFO: [VRFC 10-311] analyzing module register_1bit_269
INFO: [VRFC 10-311] analyzing module register_1bit_27
INFO: [VRFC 10-311] analyzing module register_1bit_270
INFO: [VRFC 10-311] analyzing module register_1bit_271
INFO: [VRFC 10-311] analyzing module register_1bit_272
INFO: [VRFC 10-311] analyzing module register_1bit_273
INFO: [VRFC 10-311] analyzing module register_1bit_274
INFO: [VRFC 10-311] analyzing module register_1bit_275
INFO: [VRFC 10-311] analyzing module register_1bit_276
INFO: [VRFC 10-311] analyzing module register_1bit_277
INFO: [VRFC 10-311] analyzing module register_1bit_278
INFO: [VRFC 10-311] analyzing module register_1bit_279
INFO: [VRFC 10-311] analyzing module register_1bit_28
INFO: [VRFC 10-311] analyzing module register_1bit_280
INFO: [VRFC 10-311] analyzing module register_1bit_281
INFO: [VRFC 10-311] analyzing module register_1bit_282
INFO: [VRFC 10-311] analyzing module register_1bit_283
INFO: [VRFC 10-311] analyzing module register_1bit_284
INFO: [VRFC 10-311] analyzing module register_1bit_285
INFO: [VRFC 10-311] analyzing module register_1bit_286
INFO: [VRFC 10-311] analyzing module register_1bit_287
INFO: [VRFC 10-311] analyzing module register_1bit_288
INFO: [VRFC 10-311] analyzing module register_1bit_289
INFO: [VRFC 10-311] analyzing module register_1bit_29
INFO: [VRFC 10-311] analyzing module register_1bit_290
INFO: [VRFC 10-311] analyzing module register_1bit_30
INFO: [VRFC 10-311] analyzing module register_1bit_31
INFO: [VRFC 10-311] analyzing module register_1bit_32
INFO: [VRFC 10-311] analyzing module register_1bit_323
INFO: [VRFC 10-311] analyzing module register_1bit_324
INFO: [VRFC 10-311] analyzing module register_1bit_325
INFO: [VRFC 10-311] analyzing module register_1bit_326
INFO: [VRFC 10-311] analyzing module register_1bit_327
INFO: [VRFC 10-311] analyzing module register_1bit_328
INFO: [VRFC 10-311] analyzing module register_1bit_329
INFO: [VRFC 10-311] analyzing module register_1bit_33
INFO: [VRFC 10-311] analyzing module register_1bit_330
INFO: [VRFC 10-311] analyzing module register_1bit_331
INFO: [VRFC 10-311] analyzing module register_1bit_332
INFO: [VRFC 10-311] analyzing module register_1bit_333
INFO: [VRFC 10-311] analyzing module register_1bit_334
INFO: [VRFC 10-311] analyzing module register_1bit_335
INFO: [VRFC 10-311] analyzing module register_1bit_336
INFO: [VRFC 10-311] analyzing module register_1bit_337
INFO: [VRFC 10-311] analyzing module register_1bit_338
INFO: [VRFC 10-311] analyzing module register_1bit_339
INFO: [VRFC 10-311] analyzing module register_1bit_34
INFO: [VRFC 10-311] analyzing module register_1bit_340
INFO: [VRFC 10-311] analyzing module register_1bit_341
INFO: [VRFC 10-311] analyzing module register_1bit_342
INFO: [VRFC 10-311] analyzing module register_1bit_343
INFO: [VRFC 10-311] analyzing module register_1bit_344
INFO: [VRFC 10-311] analyzing module register_1bit_345
INFO: [VRFC 10-311] analyzing module register_1bit_346
INFO: [VRFC 10-311] analyzing module register_1bit_347
INFO: [VRFC 10-311] analyzing module register_1bit_348
INFO: [VRFC 10-311] analyzing module register_1bit_349
INFO: [VRFC 10-311] analyzing module register_1bit_35
INFO: [VRFC 10-311] analyzing module register_1bit_350
INFO: [VRFC 10-311] analyzing module register_1bit_351
INFO: [VRFC 10-311] analyzing module register_1bit_352
INFO: [VRFC 10-311] analyzing module register_1bit_353
INFO: [VRFC 10-311] analyzing module register_1bit_354
INFO: [VRFC 10-311] analyzing module register_1bit_5
INFO: [VRFC 10-311] analyzing module register_1bit_6
INFO: [VRFC 10-311] analyzing module register_1bit_67
INFO: [VRFC 10-311] analyzing module register_1bit_68
INFO: [VRFC 10-311] analyzing module register_1bit_69
INFO: [VRFC 10-311] analyzing module register_1bit_7
INFO: [VRFC 10-311] analyzing module register_1bit_70
INFO: [VRFC 10-311] analyzing module register_1bit_71
INFO: [VRFC 10-311] analyzing module register_1bit_72
INFO: [VRFC 10-311] analyzing module register_1bit_73
INFO: [VRFC 10-311] analyzing module register_1bit_74
INFO: [VRFC 10-311] analyzing module register_1bit_75
INFO: [VRFC 10-311] analyzing module register_1bit_76
INFO: [VRFC 10-311] analyzing module register_1bit_77
INFO: [VRFC 10-311] analyzing module register_1bit_78
INFO: [VRFC 10-311] analyzing module register_1bit_79
INFO: [VRFC 10-311] analyzing module register_1bit_8
INFO: [VRFC 10-311] analyzing module register_1bit_80
INFO: [VRFC 10-311] analyzing module register_1bit_81
INFO: [VRFC 10-311] analyzing module register_1bit_82
INFO: [VRFC 10-311] analyzing module register_1bit_83
INFO: [VRFC 10-311] analyzing module register_1bit_84
INFO: [VRFC 10-311] analyzing module register_1bit_85
INFO: [VRFC 10-311] analyzing module register_1bit_86
INFO: [VRFC 10-311] analyzing module register_1bit_87
INFO: [VRFC 10-311] analyzing module register_1bit_88
INFO: [VRFC 10-311] analyzing module register_1bit_89
INFO: [VRFC 10-311] analyzing module register_1bit_9
INFO: [VRFC 10-311] analyzing module register_1bit_90
INFO: [VRFC 10-311] analyzing module register_1bit_91
INFO: [VRFC 10-311] analyzing module register_1bit_92
INFO: [VRFC 10-311] analyzing module register_1bit_93
INFO: [VRFC 10-311] analyzing module register_1bit_94
INFO: [VRFC 10-311] analyzing module register_1bit_95
INFO: [VRFC 10-311] analyzing module register_1bit_96
INFO: [VRFC 10-311] analyzing module register_1bit_97
INFO: [VRFC 10-311] analyzing module register_1bit_98
INFO: [VRFC 10-311] analyzing module register_32bit
INFO: [VRFC 10-311] analyzing module register_32bit_0
INFO: [VRFC 10-311] analyzing module register_32bit_1
INFO: [VRFC 10-311] analyzing module register_32bit_2
INFO: [VRFC 10-311] analyzing module register_32bit_3
INFO: [VRFC 10-311] analyzing module register_32bit_4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Processor
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2484.516 ; gain = 434.879
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_Processor_func_synth xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_Processor_func_synth xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.DFlipFlop_386
Compiling module xil_defaultlib.register_1bit_323
Compiling module xil_defaultlib.DFlipFlop_385
Compiling module xil_defaultlib.register_1bit_324
Compiling module xil_defaultlib.DFlipFlop_384
Compiling module xil_defaultlib.register_1bit_325
Compiling module xil_defaultlib.DFlipFlop_383
Compiling module xil_defaultlib.register_1bit_326
Compiling module xil_defaultlib.DFlipFlop_382
Compiling module xil_defaultlib.register_1bit_327
Compiling module xil_defaultlib.DFlipFlop_381
Compiling module xil_defaultlib.register_1bit_328
Compiling module xil_defaultlib.DFlipFlop_380
Compiling module xil_defaultlib.register_1bit_329
Compiling module xil_defaultlib.DFlipFlop_379
Compiling module xil_defaultlib.register_1bit_330
Compiling module xil_defaultlib.DFlipFlop_378
Compiling module xil_defaultlib.register_1bit_331
Compiling module xil_defaultlib.DFlipFlop_377
Compiling module xil_defaultlib.register_1bit_332
Compiling module xil_defaultlib.DFlipFlop_376
Compiling module xil_defaultlib.register_1bit_333
Compiling module xil_defaultlib.DFlipFlop_375
Compiling module xil_defaultlib.register_1bit_334
Compiling module xil_defaultlib.DFlipFlop_374
Compiling module xil_defaultlib.register_1bit_335
Compiling module xil_defaultlib.DFlipFlop_373
Compiling module xil_defaultlib.register_1bit_336
Compiling module xil_defaultlib.DFlipFlop_372
Compiling module xil_defaultlib.register_1bit_337
Compiling module xil_defaultlib.DFlipFlop_371
Compiling module xil_defaultlib.register_1bit_338
Compiling module xil_defaultlib.DFlipFlop_370
Compiling module xil_defaultlib.register_1bit_339
Compiling module xil_defaultlib.DFlipFlop_369
Compiling module xil_defaultlib.register_1bit_340
Compiling module xil_defaultlib.DFlipFlop_368
Compiling module xil_defaultlib.register_1bit_341
Compiling module xil_defaultlib.DFlipFlop_367
Compiling module xil_defaultlib.register_1bit_342
Compiling module xil_defaultlib.DFlipFlop_366
Compiling module xil_defaultlib.register_1bit_343
Compiling module xil_defaultlib.DFlipFlop_365
Compiling module xil_defaultlib.register_1bit_344
Compiling module xil_defaultlib.DFlipFlop_364
Compiling module xil_defaultlib.register_1bit_345
Compiling module xil_defaultlib.DFlipFlop_363
Compiling module xil_defaultlib.register_1bit_346
Compiling module xil_defaultlib.DFlipFlop_362
Compiling module xil_defaultlib.register_1bit_347
Compiling module xil_defaultlib.DFlipFlop_361
Compiling module xil_defaultlib.register_1bit_348
Compiling module xil_defaultlib.DFlipFlop_360
Compiling module xil_defaultlib.register_1bit_349
Compiling module xil_defaultlib.DFlipFlop_359
Compiling module xil_defaultlib.register_1bit_350
Compiling module xil_defaultlib.DFlipFlop_358
Compiling module xil_defaultlib.register_1bit_351
Compiling module xil_defaultlib.DFlipFlop_357
Compiling module xil_defaultlib.register_1bit_352
Compiling module xil_defaultlib.DFlipFlop_356
Compiling module xil_defaultlib.register_1bit_353
Compiling module xil_defaultlib.DFlipFlop_355
Compiling module xil_defaultlib.register_1bit_354
Compiling module xil_defaultlib.register_32bit
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.DFlipFlop_322
Compiling module xil_defaultlib.register_1bit_259
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.DFlipFlop_321
Compiling module xil_defaultlib.register_1bit_260
Compiling module xil_defaultlib.DFlipFlop_320
Compiling module xil_defaultlib.register_1bit_261
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.DFlipFlop_319
Compiling module xil_defaultlib.register_1bit_262
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.DFlipFlop_318
Compiling module xil_defaultlib.register_1bit_263
Compiling module xil_defaultlib.DFlipFlop_317
Compiling module xil_defaultlib.register_1bit_264
Compiling module xil_defaultlib.DFlipFlop_316
Compiling module xil_defaultlib.register_1bit_265
Compiling module xil_defaultlib.DFlipFlop_315
Compiling module xil_defaultlib.register_1bit_266
Compiling module xil_defaultlib.DFlipFlop_314
Compiling module xil_defaultlib.register_1bit_267
Compiling module xil_defaultlib.DFlipFlop_313
Compiling module xil_defaultlib.register_1bit_268
Compiling module xil_defaultlib.DFlipFlop_312
Compiling module xil_defaultlib.register_1bit_269
Compiling module xil_defaultlib.DFlipFlop_311
Compiling module xil_defaultlib.register_1bit_270
Compiling module xil_defaultlib.DFlipFlop_310
Compiling module xil_defaultlib.register_1bit_271
Compiling module xil_defaultlib.DFlipFlop_309
Compiling module xil_defaultlib.register_1bit_272
Compiling module xil_defaultlib.DFlipFlop_308
Compiling module xil_defaultlib.register_1bit_273
Compiling module xil_defaultlib.DFlipFlop_307
Compiling module xil_defaultlib.register_1bit_274
Compiling module xil_defaultlib.DFlipFlop_306
Compiling module xil_defaultlib.register_1bit_275
Compiling module xil_defaultlib.DFlipFlop_305
Compiling module xil_defaultlib.register_1bit_276
Compiling module xil_defaultlib.DFlipFlop_304
Compiling module xil_defaultlib.register_1bit_277
Compiling module xil_defaultlib.DFlipFlop_303
Compiling module xil_defaultlib.register_1bit_278
Compiling module xil_defaultlib.DFlipFlop_302
Compiling module xil_defaultlib.register_1bit_279
Compiling module xil_defaultlib.DFlipFlop_301
Compiling module xil_defaultlib.register_1bit_280
Compiling module xil_defaultlib.DFlipFlop_300
Compiling module xil_defaultlib.register_1bit_281
Compiling module xil_defaultlib.DFlipFlop_299
Compiling module xil_defaultlib.register_1bit_282
Compiling module xil_defaultlib.DFlipFlop_298
Compiling module xil_defaultlib.register_1bit_283
Compiling module xil_defaultlib.DFlipFlop_297
Compiling module xil_defaultlib.register_1bit_284
Compiling module xil_defaultlib.DFlipFlop_296
Compiling module xil_defaultlib.register_1bit_285
Compiling module xil_defaultlib.DFlipFlop_295
Compiling module xil_defaultlib.register_1bit_286
Compiling module xil_defaultlib.DFlipFlop_294
Compiling module xil_defaultlib.register_1bit_287
Compiling module xil_defaultlib.DFlipFlop_293
Compiling module xil_defaultlib.register_1bit_288
Compiling module xil_defaultlib.DFlipFlop_292
Compiling module xil_defaultlib.register_1bit_289
Compiling module xil_defaultlib.DFlipFlop_291
Compiling module xil_defaultlib.register_1bit_290
Compiling module xil_defaultlib.register_32bit_0
Compiling module xil_defaultlib.DFlipFlop_258
Compiling module xil_defaultlib.register_1bit_195
Compiling module xil_defaultlib.DFlipFlop_257
Compiling module xil_defaultlib.register_1bit_196
Compiling module xil_defaultlib.DFlipFlop_256
Compiling module xil_defaultlib.register_1bit_197
Compiling module xil_defaultlib.DFlipFlop_255
Compiling module xil_defaultlib.register_1bit_198
Compiling module xil_defaultlib.DFlipFlop_254
Compiling module xil_defaultlib.register_1bit_199
Compiling module xil_defaultlib.DFlipFlop_253
Compiling module xil_defaultlib.register_1bit_200
Compiling module xil_defaultlib.DFlipFlop_252
Compiling module xil_defaultlib.register_1bit_201
Compiling module xil_defaultlib.DFlipFlop_251
Compiling module xil_defaultlib.register_1bit_202
Compiling module xil_defaultlib.DFlipFlop_250
Compiling module xil_defaultlib.register_1bit_203
Compiling module xil_defaultlib.DFlipFlop_249
Compiling module xil_defaultlib.register_1bit_204
Compiling module xil_defaultlib.DFlipFlop_248
Compiling module xil_defaultlib.register_1bit_205
Compiling module xil_defaultlib.DFlipFlop_247
Compiling module xil_defaultlib.register_1bit_206
Compiling module xil_defaultlib.DFlipFlop_246
Compiling module xil_defaultlib.register_1bit_207
Compiling module xil_defaultlib.DFlipFlop_245
Compiling module xil_defaultlib.register_1bit_208
Compiling module xil_defaultlib.DFlipFlop_244
Compiling module xil_defaultlib.register_1bit_209
Compiling module xil_defaultlib.DFlipFlop_243
Compiling module xil_defaultlib.register_1bit_210
Compiling module xil_defaultlib.DFlipFlop_242
Compiling module xil_defaultlib.register_1bit_211
Compiling module xil_defaultlib.DFlipFlop_241
Compiling module xil_defaultlib.register_1bit_212
Compiling module xil_defaultlib.DFlipFlop_240
Compiling module xil_defaultlib.register_1bit_213
Compiling module xil_defaultlib.DFlipFlop_239
Compiling module xil_defaultlib.register_1bit_214
Compiling module xil_defaultlib.DFlipFlop_238
Compiling module xil_defaultlib.register_1bit_215
Compiling module xil_defaultlib.DFlipFlop_237
Compiling module xil_defaultlib.register_1bit_216
Compiling module xil_defaultlib.DFlipFlop_236
Compiling module xil_defaultlib.register_1bit_217
Compiling module xil_defaultlib.DFlipFlop_235
Compiling module xil_defaultlib.register_1bit_218
Compiling module xil_defaultlib.DFlipFlop_234
Compiling module xil_defaultlib.register_1bit_219
Compiling module xil_defaultlib.DFlipFlop_233
Compiling module xil_defaultlib.register_1bit_220
Compiling module xil_defaultlib.DFlipFlop_232
Compiling module xil_defaultlib.register_1bit_221
Compiling module xil_defaultlib.DFlipFlop_231
Compiling module xil_defaultlib.register_1bit_222
Compiling module xil_defaultlib.DFlipFlop_230
Compiling module xil_defaultlib.register_1bit_223
Compiling module xil_defaultlib.DFlipFlop_229
Compiling module xil_defaultlib.register_1bit_224
Compiling module xil_defaultlib.DFlipFlop_228
Compiling module xil_defaultlib.register_1bit_225
Compiling module xil_defaultlib.DFlipFlop_227
Compiling module xil_defaultlib.register_1bit_226
Compiling module xil_defaultlib.register_32bit_1
Compiling module xil_defaultlib.DFlipFlop_194
Compiling module xil_defaultlib.register_1bit_131
Compiling module xil_defaultlib.DFlipFlop_193
Compiling module xil_defaultlib.register_1bit_132
Compiling module xil_defaultlib.DFlipFlop_192
Compiling module xil_defaultlib.register_1bit_133
Compiling module xil_defaultlib.DFlipFlop_191
Compiling module xil_defaultlib.register_1bit_134
Compiling module xil_defaultlib.DFlipFlop_190
Compiling module xil_defaultlib.register_1bit_135
Compiling module xil_defaultlib.DFlipFlop_189
Compiling module xil_defaultlib.register_1bit_136
Compiling module xil_defaultlib.DFlipFlop_188
Compiling module xil_defaultlib.register_1bit_137
Compiling module xil_defaultlib.DFlipFlop_187
Compiling module xil_defaultlib.register_1bit_138
Compiling module xil_defaultlib.DFlipFlop_186
Compiling module xil_defaultlib.register_1bit_139
Compiling module xil_defaultlib.DFlipFlop_185
Compiling module xil_defaultlib.register_1bit_140
Compiling module xil_defaultlib.DFlipFlop_184
Compiling module xil_defaultlib.register_1bit_141
Compiling module xil_defaultlib.DFlipFlop_183
Compiling module xil_defaultlib.register_1bit_142
Compiling module xil_defaultlib.DFlipFlop_182
Compiling module xil_defaultlib.register_1bit_143
Compiling module xil_defaultlib.DFlipFlop_181
Compiling module xil_defaultlib.register_1bit_144
Compiling module xil_defaultlib.DFlipFlop_180
Compiling module xil_defaultlib.register_1bit_145
Compiling module xil_defaultlib.DFlipFlop_179
Compiling module xil_defaultlib.register_1bit_146
Compiling module xil_defaultlib.DFlipFlop_178
Compiling module xil_defaultlib.register_1bit_147
Compiling module xil_defaultlib.DFlipFlop_177
Compiling module xil_defaultlib.register_1bit_148
Compiling module xil_defaultlib.DFlipFlop_176
Compiling module xil_defaultlib.register_1bit_149
Compiling module xil_defaultlib.DFlipFlop_175
Compiling module xil_defaultlib.register_1bit_150
Compiling module xil_defaultlib.DFlipFlop_174
Compiling module xil_defaultlib.register_1bit_151
Compiling module xil_defaultlib.DFlipFlop_173
Compiling module xil_defaultlib.register_1bit_152
Compiling module xil_defaultlib.DFlipFlop_172
Compiling module xil_defaultlib.register_1bit_153
Compiling module xil_defaultlib.DFlipFlop_171
Compiling module xil_defaultlib.register_1bit_154
Compiling module xil_defaultlib.DFlipFlop_170
Compiling module xil_defaultlib.register_1bit_155
Compiling module xil_defaultlib.DFlipFlop_169
Compiling module xil_defaultlib.register_1bit_156
Compiling module xil_defaultlib.DFlipFlop_168
Compiling module xil_defaultlib.register_1bit_157
Compiling module xil_defaultlib.DFlipFlop_167
Compiling module xil_defaultlib.register_1bit_158
Compiling module xil_defaultlib.DFlipFlop_166
Compiling module xil_defaultlib.register_1bit_159
Compiling module xil_defaultlib.DFlipFlop_165
Compiling module xil_defaultlib.register_1bit_160
Compiling module xil_defaultlib.DFlipFlop_164
Compiling module xil_defaultlib.register_1bit_161
Compiling module xil_defaultlib.DFlipFlop_163
Compiling module xil_defaultlib.register_1bit_162
Compiling module xil_defaultlib.register_32bit_2
Compiling module xil_defaultlib.DFlipFlop_130
Compiling module xil_defaultlib.register_1bit_67
Compiling module xil_defaultlib.DFlipFlop_129
Compiling module xil_defaultlib.register_1bit_68
Compiling module xil_defaultlib.DFlipFlop_128
Compiling module xil_defaultlib.register_1bit_69
Compiling module xil_defaultlib.DFlipFlop_127
Compiling module xil_defaultlib.register_1bit_70
Compiling module xil_defaultlib.DFlipFlop_126
Compiling module xil_defaultlib.register_1bit_71
Compiling module xil_defaultlib.DFlipFlop_125
Compiling module xil_defaultlib.register_1bit_72
Compiling module xil_defaultlib.DFlipFlop_124
Compiling module xil_defaultlib.register_1bit_73
Compiling module xil_defaultlib.DFlipFlop_123
Compiling module xil_defaultlib.register_1bit_74
Compiling module xil_defaultlib.DFlipFlop_122
Compiling module xil_defaultlib.register_1bit_75
Compiling module xil_defaultlib.DFlipFlop_121
Compiling module xil_defaultlib.register_1bit_76
Compiling module xil_defaultlib.DFlipFlop_120
Compiling module xil_defaultlib.register_1bit_77
Compiling module xil_defaultlib.DFlipFlop_119
Compiling module xil_defaultlib.register_1bit_78
Compiling module xil_defaultlib.DFlipFlop_118
Compiling module xil_defaultlib.register_1bit_79
Compiling module xil_defaultlib.DFlipFlop_117
Compiling module xil_defaultlib.register_1bit_80
Compiling module xil_defaultlib.DFlipFlop_116
Compiling module xil_defaultlib.register_1bit_81
Compiling module xil_defaultlib.DFlipFlop_115
Compiling module xil_defaultlib.register_1bit_82
Compiling module xil_defaultlib.DFlipFlop_114
Compiling module xil_defaultlib.register_1bit_83
Compiling module xil_defaultlib.DFlipFlop_113
Compiling module xil_defaultlib.register_1bit_84
Compiling module xil_defaultlib.DFlipFlop_112
Compiling module xil_defaultlib.register_1bit_85
Compiling module xil_defaultlib.DFlipFlop_111
Compiling module xil_defaultlib.register_1bit_86
Compiling module xil_defaultlib.DFlipFlop_110
Compiling module xil_defaultlib.register_1bit_87
Compiling module xil_defaultlib.DFlipFlop_109
Compiling module xil_defaultlib.register_1bit_88
Compiling module xil_defaultlib.DFlipFlop_108
Compiling module xil_defaultlib.register_1bit_89
Compiling module xil_defaultlib.DFlipFlop_107
Compiling module xil_defaultlib.register_1bit_90
Compiling module xil_defaultlib.DFlipFlop_106
Compiling module xil_defaultlib.register_1bit_91
Compiling module xil_defaultlib.DFlipFlop_105
Compiling module xil_defaultlib.register_1bit_92
Compiling module xil_defaultlib.DFlipFlop_104
Compiling module xil_defaultlib.register_1bit_93
Compiling module xil_defaultlib.DFlipFlop_103
Compiling module xil_defaultlib.register_1bit_94
Compiling module xil_defaultlib.DFlipFlop_102
Compiling module xil_defaultlib.register_1bit_95
Compiling module xil_defaultlib.DFlipFlop_101
Compiling module xil_defaultlib.register_1bit_96
Compiling module xil_defaultlib.DFlipFlop_100
Compiling module xil_defaultlib.register_1bit_97
Compiling module xil_defaultlib.DFlipFlop_99
Compiling module xil_defaultlib.register_1bit_98
Compiling module xil_defaultlib.register_32bit_3
Compiling module xil_defaultlib.DFlipFlop_66
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.DFlipFlop_65
Compiling module xil_defaultlib.register_1bit_5
Compiling module xil_defaultlib.DFlipFlop_64
Compiling module xil_defaultlib.register_1bit_6
Compiling module xil_defaultlib.DFlipFlop_63
Compiling module xil_defaultlib.register_1bit_7
Compiling module xil_defaultlib.DFlipFlop_62
Compiling module xil_defaultlib.register_1bit_8
Compiling module xil_defaultlib.DFlipFlop_61
Compiling module xil_defaultlib.register_1bit_9
Compiling module xil_defaultlib.DFlipFlop_60
Compiling module xil_defaultlib.register_1bit_10
Compiling module xil_defaultlib.DFlipFlop_59
Compiling module xil_defaultlib.register_1bit_11
Compiling module xil_defaultlib.DFlipFlop_58
Compiling module xil_defaultlib.register_1bit_12
Compiling module xil_defaultlib.DFlipFlop_57
Compiling module xil_defaultlib.register_1bit_13
Compiling module xil_defaultlib.DFlipFlop_56
Compiling module xil_defaultlib.register_1bit_14
Compiling module xil_defaultlib.DFlipFlop_55
Compiling module xil_defaultlib.register_1bit_15
Compiling module xil_defaultlib.DFlipFlop_54
Compiling module xil_defaultlib.register_1bit_16
Compiling module xil_defaultlib.DFlipFlop_53
Compiling module xil_defaultlib.register_1bit_17
Compiling module xil_defaultlib.DFlipFlop_52
Compiling module xil_defaultlib.register_1bit_18
Compiling module xil_defaultlib.DFlipFlop_51
Compiling module xil_defaultlib.register_1bit_19
Compiling module xil_defaultlib.DFlipFlop_50
Compiling module xil_defaultlib.register_1bit_20
Compiling module xil_defaultlib.DFlipFlop_49
Compiling module xil_defaultlib.register_1bit_21
Compiling module xil_defaultlib.DFlipFlop_48
Compiling module xil_defaultlib.register_1bit_22
Compiling module xil_defaultlib.DFlipFlop_47
Compiling module xil_defaultlib.register_1bit_23
Compiling module xil_defaultlib.DFlipFlop_46
Compiling module xil_defaultlib.register_1bit_24
Compiling module xil_defaultlib.DFlipFlop_45
Compiling module xil_defaultlib.register_1bit_25
Compiling module xil_defaultlib.DFlipFlop_44
Compiling module xil_defaultlib.register_1bit_26
Compiling module xil_defaultlib.DFlipFlop_43
Compiling module xil_defaultlib.register_1bit_27
Compiling module xil_defaultlib.DFlipFlop_42
Compiling module xil_defaultlib.register_1bit_28
Compiling module xil_defaultlib.DFlipFlop_41
Compiling module xil_defaultlib.register_1bit_29
Compiling module xil_defaultlib.DFlipFlop_40
Compiling module xil_defaultlib.register_1bit_30
Compiling module xil_defaultlib.DFlipFlop_39
Compiling module xil_defaultlib.register_1bit_31
Compiling module xil_defaultlib.DFlipFlop_38
Compiling module xil_defaultlib.register_1bit_32
Compiling module xil_defaultlib.DFlipFlop_37
Compiling module xil_defaultlib.register_1bit_33
Compiling module xil_defaultlib.DFlipFlop_36
Compiling module xil_defaultlib.register_1bit_34
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_1bit_35
Compiling module xil_defaultlib.register_32bit_4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.control_unit
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.RAM
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b010010011,...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TB_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Processor_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.840 ; gain = 1.324
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_func_synth -key {Post-Synthesis:sim_1:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {{D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 2530.879 ; gain = 1058.160
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_Processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim/display.mem'
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim/inst.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_Processor_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RISCv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_1bit_2inp
INFO: [VRFC 10-311] analyzing module XNOR_1bit_3inp
INFO: [VRFC 10-311] analyzing module AND_1bit_3inp
INFO: [VRFC 10-311] analyzing module AND_1bit_2inp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitwiseAND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Result' might have multiple concurrent drivers [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v" Line 1. Module MUX2x1_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2x1_32bit
Compiling module xil_defaultlib.Screen_Memory
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2x1_1bit
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.register_32bit_default
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Instr_Decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.MUX4x1_32bit
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.add_sub_default
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.bitwiseAND
Compiling module xil_defaultlib.XOR_1bit_2inp
Compiling module xil_defaultlib.XNOR_1bit_3inp
Compiling module xil_defaultlib.AND_1bit_3inp
Compiling module xil_defaultlib.AND_1bit_2inp
Compiling module xil_defaultlib.zero_extender
Compiling module xil_defaultlib.MUX8x1_32bit
Compiling module xil_defaultlib.ALU_RISCv
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TB_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:sim_1:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {{D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}
WARNING: Simulation object /TB_Processor/processor1/register_file/\register_reg[2]_30  was not found in the design.
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file display.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3627.395 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1000 ns
WARNING: Too many words specified in data file display.mem
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
WARNING: Too many words specified in data file display.mem
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
WARNING: [Wavedata 42-489] Can't add object "/TB_Processor/processor1/mem/rom/ROM" to the wave window because it has 1048576 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
WARNING: Too many words specified in data file display.mem
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3627.395 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
WARNING: Too many words specified in data file display.mem
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
current_sim simulation_1
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_Processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim/display.mem'
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim/inst.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_Processor_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RISCv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_1bit_2inp
INFO: [VRFC 10-311] analyzing module XNOR_1bit_3inp
INFO: [VRFC 10-311] analyzing module AND_1bit_3inp
INFO: [VRFC 10-311] analyzing module AND_1bit_2inp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitwiseAND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Result' might have multiple concurrent drivers [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v" Line 1. Module MUX2x1_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2x1_32bit
Compiling module xil_defaultlib.Screen_Memory
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2x1_1bit
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.register_32bit_default
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Instr_Decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.MUX4x1_32bit
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.add_sub_default
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.bitwiseAND
Compiling module xil_defaultlib.XOR_1bit_2inp
Compiling module xil_defaultlib.XNOR_1bit_3inp
Compiling module xil_defaultlib.AND_1bit_3inp
Compiling module xil_defaultlib.AND_1bit_2inp
Compiling module xil_defaultlib.zero_extender
Compiling module xil_defaultlib.MUX8x1_32bit
Compiling module xil_defaultlib.ALU_RISCv
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TB_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:sim_1:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {{D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}
WARNING: Simulation object /TB_Processor/processor1/register_file/\register_reg[2]_30  was not found in the design.
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file display.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3627.395 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
WARNING: Too many words specified in data file display.mem
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
WARNING: Too many words specified in data file display.mem
run 500 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
WARNING: Too many words specified in data file display.mem
run 500 ns
run 500 ns
run 500 ns
run 500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_Processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim/display.mem'
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim/inst.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_Processor_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8x1_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Processor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Result' might have multiple concurrent drivers [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v" Line 1. Module MUX2x1_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v" Line 1. Module MUX2x1_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v" Line 3. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2x1_32bit
Compiling module xil_defaultlib.Screen_Memory
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2x1_1bit
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.register_32bit_default
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Instr_Decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.MUX4x1_32bit
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.add_sub_default
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.bitwiseAND
Compiling module xil_defaultlib.XOR_1bit_2inp
Compiling module xil_defaultlib.XNOR_1bit_3inp
Compiling module xil_defaultlib.AND_1bit_3inp
Compiling module xil_defaultlib.AND_1bit_2inp
Compiling module xil_defaultlib.zero_extender
Compiling module xil_defaultlib.MUX8x1_32bit
Compiling module xil_defaultlib.ALU_RISCv
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TB_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:sim_1:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {{D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}
WARNING: Simulation object /TB_Processor/processor1/register_file/\register_reg[2]_30  was not found in the design.
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file display.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3627.395 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
WARNING: Too many words specified in data file display.mem
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'TB_Processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/simulate.log"
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'TB_Processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/simulate.log"
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/utils_1/imports/synth_1/TB_Processor.dcp with file D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1/processor.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Oct 28 16:17:46 2023] Launched synth_1...
Run output will be captured here: D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'TB_Processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/display.mem'
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/inst.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj TB_Processor_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module DFlipFlop_100
INFO: [VRFC 10-311] analyzing module DFlipFlop_101
INFO: [VRFC 10-311] analyzing module DFlipFlop_102
INFO: [VRFC 10-311] analyzing module DFlipFlop_103
INFO: [VRFC 10-311] analyzing module DFlipFlop_104
INFO: [VRFC 10-311] analyzing module DFlipFlop_105
INFO: [VRFC 10-311] analyzing module DFlipFlop_106
INFO: [VRFC 10-311] analyzing module DFlipFlop_107
INFO: [VRFC 10-311] analyzing module DFlipFlop_108
INFO: [VRFC 10-311] analyzing module DFlipFlop_109
INFO: [VRFC 10-311] analyzing module DFlipFlop_110
INFO: [VRFC 10-311] analyzing module DFlipFlop_111
INFO: [VRFC 10-311] analyzing module DFlipFlop_112
INFO: [VRFC 10-311] analyzing module DFlipFlop_113
INFO: [VRFC 10-311] analyzing module DFlipFlop_114
INFO: [VRFC 10-311] analyzing module DFlipFlop_115
INFO: [VRFC 10-311] analyzing module DFlipFlop_116
INFO: [VRFC 10-311] analyzing module DFlipFlop_117
INFO: [VRFC 10-311] analyzing module DFlipFlop_118
INFO: [VRFC 10-311] analyzing module DFlipFlop_119
INFO: [VRFC 10-311] analyzing module DFlipFlop_120
INFO: [VRFC 10-311] analyzing module DFlipFlop_121
INFO: [VRFC 10-311] analyzing module DFlipFlop_122
INFO: [VRFC 10-311] analyzing module DFlipFlop_123
INFO: [VRFC 10-311] analyzing module DFlipFlop_124
INFO: [VRFC 10-311] analyzing module DFlipFlop_125
INFO: [VRFC 10-311] analyzing module DFlipFlop_126
INFO: [VRFC 10-311] analyzing module DFlipFlop_127
INFO: [VRFC 10-311] analyzing module DFlipFlop_128
INFO: [VRFC 10-311] analyzing module DFlipFlop_129
INFO: [VRFC 10-311] analyzing module DFlipFlop_130
INFO: [VRFC 10-311] analyzing module DFlipFlop_163
INFO: [VRFC 10-311] analyzing module DFlipFlop_164
INFO: [VRFC 10-311] analyzing module DFlipFlop_165
INFO: [VRFC 10-311] analyzing module DFlipFlop_166
INFO: [VRFC 10-311] analyzing module DFlipFlop_167
INFO: [VRFC 10-311] analyzing module DFlipFlop_168
INFO: [VRFC 10-311] analyzing module DFlipFlop_169
INFO: [VRFC 10-311] analyzing module DFlipFlop_170
INFO: [VRFC 10-311] analyzing module DFlipFlop_171
INFO: [VRFC 10-311] analyzing module DFlipFlop_172
INFO: [VRFC 10-311] analyzing module DFlipFlop_173
INFO: [VRFC 10-311] analyzing module DFlipFlop_174
INFO: [VRFC 10-311] analyzing module DFlipFlop_175
INFO: [VRFC 10-311] analyzing module DFlipFlop_176
INFO: [VRFC 10-311] analyzing module DFlipFlop_177
INFO: [VRFC 10-311] analyzing module DFlipFlop_178
INFO: [VRFC 10-311] analyzing module DFlipFlop_179
INFO: [VRFC 10-311] analyzing module DFlipFlop_180
INFO: [VRFC 10-311] analyzing module DFlipFlop_181
INFO: [VRFC 10-311] analyzing module DFlipFlop_182
INFO: [VRFC 10-311] analyzing module DFlipFlop_183
INFO: [VRFC 10-311] analyzing module DFlipFlop_184
INFO: [VRFC 10-311] analyzing module DFlipFlop_185
INFO: [VRFC 10-311] analyzing module DFlipFlop_186
INFO: [VRFC 10-311] analyzing module DFlipFlop_187
INFO: [VRFC 10-311] analyzing module DFlipFlop_188
INFO: [VRFC 10-311] analyzing module DFlipFlop_189
INFO: [VRFC 10-311] analyzing module DFlipFlop_190
INFO: [VRFC 10-311] analyzing module DFlipFlop_191
INFO: [VRFC 10-311] analyzing module DFlipFlop_192
INFO: [VRFC 10-311] analyzing module DFlipFlop_193
INFO: [VRFC 10-311] analyzing module DFlipFlop_194
INFO: [VRFC 10-311] analyzing module DFlipFlop_227
INFO: [VRFC 10-311] analyzing module DFlipFlop_228
INFO: [VRFC 10-311] analyzing module DFlipFlop_229
INFO: [VRFC 10-311] analyzing module DFlipFlop_230
INFO: [VRFC 10-311] analyzing module DFlipFlop_231
INFO: [VRFC 10-311] analyzing module DFlipFlop_232
INFO: [VRFC 10-311] analyzing module DFlipFlop_233
INFO: [VRFC 10-311] analyzing module DFlipFlop_234
INFO: [VRFC 10-311] analyzing module DFlipFlop_235
INFO: [VRFC 10-311] analyzing module DFlipFlop_236
INFO: [VRFC 10-311] analyzing module DFlipFlop_237
INFO: [VRFC 10-311] analyzing module DFlipFlop_238
INFO: [VRFC 10-311] analyzing module DFlipFlop_239
INFO: [VRFC 10-311] analyzing module DFlipFlop_240
INFO: [VRFC 10-311] analyzing module DFlipFlop_241
INFO: [VRFC 10-311] analyzing module DFlipFlop_242
INFO: [VRFC 10-311] analyzing module DFlipFlop_243
INFO: [VRFC 10-311] analyzing module DFlipFlop_244
INFO: [VRFC 10-311] analyzing module DFlipFlop_245
INFO: [VRFC 10-311] analyzing module DFlipFlop_246
INFO: [VRFC 10-311] analyzing module DFlipFlop_247
INFO: [VRFC 10-311] analyzing module DFlipFlop_248
INFO: [VRFC 10-311] analyzing module DFlipFlop_249
INFO: [VRFC 10-311] analyzing module DFlipFlop_250
INFO: [VRFC 10-311] analyzing module DFlipFlop_251
INFO: [VRFC 10-311] analyzing module DFlipFlop_252
INFO: [VRFC 10-311] analyzing module DFlipFlop_253
INFO: [VRFC 10-311] analyzing module DFlipFlop_254
INFO: [VRFC 10-311] analyzing module DFlipFlop_255
INFO: [VRFC 10-311] analyzing module DFlipFlop_256
INFO: [VRFC 10-311] analyzing module DFlipFlop_257
INFO: [VRFC 10-311] analyzing module DFlipFlop_258
INFO: [VRFC 10-311] analyzing module DFlipFlop_291
INFO: [VRFC 10-311] analyzing module DFlipFlop_292
INFO: [VRFC 10-311] analyzing module DFlipFlop_293
INFO: [VRFC 10-311] analyzing module DFlipFlop_294
INFO: [VRFC 10-311] analyzing module DFlipFlop_295
INFO: [VRFC 10-311] analyzing module DFlipFlop_296
INFO: [VRFC 10-311] analyzing module DFlipFlop_297
INFO: [VRFC 10-311] analyzing module DFlipFlop_298
INFO: [VRFC 10-311] analyzing module DFlipFlop_299
INFO: [VRFC 10-311] analyzing module DFlipFlop_300
INFO: [VRFC 10-311] analyzing module DFlipFlop_301
INFO: [VRFC 10-311] analyzing module DFlipFlop_302
INFO: [VRFC 10-311] analyzing module DFlipFlop_303
INFO: [VRFC 10-311] analyzing module DFlipFlop_304
INFO: [VRFC 10-311] analyzing module DFlipFlop_305
INFO: [VRFC 10-311] analyzing module DFlipFlop_306
INFO: [VRFC 10-311] analyzing module DFlipFlop_307
INFO: [VRFC 10-311] analyzing module DFlipFlop_308
INFO: [VRFC 10-311] analyzing module DFlipFlop_309
INFO: [VRFC 10-311] analyzing module DFlipFlop_310
INFO: [VRFC 10-311] analyzing module DFlipFlop_311
INFO: [VRFC 10-311] analyzing module DFlipFlop_312
INFO: [VRFC 10-311] analyzing module DFlipFlop_313
INFO: [VRFC 10-311] analyzing module DFlipFlop_314
INFO: [VRFC 10-311] analyzing module DFlipFlop_315
INFO: [VRFC 10-311] analyzing module DFlipFlop_316
INFO: [VRFC 10-311] analyzing module DFlipFlop_317
INFO: [VRFC 10-311] analyzing module DFlipFlop_318
INFO: [VRFC 10-311] analyzing module DFlipFlop_319
INFO: [VRFC 10-311] analyzing module DFlipFlop_320
INFO: [VRFC 10-311] analyzing module DFlipFlop_321
INFO: [VRFC 10-311] analyzing module DFlipFlop_322
INFO: [VRFC 10-311] analyzing module DFlipFlop_355
INFO: [VRFC 10-311] analyzing module DFlipFlop_356
INFO: [VRFC 10-311] analyzing module DFlipFlop_357
INFO: [VRFC 10-311] analyzing module DFlipFlop_358
INFO: [VRFC 10-311] analyzing module DFlipFlop_359
INFO: [VRFC 10-311] analyzing module DFlipFlop_36
INFO: [VRFC 10-311] analyzing module DFlipFlop_360
INFO: [VRFC 10-311] analyzing module DFlipFlop_361
INFO: [VRFC 10-311] analyzing module DFlipFlop_362
INFO: [VRFC 10-311] analyzing module DFlipFlop_363
INFO: [VRFC 10-311] analyzing module DFlipFlop_364
INFO: [VRFC 10-311] analyzing module DFlipFlop_365
INFO: [VRFC 10-311] analyzing module DFlipFlop_366
INFO: [VRFC 10-311] analyzing module DFlipFlop_367
INFO: [VRFC 10-311] analyzing module DFlipFlop_368
INFO: [VRFC 10-311] analyzing module DFlipFlop_369
INFO: [VRFC 10-311] analyzing module DFlipFlop_37
INFO: [VRFC 10-311] analyzing module DFlipFlop_370
INFO: [VRFC 10-311] analyzing module DFlipFlop_371
INFO: [VRFC 10-311] analyzing module DFlipFlop_372
INFO: [VRFC 10-311] analyzing module DFlipFlop_373
INFO: [VRFC 10-311] analyzing module DFlipFlop_374
INFO: [VRFC 10-311] analyzing module DFlipFlop_375
INFO: [VRFC 10-311] analyzing module DFlipFlop_376
INFO: [VRFC 10-311] analyzing module DFlipFlop_377
INFO: [VRFC 10-311] analyzing module DFlipFlop_378
INFO: [VRFC 10-311] analyzing module DFlipFlop_379
INFO: [VRFC 10-311] analyzing module DFlipFlop_38
INFO: [VRFC 10-311] analyzing module DFlipFlop_380
INFO: [VRFC 10-311] analyzing module DFlipFlop_381
INFO: [VRFC 10-311] analyzing module DFlipFlop_382
INFO: [VRFC 10-311] analyzing module DFlipFlop_383
INFO: [VRFC 10-311] analyzing module DFlipFlop_384
INFO: [VRFC 10-311] analyzing module DFlipFlop_385
INFO: [VRFC 10-311] analyzing module DFlipFlop_386
INFO: [VRFC 10-311] analyzing module DFlipFlop_39
INFO: [VRFC 10-311] analyzing module DFlipFlop_40
INFO: [VRFC 10-311] analyzing module DFlipFlop_41
INFO: [VRFC 10-311] analyzing module DFlipFlop_42
INFO: [VRFC 10-311] analyzing module DFlipFlop_43
INFO: [VRFC 10-311] analyzing module DFlipFlop_44
INFO: [VRFC 10-311] analyzing module DFlipFlop_45
INFO: [VRFC 10-311] analyzing module DFlipFlop_46
INFO: [VRFC 10-311] analyzing module DFlipFlop_47
INFO: [VRFC 10-311] analyzing module DFlipFlop_48
INFO: [VRFC 10-311] analyzing module DFlipFlop_49
INFO: [VRFC 10-311] analyzing module DFlipFlop_50
INFO: [VRFC 10-311] analyzing module DFlipFlop_51
INFO: [VRFC 10-311] analyzing module DFlipFlop_52
INFO: [VRFC 10-311] analyzing module DFlipFlop_53
INFO: [VRFC 10-311] analyzing module DFlipFlop_54
INFO: [VRFC 10-311] analyzing module DFlipFlop_55
INFO: [VRFC 10-311] analyzing module DFlipFlop_56
INFO: [VRFC 10-311] analyzing module DFlipFlop_57
INFO: [VRFC 10-311] analyzing module DFlipFlop_58
INFO: [VRFC 10-311] analyzing module DFlipFlop_59
INFO: [VRFC 10-311] analyzing module DFlipFlop_60
INFO: [VRFC 10-311] analyzing module DFlipFlop_61
INFO: [VRFC 10-311] analyzing module DFlipFlop_62
INFO: [VRFC 10-311] analyzing module DFlipFlop_63
INFO: [VRFC 10-311] analyzing module DFlipFlop_64
INFO: [VRFC 10-311] analyzing module DFlipFlop_65
INFO: [VRFC 10-311] analyzing module DFlipFlop_66
INFO: [VRFC 10-311] analyzing module DFlipFlop_99
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module register_1bit
INFO: [VRFC 10-311] analyzing module register_1bit_10
INFO: [VRFC 10-311] analyzing module register_1bit_11
INFO: [VRFC 10-311] analyzing module register_1bit_12
INFO: [VRFC 10-311] analyzing module register_1bit_13
INFO: [VRFC 10-311] analyzing module register_1bit_131
INFO: [VRFC 10-311] analyzing module register_1bit_132
INFO: [VRFC 10-311] analyzing module register_1bit_133
INFO: [VRFC 10-311] analyzing module register_1bit_134
INFO: [VRFC 10-311] analyzing module register_1bit_135
INFO: [VRFC 10-311] analyzing module register_1bit_136
INFO: [VRFC 10-311] analyzing module register_1bit_137
INFO: [VRFC 10-311] analyzing module register_1bit_138
INFO: [VRFC 10-311] analyzing module register_1bit_139
INFO: [VRFC 10-311] analyzing module register_1bit_14
INFO: [VRFC 10-311] analyzing module register_1bit_140
INFO: [VRFC 10-311] analyzing module register_1bit_141
INFO: [VRFC 10-311] analyzing module register_1bit_142
INFO: [VRFC 10-311] analyzing module register_1bit_143
INFO: [VRFC 10-311] analyzing module register_1bit_144
INFO: [VRFC 10-311] analyzing module register_1bit_145
INFO: [VRFC 10-311] analyzing module register_1bit_146
INFO: [VRFC 10-311] analyzing module register_1bit_147
INFO: [VRFC 10-311] analyzing module register_1bit_148
INFO: [VRFC 10-311] analyzing module register_1bit_149
INFO: [VRFC 10-311] analyzing module register_1bit_15
INFO: [VRFC 10-311] analyzing module register_1bit_150
INFO: [VRFC 10-311] analyzing module register_1bit_151
INFO: [VRFC 10-311] analyzing module register_1bit_152
INFO: [VRFC 10-311] analyzing module register_1bit_153
INFO: [VRFC 10-311] analyzing module register_1bit_154
INFO: [VRFC 10-311] analyzing module register_1bit_155
INFO: [VRFC 10-311] analyzing module register_1bit_156
INFO: [VRFC 10-311] analyzing module register_1bit_157
INFO: [VRFC 10-311] analyzing module register_1bit_158
INFO: [VRFC 10-311] analyzing module register_1bit_159
INFO: [VRFC 10-311] analyzing module register_1bit_16
INFO: [VRFC 10-311] analyzing module register_1bit_160
INFO: [VRFC 10-311] analyzing module register_1bit_161
INFO: [VRFC 10-311] analyzing module register_1bit_162
INFO: [VRFC 10-311] analyzing module register_1bit_17
INFO: [VRFC 10-311] analyzing module register_1bit_18
INFO: [VRFC 10-311] analyzing module register_1bit_19
INFO: [VRFC 10-311] analyzing module register_1bit_195
INFO: [VRFC 10-311] analyzing module register_1bit_196
INFO: [VRFC 10-311] analyzing module register_1bit_197
INFO: [VRFC 10-311] analyzing module register_1bit_198
INFO: [VRFC 10-311] analyzing module register_1bit_199
INFO: [VRFC 10-311] analyzing module register_1bit_20
INFO: [VRFC 10-311] analyzing module register_1bit_200
INFO: [VRFC 10-311] analyzing module register_1bit_201
INFO: [VRFC 10-311] analyzing module register_1bit_202
INFO: [VRFC 10-311] analyzing module register_1bit_203
INFO: [VRFC 10-311] analyzing module register_1bit_204
INFO: [VRFC 10-311] analyzing module register_1bit_205
INFO: [VRFC 10-311] analyzing module register_1bit_206
INFO: [VRFC 10-311] analyzing module register_1bit_207
INFO: [VRFC 10-311] analyzing module register_1bit_208
INFO: [VRFC 10-311] analyzing module register_1bit_209
INFO: [VRFC 10-311] analyzing module register_1bit_21
INFO: [VRFC 10-311] analyzing module register_1bit_210
INFO: [VRFC 10-311] analyzing module register_1bit_211
INFO: [VRFC 10-311] analyzing module register_1bit_212
INFO: [VRFC 10-311] analyzing module register_1bit_213
INFO: [VRFC 10-311] analyzing module register_1bit_214
INFO: [VRFC 10-311] analyzing module register_1bit_215
INFO: [VRFC 10-311] analyzing module register_1bit_216
INFO: [VRFC 10-311] analyzing module register_1bit_217
INFO: [VRFC 10-311] analyzing module register_1bit_218
INFO: [VRFC 10-311] analyzing module register_1bit_219
INFO: [VRFC 10-311] analyzing module register_1bit_22
INFO: [VRFC 10-311] analyzing module register_1bit_220
INFO: [VRFC 10-311] analyzing module register_1bit_221
INFO: [VRFC 10-311] analyzing module register_1bit_222
INFO: [VRFC 10-311] analyzing module register_1bit_223
INFO: [VRFC 10-311] analyzing module register_1bit_224
INFO: [VRFC 10-311] analyzing module register_1bit_225
INFO: [VRFC 10-311] analyzing module register_1bit_226
INFO: [VRFC 10-311] analyzing module register_1bit_23
INFO: [VRFC 10-311] analyzing module register_1bit_24
INFO: [VRFC 10-311] analyzing module register_1bit_25
INFO: [VRFC 10-311] analyzing module register_1bit_259
INFO: [VRFC 10-311] analyzing module register_1bit_26
INFO: [VRFC 10-311] analyzing module register_1bit_260
INFO: [VRFC 10-311] analyzing module register_1bit_261
INFO: [VRFC 10-311] analyzing module register_1bit_262
INFO: [VRFC 10-311] analyzing module register_1bit_263
INFO: [VRFC 10-311] analyzing module register_1bit_264
INFO: [VRFC 10-311] analyzing module register_1bit_265
INFO: [VRFC 10-311] analyzing module register_1bit_266
INFO: [VRFC 10-311] analyzing module register_1bit_267
INFO: [VRFC 10-311] analyzing module register_1bit_268
INFO: [VRFC 10-311] analyzing module register_1bit_269
INFO: [VRFC 10-311] analyzing module register_1bit_27
INFO: [VRFC 10-311] analyzing module register_1bit_270
INFO: [VRFC 10-311] analyzing module register_1bit_271
INFO: [VRFC 10-311] analyzing module register_1bit_272
INFO: [VRFC 10-311] analyzing module register_1bit_273
INFO: [VRFC 10-311] analyzing module register_1bit_274
INFO: [VRFC 10-311] analyzing module register_1bit_275
INFO: [VRFC 10-311] analyzing module register_1bit_276
INFO: [VRFC 10-311] analyzing module register_1bit_277
INFO: [VRFC 10-311] analyzing module register_1bit_278
INFO: [VRFC 10-311] analyzing module register_1bit_279
INFO: [VRFC 10-311] analyzing module register_1bit_28
INFO: [VRFC 10-311] analyzing module register_1bit_280
INFO: [VRFC 10-311] analyzing module register_1bit_281
INFO: [VRFC 10-311] analyzing module register_1bit_282
INFO: [VRFC 10-311] analyzing module register_1bit_283
INFO: [VRFC 10-311] analyzing module register_1bit_284
INFO: [VRFC 10-311] analyzing module register_1bit_285
INFO: [VRFC 10-311] analyzing module register_1bit_286
INFO: [VRFC 10-311] analyzing module register_1bit_287
INFO: [VRFC 10-311] analyzing module register_1bit_288
INFO: [VRFC 10-311] analyzing module register_1bit_289
INFO: [VRFC 10-311] analyzing module register_1bit_29
INFO: [VRFC 10-311] analyzing module register_1bit_290
INFO: [VRFC 10-311] analyzing module register_1bit_30
INFO: [VRFC 10-311] analyzing module register_1bit_31
INFO: [VRFC 10-311] analyzing module register_1bit_32
INFO: [VRFC 10-311] analyzing module register_1bit_323
INFO: [VRFC 10-311] analyzing module register_1bit_324
INFO: [VRFC 10-311] analyzing module register_1bit_325
INFO: [VRFC 10-311] analyzing module register_1bit_326
INFO: [VRFC 10-311] analyzing module register_1bit_327
INFO: [VRFC 10-311] analyzing module register_1bit_328
INFO: [VRFC 10-311] analyzing module register_1bit_329
INFO: [VRFC 10-311] analyzing module register_1bit_33
INFO: [VRFC 10-311] analyzing module register_1bit_330
INFO: [VRFC 10-311] analyzing module register_1bit_331
INFO: [VRFC 10-311] analyzing module register_1bit_332
INFO: [VRFC 10-311] analyzing module register_1bit_333
INFO: [VRFC 10-311] analyzing module register_1bit_334
INFO: [VRFC 10-311] analyzing module register_1bit_335
INFO: [VRFC 10-311] analyzing module register_1bit_336
INFO: [VRFC 10-311] analyzing module register_1bit_337
INFO: [VRFC 10-311] analyzing module register_1bit_338
INFO: [VRFC 10-311] analyzing module register_1bit_339
INFO: [VRFC 10-311] analyzing module register_1bit_34
INFO: [VRFC 10-311] analyzing module register_1bit_340
INFO: [VRFC 10-311] analyzing module register_1bit_341
INFO: [VRFC 10-311] analyzing module register_1bit_342
INFO: [VRFC 10-311] analyzing module register_1bit_343
INFO: [VRFC 10-311] analyzing module register_1bit_344
INFO: [VRFC 10-311] analyzing module register_1bit_345
INFO: [VRFC 10-311] analyzing module register_1bit_346
INFO: [VRFC 10-311] analyzing module register_1bit_347
INFO: [VRFC 10-311] analyzing module register_1bit_348
INFO: [VRFC 10-311] analyzing module register_1bit_349
INFO: [VRFC 10-311] analyzing module register_1bit_35
INFO: [VRFC 10-311] analyzing module register_1bit_350
INFO: [VRFC 10-311] analyzing module register_1bit_351
INFO: [VRFC 10-311] analyzing module register_1bit_352
INFO: [VRFC 10-311] analyzing module register_1bit_353
INFO: [VRFC 10-311] analyzing module register_1bit_354
INFO: [VRFC 10-311] analyzing module register_1bit_5
INFO: [VRFC 10-311] analyzing module register_1bit_6
INFO: [VRFC 10-311] analyzing module register_1bit_67
INFO: [VRFC 10-311] analyzing module register_1bit_68
INFO: [VRFC 10-311] analyzing module register_1bit_69
INFO: [VRFC 10-311] analyzing module register_1bit_7
INFO: [VRFC 10-311] analyzing module register_1bit_70
INFO: [VRFC 10-311] analyzing module register_1bit_71
INFO: [VRFC 10-311] analyzing module register_1bit_72
INFO: [VRFC 10-311] analyzing module register_1bit_73
INFO: [VRFC 10-311] analyzing module register_1bit_74
INFO: [VRFC 10-311] analyzing module register_1bit_75
INFO: [VRFC 10-311] analyzing module register_1bit_76
INFO: [VRFC 10-311] analyzing module register_1bit_77
INFO: [VRFC 10-311] analyzing module register_1bit_78
INFO: [VRFC 10-311] analyzing module register_1bit_79
INFO: [VRFC 10-311] analyzing module register_1bit_8
INFO: [VRFC 10-311] analyzing module register_1bit_80
INFO: [VRFC 10-311] analyzing module register_1bit_81
INFO: [VRFC 10-311] analyzing module register_1bit_82
INFO: [VRFC 10-311] analyzing module register_1bit_83
INFO: [VRFC 10-311] analyzing module register_1bit_84
INFO: [VRFC 10-311] analyzing module register_1bit_85
INFO: [VRFC 10-311] analyzing module register_1bit_86
INFO: [VRFC 10-311] analyzing module register_1bit_87
INFO: [VRFC 10-311] analyzing module register_1bit_88
INFO: [VRFC 10-311] analyzing module register_1bit_89
INFO: [VRFC 10-311] analyzing module register_1bit_9
INFO: [VRFC 10-311] analyzing module register_1bit_90
INFO: [VRFC 10-311] analyzing module register_1bit_91
INFO: [VRFC 10-311] analyzing module register_1bit_92
INFO: [VRFC 10-311] analyzing module register_1bit_93
INFO: [VRFC 10-311] analyzing module register_1bit_94
INFO: [VRFC 10-311] analyzing module register_1bit_95
INFO: [VRFC 10-311] analyzing module register_1bit_96
INFO: [VRFC 10-311] analyzing module register_1bit_97
INFO: [VRFC 10-311] analyzing module register_1bit_98
INFO: [VRFC 10-311] analyzing module register_32bit
INFO: [VRFC 10-311] analyzing module register_32bit_0
INFO: [VRFC 10-311] analyzing module register_32bit_1
INFO: [VRFC 10-311] analyzing module register_32bit_2
INFO: [VRFC 10-311] analyzing module register_32bit_3
INFO: [VRFC 10-311] analyzing module register_32bit_4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_Processor_func_synth xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_Processor_func_synth xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.DFlipFlop_386
Compiling module xil_defaultlib.register_1bit_323
Compiling module xil_defaultlib.DFlipFlop_385
Compiling module xil_defaultlib.register_1bit_324
Compiling module xil_defaultlib.DFlipFlop_384
Compiling module xil_defaultlib.register_1bit_325
Compiling module xil_defaultlib.DFlipFlop_383
Compiling module xil_defaultlib.register_1bit_326
Compiling module xil_defaultlib.DFlipFlop_382
Compiling module xil_defaultlib.register_1bit_327
Compiling module xil_defaultlib.DFlipFlop_381
Compiling module xil_defaultlib.register_1bit_328
Compiling module xil_defaultlib.DFlipFlop_380
Compiling module xil_defaultlib.register_1bit_329
Compiling module xil_defaultlib.DFlipFlop_379
Compiling module xil_defaultlib.register_1bit_330
Compiling module xil_defaultlib.DFlipFlop_378
Compiling module xil_defaultlib.register_1bit_331
Compiling module xil_defaultlib.DFlipFlop_377
Compiling module xil_defaultlib.register_1bit_332
Compiling module xil_defaultlib.DFlipFlop_376
Compiling module xil_defaultlib.register_1bit_333
Compiling module xil_defaultlib.DFlipFlop_375
Compiling module xil_defaultlib.register_1bit_334
Compiling module xil_defaultlib.DFlipFlop_374
Compiling module xil_defaultlib.register_1bit_335
Compiling module xil_defaultlib.DFlipFlop_373
Compiling module xil_defaultlib.register_1bit_336
Compiling module xil_defaultlib.DFlipFlop_372
Compiling module xil_defaultlib.register_1bit_337
Compiling module xil_defaultlib.DFlipFlop_371
Compiling module xil_defaultlib.register_1bit_338
Compiling module xil_defaultlib.DFlipFlop_370
Compiling module xil_defaultlib.register_1bit_339
Compiling module xil_defaultlib.DFlipFlop_369
Compiling module xil_defaultlib.register_1bit_340
Compiling module xil_defaultlib.DFlipFlop_368
Compiling module xil_defaultlib.register_1bit_341
Compiling module xil_defaultlib.DFlipFlop_367
Compiling module xil_defaultlib.register_1bit_342
Compiling module xil_defaultlib.DFlipFlop_366
Compiling module xil_defaultlib.register_1bit_343
Compiling module xil_defaultlib.DFlipFlop_365
Compiling module xil_defaultlib.register_1bit_344
Compiling module xil_defaultlib.DFlipFlop_364
Compiling module xil_defaultlib.register_1bit_345
Compiling module xil_defaultlib.DFlipFlop_363
Compiling module xil_defaultlib.register_1bit_346
Compiling module xil_defaultlib.DFlipFlop_362
Compiling module xil_defaultlib.register_1bit_347
Compiling module xil_defaultlib.DFlipFlop_361
Compiling module xil_defaultlib.register_1bit_348
Compiling module xil_defaultlib.DFlipFlop_360
Compiling module xil_defaultlib.register_1bit_349
Compiling module xil_defaultlib.DFlipFlop_359
Compiling module xil_defaultlib.register_1bit_350
Compiling module xil_defaultlib.DFlipFlop_358
Compiling module xil_defaultlib.register_1bit_351
Compiling module xil_defaultlib.DFlipFlop_357
Compiling module xil_defaultlib.register_1bit_352
Compiling module xil_defaultlib.DFlipFlop_356
Compiling module xil_defaultlib.register_1bit_353
Compiling module xil_defaultlib.DFlipFlop_355
Compiling module xil_defaultlib.register_1bit_354
Compiling module xil_defaultlib.register_32bit
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.DFlipFlop_322
Compiling module xil_defaultlib.register_1bit_259
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.DFlipFlop_321
Compiling module xil_defaultlib.register_1bit_260
Compiling module xil_defaultlib.DFlipFlop_320
Compiling module xil_defaultlib.register_1bit_261
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.DFlipFlop_319
Compiling module xil_defaultlib.register_1bit_262
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.DFlipFlop_318
Compiling module xil_defaultlib.register_1bit_263
Compiling module xil_defaultlib.DFlipFlop_317
Compiling module xil_defaultlib.register_1bit_264
Compiling module xil_defaultlib.DFlipFlop_316
Compiling module xil_defaultlib.register_1bit_265
Compiling module xil_defaultlib.DFlipFlop_315
Compiling module xil_defaultlib.register_1bit_266
Compiling module xil_defaultlib.DFlipFlop_314
Compiling module xil_defaultlib.register_1bit_267
Compiling module xil_defaultlib.DFlipFlop_313
Compiling module xil_defaultlib.register_1bit_268
Compiling module xil_defaultlib.DFlipFlop_312
Compiling module xil_defaultlib.register_1bit_269
Compiling module xil_defaultlib.DFlipFlop_311
Compiling module xil_defaultlib.register_1bit_270
Compiling module xil_defaultlib.DFlipFlop_310
Compiling module xil_defaultlib.register_1bit_271
Compiling module xil_defaultlib.DFlipFlop_309
Compiling module xil_defaultlib.register_1bit_272
Compiling module xil_defaultlib.DFlipFlop_308
Compiling module xil_defaultlib.register_1bit_273
Compiling module xil_defaultlib.DFlipFlop_307
Compiling module xil_defaultlib.register_1bit_274
Compiling module xil_defaultlib.DFlipFlop_306
Compiling module xil_defaultlib.register_1bit_275
Compiling module xil_defaultlib.DFlipFlop_305
Compiling module xil_defaultlib.register_1bit_276
Compiling module xil_defaultlib.DFlipFlop_304
Compiling module xil_defaultlib.register_1bit_277
Compiling module xil_defaultlib.DFlipFlop_303
Compiling module xil_defaultlib.register_1bit_278
Compiling module xil_defaultlib.DFlipFlop_302
Compiling module xil_defaultlib.register_1bit_279
Compiling module xil_defaultlib.DFlipFlop_301
Compiling module xil_defaultlib.register_1bit_280
Compiling module xil_defaultlib.DFlipFlop_300
Compiling module xil_defaultlib.register_1bit_281
Compiling module xil_defaultlib.DFlipFlop_299
Compiling module xil_defaultlib.register_1bit_282
Compiling module xil_defaultlib.DFlipFlop_298
Compiling module xil_defaultlib.register_1bit_283
Compiling module xil_defaultlib.DFlipFlop_297
Compiling module xil_defaultlib.register_1bit_284
Compiling module xil_defaultlib.DFlipFlop_296
Compiling module xil_defaultlib.register_1bit_285
Compiling module xil_defaultlib.DFlipFlop_295
Compiling module xil_defaultlib.register_1bit_286
Compiling module xil_defaultlib.DFlipFlop_294
Compiling module xil_defaultlib.register_1bit_287
Compiling module xil_defaultlib.DFlipFlop_293
Compiling module xil_defaultlib.register_1bit_288
Compiling module xil_defaultlib.DFlipFlop_292
Compiling module xil_defaultlib.register_1bit_289
Compiling module xil_defaultlib.DFlipFlop_291
Compiling module xil_defaultlib.register_1bit_290
Compiling module xil_defaultlib.register_32bit_0
Compiling module xil_defaultlib.DFlipFlop_258
Compiling module xil_defaultlib.register_1bit_195
Compiling module xil_defaultlib.DFlipFlop_257
Compiling module xil_defaultlib.register_1bit_196
Compiling module xil_defaultlib.DFlipFlop_256
Compiling module xil_defaultlib.register_1bit_197
Compiling module xil_defaultlib.DFlipFlop_255
Compiling module xil_defaultlib.register_1bit_198
Compiling module xil_defaultlib.DFlipFlop_254
Compiling module xil_defaultlib.register_1bit_199
Compiling module xil_defaultlib.DFlipFlop_253
Compiling module xil_defaultlib.register_1bit_200
Compiling module xil_defaultlib.DFlipFlop_252
Compiling module xil_defaultlib.register_1bit_201
Compiling module xil_defaultlib.DFlipFlop_251
Compiling module xil_defaultlib.register_1bit_202
Compiling module xil_defaultlib.DFlipFlop_250
Compiling module xil_defaultlib.register_1bit_203
Compiling module xil_defaultlib.DFlipFlop_249
Compiling module xil_defaultlib.register_1bit_204
Compiling module xil_defaultlib.DFlipFlop_248
Compiling module xil_defaultlib.register_1bit_205
Compiling module xil_defaultlib.DFlipFlop_247
Compiling module xil_defaultlib.register_1bit_206
Compiling module xil_defaultlib.DFlipFlop_246
Compiling module xil_defaultlib.register_1bit_207
Compiling module xil_defaultlib.DFlipFlop_245
Compiling module xil_defaultlib.register_1bit_208
Compiling module xil_defaultlib.DFlipFlop_244
Compiling module xil_defaultlib.register_1bit_209
Compiling module xil_defaultlib.DFlipFlop_243
Compiling module xil_defaultlib.register_1bit_210
Compiling module xil_defaultlib.DFlipFlop_242
Compiling module xil_defaultlib.register_1bit_211
Compiling module xil_defaultlib.DFlipFlop_241
Compiling module xil_defaultlib.register_1bit_212
Compiling module xil_defaultlib.DFlipFlop_240
Compiling module xil_defaultlib.register_1bit_213
Compiling module xil_defaultlib.DFlipFlop_239
Compiling module xil_defaultlib.register_1bit_214
Compiling module xil_defaultlib.DFlipFlop_238
Compiling module xil_defaultlib.register_1bit_215
Compiling module xil_defaultlib.DFlipFlop_237
Compiling module xil_defaultlib.register_1bit_216
Compiling module xil_defaultlib.DFlipFlop_236
Compiling module xil_defaultlib.register_1bit_217
Compiling module xil_defaultlib.DFlipFlop_235
Compiling module xil_defaultlib.register_1bit_218
Compiling module xil_defaultlib.DFlipFlop_234
Compiling module xil_defaultlib.register_1bit_219
Compiling module xil_defaultlib.DFlipFlop_233
Compiling module xil_defaultlib.register_1bit_220
Compiling module xil_defaultlib.DFlipFlop_232
Compiling module xil_defaultlib.register_1bit_221
Compiling module xil_defaultlib.DFlipFlop_231
Compiling module xil_defaultlib.register_1bit_222
Compiling module xil_defaultlib.DFlipFlop_230
Compiling module xil_defaultlib.register_1bit_223
Compiling module xil_defaultlib.DFlipFlop_229
Compiling module xil_defaultlib.register_1bit_224
Compiling module xil_defaultlib.DFlipFlop_228
Compiling module xil_defaultlib.register_1bit_225
Compiling module xil_defaultlib.DFlipFlop_227
Compiling module xil_defaultlib.register_1bit_226
Compiling module xil_defaultlib.register_32bit_1
Compiling module xil_defaultlib.DFlipFlop_194
Compiling module xil_defaultlib.register_1bit_131
Compiling module xil_defaultlib.DFlipFlop_193
Compiling module xil_defaultlib.register_1bit_132
Compiling module xil_defaultlib.DFlipFlop_192
Compiling module xil_defaultlib.register_1bit_133
Compiling module xil_defaultlib.DFlipFlop_191
Compiling module xil_defaultlib.register_1bit_134
Compiling module xil_defaultlib.DFlipFlop_190
Compiling module xil_defaultlib.register_1bit_135
Compiling module xil_defaultlib.DFlipFlop_189
Compiling module xil_defaultlib.register_1bit_136
Compiling module xil_defaultlib.DFlipFlop_188
Compiling module xil_defaultlib.register_1bit_137
Compiling module xil_defaultlib.DFlipFlop_187
Compiling module xil_defaultlib.register_1bit_138
Compiling module xil_defaultlib.DFlipFlop_186
Compiling module xil_defaultlib.register_1bit_139
Compiling module xil_defaultlib.DFlipFlop_185
Compiling module xil_defaultlib.register_1bit_140
Compiling module xil_defaultlib.DFlipFlop_184
Compiling module xil_defaultlib.register_1bit_141
Compiling module xil_defaultlib.DFlipFlop_183
Compiling module xil_defaultlib.register_1bit_142
Compiling module xil_defaultlib.DFlipFlop_182
Compiling module xil_defaultlib.register_1bit_143
Compiling module xil_defaultlib.DFlipFlop_181
Compiling module xil_defaultlib.register_1bit_144
Compiling module xil_defaultlib.DFlipFlop_180
Compiling module xil_defaultlib.register_1bit_145
Compiling module xil_defaultlib.DFlipFlop_179
Compiling module xil_defaultlib.register_1bit_146
Compiling module xil_defaultlib.DFlipFlop_178
Compiling module xil_defaultlib.register_1bit_147
Compiling module xil_defaultlib.DFlipFlop_177
Compiling module xil_defaultlib.register_1bit_148
Compiling module xil_defaultlib.DFlipFlop_176
Compiling module xil_defaultlib.register_1bit_149
Compiling module xil_defaultlib.DFlipFlop_175
Compiling module xil_defaultlib.register_1bit_150
Compiling module xil_defaultlib.DFlipFlop_174
Compiling module xil_defaultlib.register_1bit_151
Compiling module xil_defaultlib.DFlipFlop_173
Compiling module xil_defaultlib.register_1bit_152
Compiling module xil_defaultlib.DFlipFlop_172
Compiling module xil_defaultlib.register_1bit_153
Compiling module xil_defaultlib.DFlipFlop_171
Compiling module xil_defaultlib.register_1bit_154
Compiling module xil_defaultlib.DFlipFlop_170
Compiling module xil_defaultlib.register_1bit_155
Compiling module xil_defaultlib.DFlipFlop_169
Compiling module xil_defaultlib.register_1bit_156
Compiling module xil_defaultlib.DFlipFlop_168
Compiling module xil_defaultlib.register_1bit_157
Compiling module xil_defaultlib.DFlipFlop_167
Compiling module xil_defaultlib.register_1bit_158
Compiling module xil_defaultlib.DFlipFlop_166
Compiling module xil_defaultlib.register_1bit_159
Compiling module xil_defaultlib.DFlipFlop_165
Compiling module xil_defaultlib.register_1bit_160
Compiling module xil_defaultlib.DFlipFlop_164
Compiling module xil_defaultlib.register_1bit_161
Compiling module xil_defaultlib.DFlipFlop_163
Compiling module xil_defaultlib.register_1bit_162
Compiling module xil_defaultlib.register_32bit_2
Compiling module xil_defaultlib.DFlipFlop_130
Compiling module xil_defaultlib.register_1bit_67
Compiling module xil_defaultlib.DFlipFlop_129
Compiling module xil_defaultlib.register_1bit_68
Compiling module xil_defaultlib.DFlipFlop_128
Compiling module xil_defaultlib.register_1bit_69
Compiling module xil_defaultlib.DFlipFlop_127
Compiling module xil_defaultlib.register_1bit_70
Compiling module xil_defaultlib.DFlipFlop_126
Compiling module xil_defaultlib.register_1bit_71
Compiling module xil_defaultlib.DFlipFlop_125
Compiling module xil_defaultlib.register_1bit_72
Compiling module xil_defaultlib.DFlipFlop_124
Compiling module xil_defaultlib.register_1bit_73
Compiling module xil_defaultlib.DFlipFlop_123
Compiling module xil_defaultlib.register_1bit_74
Compiling module xil_defaultlib.DFlipFlop_122
Compiling module xil_defaultlib.register_1bit_75
Compiling module xil_defaultlib.DFlipFlop_121
Compiling module xil_defaultlib.register_1bit_76
Compiling module xil_defaultlib.DFlipFlop_120
Compiling module xil_defaultlib.register_1bit_77
Compiling module xil_defaultlib.DFlipFlop_119
Compiling module xil_defaultlib.register_1bit_78
Compiling module xil_defaultlib.DFlipFlop_118
Compiling module xil_defaultlib.register_1bit_79
Compiling module xil_defaultlib.DFlipFlop_117
Compiling module xil_defaultlib.register_1bit_80
Compiling module xil_defaultlib.DFlipFlop_116
Compiling module xil_defaultlib.register_1bit_81
Compiling module xil_defaultlib.DFlipFlop_115
Compiling module xil_defaultlib.register_1bit_82
Compiling module xil_defaultlib.DFlipFlop_114
Compiling module xil_defaultlib.register_1bit_83
Compiling module xil_defaultlib.DFlipFlop_113
Compiling module xil_defaultlib.register_1bit_84
Compiling module xil_defaultlib.DFlipFlop_112
Compiling module xil_defaultlib.register_1bit_85
Compiling module xil_defaultlib.DFlipFlop_111
Compiling module xil_defaultlib.register_1bit_86
Compiling module xil_defaultlib.DFlipFlop_110
Compiling module xil_defaultlib.register_1bit_87
Compiling module xil_defaultlib.DFlipFlop_109
Compiling module xil_defaultlib.register_1bit_88
Compiling module xil_defaultlib.DFlipFlop_108
Compiling module xil_defaultlib.register_1bit_89
Compiling module xil_defaultlib.DFlipFlop_107
Compiling module xil_defaultlib.register_1bit_90
Compiling module xil_defaultlib.DFlipFlop_106
Compiling module xil_defaultlib.register_1bit_91
Compiling module xil_defaultlib.DFlipFlop_105
Compiling module xil_defaultlib.register_1bit_92
Compiling module xil_defaultlib.DFlipFlop_104
Compiling module xil_defaultlib.register_1bit_93
Compiling module xil_defaultlib.DFlipFlop_103
Compiling module xil_defaultlib.register_1bit_94
Compiling module xil_defaultlib.DFlipFlop_102
Compiling module xil_defaultlib.register_1bit_95
Compiling module xil_defaultlib.DFlipFlop_101
Compiling module xil_defaultlib.register_1bit_96
Compiling module xil_defaultlib.DFlipFlop_100
Compiling module xil_defaultlib.register_1bit_97
Compiling module xil_defaultlib.DFlipFlop_99
Compiling module xil_defaultlib.register_1bit_98
Compiling module xil_defaultlib.register_32bit_3
Compiling module xil_defaultlib.DFlipFlop_66
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.DFlipFlop_65
Compiling module xil_defaultlib.register_1bit_5
Compiling module xil_defaultlib.DFlipFlop_64
Compiling module xil_defaultlib.register_1bit_6
Compiling module xil_defaultlib.DFlipFlop_63
Compiling module xil_defaultlib.register_1bit_7
Compiling module xil_defaultlib.DFlipFlop_62
Compiling module xil_defaultlib.register_1bit_8
Compiling module xil_defaultlib.DFlipFlop_61
Compiling module xil_defaultlib.register_1bit_9
Compiling module xil_defaultlib.DFlipFlop_60
Compiling module xil_defaultlib.register_1bit_10
Compiling module xil_defaultlib.DFlipFlop_59
Compiling module xil_defaultlib.register_1bit_11
Compiling module xil_defaultlib.DFlipFlop_58
Compiling module xil_defaultlib.register_1bit_12
Compiling module xil_defaultlib.DFlipFlop_57
Compiling module xil_defaultlib.register_1bit_13
Compiling module xil_defaultlib.DFlipFlop_56
Compiling module xil_defaultlib.register_1bit_14
Compiling module xil_defaultlib.DFlipFlop_55
Compiling module xil_defaultlib.register_1bit_15
Compiling module xil_defaultlib.DFlipFlop_54
Compiling module xil_defaultlib.register_1bit_16
Compiling module xil_defaultlib.DFlipFlop_53
Compiling module xil_defaultlib.register_1bit_17
Compiling module xil_defaultlib.DFlipFlop_52
Compiling module xil_defaultlib.register_1bit_18
Compiling module xil_defaultlib.DFlipFlop_51
Compiling module xil_defaultlib.register_1bit_19
Compiling module xil_defaultlib.DFlipFlop_50
Compiling module xil_defaultlib.register_1bit_20
Compiling module xil_defaultlib.DFlipFlop_49
Compiling module xil_defaultlib.register_1bit_21
Compiling module xil_defaultlib.DFlipFlop_48
Compiling module xil_defaultlib.register_1bit_22
Compiling module xil_defaultlib.DFlipFlop_47
Compiling module xil_defaultlib.register_1bit_23
Compiling module xil_defaultlib.DFlipFlop_46
Compiling module xil_defaultlib.register_1bit_24
Compiling module xil_defaultlib.DFlipFlop_45
Compiling module xil_defaultlib.register_1bit_25
Compiling module xil_defaultlib.DFlipFlop_44
Compiling module xil_defaultlib.register_1bit_26
Compiling module xil_defaultlib.DFlipFlop_43
Compiling module xil_defaultlib.register_1bit_27
Compiling module xil_defaultlib.DFlipFlop_42
Compiling module xil_defaultlib.register_1bit_28
Compiling module xil_defaultlib.DFlipFlop_41
Compiling module xil_defaultlib.register_1bit_29
Compiling module xil_defaultlib.DFlipFlop_40
Compiling module xil_defaultlib.register_1bit_30
Compiling module xil_defaultlib.DFlipFlop_39
Compiling module xil_defaultlib.register_1bit_31
Compiling module xil_defaultlib.DFlipFlop_38
Compiling module xil_defaultlib.register_1bit_32
Compiling module xil_defaultlib.DFlipFlop_37
Compiling module xil_defaultlib.register_1bit_33
Compiling module xil_defaultlib.DFlipFlop_36
Compiling module xil_defaultlib.register_1bit_34
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_1bit_35
Compiling module xil_defaultlib.register_32bit_4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.control_unit
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.RAM
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b010010011,...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TB_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Processor_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_func_synth -key {Post-Synthesis:sim_1:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {{D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 3627.395 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/utils_1/imports/synth_1/TB_Processor.dcp with file D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1/processor.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Oct 28 16:24:13 2023] Launched synth_1...
Run output will be captured here: D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1/runme.log
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'TB_Processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/display.mem'
INFO: [SIM-utils-43] Exported 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/inst.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj TB_Processor_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim/TB_Processor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module DFlipFlop_100
INFO: [VRFC 10-311] analyzing module DFlipFlop_101
INFO: [VRFC 10-311] analyzing module DFlipFlop_102
INFO: [VRFC 10-311] analyzing module DFlipFlop_103
INFO: [VRFC 10-311] analyzing module DFlipFlop_104
INFO: [VRFC 10-311] analyzing module DFlipFlop_105
INFO: [VRFC 10-311] analyzing module DFlipFlop_106
INFO: [VRFC 10-311] analyzing module DFlipFlop_107
INFO: [VRFC 10-311] analyzing module DFlipFlop_108
INFO: [VRFC 10-311] analyzing module DFlipFlop_109
INFO: [VRFC 10-311] analyzing module DFlipFlop_110
INFO: [VRFC 10-311] analyzing module DFlipFlop_111
INFO: [VRFC 10-311] analyzing module DFlipFlop_112
INFO: [VRFC 10-311] analyzing module DFlipFlop_113
INFO: [VRFC 10-311] analyzing module DFlipFlop_114
INFO: [VRFC 10-311] analyzing module DFlipFlop_115
INFO: [VRFC 10-311] analyzing module DFlipFlop_116
INFO: [VRFC 10-311] analyzing module DFlipFlop_117
INFO: [VRFC 10-311] analyzing module DFlipFlop_118
INFO: [VRFC 10-311] analyzing module DFlipFlop_119
INFO: [VRFC 10-311] analyzing module DFlipFlop_120
INFO: [VRFC 10-311] analyzing module DFlipFlop_121
INFO: [VRFC 10-311] analyzing module DFlipFlop_122
INFO: [VRFC 10-311] analyzing module DFlipFlop_123
INFO: [VRFC 10-311] analyzing module DFlipFlop_124
INFO: [VRFC 10-311] analyzing module DFlipFlop_125
INFO: [VRFC 10-311] analyzing module DFlipFlop_126
INFO: [VRFC 10-311] analyzing module DFlipFlop_127
INFO: [VRFC 10-311] analyzing module DFlipFlop_128
INFO: [VRFC 10-311] analyzing module DFlipFlop_129
INFO: [VRFC 10-311] analyzing module DFlipFlop_130
INFO: [VRFC 10-311] analyzing module DFlipFlop_163
INFO: [VRFC 10-311] analyzing module DFlipFlop_164
INFO: [VRFC 10-311] analyzing module DFlipFlop_165
INFO: [VRFC 10-311] analyzing module DFlipFlop_166
INFO: [VRFC 10-311] analyzing module DFlipFlop_167
INFO: [VRFC 10-311] analyzing module DFlipFlop_168
INFO: [VRFC 10-311] analyzing module DFlipFlop_169
INFO: [VRFC 10-311] analyzing module DFlipFlop_170
INFO: [VRFC 10-311] analyzing module DFlipFlop_171
INFO: [VRFC 10-311] analyzing module DFlipFlop_172
INFO: [VRFC 10-311] analyzing module DFlipFlop_173
INFO: [VRFC 10-311] analyzing module DFlipFlop_174
INFO: [VRFC 10-311] analyzing module DFlipFlop_175
INFO: [VRFC 10-311] analyzing module DFlipFlop_176
INFO: [VRFC 10-311] analyzing module DFlipFlop_177
INFO: [VRFC 10-311] analyzing module DFlipFlop_178
INFO: [VRFC 10-311] analyzing module DFlipFlop_179
INFO: [VRFC 10-311] analyzing module DFlipFlop_180
INFO: [VRFC 10-311] analyzing module DFlipFlop_181
INFO: [VRFC 10-311] analyzing module DFlipFlop_182
INFO: [VRFC 10-311] analyzing module DFlipFlop_183
INFO: [VRFC 10-311] analyzing module DFlipFlop_184
INFO: [VRFC 10-311] analyzing module DFlipFlop_185
INFO: [VRFC 10-311] analyzing module DFlipFlop_186
INFO: [VRFC 10-311] analyzing module DFlipFlop_187
INFO: [VRFC 10-311] analyzing module DFlipFlop_188
INFO: [VRFC 10-311] analyzing module DFlipFlop_189
INFO: [VRFC 10-311] analyzing module DFlipFlop_190
INFO: [VRFC 10-311] analyzing module DFlipFlop_191
INFO: [VRFC 10-311] analyzing module DFlipFlop_192
INFO: [VRFC 10-311] analyzing module DFlipFlop_193
INFO: [VRFC 10-311] analyzing module DFlipFlop_194
INFO: [VRFC 10-311] analyzing module DFlipFlop_227
INFO: [VRFC 10-311] analyzing module DFlipFlop_228
INFO: [VRFC 10-311] analyzing module DFlipFlop_229
INFO: [VRFC 10-311] analyzing module DFlipFlop_230
INFO: [VRFC 10-311] analyzing module DFlipFlop_231
INFO: [VRFC 10-311] analyzing module DFlipFlop_232
INFO: [VRFC 10-311] analyzing module DFlipFlop_233
INFO: [VRFC 10-311] analyzing module DFlipFlop_234
INFO: [VRFC 10-311] analyzing module DFlipFlop_235
INFO: [VRFC 10-311] analyzing module DFlipFlop_236
INFO: [VRFC 10-311] analyzing module DFlipFlop_237
INFO: [VRFC 10-311] analyzing module DFlipFlop_238
INFO: [VRFC 10-311] analyzing module DFlipFlop_239
INFO: [VRFC 10-311] analyzing module DFlipFlop_240
INFO: [VRFC 10-311] analyzing module DFlipFlop_241
INFO: [VRFC 10-311] analyzing module DFlipFlop_242
INFO: [VRFC 10-311] analyzing module DFlipFlop_243
INFO: [VRFC 10-311] analyzing module DFlipFlop_244
INFO: [VRFC 10-311] analyzing module DFlipFlop_245
INFO: [VRFC 10-311] analyzing module DFlipFlop_246
INFO: [VRFC 10-311] analyzing module DFlipFlop_247
INFO: [VRFC 10-311] analyzing module DFlipFlop_248
INFO: [VRFC 10-311] analyzing module DFlipFlop_249
INFO: [VRFC 10-311] analyzing module DFlipFlop_250
INFO: [VRFC 10-311] analyzing module DFlipFlop_251
INFO: [VRFC 10-311] analyzing module DFlipFlop_252
INFO: [VRFC 10-311] analyzing module DFlipFlop_253
INFO: [VRFC 10-311] analyzing module DFlipFlop_254
INFO: [VRFC 10-311] analyzing module DFlipFlop_255
INFO: [VRFC 10-311] analyzing module DFlipFlop_256
INFO: [VRFC 10-311] analyzing module DFlipFlop_257
INFO: [VRFC 10-311] analyzing module DFlipFlop_258
INFO: [VRFC 10-311] analyzing module DFlipFlop_291
INFO: [VRFC 10-311] analyzing module DFlipFlop_292
INFO: [VRFC 10-311] analyzing module DFlipFlop_293
INFO: [VRFC 10-311] analyzing module DFlipFlop_294
INFO: [VRFC 10-311] analyzing module DFlipFlop_295
INFO: [VRFC 10-311] analyzing module DFlipFlop_296
INFO: [VRFC 10-311] analyzing module DFlipFlop_297
INFO: [VRFC 10-311] analyzing module DFlipFlop_298
INFO: [VRFC 10-311] analyzing module DFlipFlop_299
INFO: [VRFC 10-311] analyzing module DFlipFlop_300
INFO: [VRFC 10-311] analyzing module DFlipFlop_301
INFO: [VRFC 10-311] analyzing module DFlipFlop_302
INFO: [VRFC 10-311] analyzing module DFlipFlop_303
INFO: [VRFC 10-311] analyzing module DFlipFlop_304
INFO: [VRFC 10-311] analyzing module DFlipFlop_305
INFO: [VRFC 10-311] analyzing module DFlipFlop_306
INFO: [VRFC 10-311] analyzing module DFlipFlop_307
INFO: [VRFC 10-311] analyzing module DFlipFlop_308
INFO: [VRFC 10-311] analyzing module DFlipFlop_309
INFO: [VRFC 10-311] analyzing module DFlipFlop_310
INFO: [VRFC 10-311] analyzing module DFlipFlop_311
INFO: [VRFC 10-311] analyzing module DFlipFlop_312
INFO: [VRFC 10-311] analyzing module DFlipFlop_313
INFO: [VRFC 10-311] analyzing module DFlipFlop_314
INFO: [VRFC 10-311] analyzing module DFlipFlop_315
INFO: [VRFC 10-311] analyzing module DFlipFlop_316
INFO: [VRFC 10-311] analyzing module DFlipFlop_317
INFO: [VRFC 10-311] analyzing module DFlipFlop_318
INFO: [VRFC 10-311] analyzing module DFlipFlop_319
INFO: [VRFC 10-311] analyzing module DFlipFlop_320
INFO: [VRFC 10-311] analyzing module DFlipFlop_321
INFO: [VRFC 10-311] analyzing module DFlipFlop_322
INFO: [VRFC 10-311] analyzing module DFlipFlop_355
INFO: [VRFC 10-311] analyzing module DFlipFlop_356
INFO: [VRFC 10-311] analyzing module DFlipFlop_357
INFO: [VRFC 10-311] analyzing module DFlipFlop_358
INFO: [VRFC 10-311] analyzing module DFlipFlop_359
INFO: [VRFC 10-311] analyzing module DFlipFlop_36
INFO: [VRFC 10-311] analyzing module DFlipFlop_360
INFO: [VRFC 10-311] analyzing module DFlipFlop_361
INFO: [VRFC 10-311] analyzing module DFlipFlop_362
INFO: [VRFC 10-311] analyzing module DFlipFlop_363
INFO: [VRFC 10-311] analyzing module DFlipFlop_364
INFO: [VRFC 10-311] analyzing module DFlipFlop_365
INFO: [VRFC 10-311] analyzing module DFlipFlop_366
INFO: [VRFC 10-311] analyzing module DFlipFlop_367
INFO: [VRFC 10-311] analyzing module DFlipFlop_368
INFO: [VRFC 10-311] analyzing module DFlipFlop_369
INFO: [VRFC 10-311] analyzing module DFlipFlop_37
INFO: [VRFC 10-311] analyzing module DFlipFlop_370
INFO: [VRFC 10-311] analyzing module DFlipFlop_371
INFO: [VRFC 10-311] analyzing module DFlipFlop_372
INFO: [VRFC 10-311] analyzing module DFlipFlop_373
INFO: [VRFC 10-311] analyzing module DFlipFlop_374
INFO: [VRFC 10-311] analyzing module DFlipFlop_375
INFO: [VRFC 10-311] analyzing module DFlipFlop_376
INFO: [VRFC 10-311] analyzing module DFlipFlop_377
INFO: [VRFC 10-311] analyzing module DFlipFlop_378
INFO: [VRFC 10-311] analyzing module DFlipFlop_379
INFO: [VRFC 10-311] analyzing module DFlipFlop_38
INFO: [VRFC 10-311] analyzing module DFlipFlop_380
INFO: [VRFC 10-311] analyzing module DFlipFlop_381
INFO: [VRFC 10-311] analyzing module DFlipFlop_382
INFO: [VRFC 10-311] analyzing module DFlipFlop_383
INFO: [VRFC 10-311] analyzing module DFlipFlop_384
INFO: [VRFC 10-311] analyzing module DFlipFlop_385
INFO: [VRFC 10-311] analyzing module DFlipFlop_386
INFO: [VRFC 10-311] analyzing module DFlipFlop_39
INFO: [VRFC 10-311] analyzing module DFlipFlop_40
INFO: [VRFC 10-311] analyzing module DFlipFlop_41
INFO: [VRFC 10-311] analyzing module DFlipFlop_42
INFO: [VRFC 10-311] analyzing module DFlipFlop_43
INFO: [VRFC 10-311] analyzing module DFlipFlop_44
INFO: [VRFC 10-311] analyzing module DFlipFlop_45
INFO: [VRFC 10-311] analyzing module DFlipFlop_46
INFO: [VRFC 10-311] analyzing module DFlipFlop_47
INFO: [VRFC 10-311] analyzing module DFlipFlop_48
INFO: [VRFC 10-311] analyzing module DFlipFlop_49
INFO: [VRFC 10-311] analyzing module DFlipFlop_50
INFO: [VRFC 10-311] analyzing module DFlipFlop_51
INFO: [VRFC 10-311] analyzing module DFlipFlop_52
INFO: [VRFC 10-311] analyzing module DFlipFlop_53
INFO: [VRFC 10-311] analyzing module DFlipFlop_54
INFO: [VRFC 10-311] analyzing module DFlipFlop_55
INFO: [VRFC 10-311] analyzing module DFlipFlop_56
INFO: [VRFC 10-311] analyzing module DFlipFlop_57
INFO: [VRFC 10-311] analyzing module DFlipFlop_58
INFO: [VRFC 10-311] analyzing module DFlipFlop_59
INFO: [VRFC 10-311] analyzing module DFlipFlop_60
INFO: [VRFC 10-311] analyzing module DFlipFlop_61
INFO: [VRFC 10-311] analyzing module DFlipFlop_62
INFO: [VRFC 10-311] analyzing module DFlipFlop_63
INFO: [VRFC 10-311] analyzing module DFlipFlop_64
INFO: [VRFC 10-311] analyzing module DFlipFlop_65
INFO: [VRFC 10-311] analyzing module DFlipFlop_66
INFO: [VRFC 10-311] analyzing module DFlipFlop_99
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module register_1bit
INFO: [VRFC 10-311] analyzing module register_1bit_10
INFO: [VRFC 10-311] analyzing module register_1bit_11
INFO: [VRFC 10-311] analyzing module register_1bit_12
INFO: [VRFC 10-311] analyzing module register_1bit_13
INFO: [VRFC 10-311] analyzing module register_1bit_131
INFO: [VRFC 10-311] analyzing module register_1bit_132
INFO: [VRFC 10-311] analyzing module register_1bit_133
INFO: [VRFC 10-311] analyzing module register_1bit_134
INFO: [VRFC 10-311] analyzing module register_1bit_135
INFO: [VRFC 10-311] analyzing module register_1bit_136
INFO: [VRFC 10-311] analyzing module register_1bit_137
INFO: [VRFC 10-311] analyzing module register_1bit_138
INFO: [VRFC 10-311] analyzing module register_1bit_139
INFO: [VRFC 10-311] analyzing module register_1bit_14
INFO: [VRFC 10-311] analyzing module register_1bit_140
INFO: [VRFC 10-311] analyzing module register_1bit_141
INFO: [VRFC 10-311] analyzing module register_1bit_142
INFO: [VRFC 10-311] analyzing module register_1bit_143
INFO: [VRFC 10-311] analyzing module register_1bit_144
INFO: [VRFC 10-311] analyzing module register_1bit_145
INFO: [VRFC 10-311] analyzing module register_1bit_146
INFO: [VRFC 10-311] analyzing module register_1bit_147
INFO: [VRFC 10-311] analyzing module register_1bit_148
INFO: [VRFC 10-311] analyzing module register_1bit_149
INFO: [VRFC 10-311] analyzing module register_1bit_15
INFO: [VRFC 10-311] analyzing module register_1bit_150
INFO: [VRFC 10-311] analyzing module register_1bit_151
INFO: [VRFC 10-311] analyzing module register_1bit_152
INFO: [VRFC 10-311] analyzing module register_1bit_153
INFO: [VRFC 10-311] analyzing module register_1bit_154
INFO: [VRFC 10-311] analyzing module register_1bit_155
INFO: [VRFC 10-311] analyzing module register_1bit_156
INFO: [VRFC 10-311] analyzing module register_1bit_157
INFO: [VRFC 10-311] analyzing module register_1bit_158
INFO: [VRFC 10-311] analyzing module register_1bit_159
INFO: [VRFC 10-311] analyzing module register_1bit_16
INFO: [VRFC 10-311] analyzing module register_1bit_160
INFO: [VRFC 10-311] analyzing module register_1bit_161
INFO: [VRFC 10-311] analyzing module register_1bit_162
INFO: [VRFC 10-311] analyzing module register_1bit_17
INFO: [VRFC 10-311] analyzing module register_1bit_18
INFO: [VRFC 10-311] analyzing module register_1bit_19
INFO: [VRFC 10-311] analyzing module register_1bit_195
INFO: [VRFC 10-311] analyzing module register_1bit_196
INFO: [VRFC 10-311] analyzing module register_1bit_197
INFO: [VRFC 10-311] analyzing module register_1bit_198
INFO: [VRFC 10-311] analyzing module register_1bit_199
INFO: [VRFC 10-311] analyzing module register_1bit_20
INFO: [VRFC 10-311] analyzing module register_1bit_200
INFO: [VRFC 10-311] analyzing module register_1bit_201
INFO: [VRFC 10-311] analyzing module register_1bit_202
INFO: [VRFC 10-311] analyzing module register_1bit_203
INFO: [VRFC 10-311] analyzing module register_1bit_204
INFO: [VRFC 10-311] analyzing module register_1bit_205
INFO: [VRFC 10-311] analyzing module register_1bit_206
INFO: [VRFC 10-311] analyzing module register_1bit_207
INFO: [VRFC 10-311] analyzing module register_1bit_208
INFO: [VRFC 10-311] analyzing module register_1bit_209
INFO: [VRFC 10-311] analyzing module register_1bit_21
INFO: [VRFC 10-311] analyzing module register_1bit_210
INFO: [VRFC 10-311] analyzing module register_1bit_211
INFO: [VRFC 10-311] analyzing module register_1bit_212
INFO: [VRFC 10-311] analyzing module register_1bit_213
INFO: [VRFC 10-311] analyzing module register_1bit_214
INFO: [VRFC 10-311] analyzing module register_1bit_215
INFO: [VRFC 10-311] analyzing module register_1bit_216
INFO: [VRFC 10-311] analyzing module register_1bit_217
INFO: [VRFC 10-311] analyzing module register_1bit_218
INFO: [VRFC 10-311] analyzing module register_1bit_219
INFO: [VRFC 10-311] analyzing module register_1bit_22
INFO: [VRFC 10-311] analyzing module register_1bit_220
INFO: [VRFC 10-311] analyzing module register_1bit_221
INFO: [VRFC 10-311] analyzing module register_1bit_222
INFO: [VRFC 10-311] analyzing module register_1bit_223
INFO: [VRFC 10-311] analyzing module register_1bit_224
INFO: [VRFC 10-311] analyzing module register_1bit_225
INFO: [VRFC 10-311] analyzing module register_1bit_226
INFO: [VRFC 10-311] analyzing module register_1bit_23
INFO: [VRFC 10-311] analyzing module register_1bit_24
INFO: [VRFC 10-311] analyzing module register_1bit_25
INFO: [VRFC 10-311] analyzing module register_1bit_259
INFO: [VRFC 10-311] analyzing module register_1bit_26
INFO: [VRFC 10-311] analyzing module register_1bit_260
INFO: [VRFC 10-311] analyzing module register_1bit_261
INFO: [VRFC 10-311] analyzing module register_1bit_262
INFO: [VRFC 10-311] analyzing module register_1bit_263
INFO: [VRFC 10-311] analyzing module register_1bit_264
INFO: [VRFC 10-311] analyzing module register_1bit_265
INFO: [VRFC 10-311] analyzing module register_1bit_266
INFO: [VRFC 10-311] analyzing module register_1bit_267
INFO: [VRFC 10-311] analyzing module register_1bit_268
INFO: [VRFC 10-311] analyzing module register_1bit_269
INFO: [VRFC 10-311] analyzing module register_1bit_27
INFO: [VRFC 10-311] analyzing module register_1bit_270
INFO: [VRFC 10-311] analyzing module register_1bit_271
INFO: [VRFC 10-311] analyzing module register_1bit_272
INFO: [VRFC 10-311] analyzing module register_1bit_273
INFO: [VRFC 10-311] analyzing module register_1bit_274
INFO: [VRFC 10-311] analyzing module register_1bit_275
INFO: [VRFC 10-311] analyzing module register_1bit_276
INFO: [VRFC 10-311] analyzing module register_1bit_277
INFO: [VRFC 10-311] analyzing module register_1bit_278
INFO: [VRFC 10-311] analyzing module register_1bit_279
INFO: [VRFC 10-311] analyzing module register_1bit_28
INFO: [VRFC 10-311] analyzing module register_1bit_280
INFO: [VRFC 10-311] analyzing module register_1bit_281
INFO: [VRFC 10-311] analyzing module register_1bit_282
INFO: [VRFC 10-311] analyzing module register_1bit_283
INFO: [VRFC 10-311] analyzing module register_1bit_284
INFO: [VRFC 10-311] analyzing module register_1bit_285
INFO: [VRFC 10-311] analyzing module register_1bit_286
INFO: [VRFC 10-311] analyzing module register_1bit_287
INFO: [VRFC 10-311] analyzing module register_1bit_288
INFO: [VRFC 10-311] analyzing module register_1bit_289
INFO: [VRFC 10-311] analyzing module register_1bit_29
INFO: [VRFC 10-311] analyzing module register_1bit_290
INFO: [VRFC 10-311] analyzing module register_1bit_30
INFO: [VRFC 10-311] analyzing module register_1bit_31
INFO: [VRFC 10-311] analyzing module register_1bit_32
INFO: [VRFC 10-311] analyzing module register_1bit_323
INFO: [VRFC 10-311] analyzing module register_1bit_324
INFO: [VRFC 10-311] analyzing module register_1bit_325
INFO: [VRFC 10-311] analyzing module register_1bit_326
INFO: [VRFC 10-311] analyzing module register_1bit_327
INFO: [VRFC 10-311] analyzing module register_1bit_328
INFO: [VRFC 10-311] analyzing module register_1bit_329
INFO: [VRFC 10-311] analyzing module register_1bit_33
INFO: [VRFC 10-311] analyzing module register_1bit_330
INFO: [VRFC 10-311] analyzing module register_1bit_331
INFO: [VRFC 10-311] analyzing module register_1bit_332
INFO: [VRFC 10-311] analyzing module register_1bit_333
INFO: [VRFC 10-311] analyzing module register_1bit_334
INFO: [VRFC 10-311] analyzing module register_1bit_335
INFO: [VRFC 10-311] analyzing module register_1bit_336
INFO: [VRFC 10-311] analyzing module register_1bit_337
INFO: [VRFC 10-311] analyzing module register_1bit_338
INFO: [VRFC 10-311] analyzing module register_1bit_339
INFO: [VRFC 10-311] analyzing module register_1bit_34
INFO: [VRFC 10-311] analyzing module register_1bit_340
INFO: [VRFC 10-311] analyzing module register_1bit_341
INFO: [VRFC 10-311] analyzing module register_1bit_342
INFO: [VRFC 10-311] analyzing module register_1bit_343
INFO: [VRFC 10-311] analyzing module register_1bit_344
INFO: [VRFC 10-311] analyzing module register_1bit_345
INFO: [VRFC 10-311] analyzing module register_1bit_346
INFO: [VRFC 10-311] analyzing module register_1bit_347
INFO: [VRFC 10-311] analyzing module register_1bit_348
INFO: [VRFC 10-311] analyzing module register_1bit_349
INFO: [VRFC 10-311] analyzing module register_1bit_35
INFO: [VRFC 10-311] analyzing module register_1bit_350
INFO: [VRFC 10-311] analyzing module register_1bit_351
INFO: [VRFC 10-311] analyzing module register_1bit_352
INFO: [VRFC 10-311] analyzing module register_1bit_353
INFO: [VRFC 10-311] analyzing module register_1bit_354
INFO: [VRFC 10-311] analyzing module register_1bit_5
INFO: [VRFC 10-311] analyzing module register_1bit_6
INFO: [VRFC 10-311] analyzing module register_1bit_67
INFO: [VRFC 10-311] analyzing module register_1bit_68
INFO: [VRFC 10-311] analyzing module register_1bit_69
INFO: [VRFC 10-311] analyzing module register_1bit_7
INFO: [VRFC 10-311] analyzing module register_1bit_70
INFO: [VRFC 10-311] analyzing module register_1bit_71
INFO: [VRFC 10-311] analyzing module register_1bit_72
INFO: [VRFC 10-311] analyzing module register_1bit_73
INFO: [VRFC 10-311] analyzing module register_1bit_74
INFO: [VRFC 10-311] analyzing module register_1bit_75
INFO: [VRFC 10-311] analyzing module register_1bit_76
INFO: [VRFC 10-311] analyzing module register_1bit_77
INFO: [VRFC 10-311] analyzing module register_1bit_78
INFO: [VRFC 10-311] analyzing module register_1bit_79
INFO: [VRFC 10-311] analyzing module register_1bit_8
INFO: [VRFC 10-311] analyzing module register_1bit_80
INFO: [VRFC 10-311] analyzing module register_1bit_81
INFO: [VRFC 10-311] analyzing module register_1bit_82
INFO: [VRFC 10-311] analyzing module register_1bit_83
INFO: [VRFC 10-311] analyzing module register_1bit_84
INFO: [VRFC 10-311] analyzing module register_1bit_85
INFO: [VRFC 10-311] analyzing module register_1bit_86
INFO: [VRFC 10-311] analyzing module register_1bit_87
INFO: [VRFC 10-311] analyzing module register_1bit_88
INFO: [VRFC 10-311] analyzing module register_1bit_89
INFO: [VRFC 10-311] analyzing module register_1bit_9
INFO: [VRFC 10-311] analyzing module register_1bit_90
INFO: [VRFC 10-311] analyzing module register_1bit_91
INFO: [VRFC 10-311] analyzing module register_1bit_92
INFO: [VRFC 10-311] analyzing module register_1bit_93
INFO: [VRFC 10-311] analyzing module register_1bit_94
INFO: [VRFC 10-311] analyzing module register_1bit_95
INFO: [VRFC 10-311] analyzing module register_1bit_96
INFO: [VRFC 10-311] analyzing module register_1bit_97
INFO: [VRFC 10-311] analyzing module register_1bit_98
INFO: [VRFC 10-311] analyzing module register_32bit
INFO: [VRFC 10-311] analyzing module register_32bit_0
INFO: [VRFC 10-311] analyzing module register_32bit_1
INFO: [VRFC 10-311] analyzing module register_32bit_2
INFO: [VRFC 10-311] analyzing module register_32bit_3
INFO: [VRFC 10-311] analyzing module register_32bit_4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_Processor_func_synth xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_Processor_func_synth xil_defaultlib.TB_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.DFlipFlop_386
Compiling module xil_defaultlib.register_1bit_323
Compiling module xil_defaultlib.DFlipFlop_385
Compiling module xil_defaultlib.register_1bit_324
Compiling module xil_defaultlib.DFlipFlop_384
Compiling module xil_defaultlib.register_1bit_325
Compiling module xil_defaultlib.DFlipFlop_383
Compiling module xil_defaultlib.register_1bit_326
Compiling module xil_defaultlib.DFlipFlop_382
Compiling module xil_defaultlib.register_1bit_327
Compiling module xil_defaultlib.DFlipFlop_381
Compiling module xil_defaultlib.register_1bit_328
Compiling module xil_defaultlib.DFlipFlop_380
Compiling module xil_defaultlib.register_1bit_329
Compiling module xil_defaultlib.DFlipFlop_379
Compiling module xil_defaultlib.register_1bit_330
Compiling module xil_defaultlib.DFlipFlop_378
Compiling module xil_defaultlib.register_1bit_331
Compiling module xil_defaultlib.DFlipFlop_377
Compiling module xil_defaultlib.register_1bit_332
Compiling module xil_defaultlib.DFlipFlop_376
Compiling module xil_defaultlib.register_1bit_333
Compiling module xil_defaultlib.DFlipFlop_375
Compiling module xil_defaultlib.register_1bit_334
Compiling module xil_defaultlib.DFlipFlop_374
Compiling module xil_defaultlib.register_1bit_335
Compiling module xil_defaultlib.DFlipFlop_373
Compiling module xil_defaultlib.register_1bit_336
Compiling module xil_defaultlib.DFlipFlop_372
Compiling module xil_defaultlib.register_1bit_337
Compiling module xil_defaultlib.DFlipFlop_371
Compiling module xil_defaultlib.register_1bit_338
Compiling module xil_defaultlib.DFlipFlop_370
Compiling module xil_defaultlib.register_1bit_339
Compiling module xil_defaultlib.DFlipFlop_369
Compiling module xil_defaultlib.register_1bit_340
Compiling module xil_defaultlib.DFlipFlop_368
Compiling module xil_defaultlib.register_1bit_341
Compiling module xil_defaultlib.DFlipFlop_367
Compiling module xil_defaultlib.register_1bit_342
Compiling module xil_defaultlib.DFlipFlop_366
Compiling module xil_defaultlib.register_1bit_343
Compiling module xil_defaultlib.DFlipFlop_365
Compiling module xil_defaultlib.register_1bit_344
Compiling module xil_defaultlib.DFlipFlop_364
Compiling module xil_defaultlib.register_1bit_345
Compiling module xil_defaultlib.DFlipFlop_363
Compiling module xil_defaultlib.register_1bit_346
Compiling module xil_defaultlib.DFlipFlop_362
Compiling module xil_defaultlib.register_1bit_347
Compiling module xil_defaultlib.DFlipFlop_361
Compiling module xil_defaultlib.register_1bit_348
Compiling module xil_defaultlib.DFlipFlop_360
Compiling module xil_defaultlib.register_1bit_349
Compiling module xil_defaultlib.DFlipFlop_359
Compiling module xil_defaultlib.register_1bit_350
Compiling module xil_defaultlib.DFlipFlop_358
Compiling module xil_defaultlib.register_1bit_351
Compiling module xil_defaultlib.DFlipFlop_357
Compiling module xil_defaultlib.register_1bit_352
Compiling module xil_defaultlib.DFlipFlop_356
Compiling module xil_defaultlib.register_1bit_353
Compiling module xil_defaultlib.DFlipFlop_355
Compiling module xil_defaultlib.register_1bit_354
Compiling module xil_defaultlib.register_32bit
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.DFlipFlop_322
Compiling module xil_defaultlib.register_1bit_259
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.DFlipFlop_321
Compiling module xil_defaultlib.register_1bit_260
Compiling module xil_defaultlib.DFlipFlop_320
Compiling module xil_defaultlib.register_1bit_261
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.DFlipFlop_319
Compiling module xil_defaultlib.register_1bit_262
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.DFlipFlop_318
Compiling module xil_defaultlib.register_1bit_263
Compiling module xil_defaultlib.DFlipFlop_317
Compiling module xil_defaultlib.register_1bit_264
Compiling module xil_defaultlib.DFlipFlop_316
Compiling module xil_defaultlib.register_1bit_265
Compiling module xil_defaultlib.DFlipFlop_315
Compiling module xil_defaultlib.register_1bit_266
Compiling module xil_defaultlib.DFlipFlop_314
Compiling module xil_defaultlib.register_1bit_267
Compiling module xil_defaultlib.DFlipFlop_313
Compiling module xil_defaultlib.register_1bit_268
Compiling module xil_defaultlib.DFlipFlop_312
Compiling module xil_defaultlib.register_1bit_269
Compiling module xil_defaultlib.DFlipFlop_311
Compiling module xil_defaultlib.register_1bit_270
Compiling module xil_defaultlib.DFlipFlop_310
Compiling module xil_defaultlib.register_1bit_271
Compiling module xil_defaultlib.DFlipFlop_309
Compiling module xil_defaultlib.register_1bit_272
Compiling module xil_defaultlib.DFlipFlop_308
Compiling module xil_defaultlib.register_1bit_273
Compiling module xil_defaultlib.DFlipFlop_307
Compiling module xil_defaultlib.register_1bit_274
Compiling module xil_defaultlib.DFlipFlop_306
Compiling module xil_defaultlib.register_1bit_275
Compiling module xil_defaultlib.DFlipFlop_305
Compiling module xil_defaultlib.register_1bit_276
Compiling module xil_defaultlib.DFlipFlop_304
Compiling module xil_defaultlib.register_1bit_277
Compiling module xil_defaultlib.DFlipFlop_303
Compiling module xil_defaultlib.register_1bit_278
Compiling module xil_defaultlib.DFlipFlop_302
Compiling module xil_defaultlib.register_1bit_279
Compiling module xil_defaultlib.DFlipFlop_301
Compiling module xil_defaultlib.register_1bit_280
Compiling module xil_defaultlib.DFlipFlop_300
Compiling module xil_defaultlib.register_1bit_281
Compiling module xil_defaultlib.DFlipFlop_299
Compiling module xil_defaultlib.register_1bit_282
Compiling module xil_defaultlib.DFlipFlop_298
Compiling module xil_defaultlib.register_1bit_283
Compiling module xil_defaultlib.DFlipFlop_297
Compiling module xil_defaultlib.register_1bit_284
Compiling module xil_defaultlib.DFlipFlop_296
Compiling module xil_defaultlib.register_1bit_285
Compiling module xil_defaultlib.DFlipFlop_295
Compiling module xil_defaultlib.register_1bit_286
Compiling module xil_defaultlib.DFlipFlop_294
Compiling module xil_defaultlib.register_1bit_287
Compiling module xil_defaultlib.DFlipFlop_293
Compiling module xil_defaultlib.register_1bit_288
Compiling module xil_defaultlib.DFlipFlop_292
Compiling module xil_defaultlib.register_1bit_289
Compiling module xil_defaultlib.DFlipFlop_291
Compiling module xil_defaultlib.register_1bit_290
Compiling module xil_defaultlib.register_32bit_0
Compiling module xil_defaultlib.DFlipFlop_258
Compiling module xil_defaultlib.register_1bit_195
Compiling module xil_defaultlib.DFlipFlop_257
Compiling module xil_defaultlib.register_1bit_196
Compiling module xil_defaultlib.DFlipFlop_256
Compiling module xil_defaultlib.register_1bit_197
Compiling module xil_defaultlib.DFlipFlop_255
Compiling module xil_defaultlib.register_1bit_198
Compiling module xil_defaultlib.DFlipFlop_254
Compiling module xil_defaultlib.register_1bit_199
Compiling module xil_defaultlib.DFlipFlop_253
Compiling module xil_defaultlib.register_1bit_200
Compiling module xil_defaultlib.DFlipFlop_252
Compiling module xil_defaultlib.register_1bit_201
Compiling module xil_defaultlib.DFlipFlop_251
Compiling module xil_defaultlib.register_1bit_202
Compiling module xil_defaultlib.DFlipFlop_250
Compiling module xil_defaultlib.register_1bit_203
Compiling module xil_defaultlib.DFlipFlop_249
Compiling module xil_defaultlib.register_1bit_204
Compiling module xil_defaultlib.DFlipFlop_248
Compiling module xil_defaultlib.register_1bit_205
Compiling module xil_defaultlib.DFlipFlop_247
Compiling module xil_defaultlib.register_1bit_206
Compiling module xil_defaultlib.DFlipFlop_246
Compiling module xil_defaultlib.register_1bit_207
Compiling module xil_defaultlib.DFlipFlop_245
Compiling module xil_defaultlib.register_1bit_208
Compiling module xil_defaultlib.DFlipFlop_244
Compiling module xil_defaultlib.register_1bit_209
Compiling module xil_defaultlib.DFlipFlop_243
Compiling module xil_defaultlib.register_1bit_210
Compiling module xil_defaultlib.DFlipFlop_242
Compiling module xil_defaultlib.register_1bit_211
Compiling module xil_defaultlib.DFlipFlop_241
Compiling module xil_defaultlib.register_1bit_212
Compiling module xil_defaultlib.DFlipFlop_240
Compiling module xil_defaultlib.register_1bit_213
Compiling module xil_defaultlib.DFlipFlop_239
Compiling module xil_defaultlib.register_1bit_214
Compiling module xil_defaultlib.DFlipFlop_238
Compiling module xil_defaultlib.register_1bit_215
Compiling module xil_defaultlib.DFlipFlop_237
Compiling module xil_defaultlib.register_1bit_216
Compiling module xil_defaultlib.DFlipFlop_236
Compiling module xil_defaultlib.register_1bit_217
Compiling module xil_defaultlib.DFlipFlop_235
Compiling module xil_defaultlib.register_1bit_218
Compiling module xil_defaultlib.DFlipFlop_234
Compiling module xil_defaultlib.register_1bit_219
Compiling module xil_defaultlib.DFlipFlop_233
Compiling module xil_defaultlib.register_1bit_220
Compiling module xil_defaultlib.DFlipFlop_232
Compiling module xil_defaultlib.register_1bit_221
Compiling module xil_defaultlib.DFlipFlop_231
Compiling module xil_defaultlib.register_1bit_222
Compiling module xil_defaultlib.DFlipFlop_230
Compiling module xil_defaultlib.register_1bit_223
Compiling module xil_defaultlib.DFlipFlop_229
Compiling module xil_defaultlib.register_1bit_224
Compiling module xil_defaultlib.DFlipFlop_228
Compiling module xil_defaultlib.register_1bit_225
Compiling module xil_defaultlib.DFlipFlop_227
Compiling module xil_defaultlib.register_1bit_226
Compiling module xil_defaultlib.register_32bit_1
Compiling module xil_defaultlib.DFlipFlop_194
Compiling module xil_defaultlib.register_1bit_131
Compiling module xil_defaultlib.DFlipFlop_193
Compiling module xil_defaultlib.register_1bit_132
Compiling module xil_defaultlib.DFlipFlop_192
Compiling module xil_defaultlib.register_1bit_133
Compiling module xil_defaultlib.DFlipFlop_191
Compiling module xil_defaultlib.register_1bit_134
Compiling module xil_defaultlib.DFlipFlop_190
Compiling module xil_defaultlib.register_1bit_135
Compiling module xil_defaultlib.DFlipFlop_189
Compiling module xil_defaultlib.register_1bit_136
Compiling module xil_defaultlib.DFlipFlop_188
Compiling module xil_defaultlib.register_1bit_137
Compiling module xil_defaultlib.DFlipFlop_187
Compiling module xil_defaultlib.register_1bit_138
Compiling module xil_defaultlib.DFlipFlop_186
Compiling module xil_defaultlib.register_1bit_139
Compiling module xil_defaultlib.DFlipFlop_185
Compiling module xil_defaultlib.register_1bit_140
Compiling module xil_defaultlib.DFlipFlop_184
Compiling module xil_defaultlib.register_1bit_141
Compiling module xil_defaultlib.DFlipFlop_183
Compiling module xil_defaultlib.register_1bit_142
Compiling module xil_defaultlib.DFlipFlop_182
Compiling module xil_defaultlib.register_1bit_143
Compiling module xil_defaultlib.DFlipFlop_181
Compiling module xil_defaultlib.register_1bit_144
Compiling module xil_defaultlib.DFlipFlop_180
Compiling module xil_defaultlib.register_1bit_145
Compiling module xil_defaultlib.DFlipFlop_179
Compiling module xil_defaultlib.register_1bit_146
Compiling module xil_defaultlib.DFlipFlop_178
Compiling module xil_defaultlib.register_1bit_147
Compiling module xil_defaultlib.DFlipFlop_177
Compiling module xil_defaultlib.register_1bit_148
Compiling module xil_defaultlib.DFlipFlop_176
Compiling module xil_defaultlib.register_1bit_149
Compiling module xil_defaultlib.DFlipFlop_175
Compiling module xil_defaultlib.register_1bit_150
Compiling module xil_defaultlib.DFlipFlop_174
Compiling module xil_defaultlib.register_1bit_151
Compiling module xil_defaultlib.DFlipFlop_173
Compiling module xil_defaultlib.register_1bit_152
Compiling module xil_defaultlib.DFlipFlop_172
Compiling module xil_defaultlib.register_1bit_153
Compiling module xil_defaultlib.DFlipFlop_171
Compiling module xil_defaultlib.register_1bit_154
Compiling module xil_defaultlib.DFlipFlop_170
Compiling module xil_defaultlib.register_1bit_155
Compiling module xil_defaultlib.DFlipFlop_169
Compiling module xil_defaultlib.register_1bit_156
Compiling module xil_defaultlib.DFlipFlop_168
Compiling module xil_defaultlib.register_1bit_157
Compiling module xil_defaultlib.DFlipFlop_167
Compiling module xil_defaultlib.register_1bit_158
Compiling module xil_defaultlib.DFlipFlop_166
Compiling module xil_defaultlib.register_1bit_159
Compiling module xil_defaultlib.DFlipFlop_165
Compiling module xil_defaultlib.register_1bit_160
Compiling module xil_defaultlib.DFlipFlop_164
Compiling module xil_defaultlib.register_1bit_161
Compiling module xil_defaultlib.DFlipFlop_163
Compiling module xil_defaultlib.register_1bit_162
Compiling module xil_defaultlib.register_32bit_2
Compiling module xil_defaultlib.DFlipFlop_130
Compiling module xil_defaultlib.register_1bit_67
Compiling module xil_defaultlib.DFlipFlop_129
Compiling module xil_defaultlib.register_1bit_68
Compiling module xil_defaultlib.DFlipFlop_128
Compiling module xil_defaultlib.register_1bit_69
Compiling module xil_defaultlib.DFlipFlop_127
Compiling module xil_defaultlib.register_1bit_70
Compiling module xil_defaultlib.DFlipFlop_126
Compiling module xil_defaultlib.register_1bit_71
Compiling module xil_defaultlib.DFlipFlop_125
Compiling module xil_defaultlib.register_1bit_72
Compiling module xil_defaultlib.DFlipFlop_124
Compiling module xil_defaultlib.register_1bit_73
Compiling module xil_defaultlib.DFlipFlop_123
Compiling module xil_defaultlib.register_1bit_74
Compiling module xil_defaultlib.DFlipFlop_122
Compiling module xil_defaultlib.register_1bit_75
Compiling module xil_defaultlib.DFlipFlop_121
Compiling module xil_defaultlib.register_1bit_76
Compiling module xil_defaultlib.DFlipFlop_120
Compiling module xil_defaultlib.register_1bit_77
Compiling module xil_defaultlib.DFlipFlop_119
Compiling module xil_defaultlib.register_1bit_78
Compiling module xil_defaultlib.DFlipFlop_118
Compiling module xil_defaultlib.register_1bit_79
Compiling module xil_defaultlib.DFlipFlop_117
Compiling module xil_defaultlib.register_1bit_80
Compiling module xil_defaultlib.DFlipFlop_116
Compiling module xil_defaultlib.register_1bit_81
Compiling module xil_defaultlib.DFlipFlop_115
Compiling module xil_defaultlib.register_1bit_82
Compiling module xil_defaultlib.DFlipFlop_114
Compiling module xil_defaultlib.register_1bit_83
Compiling module xil_defaultlib.DFlipFlop_113
Compiling module xil_defaultlib.register_1bit_84
Compiling module xil_defaultlib.DFlipFlop_112
Compiling module xil_defaultlib.register_1bit_85
Compiling module xil_defaultlib.DFlipFlop_111
Compiling module xil_defaultlib.register_1bit_86
Compiling module xil_defaultlib.DFlipFlop_110
Compiling module xil_defaultlib.register_1bit_87
Compiling module xil_defaultlib.DFlipFlop_109
Compiling module xil_defaultlib.register_1bit_88
Compiling module xil_defaultlib.DFlipFlop_108
Compiling module xil_defaultlib.register_1bit_89
Compiling module xil_defaultlib.DFlipFlop_107
Compiling module xil_defaultlib.register_1bit_90
Compiling module xil_defaultlib.DFlipFlop_106
Compiling module xil_defaultlib.register_1bit_91
Compiling module xil_defaultlib.DFlipFlop_105
Compiling module xil_defaultlib.register_1bit_92
Compiling module xil_defaultlib.DFlipFlop_104
Compiling module xil_defaultlib.register_1bit_93
Compiling module xil_defaultlib.DFlipFlop_103
Compiling module xil_defaultlib.register_1bit_94
Compiling module xil_defaultlib.DFlipFlop_102
Compiling module xil_defaultlib.register_1bit_95
Compiling module xil_defaultlib.DFlipFlop_101
Compiling module xil_defaultlib.register_1bit_96
Compiling module xil_defaultlib.DFlipFlop_100
Compiling module xil_defaultlib.register_1bit_97
Compiling module xil_defaultlib.DFlipFlop_99
Compiling module xil_defaultlib.register_1bit_98
Compiling module xil_defaultlib.register_32bit_3
Compiling module xil_defaultlib.DFlipFlop_66
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.DFlipFlop_65
Compiling module xil_defaultlib.register_1bit_5
Compiling module xil_defaultlib.DFlipFlop_64
Compiling module xil_defaultlib.register_1bit_6
Compiling module xil_defaultlib.DFlipFlop_63
Compiling module xil_defaultlib.register_1bit_7
Compiling module xil_defaultlib.DFlipFlop_62
Compiling module xil_defaultlib.register_1bit_8
Compiling module xil_defaultlib.DFlipFlop_61
Compiling module xil_defaultlib.register_1bit_9
Compiling module xil_defaultlib.DFlipFlop_60
Compiling module xil_defaultlib.register_1bit_10
Compiling module xil_defaultlib.DFlipFlop_59
Compiling module xil_defaultlib.register_1bit_11
Compiling module xil_defaultlib.DFlipFlop_58
Compiling module xil_defaultlib.register_1bit_12
Compiling module xil_defaultlib.DFlipFlop_57
Compiling module xil_defaultlib.register_1bit_13
Compiling module xil_defaultlib.DFlipFlop_56
Compiling module xil_defaultlib.register_1bit_14
Compiling module xil_defaultlib.DFlipFlop_55
Compiling module xil_defaultlib.register_1bit_15
Compiling module xil_defaultlib.DFlipFlop_54
Compiling module xil_defaultlib.register_1bit_16
Compiling module xil_defaultlib.DFlipFlop_53
Compiling module xil_defaultlib.register_1bit_17
Compiling module xil_defaultlib.DFlipFlop_52
Compiling module xil_defaultlib.register_1bit_18
Compiling module xil_defaultlib.DFlipFlop_51
Compiling module xil_defaultlib.register_1bit_19
Compiling module xil_defaultlib.DFlipFlop_50
Compiling module xil_defaultlib.register_1bit_20
Compiling module xil_defaultlib.DFlipFlop_49
Compiling module xil_defaultlib.register_1bit_21
Compiling module xil_defaultlib.DFlipFlop_48
Compiling module xil_defaultlib.register_1bit_22
Compiling module xil_defaultlib.DFlipFlop_47
Compiling module xil_defaultlib.register_1bit_23
Compiling module xil_defaultlib.DFlipFlop_46
Compiling module xil_defaultlib.register_1bit_24
Compiling module xil_defaultlib.DFlipFlop_45
Compiling module xil_defaultlib.register_1bit_25
Compiling module xil_defaultlib.DFlipFlop_44
Compiling module xil_defaultlib.register_1bit_26
Compiling module xil_defaultlib.DFlipFlop_43
Compiling module xil_defaultlib.register_1bit_27
Compiling module xil_defaultlib.DFlipFlop_42
Compiling module xil_defaultlib.register_1bit_28
Compiling module xil_defaultlib.DFlipFlop_41
Compiling module xil_defaultlib.register_1bit_29
Compiling module xil_defaultlib.DFlipFlop_40
Compiling module xil_defaultlib.register_1bit_30
Compiling module xil_defaultlib.DFlipFlop_39
Compiling module xil_defaultlib.register_1bit_31
Compiling module xil_defaultlib.DFlipFlop_38
Compiling module xil_defaultlib.register_1bit_32
Compiling module xil_defaultlib.DFlipFlop_37
Compiling module xil_defaultlib.register_1bit_33
Compiling module xil_defaultlib.DFlipFlop_36
Compiling module xil_defaultlib.register_1bit_34
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_1bit_35
Compiling module xil_defaultlib.register_32bit_4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.control_unit
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.RAM
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TB_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Processor_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3627.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/semester/7th sem/davinci/testing/Processor/Processor.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_func_synth -key {Post-Synthesis:sim_1:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {{D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 3627.395 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
