

================================================================
== Vitis HLS Report for 'solve_double_6u_4u_6'
================================================================
* Date:           Sun Feb  5 16:55:58 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.814 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                            |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_solve_double_6u_4u_6_Pipeline_1_fu_191                                  |solve_double_6u_4u_6_Pipeline_1                                  |       74|       74|  4.440 us|  4.440 us|   74|   74|       no|
        |grp_solve_double_6u_4u_6_Pipeline_2_fu_196                                  |solve_double_6u_4u_6_Pipeline_2                                  |       50|       50|  3.000 us|  3.000 us|   50|   50|       no|
        |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_114_1_fu_201                   |solve_double_6u_4u_6_Pipeline_VITIS_LOOP_114_1                   |        6|        6|  0.360 us|  0.360 us|    6|    6|       no|
        |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2_fu_207  |solve_double_6u_4u_6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_svd_2_fu_216                                                            |svd_2                                                            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_314_2_fu_223                   |solve_double_6u_4u_6_Pipeline_VITIS_LOOP_314_2                   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_320_3_fu_232                   |solve_double_6u_4u_6_Pipeline_VITIS_LOOP_320_3                   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |       32|       32|         1|          -|          -|    32|        no|
        |- VITIS_LOOP_309_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1353|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   294|    15867|   45596|    0|
|Memory               |        0|     -|      192|     195|    0|
|Multiplexer          |        -|     -|        -|     433|    -|
|Register             |        -|     -|      972|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   294|    17031|   47577|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     9|        1|      10|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     4|       ~0|       5|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+-------+-------+-----+
    |ddiv_64ns_64ns_64_5_no_dsp_1_U1557                                          |ddiv_64ns_64ns_64_5_no_dsp_1                                     |        0|    0|      0|      0|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1556                                         |dmul_64ns_64ns_64_1_max_dsp_1                                    |        0|    8|      0|    106|    0|
    |mul_32ns_32ns_64_1_1_U1558                                                  |mul_32ns_32ns_64_1_1                                             |        0|    3|      0|     20|    0|
    |grp_solve_double_6u_4u_6_Pipeline_1_fu_191                                  |solve_double_6u_4u_6_Pipeline_1                                  |        0|    0|      9|     76|    0|
    |grp_solve_double_6u_4u_6_Pipeline_2_fu_196                                  |solve_double_6u_4u_6_Pipeline_2                                  |        0|    0|      8|     75|    0|
    |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_114_1_fu_201                   |solve_double_6u_4u_6_Pipeline_VITIS_LOOP_114_1                   |        0|    0|      5|   2622|    0|
    |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2_fu_207  |solve_double_6u_4u_6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2  |        0|    0|    137|    380|    0|
    |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_314_2_fu_223                   |solve_double_6u_4u_6_Pipeline_VITIS_LOOP_314_2                   |        0|   11|    230|   2821|    0|
    |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_320_3_fu_232                   |solve_double_6u_4u_6_Pipeline_VITIS_LOOP_320_3                   |        0|   11|    165|   3898|    0|
    |grp_svd_2_fu_216                                                            |svd_2                                                            |        0|  261|  15313|  35598|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                       |                                                                 |        0|  294|  15867|  45596|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |V_U        |solve_double_6u_4u_s_V_RAM_AUTO_1R1W        |        0|  64|  65|    0|    37|   64|     1|         2368|
    |ref_tmp_U  |solve_double_6u_4u_s_ref_tmp_RAM_AUTO_1R1W  |        0|  64|  65|    0|    25|   64|     1|         1600|
    |U_U        |svd_2_ref_tmp3_RAM_AUTO_1R1W                |        0|  64|  65|    0|    17|   64|     1|         1088|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                            |        0| 192| 195|    0|    79|  192|     3|         5056|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+------+------------+------------+
    |          Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+------+------------+------------+
    |add_ln309_fu_353_p2              |         +|   0|  0|    39|          32|           1|
    |p_cast375_fu_296_p2              |         +|   0|  0|    12|           5|           1|
    |exitcond60_fu_302_p2             |      icmp|   0|  0|     9|           5|           2|
    |icmp_ln309_fu_348_p2             |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln311_fu_388_p2             |      lshr|   0|  0|  1255|         320|         320|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |empty_1173_fu_274_p2             |       shl|   0|  0|    16|           4|           8|
    +---------------------------------+----------+----+---+------+------------+------------+
    |Total                            |          |   0|  0|  1353|         399|         365|
    +---------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_address0          |  14|          3|    5|         15|
    |A_ce0               |  14|          3|    1|          3|
    |U_address0          |  26|          5|    5|         25|
    |U_ce0               |  20|          4|    1|          4|
    |U_d0                |  20|          4|   64|        256|
    |U_we0               |  20|          4|    8|         32|
    |V_address0          |  26|          5|    6|         30|
    |V_ce0               |  26|          5|    1|          5|
    |V_ce1               |   9|          2|    1|          2|
    |V_d0                |  20|          4|   64|        256|
    |V_we0               |  20|          4|    8|         32|
    |V_we1               |   9|          2|    8|         16|
    |X_1_fu_118          |   9|          2|  320|        640|
    |ap_NS_fsm           |  81|         17|    1|         17|
    |i_6_fu_114          |   9|          2|   32|         64|
    |loop_index_i_fu_94  |   9|          2|    5|         10|
    |ref_tmp_address0    |  26|          5|    5|         25|
    |ref_tmp_ce0         |  26|          5|    1|          5|
    |ref_tmp_ce1         |   9|          2|    1|          2|
    |ref_tmp_d0          |  20|          4|   64|        256|
    |ref_tmp_we0         |  20|          4|    8|         32|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 433|         88|  609|       1727|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                           Name                                          |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |W_reg_486                                                                                |  320|   0|  320|          0|
    |X_1_fu_118                                                                               |  320|   0|  320|          0|
    |ap_CS_fsm                                                                                |   16|   0|   16|          0|
    |bound_reg_481                                                                            |   64|   0|   64|          0|
    |empty_1175_reg_467                                                                       |   32|   0|   32|          0|
    |grp_solve_double_6u_4u_6_Pipeline_1_fu_191_ap_start_reg                                  |    1|   0|    1|          0|
    |grp_solve_double_6u_4u_6_Pipeline_2_fu_196_ap_start_reg                                  |    1|   0|    1|          0|
    |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_114_1_fu_201_ap_start_reg                   |    1|   0|    1|          0|
    |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2_fu_207_ap_start_reg  |    1|   0|    1|          0|
    |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_314_2_fu_223_ap_start_reg                   |    1|   0|    1|          0|
    |grp_solve_double_6u_4u_6_Pipeline_VITIS_LOOP_320_3_fu_232_ap_start_reg                   |    1|   0|    1|          0|
    |grp_svd_2_fu_216_ap_start_reg                                                            |    1|   0|    1|          0|
    |i_6_fu_114                                                                               |   32|   0|   32|          0|
    |loop_index_i_fu_94                                                                       |    5|   0|    5|          0|
    |s_reg_514                                                                                |   64|   0|   64|          0|
    |trunc_ln311_4_reg_519                                                                    |    5|   0|    8|          3|
    |trunc_ln311_5_reg_499                                                                    |    6|   0|    9|          3|
    |trunc_ln311_reg_494                                                                      |    5|   0|    5|          0|
    |trunc_ln_reg_473                                                                         |   32|   0|   32|          0|
    |wi_reg_509                                                                               |   64|   0|   64|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                    |  972|   0|  978|          6|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------+-----+-----+------------+-------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6|  return value|
|ap_return   |  out|  320|  ap_ctrl_hs|  solve<double, 6u, 4u>.6|  return value|
|A_address0  |  out|    5|   ap_memory|                        A|         array|
|A_ce0       |  out|    1|   ap_memory|                        A|         array|
|A_q0        |   in|   64|   ap_memory|                        A|         array|
|p_read      |   in|  320|     ap_none|                   p_read|        scalar|
|p_read1     |   in|  448|     ap_none|                  p_read1|        scalar|
+------------+-----+-----+------------+-------------------------+--------------+

