Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan  3 16:19:36 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.963     -293.465                    174                11084       -2.359      -16.593                      9                11084       -0.667      -12.672                      19                  4265  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
adc_lvds_clk   {0.000 0.500}        1.000           1000.000        
  adc_clk_div  {0.000 2.000}        4.000           250.000         
clk_fpga_0     {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk         0.695        0.000                      0                    9       -2.359      -16.593                      9                    9       -0.667      -12.672                      19                    19  
  adc_clk_div       -0.394       -1.794                      8                  229        0.204        0.000                      0                  229        1.500        0.000                       0                   154  
clk_fpga_0          -0.343       -0.591                      5                10604        0.056        0.000                      0                10604        2.083        0.000                       0                  4092  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_div   adc_lvds_clk       -2.963      -24.435                      9                    9        0.515        0.000                      0                    9  
clk_fpga_0    adc_clk_div        -2.720     -181.272                     76                   76        0.100        0.000                      0                   76  
adc_lvds_clk  clk_fpga_0         -2.058      -19.694                     12                   12        0.139        0.000                      0                   12  
adc_clk_div   clk_fpga_0         -1.246      -65.679                     64                   64        0.054        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.305        0.000                      0                   96        0.348        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -2.359ns,  Total Violation      -16.593ns
PW    :           19  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -12.672ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 adc_l2a_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.523ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 1.337 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    U15                                               0.000     0.100 f  adc_l2a_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l2a_n
    U14                  IBUFDS (Prop_ibufds_IB_O)    0.523     0.623 r  nolabel_line129/nolabel_line90/O
                         net (fo=1, routed)           0.000     0.623    nolabel_line129/asi2_mod_inst2/adc_d2a
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.441     1.337    nolabel_line129/asi2_mod_inst2/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.337    
                         clock uncertainty           -0.035     1.301    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.318    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.318    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 adc_l4b_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.534ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 1.417 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    Y14                                               0.000     0.100 f  adc_l4b_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l4b_n
    W14                  IBUFDS (Prop_ibufds_IB_O)    0.534     0.634 r  nolabel_line129/nolabel_line120/O
                         net (fo=1, routed)           0.000     0.634    nolabel_line129/asi2_mod_inst7/adc_d4b
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.522     1.417    nolabel_line129/asi2_mod_inst7/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.417    
                         clock uncertainty           -0.035     1.382    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.399    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.399    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 adc_l3b_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.512ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 1.396 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    W15                                               0.000     0.100 f  adc_l3b_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l3b_n
    V15                  IBUFDS (Prop_ibufds_IB_O)    0.512     0.612 r  nolabel_line129/nolabel_line108/O
                         net (fo=1, routed)           0.000     0.612    nolabel_line129/asi2_mod_inst5/adc_d3b
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.501     1.396    nolabel_line129/asi2_mod_inst5/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.396    
                         clock uncertainty           -0.035     1.360    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.377    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.350 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    P19                                               0.000     0.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395     0.495 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           0.000     0.495    nolabel_line129/nolabel_line198/adc_fclk
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.455     1.350    nolabel_line129/nolabel_line198/CLKB0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.350    
                         clock uncertainty           -0.035     1.314    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.331    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.331    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 adc_l4a_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.503ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.976ns = ( 1.476 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    Y17                                               0.000     0.100 f  adc_l4a_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l4a_n
    Y16                  IBUFDS (Prop_ibufds_IB_O)    0.503     0.603 r  nolabel_line129/nolabel_line114/O
                         net (fo=1, routed)           0.000     0.603    nolabel_line129/asi2_mod_inst6/adc_d4a
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.581     1.476    nolabel_line129/asi2_mod_inst6/CLKB0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.476    
                         clock uncertainty           -0.035     1.441    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.458    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.458    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 adc_l2b_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.458ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 1.481 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    Y19                                               0.000     0.100 f  adc_l2b_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l2b_n
    Y18                  IBUFDS (Prop_ibufds_IB_O)    0.458     0.558 r  nolabel_line129/nolabel_line96/O
                         net (fo=1, routed)           0.000     0.558    nolabel_line129/asi2_mod_inst3/adc_d2b
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.586     1.481    nolabel_line129/asi2_mod_inst3/CLKB0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.481    
                         clock uncertainty           -0.035     1.446    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.463    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.463    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 adc_l3a_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.432ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.041ns = ( 1.541 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 f  adc_l3a_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l3a_n
    V16                  IBUFDS (Prop_ibufds_IB_O)    0.432     0.532 r  nolabel_line129/nolabel_line102/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line129/asi2_mod_inst4/adc_d3a
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.646     1.541    nolabel_line129/asi2_mod_inst4/CLKB0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.541    
                         clock uncertainty           -0.035     1.505    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.522    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.522    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 adc_l1b_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.445ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 1.627 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    V18                                               0.000     0.100 f  adc_l1b_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l1b_n
    V17                  IBUFDS (Prop_ibufds_IB_O)    0.445     0.545 r  nolabel_line129/nolabel_line84/O
                         net (fo=1, routed)           0.000     0.545    nolabel_line129/asi2_mod_inst1/adc_d1b
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.732     1.627    nolabel_line129/asi2_mod_inst1/CLKB0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.627    
                         clock uncertainty           -0.035     1.592    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.609    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.609    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_l1a_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.424ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 1.686 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 f  adc_l1a_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l1a_n
    W18                  IBUFDS (Prop_ibufds_IB_O)    0.424     0.524 r  nolabel_line129/nolabel_line78/O
                         net (fo=1, routed)           0.000     0.524    nolabel_line129/asi2_mod_inst0/adc_d1a
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.791     1.686    nolabel_line129/asi2_mod_inst0/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.686    
                         clock uncertainty           -0.035     1.651    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.668    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.668    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.359ns  (arrival time - required time)
  Source:                 adc_l1a_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    W18                                               0.000    -0.100 r  adc_l1a_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l1a_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.816 r  nolabel_line129/nolabel_line78/O
                         net (fo=1, routed)           0.000     0.816    nolabel_line129/asi2_mod_inst0/adc_d1a
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          2.006     2.973    nolabel_line129/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.035     3.009    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     3.175    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.195ns  (arrival time - required time)
  Source:                 adc_l1b_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    V17                                               0.000    -0.100 r  adc_l1b_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l1b_p
    V17                  IBUFDS (Prop_ibufds_I_O)     0.936     0.836 r  nolabel_line129/nolabel_line84/O
                         net (fo=1, routed)           0.000     0.836    nolabel_line129/asi2_mod_inst1/adc_d1b
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.863     2.830    nolabel_line129/asi2_mod_inst1/adc_data_rx_reg[1][7]_0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.830    
                         clock uncertainty            0.035     2.866    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     3.032    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                 -2.195    

Slack (VIOLATED) :        -2.003ns  (arrival time - required time)
  Source:                 adc_l3a_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.924ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    V16                                               0.000    -0.100 r  adc_l3a_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l3a_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.824 r  nolabel_line129/nolabel_line102/O
                         net (fo=1, routed)           0.000     0.824    nolabel_line129/asi2_mod_inst4/adc_d3a
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.658     2.625    nolabel_line129/asi2_mod_inst4/adc_data_rx_reg[4][7]_0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.625    
                         clock uncertainty            0.035     2.660    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.826    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                 -2.003    

Slack (VIOLATED) :        -1.834ns  (arrival time - required time)
  Source:                 adc_l2b_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.950ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    Y18                                               0.000    -0.100 r  adc_l2b_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l2b_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.950     0.850 r  nolabel_line129/nolabel_line96/O
                         net (fo=1, routed)           0.000     0.850    nolabel_line129/asi2_mod_inst3/adc_d2b
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.514     2.482    nolabel_line129/asi2_mod_inst3/adc_data_rx_reg[3][7]_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.482    
                         clock uncertainty            0.035     2.517    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.683    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                 -1.834    

Slack (VIOLATED) :        -1.829ns  (arrival time - required time)
  Source:                 adc_l4a_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.994ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    Y16                                               0.000    -0.100 r  adc_l4a_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l4a_p
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.994     0.894 r  nolabel_line129/nolabel_line114/O
                         net (fo=1, routed)           0.000     0.894    nolabel_line129/asi2_mod_inst6/adc_d4a
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.554     2.522    nolabel_line129/asi2_mod_inst6/adc_data_rx_reg[6][7]_0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.522    
                         clock uncertainty            0.035     2.557    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.723    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.656ns  (arrival time - required time)
  Source:                 adc_l4b_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    W14                                               0.000    -0.100 r  adc_l4b_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l4b_p
    W14                  IBUFDS (Prop_ibufds_I_O)     1.024     0.924 r  nolabel_line129/nolabel_line120/O
                         net (fo=1, routed)           0.000     0.924    nolabel_line129/asi2_mod_inst7/adc_d4b
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.412     2.379    nolabel_line129/asi2_mod_inst7/adc_data_rx_reg[7][7]_0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.379    
                         clock uncertainty            0.035     2.415    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.581    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                 -1.656    

Slack (VIOLATED) :        -1.627ns  (arrival time - required time)
  Source:                 adc_l3b_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 1.003ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    V15                                               0.000    -0.100 r  adc_l3b_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l3b_p
    V15                  IBUFDS (Prop_ibufds_I_O)     1.003     0.903 r  nolabel_line129/nolabel_line108/O
                         net (fo=1, routed)           0.000     0.903    nolabel_line129/asi2_mod_inst5/adc_d3b
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.361     2.328    nolabel_line129/asi2_mod_inst5/adc_data_rx_reg[5][7]_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.328    
                         clock uncertainty            0.035     2.363    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.529    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                 -1.627    

Slack (VIOLATED) :        -1.616ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.887ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           0.000     0.787    nolabel_line129/nolabel_line198/adc_fclk
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.235     2.202    nolabel_line129/nolabel_line198/bitslip_is_locked_reg_0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.202    
                         clock uncertainty            0.035     2.237    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.403    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                 -1.616    

Slack (VIOLATED) :        -1.473ns  (arrival time - required time)
  Source:                 adc_l2a_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 1.014ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    U14                                               0.000    -0.100 r  adc_l2a_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l2a_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.014     0.914 r  nolabel_line129/nolabel_line90/O
                         net (fo=1, routed)           0.000     0.914    nolabel_line129/asi2_mod_inst2/adc_d2a
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.218     2.186    nolabel_line129/asi2_mod_inst2/adc_data_rx_reg[2][7]_0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.186    
                         clock uncertainty            0.035     2.221    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.387    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                 -1.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div
  To Clock:  adc_clk_div

Setup :            8  Failing Endpoints,  Worst Slack       -0.394ns,  Total Violation       -1.794ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.775ns  (logic 0.459ns (25.862%)  route 1.316ns (74.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 7.044 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.316     7.093    nolabel_line129/asi2_mod_inst2/adc_data_rx_reg[2][7]_1
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.742     7.044    nolabel_line129/asi2_mod_inst2/adc_clk_div
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.251    
                         clock uncertainty           -0.035     7.216    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.699    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.694ns  (logic 0.459ns (27.094%)  route 1.235ns (72.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.235     7.013    nolabel_line129/asi2_mod_inst6/adc_data_rx_reg[6][7]_1
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.749     7.051    nolabel_line129/asi2_mod_inst6/adc_clk_div
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.258    
                         clock uncertainty           -0.035     7.223    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.706    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.685ns  (logic 0.459ns (27.234%)  route 1.226ns (72.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.226     7.004    nolabel_line129/asi2_mod_inst3/adc_data_rx_reg[3][7]_1
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747     7.049    nolabel_line129/asi2_mod_inst3/adc_clk_div
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.256    
                         clock uncertainty           -0.035     7.221    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.704    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.666ns  (logic 0.459ns (27.557%)  route 1.207ns (72.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.207     6.984    nolabel_line129/asi2_mod_inst7/adc_data_rx_reg[7][7]_1
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.748     7.050    nolabel_line129/asi2_mod_inst7/adc_clk_div
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.257    
                         clock uncertainty           -0.035     7.222    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.705    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.623ns  (logic 0.459ns (28.276%)  route 1.164ns (71.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 7.055 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.164     6.942    nolabel_line129/asi2_mod_inst1/adc_data_rx_reg[1][7]_1
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.753     7.055    nolabel_line129/asi2_mod_inst1/adc_clk_div
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.262    
                         clock uncertainty           -0.035     7.227    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.710    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.523ns  (logic 0.459ns (30.141%)  route 1.064ns (69.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 7.056 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.064     6.841    nolabel_line129/asi2_mod_inst0/adc_data_rx_reg[0][7]_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.754     7.056    nolabel_line129/asi2_mod_inst0/adc_clk_div
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.263    
                         clock uncertainty           -0.035     7.228    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.711    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.501ns  (logic 0.459ns (30.586%)  route 1.042ns (69.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.042     6.819    nolabel_line129/asi2_mod_inst5/adc_data_rx_reg[5][7]_1
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.743     7.045    nolabel_line129/asi2_mod_inst5/adc_clk_div
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.252    
                         clock uncertainty           -0.035     7.217    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.700    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.700    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.421ns  (logic 0.459ns (32.305%)  route 0.962ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          0.962     6.739    nolabel_line129/asi2_mod_inst4/adc_data_rx_reg[4][7]_1
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.749     7.051    nolabel_line129/asi2_mod_inst4/adc_clk_div
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.258    
                         clock uncertainty           -0.035     7.223    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.706    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.325ns  (logic 0.459ns (34.644%)  route 0.866ns (65.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 7.039 - 4.000 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDSE (Prop_fdse_C_Q)         0.459     5.777 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          0.866     6.643    nolabel_line129/nolabel_line198/bitslip_is_locked_reg_1
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.737     7.039    nolabel_line129/nolabel_line198/adc_clk_div
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.246    
                         clock uncertainty           -0.035     7.211    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.694    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/bitslip_is_locked_reg/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_div rise@4.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.901ns (30.857%)  route 2.019ns (69.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     1.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.795     3.304    nolabel_line129/nolabel_line198/adc_clk_div
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y74         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.957 r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.084     5.041    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst_n_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I3_O)        0.124     5.165 r  nolabel_line129/nolabel_line198/bitslip_is_locked_i_3/O
                         net (fo=1, routed)           0.436     5.601    nolabel_line129/nolabel_line198/bitslip_is_locked_i_3_n_0
    SLICE_X113Y76        LUT6 (Prop_lut6_I2_O)        0.124     5.725 r  nolabel_line129/nolabel_line198/bitslip_is_locked_i_1/O
                         net (fo=2, routed)           0.499     6.224    nolabel_line129/nolabel_line198/bitslip_is_locked_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_is_locked_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747     7.049    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X111Y76        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_is_locked_reg/C
                         clock pessimism              0.208     7.256    
                         clock uncertainty           -0.035     7.221    
    SLICE_X111Y76        FDRE (Setup_fdre_C_R)       -0.429     6.792    nolabel_line129/nolabel_line198/bitslip_is_locked_reg
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  0.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.302ns  (logic 0.232ns (76.761%)  route 0.070ns (23.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3.461 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line129/g_rst_clkdiv_ctr_reg[3]/Q
                         net (fo=4, routed)           0.070     3.328    nolabel_line129/g_rst_clkdiv_ctr_reg[3]
    SLICE_X111Y71        LUT6 (Prop_lut6_I5_O)        0.099     3.427 r  nolabel_line129/g_rst_clkdiv_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     3.427    nolabel_line129/g_rst_clkdiv_ctr[4]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288     3.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.336     3.125    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.098     3.223    nolabel_line129/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.350ns  (logic 0.212ns (60.572%)  route 0.138ns (39.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3.461 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_rst_clkdiv_ctr_reg[1]/Q
                         net (fo=7, routed)           0.138     3.430    nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr_reg[1]
    SLICE_X112Y71        LUT5 (Prop_lut5_I1_O)        0.045     3.475 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.475    nolabel_line129/nolabel_line198_n_3
    SLICE_X112Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288     3.461    nolabel_line129/adc_clk_div
    SLICE_X112Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.336     3.125    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.125     3.250    nolabel_line129/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/bitslip_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/bitslip_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.251     1.123    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y76        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141     1.264 r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/Q
                         net (fo=4, routed)           0.168     1.432    nolabel_line129/nolabel_line198/bitslip_state[1]
    SLICE_X113Y76        LUT3 (Prop_lut3_I1_O)        0.042     1.474 r  nolabel_line129/nolabel_line198/bitslip_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.474    nolabel_line129/nolabel_line198/bitslip_state[2]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.285     1.458    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y76        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[2]/C
                         clock pessimism             -0.335     1.123    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.107     1.230    nolabel_line129/nolabel_line198/bitslip_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.358ns  (logic 0.188ns (52.479%)  route 0.170ns (47.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3.461 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/Q
                         net (fo=4, routed)           0.170     3.441    nolabel_line129/g_rst_clkdiv_ctr_reg[5]
    SLICE_X111Y71        LUT5 (Prop_lut5_I3_O)        0.042     3.483 r  nolabel_line129/g_rst_clkdiv_ctr[7]_i_2/O
                         net (fo=1, routed)           0.000     3.483    nolabel_line129/g_rst_clkdiv_ctr[7]_i_2_n_0
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288     3.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.336     3.125    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.114     3.239    nolabel_line129/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_state_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.386ns  (logic 0.194ns (50.277%)  route 0.192ns (49.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3.461 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_rst_clkdiv_state_complete_reg/Q
                         net (fo=9, routed)           0.192     3.463    nolabel_line129/g_rst_clkdiv_state_complete
    SLICE_X110Y71        LUT4 (Prop_lut4_I3_O)        0.048     3.511 r  nolabel_line129/g_rst_clkdiv_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.511    nolabel_line129/g_rst_clkdiv_ctr[2]_i_1_n_0
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288     3.461    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.323     3.138    
    SLICE_X110Y71        FDRE (Hold_fdre_C_D)         0.114     3.252    nolabel_line129/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.874%)  route 0.170ns (47.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3.461 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/Q
                         net (fo=4, routed)           0.170     3.441    nolabel_line129/g_rst_clkdiv_ctr_reg[5]
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.045     3.486 r  nolabel_line129/g_rst_clkdiv_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     3.486    nolabel_line129/g_rst_clkdiv_ctr[5]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288     3.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.336     3.125    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.099     3.224    nolabel_line129/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/bitslip_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/bitslip_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.251     1.123    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y76        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141     1.264 r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/Q
                         net (fo=4, routed)           0.168     1.432    nolabel_line129/nolabel_line198/bitslip_state[1]
    SLICE_X113Y76        LUT2 (Prop_lut2_I0_O)        0.045     1.477 r  nolabel_line129/nolabel_line198/bitslip_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.477    nolabel_line129/nolabel_line198/bitslip_state[1]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.285     1.458    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y76        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/C
                         clock pessimism             -0.335     1.123    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.091     1.214    nolabel_line129/nolabel_line198/bitslip_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_reg/D
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.206%)  route 0.165ns (43.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3.461 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_rst_clkdiv_ctr_reg[1]/Q
                         net (fo=7, routed)           0.165     3.457    nolabel_line129/g_rst_clkdiv_ctr_reg[1]
    SLICE_X111Y71        LUT5 (Prop_lut5_I0_O)        0.045     3.502 r  nolabel_line129/g_rst_clkdiv_i_1/O
                         net (fo=1, routed)           0.000     3.502    nolabel_line129/g_rst_clkdiv_i_1_n_0
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288     3.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism             -0.322     3.139    
    SLICE_X111Y71        FDSE (Hold_fdse_C_D)         0.099     3.238    nolabel_line129/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_wri_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/adc_data_wri_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.255     1.127    nolabel_line129/adc_clk_div
    SLICE_X108Y69        FDRE                                         r  nolabel_line129/adc_data_wri_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.164     1.291 r  nolabel_line129/adc_data_wri_latch_reg/Q
                         net (fo=65, routed)          0.177     1.468    nolabel_line129/adc_data_wri_latch
    SLICE_X108Y69        LUT2 (Prop_lut2_I0_O)        0.045     1.513 r  nolabel_line129/adc_data_wri_latch_i_1/O
                         net (fo=1, routed)           0.000     1.513    nolabel_line129/adc_data_wri_latch_i_1_n_0
    SLICE_X108Y69        FDRE                                         r  nolabel_line129/adc_data_wri_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.290     1.463    nolabel_line129/adc_clk_div
    SLICE_X108Y69        FDRE                                         r  nolabel_line129/adc_data_wri_latch_reg/C
                         clock pessimism             -0.336     1.127    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.120     1.247    nolabel_line129/adc_data_wri_latch_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.545%)  route 0.180ns (48.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3.461 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 f  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/Q
                         net (fo=6, routed)           0.180     3.451    nolabel_line129/g_rst_clkdiv_ctr_reg[4]
    SLICE_X111Y71        LUT5 (Prop_lut5_I2_O)        0.045     3.496 r  nolabel_line129/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000     3.496    nolabel_line129/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288     3.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism             -0.336     3.125    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.099     3.224    nolabel_line129/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_div
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line129/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y56   nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y58   nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y78   nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y66   nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y64   nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y80   nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y86   nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y84   nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y74   nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X87Y66   nolabel_line129/adc_data_latched_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X108Y69  nolabel_line129/adc_data_wri_latch_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y68   nolabel_line129/adc_data_latched_6_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y68   nolabel_line129/adc_data_latched_6_reg[6]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y68   nolabel_line129/adc_data_latched_7_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y68   nolabel_line129/adc_data_latched_7_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/adc_data_rx_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/adc_data_rx_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/adc_data_rx_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/adc_data_rx_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/adc_data_rx_reg[4][0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y66   nolabel_line129/adc_data_latched_0_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X85Y67   nolabel_line129/adc_data_latched_0_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X85Y67   nolabel_line129/adc_data_latched_0_reg[5]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X85Y67   nolabel_line129/adc_data_latched_0_reg[7]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y66   nolabel_line129/adc_data_latched_1_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y66   nolabel_line129/adc_data_latched_1_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y66   nolabel_line129/adc_data_latched_1_reg[4]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X85Y67   nolabel_line129/adc_data_latched_1_reg[6]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X85Y67   nolabel_line129/adc_data_latched_2_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X85Y67   nolabel_line129/adc_data_latched_2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.343ns,  Total Violation       -0.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 3.717ns (54.103%)  route 3.153ns (45.897%))
  Logic Levels:           13  (CARRY4=8 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 9.315 - 6.666 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.646     2.940    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X46Y64         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/Q
                         net (fo=4, routed)           0.871     4.329    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[2]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     4.453 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.453    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_10
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.986 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.986    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.103    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.384 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[0]
                         net (fo=26, routed)          0.733     6.116    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.367     6.483 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.483    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.033 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.261    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.375    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.709 f  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[1]
                         net (fo=1, routed)           0.453     8.162    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[17]
    SLICE_X48Y68         LUT4 (Prop_lut4_I3_O)        0.303     8.465 f  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[17]_i_3__0/O
                         net (fo=3, routed)           0.653     9.118    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[17]_i_3__0_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.242 f  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.444     9.686    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.810 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.810    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_27
    SLICE_X48Y66         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.470     9.315    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X48Y66         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.229     9.544    
                         clock uncertainty           -0.106     9.438    
    SLICE_X48Y66         FDRE (Setup_fdre_C_D)        0.029     9.467    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.467    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.125ns (34.338%)  route 4.064ns (65.662%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.820     3.114    nolabel_line72/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.254     5.646    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.150     5.796 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.469     6.264    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.590 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.642     7.232    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_3/O
                         net (fo=11, routed)          0.627     7.983    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_aready__1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.107 f  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=8, routed)           0.693     8.800    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.924 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.303    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X41Y58         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.478     9.323    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X41Y58         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.229     9.552    
                         clock uncertainty           -0.106     9.446    
    SLICE_X41Y58         FDRE (Setup_fdre_C_CE)      -0.205     9.241    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.125ns (34.338%)  route 4.064ns (65.662%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.820     3.114    nolabel_line72/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.254     5.646    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.150     5.796 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.469     6.264    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.590 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.642     7.232    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_3/O
                         net (fo=11, routed)          0.627     7.983    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_aready__1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.107 f  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=8, routed)           0.693     8.800    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.924 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.303    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X41Y58         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.478     9.323    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X41Y58         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.229     9.552    
                         clock uncertainty           -0.106     9.446    
    SLICE_X41Y58         FDRE (Setup_fdre_C_CE)      -0.205     9.241    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.125ns (34.338%)  route 4.064ns (65.662%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.820     3.114    nolabel_line72/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.254     5.646    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.150     5.796 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.469     6.264    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.590 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.642     7.232    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_3/O
                         net (fo=11, routed)          0.627     7.983    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_aready__1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.107 f  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=8, routed)           0.693     8.800    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.924 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.303    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X41Y58         FDSE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.478     9.323    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X41Y58         FDSE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.229     9.552    
                         clock uncertainty           -0.106     9.446    
    SLICE_X41Y58         FDSE (Setup_fdse_C_CE)      -0.205     9.241    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.125ns (34.338%)  route 4.064ns (65.662%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.820     3.114    nolabel_line72/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.254     5.646    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.150     5.796 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.469     6.264    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.590 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.642     7.232    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_3/O
                         net (fo=11, routed)          0.627     7.983    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_aready__1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.107 f  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=8, routed)           0.693     8.800    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.924 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.303    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X41Y58         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.478     9.323    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X41Y58         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.229     9.552    
                         clock uncertainty           -0.106     9.446    
    SLICE_X41Y58         FDRE (Setup_fdre_C_CE)      -0.205     9.241    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 3.353ns (52.744%)  route 3.004ns (47.256%))
  Logic Levels:           11  (CARRY4=8 LUT4=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 9.313 - 6.666 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.646     2.940    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X46Y64         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/Q
                         net (fo=4, routed)           0.871     4.329    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[2]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     4.453 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.453    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_10
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.986 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.986    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.103    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.384 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[0]
                         net (fo=26, routed)          0.733     6.116    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.367     6.483 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.483    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.033 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.261    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.375    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.597 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[0]
                         net (fo=1, routed)           0.605     8.203    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[16]
    SLICE_X48Y68         LUT4 (Prop_lut4_I3_O)        0.299     8.502 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[16]_i_1/O
                         net (fo=3, routed)           0.796     9.297    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[16]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.468     9.313    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y68         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[16]/C
                         clock pessimism              0.263     9.576    
                         clock uncertainty           -0.106     9.470    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)       -0.103     9.367    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[16]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.001ns (33.526%)  route 3.967ns (66.474%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.820     3.114    nolabel_line72/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.254     5.646    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.150     5.796 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.469     6.264    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.590 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.638     7.228    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.352 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.420     7.772    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X41Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.896 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.187     9.083    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X38Y42         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.494     9.339    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y42         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/C
                         clock pessimism              0.115     9.454    
                         clock uncertainty           -0.106     9.348    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169     9.179    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.001ns (33.526%)  route 3.967ns (66.474%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.820     3.114    nolabel_line72/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.254     5.646    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.150     5.796 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.469     6.264    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.590 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.638     7.228    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.352 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.420     7.772    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X41Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.896 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.187     9.083    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X38Y42         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.494     9.339    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y42         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[39]/C
                         clock pessimism              0.115     9.454    
                         clock uncertainty           -0.106     9.348    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169     9.179    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[39]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.001ns (33.526%)  route 3.967ns (66.474%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.820     3.114    nolabel_line72/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.254     5.646    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.150     5.796 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.469     6.264    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.590 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.638     7.228    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.352 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.420     7.772    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X41Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.896 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.187     9.083    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X38Y42         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.494     9.339    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y42         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[41]/C
                         clock pessimism              0.115     9.454    
                         clock uncertainty           -0.106     9.348    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169     9.179    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[41]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.001ns (33.526%)  route 3.967ns (66.474%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.820     3.114    nolabel_line72/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  nolabel_line72/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.254     5.646    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.150     5.796 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.469     6.264    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.590 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.638     7.228    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.352 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.420     7.772    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X41Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.896 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.187     9.083    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X38Y42         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.494     9.339    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y42         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/C
                         clock pessimism              0.115     9.454    
                         clock uncertainty           -0.106     9.348    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169     9.179    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.546     0.882    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y71         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[13]/Q
                         net (fo=1, routed)           0.113     1.136    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X46Y70         SRL16E                                       r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.813     1.179    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y70         SRL16E                                       r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X46Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.080    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.052%)  route 0.227ns (54.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.563     0.899    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y49         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[15]/Q
                         net (fo=1, routed)           0.227     1.266    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg[15]
    SLICE_X45Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[15]_i_1__2/O
                         net (fo=1, routed)           0.000     1.311    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_mux_out[15]
    SLICE_X45Y50         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.825     1.191    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y50         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[15]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_strt_offset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.246ns (58.334%)  route 0.176ns (41.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.547     0.883    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X50Y66         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.031 f  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg_reg/Q
                         net (fo=5, routed)           0.176     1.206    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg
    SLICE_X49Y64         LUT6 (Prop_lut6_I4_O)        0.098     1.304 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_strt_offset[0]_i_1/O
                         net (fo=1, routed)           0.000     1.304    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_strt_offset[0]_i_1_n_0
    SLICE_X49Y64         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_strt_offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.819     1.185    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X49Y64         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_strt_offset_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.092     1.242    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_strt_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.614%)  route 0.255ns (64.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.563     0.899    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X37Y49         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[53]/Q
                         net (fo=2, routed)           0.255     1.294    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[53]
    SLICE_X37Y52         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.825     1.191    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X37Y52         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[53]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.070     1.231    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.616%)  route 0.272ns (59.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.552     0.888    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X52Y56         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]/Q
                         net (fo=8, routed)           0.272     1.301    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.346 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.000     1.346    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y[5]
    SLICE_X50Y47         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.826     1.192    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X50Y47         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.120     1.282    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.613%)  route 0.239ns (53.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.562     0.898    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y44         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[51]/Q
                         net (fo=2, routed)           0.239     1.301    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[51]
    SLICE_X38Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.346 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[51]_i_1/O
                         net (fo=1, routed)           0.000     1.346    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[51]
    SLICE_X38Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.825     1.191    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[51]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.121     1.282    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.548     0.884    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X39Y69         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/Q
                         net (fo=2, routed)           0.123     1.148    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[13]
    SLICE_X38Y70         SRL16E                                       r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.813     1.179    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y70         SRL16E                                       r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X38Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.080    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.773%)  route 0.240ns (65.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.577     0.913    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X55Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]/Q
                         net (fo=7, routed)           0.240     1.281    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[65]
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.887     1.253    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.283     0.970    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.242     1.212    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.077%)  route 0.267ns (61.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.551     0.887    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X46Y66         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/Q
                         net (fo=1, routed)           0.267     1.317    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0[13]
    SLICE_X50Y64         SRL16E                                       r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.815     1.181    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y64         SRL16E                                       r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.248    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.564     0.900    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y44         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.128     1.028 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.157     1.184    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y44         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.830     1.196    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y44         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.113    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X3Y13  nolabel_line72/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB18_X3Y23  nolabel_line72/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X3Y12  nolabel_line72/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB18_X1Y16  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB18_X1Y16  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB36_X2Y10  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X2Y10  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB36_X3Y10  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X3Y10  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X3Y13  nolabel_line72/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y37  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y37  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y37  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y37  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y59  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y60  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y60  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.963ns,  Total Violation      -24.435ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.963ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.617ns  (logic 0.459ns (28.385%)  route 1.158ns (71.615%))
  Logic Levels:           0  
  Clock Path Skew:        -1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 4.676 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.158     6.935    nolabel_line129/asi2_mod_inst7/g_ce_clkdiv
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.252     4.676    nolabel_line129/asi2_mod_inst7/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.719    
                         clock uncertainty           -0.035     4.684    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.972    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.972    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 -2.963    

Slack (VIOLATED) :        -2.935ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.426ns  (logic 0.459ns (32.183%)  route 0.967ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        -1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 4.513 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.967     6.745    nolabel_line129/asi2_mod_inst2/g_ce_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.089     4.513    nolabel_line129/asi2_mod_inst2/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.557    
                         clock uncertainty           -0.035     4.522    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.810    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 -2.935    

Slack (VIOLATED) :        -2.874ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.485ns  (logic 0.459ns (30.914%)  route 1.026ns (69.086%))
  Logic Levels:           0  
  Clock Path Skew:        -1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 4.632 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.026     6.803    nolabel_line129/asi2_mod_inst5/g_ce_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.209     4.632    nolabel_line129/asi2_mod_inst5/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.676    
                         clock uncertainty           -0.035     4.641    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.929    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.929    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 -2.874    

Slack (VIOLATED) :        -2.829ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.602ns  (logic 0.459ns (28.649%)  route 1.143ns (71.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 4.795 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.143     6.921    nolabel_line129/asi2_mod_inst6/g_ce_clkdiv
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.371     4.795    nolabel_line129/asi2_mod_inst6/CLKB0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.839    
                         clock uncertainty           -0.035     4.803    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.091    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.091    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 -2.829    

Slack (VIOLATED) :        -2.756ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.263ns  (logic 0.459ns (36.351%)  route 0.804ns (63.649%))
  Logic Levels:           0  
  Clock Path Skew:        -1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 4.529 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.804     6.581    nolabel_line129/nolabel_line198/g_ce_clkdiv
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.106     4.529    nolabel_line129/nolabel_line198/CLKB0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.573    
                         clock uncertainty           -0.035     4.538    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.826    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 -2.756    

Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.589ns  (logic 0.459ns (28.885%)  route 1.130ns (71.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 5.062 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.130     6.907    nolabel_line129/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.639     5.062    nolabel_line129/asi2_mod_inst1/CLKB0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.106    
                         clock uncertainty           -0.035     5.071    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.359    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                 -2.549    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.275ns  (logic 0.459ns (36.010%)  route 0.816ns (63.990%))
  Logic Levels:           0  
  Clock Path Skew:        -1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 4.770 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.816     6.593    nolabel_line129/asi2_mod_inst3/g_ce_clkdiv
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.346     4.770    nolabel_line129/asi2_mod_inst3/CLKB0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.814    
                         clock uncertainty           -0.035     4.778    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.066    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.066    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.516ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.384ns  (logic 0.459ns (33.162%)  route 0.925ns (66.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 4.890 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.925     6.702    nolabel_line129/asi2_mod_inst4/g_ce_clkdiv
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.467     4.890    nolabel_line129/asi2_mod_inst4/CLKB0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.934    
                         clock uncertainty           -0.035     4.899    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.187    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 -2.516    

Slack (VIOLATED) :        -2.487ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.647ns  (logic 0.459ns (27.862%)  route 1.188ns (72.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 5.183 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.809     5.318    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.188     6.966    nolabel_line129/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.759     5.183    nolabel_line129/asi2_mod_inst0/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.226    
                         clock uncertainty           -0.035     5.191    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.479    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 -2.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.694ns  (logic 0.146ns (21.026%)  route 0.548ns (78.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 3.352 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.548     3.819    nolabel_line129/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.922     3.352    nolabel_line129/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.317    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.304    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.687ns  (logic 0.146ns (21.250%)  route 0.541ns (78.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 3.283 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.541     3.812    nolabel_line129/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.853     3.283    nolabel_line129/asi2_mod_inst1/adc_data_rx_reg[1][7]_0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.248    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.235    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.531ns  (logic 0.146ns (27.513%)  route 0.385ns (72.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 3.113 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.385     3.656    nolabel_line129/asi2_mod_inst3/g_ce_clkdiv
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.682     3.113    nolabel_line129/asi2_mod_inst3/adc_data_rx_reg[3][7]_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.077    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.064    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.288%)  route 0.455ns (75.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 3.182 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.455     3.726    nolabel_line129/asi2_mod_inst4/g_ce_clkdiv
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.752     3.182    nolabel_line129/asi2_mod_inst4/adc_data_rx_reg[4][7]_0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.147    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.134    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.666ns  (logic 0.146ns (21.918%)  route 0.520ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 3.114 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.520     3.791    nolabel_line129/asi2_mod_inst6/g_ce_clkdiv
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.684     3.114    nolabel_line129/asi2_mod_inst6/adc_data_rx_reg[6][7]_0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.079    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.066    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.544ns  (logic 0.146ns (26.854%)  route 0.398ns (73.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns = ( 2.964 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.398     3.669    nolabel_line129/nolabel_line198/g_ce_clkdiv
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.534     2.964    nolabel_line129/nolabel_line198/bitslip_is_locked_reg_0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.929    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.916    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.653ns  (logic 0.146ns (22.367%)  route 0.507ns (77.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 3.020 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.507     3.778    nolabel_line129/asi2_mod_inst5/g_ce_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.590     3.020    nolabel_line129/asi2_mod_inst5/adc_data_rx_reg[5][7]_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.985    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.972    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.707ns  (logic 0.146ns (20.649%)  route 0.561ns (79.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 3.045 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.561     3.832    nolabel_line129/asi2_mod_inst7/g_ce_clkdiv
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.615     3.045    nolabel_line129/asi2_mod_inst7/adc_data_rx_reg[7][7]_0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.010    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.997    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.629ns  (logic 0.146ns (23.203%)  route 0.483ns (76.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 2.951 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.483     3.754    nolabel_line129/asi2_mod_inst2/g_ce_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.520     2.951    nolabel_line129/asi2_mod_inst2/adc_data_rx_reg[2][7]_0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.916    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.903    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.852    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk_div

Setup :           76  Failing Endpoints,  Worst Slack       -2.720ns,  Total Violation     -181.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.761%)  route 1.639ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.639    25.233    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][3]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X106Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[1][3]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.761%)  route 1.639ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.639    25.233    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][4]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X106Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[1][4]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.761%)  route 1.639ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.639    25.233    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][5]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X106Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[1][5]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.761%)  route 1.639ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.639    25.233    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][6]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X106Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[1][6]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[1][7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.761%)  route 1.639ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.639    25.233    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][7]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X106Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[1][7]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[4][6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.761%)  route 1.639ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.639    25.233    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[4][6]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X106Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[4][6]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[5][2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.761%)  route 1.639ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.639    25.233    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[5][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[5][2]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X106Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[5][2]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[7][6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.761%)  route 1.639ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.639    25.233    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[7][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X106Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[7][6]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X106Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[7][6]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.716ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.091ns  (logic 0.456ns (21.806%)  route 1.635ns (78.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.635    25.229    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X107Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X107Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[2][4]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X107Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[2][4]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.229    
  -------------------------------------------------------------------
                         slack                                 -2.716    

Slack (VIOLATED) :        -2.716ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        2.091ns  (logic 0.456ns (21.806%)  route 1.635ns (78.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 23.049 - 20.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 23.138 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.846    23.138    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          1.635    25.229    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X107Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.747    23.049    nolabel_line129/adc_clk_div
    SLICE_X107Y73        FDRE                                         r  nolabel_line129/adc_data_rx_reg[2][6]/C
                         clock pessimism              0.000    23.049    
                         clock uncertainty           -0.106    22.943    
    SLICE_X107Y73        FDRE (Setup_fdre_C_R)       -0.429    22.514    nolabel_line129/adc_data_rx_reg[2][6]
  -------------------------------------------------------------------
                         required time                         22.514    
                         arrival time                         -25.229    
  -------------------------------------------------------------------
                         slack                                 -2.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.603%)  route 0.241ns (56.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3987.461 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_reg/Q
                         net (fo=5, routed)           0.129  3987.500    nolabel_line129/nolabel_line198/rst_gen_bitslip
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045  3987.544 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=8, routed)           0.112  3987.656    nolabel_line129/nolabel_line198_n_5
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288  3987.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.461    
                         clock uncertainty            0.106  3987.567    
    SLICE_X111Y71        FDRE (Hold_fdre_C_R)        -0.011  3987.556    nolabel_line129/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                      -3987.556    
                         arrival time                        3987.656    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.603%)  route 0.241ns (56.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3987.461 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_reg/Q
                         net (fo=5, routed)           0.129  3987.500    nolabel_line129/nolabel_line198/rst_gen_bitslip
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045  3987.544 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=8, routed)           0.112  3987.656    nolabel_line129/nolabel_line198_n_5
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288  3987.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.461    
                         clock uncertainty            0.106  3987.567    
    SLICE_X111Y71        FDRE (Hold_fdre_C_R)        -0.011  3987.556    nolabel_line129/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                      -3987.556    
                         arrival time                        3987.656    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.603%)  route 0.241ns (56.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3987.461 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_reg/Q
                         net (fo=5, routed)           0.129  3987.500    nolabel_line129/nolabel_line198/rst_gen_bitslip
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045  3987.544 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=8, routed)           0.112  3987.656    nolabel_line129/nolabel_line198_n_5
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288  3987.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.461    
                         clock uncertainty            0.106  3987.567    
    SLICE_X111Y71        FDRE (Hold_fdre_C_R)        -0.011  3987.556    nolabel_line129/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                      -3987.556    
                         arrival time                        3987.656    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.603%)  route 0.241ns (56.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3987.461 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_reg/Q
                         net (fo=5, routed)           0.129  3987.500    nolabel_line129/nolabel_line198/rst_gen_bitslip
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045  3987.544 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=8, routed)           0.112  3987.656    nolabel_line129/nolabel_line198_n_5
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288  3987.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.461    
                         clock uncertainty            0.106  3987.567    
    SLICE_X111Y71        FDRE (Hold_fdre_C_R)        -0.011  3987.556    nolabel_line129/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                      -3987.556    
                         arrival time                        3987.656    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_reg/S
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.603%)  route 0.241ns (56.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3987.461 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_reg/Q
                         net (fo=5, routed)           0.129  3987.500    nolabel_line129/nolabel_line198/rst_gen_bitslip
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045  3987.544 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=8, routed)           0.112  3987.656    nolabel_line129/nolabel_line198_n_5
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288  3987.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.461    
                         clock uncertainty            0.106  3987.567    
    SLICE_X111Y71        FDSE (Hold_fdse_C_S)        -0.011  3987.556    nolabel_line129/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                      -3987.556    
                         arrival time                        3987.656    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_state_complete_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.603%)  route 0.241ns (56.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3987.461 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_reg/Q
                         net (fo=5, routed)           0.129  3987.500    nolabel_line129/nolabel_line198/rst_gen_bitslip
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045  3987.544 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=8, routed)           0.112  3987.656    nolabel_line129/nolabel_line198_n_5
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_state_complete_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288  3987.461    nolabel_line129/adc_clk_div
    SLICE_X111Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.461    
                         clock uncertainty            0.106  3987.567    
    SLICE_X111Y71        FDRE (Hold_fdre_C_R)        -0.011  3987.556    nolabel_line129/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                      -3987.556    
                         arrival time                        3987.656    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.163%)  route 0.245ns (56.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3987.461 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_reg/Q
                         net (fo=5, routed)           0.129  3987.500    nolabel_line129/nolabel_line198/rst_gen_bitslip
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045  3987.544 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=8, routed)           0.116  3987.661    nolabel_line129/nolabel_line198_n_5
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288  3987.461    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.461    
                         clock uncertainty            0.106  3987.567    
    SLICE_X110Y71        FDRE (Hold_fdre_C_R)        -0.011  3987.556    nolabel_line129/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                      -3987.556    
                         arrival time                        3987.660    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.163%)  route 0.245ns (56.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 3987.461 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_reg/Q
                         net (fo=5, routed)           0.129  3987.500    nolabel_line129/nolabel_line198/rst_gen_bitslip
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045  3987.544 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=8, routed)           0.116  3987.661    nolabel_line129/nolabel_line198_n_5
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288  3987.461    nolabel_line129/adc_clk_div
    SLICE_X110Y71        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.461    
                         clock uncertainty            0.106  3987.567    
    SLICE_X110Y71        FDRE (Hold_fdre_C_R)        -0.011  3987.556    nolabel_line129/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                      -3987.556    
                         arrival time                        3987.660    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_wri_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.168%)  route 0.653ns (77.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.625     0.961    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.141     1.102 f  g_rst_gen_reg/Q
                         net (fo=70, routed)          0.653     1.755    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X108Y69        LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  nolabel_line129/adc_data_wri_latch_i_1/O
                         net (fo=1, routed)           0.000     1.800    nolabel_line129/adc_data_wri_latch_i_1_n_0
    SLICE_X108Y69        FDRE                                         r  nolabel_line129/adc_data_wri_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.290     1.463    nolabel_line129/adc_clk_div
    SLICE_X108Y69        FDRE                                         r  nolabel_line129/adc_data_wri_latch_reg/C
                         clock pessimism              0.000     1.463    
                         clock uncertainty            0.106     1.569    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.120     1.689    nolabel_line129/adc_data_wri_latch_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.490%)  route 0.622ns (81.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.625     0.961    clk_master
    SLICE_X109Y72        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  g_rst_gen_reg/Q
                         net (fo=70, routed)          0.622     1.723    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X109Y71        FDRE                                         r  nolabel_line129/adc_data_rx_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.288     1.461    nolabel_line129/adc_clk_div
    SLICE_X109Y71        FDRE                                         r  nolabel_line129/adc_data_rx_reg[0][0]/C
                         clock pessimism              0.000     1.461    
                         clock uncertainty            0.106     1.567    
    SLICE_X109Y71        FDRE (Hold_fdre_C_R)        -0.018     1.549    nolabel_line129/adc_data_rx_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -2.058ns,  Total Violation      -19.694ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.058ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.968ns  (logic 1.057ns (21.281%)  route 3.911ns (78.719%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 996.087 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           3.911   997.943    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y71        LUT6 (Prop_lut6_I3_O)        0.125   998.068 r  nolabel_line129/nolabel_line198/rst_gen_i_1/O
                         net (fo=1, routed)           0.000   998.068    nolabel_line129/nolabel_line198/rst_gen_i_1_n_0
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.674   996.087    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y71        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_reg/C
                         clock pessimism              0.000   996.087    
                         clock uncertainty           -0.106   995.981    
    SLICE_X113Y71        FDRE (Setup_fdre_C_D)        0.029   996.010    nolabel_line129/nolabel_line198/rst_gen_reg
  -------------------------------------------------------------------
                         required time                        996.010    
                         arrival time                        -998.068    
  -------------------------------------------------------------------
                         slack                                 -2.058    

Slack (VIOLATED) :        -2.041ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.849ns  (logic 0.932ns (19.227%)  route 3.916ns (80.773%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           3.916   997.949    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X111Y74        FDRE                                         r  nolabel_line129/nolabel_line198/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y74        FDRE                                         r  nolabel_line129/nolabel_line198/last_fclk_comb_reg/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X111Y74        FDRE (Setup_fdre_C_D)       -0.068   995.908    nolabel_line129/nolabel_line198/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                        995.908    
                         arrival time                        -997.949    
  -------------------------------------------------------------------
                         slack                                 -2.041    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.850ns  (logic 1.057ns (21.798%)  route 3.793ns (78.202%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           3.793   997.825    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT5 (Prop_lut5_I3_O)        0.125   997.950 r  nolabel_line129/nolabel_line198/rst_gen_state_i_1/O
                         net (fo=1, routed)           0.000   997.950    nolabel_line129/nolabel_line198/rst_gen_state_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X112Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_state_reg/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X112Y74        FDRE (Setup_fdre_C_D)        0.079   996.055    nolabel_line129/nolabel_line198/rst_gen_state_reg
  -------------------------------------------------------------------
                         required time                        996.055    
                         arrival time                        -997.950    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        3.996ns  (logic 1.057ns (26.456%)  route 2.939ns (73.544%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.606   995.638    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.125   995.763 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.333   997.096    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[2]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524   995.452    nolabel_line129/nolabel_line198/rst_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        995.452    
                         arrival time                        -997.096    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        3.996ns  (logic 1.057ns (26.456%)  route 2.939ns (73.544%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.606   995.638    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.125   995.763 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.333   997.096    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[3]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524   995.452    nolabel_line129/nolabel_line198/rst_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        995.452    
                         arrival time                        -997.096    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.550ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        3.996ns  (logic 1.057ns (26.456%)  route 2.939ns (73.544%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.606   995.638    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.125   995.763 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.333   997.096    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[6]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X113Y75        FDRE (Setup_fdre_C_R)       -0.429   995.547    nolabel_line129/nolabel_line198/rst_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        995.547    
                         arrival time                        -997.096    
  -------------------------------------------------------------------
                         slack                                 -1.550    

Slack (VIOLATED) :        -1.550ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        3.996ns  (logic 1.057ns (26.456%)  route 2.939ns (73.544%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.606   995.638    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.125   995.763 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.333   997.096    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[7]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X113Y75        FDRE (Setup_fdre_C_R)       -0.429   995.547    nolabel_line129/nolabel_line198/rst_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        995.547    
                         arrival time                        -997.096    
  -------------------------------------------------------------------
                         slack                                 -1.550    

Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        3.909ns  (logic 1.057ns (27.048%)  route 2.852ns (72.952%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.606   995.638    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.125   995.763 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.246   997.009    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[0]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.429   995.547    nolabel_line129/nolabel_line198/rst_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        995.547    
                         arrival time                        -997.009    
  -------------------------------------------------------------------
                         slack                                 -1.462    

Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        3.909ns  (logic 1.057ns (27.048%)  route 2.852ns (72.952%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.606   995.638    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.125   995.763 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.246   997.009    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[1]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.429   995.547    nolabel_line129/nolabel_line198/rst_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        995.547    
                         arrival time                        -997.009    
  -------------------------------------------------------------------
                         slack                                 -1.462    

Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        3.909ns  (logic 1.057ns (27.048%)  route 2.852ns (72.952%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.606   995.638    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.125   995.763 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.246   997.009    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[4]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.429   995.547    nolabel_line129/nolabel_line198/rst_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        995.547    
                         arrival time                        -997.009    
  -------------------------------------------------------------------
                         slack                                 -1.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.988ns (28.514%)  route 2.477ns (71.486%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.085     3.364    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[0]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.225    nolabel_line129/nolabel_line198/rst_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.988ns (28.514%)  route 2.477ns (71.486%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.085     3.364    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[1]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.225    nolabel_line129/nolabel_line198/rst_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.988ns (28.514%)  route 2.477ns (71.486%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.085     3.364    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[4]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.225    nolabel_line129/nolabel_line198/rst_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.988ns (28.514%)  route 2.477ns (71.486%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.085     3.364    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[5]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.225    nolabel_line129/nolabel_line198/rst_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.988ns (28.514%)  route 2.477ns (71.486%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.085     3.364    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[8]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.225    nolabel_line129/nolabel_line198/rst_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.988ns (27.970%)  route 2.544ns (72.030%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.152     3.432    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[2]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X112Y75        FDRE (Hold_fdre_C_R)         0.036     3.281    nolabel_line129/nolabel_line198/rst_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.988ns (27.970%)  route 2.544ns (72.030%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.152     3.432    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[3]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X112Y75        FDRE (Hold_fdre_C_R)         0.036     3.281    nolabel_line129/nolabel_line198/rst_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.988ns (27.970%)  route 2.544ns (72.030%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.152     3.432    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[6]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X113Y75        FDRE (Hold_fdre_C_R)        -0.020     3.225    nolabel_line129/nolabel_line198/rst_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.988ns (27.970%)  route 2.544ns (72.030%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.392     2.179    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X113Y73        LUT5 (Prop_lut5_I2_O)        0.101     2.280 r  nolabel_line129/nolabel_line198/rst_ctr[8]_i_1/O
                         net (fo=9, routed)           1.152     3.432    nolabel_line129/nolabel_line198/rst_ctr[8]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y75        FDRE                                         r  nolabel_line129/nolabel_line198/rst_ctr_reg[7]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X113Y75        FDRE (Hold_fdre_C_R)        -0.020     3.225    nolabel_line129/nolabel_line198/rst_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.358ns (17.186%)  route 1.726ns (82.814%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358     0.258 r  nolabel_line129/nolabel_line126/O
                         net (fo=5, routed)           1.726     1.985    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X111Y74        FDRE                                         r  nolabel_line129/nolabel_line198/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.892     1.258    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y74        FDRE                                         r  nolabel_line129/nolabel_line198/last_fclk_comb_reg/C
                         clock pessimism              0.000     1.258    
                         clock uncertainty            0.106     1.364    
    SLICE_X111Y74        FDRE (Hold_fdre_C_D)         0.069     1.433    nolabel_line129/nolabel_line198/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div
  To Clock:  clk_fpga_0

Setup :           64  Failing Endpoints,  Worst Slack       -1.246ns,  Total Violation      -65.679ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.106ns  (logic 0.478ns (43.217%)  route 0.628ns (56.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 3995.652 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.469ns = ( 3995.469 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.960  3995.469    nolabel_line129/adc_clk_div
    SLICE_X86Y65         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.478  3995.947 r  nolabel_line129/adc_data_latched_3_reg[0]/Q
                         net (fo=1, routed)           0.628  3996.575    adc_data_latched_3[0]
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.540  3995.653    clk_master
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[24]/C
                         clock pessimism              0.000  3995.653    
                         clock uncertainty           -0.106  3995.547    
    SLICE_X87Y65         FDRE (Setup_fdre_C_D)       -0.217  3995.330    adc_bus_reg[24]
  -------------------------------------------------------------------
                         required time                       3995.329    
                         arrival time                       -3996.575    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.132ns  (logic 0.419ns (37.009%)  route 0.713ns (62.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 3995.647 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 3995.463 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.954  3995.463    nolabel_line129/adc_clk_div
    SLICE_X87Y70         FDRE                                         r  nolabel_line129/adc_data_latched_6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.419  3995.882 r  nolabel_line129/adc_data_latched_6_reg[5]/Q
                         net (fo=1, routed)           0.713  3996.595    adc_data_latched_6[5]
    SLICE_X86Y70         FDRE                                         r  adc_bus_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.535  3995.647    clk_master
    SLICE_X86Y70         FDRE                                         r  adc_bus_reg[53]/C
                         clock pessimism              0.000  3995.647    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)       -0.188  3995.354    adc_bus_reg[53]
  -------------------------------------------------------------------
                         required time                       3995.353    
                         arrival time                       -3996.596    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.099ns  (logic 0.478ns (43.475%)  route 0.621ns (56.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 3995.652 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.469ns = ( 3995.469 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.960  3995.469    nolabel_line129/adc_clk_div
    SLICE_X86Y65         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.478  3995.947 r  nolabel_line129/adc_data_latched_3_reg[2]/Q
                         net (fo=1, routed)           0.621  3996.569    adc_data_latched_3[2]
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.540  3995.653    clk_master
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[26]/C
                         clock pessimism              0.000  3995.653    
                         clock uncertainty           -0.106  3995.547    
    SLICE_X87Y65         FDRE (Setup_fdre_C_D)       -0.219  3995.328    adc_bus_reg[26]
  -------------------------------------------------------------------
                         required time                       3995.327    
                         arrival time                       -3996.569    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.233ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (35.983%)  route 0.811ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 3995.648 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.465ns = ( 3995.465 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.956  3995.465    nolabel_line129/adc_clk_div
    SLICE_X87Y68         FDRE                                         r  nolabel_line129/adc_data_latched_7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456  3995.921 r  nolabel_line129/adc_data_latched_7_reg[2]/Q
                         net (fo=1, routed)           0.811  3996.733    adc_data_latched_7[2]
    SLICE_X89Y68         FDRE                                         r  adc_bus_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.536  3995.648    clk_master
    SLICE_X89Y68         FDRE                                         r  adc_bus_reg[58]/C
                         clock pessimism              0.000  3995.648    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X89Y68         FDRE (Setup_fdre_C_D)       -0.043  3995.500    adc_bus_reg[58]
  -------------------------------------------------------------------
                         required time                       3995.499    
                         arrival time                       -3996.733    
  -------------------------------------------------------------------
                         slack                                 -1.233    

Slack (VIOLATED) :        -1.233ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (35.983%)  route 0.811ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 3995.647 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.464ns = ( 3995.464 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.955  3995.464    nolabel_line129/adc_clk_div
    SLICE_X87Y69         FDRE                                         r  nolabel_line129/adc_data_latched_5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.456  3995.920 r  nolabel_line129/adc_data_latched_5_reg[4]/Q
                         net (fo=1, routed)           0.811  3996.732    adc_data_latched_5[4]
    SLICE_X89Y69         FDRE                                         r  adc_bus_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.535  3995.647    clk_master
    SLICE_X89Y69         FDRE                                         r  adc_bus_reg[44]/C
                         clock pessimism              0.000  3995.647    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X89Y69         FDRE (Setup_fdre_C_D)       -0.043  3995.499    adc_bus_reg[44]
  -------------------------------------------------------------------
                         required time                       3995.499    
                         arrival time                       -3996.732    
  -------------------------------------------------------------------
                         slack                                 -1.233    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.094ns  (logic 0.478ns (43.674%)  route 0.616ns (56.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 3995.652 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.469ns = ( 3995.469 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.960  3995.469    nolabel_line129/adc_clk_div
    SLICE_X86Y65         FDRE                                         r  nolabel_line129/adc_data_latched_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.478  3995.947 r  nolabel_line129/adc_data_latched_4_reg[2]/Q
                         net (fo=1, routed)           0.616  3996.564    adc_data_latched_4[2]
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.540  3995.653    clk_master
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[34]/C
                         clock pessimism              0.000  3995.653    
                         clock uncertainty           -0.106  3995.547    
    SLICE_X87Y65         FDRE (Setup_fdre_C_D)       -0.214  3995.333    adc_bus_reg[34]
  -------------------------------------------------------------------
                         required time                       3995.333    
                         arrival time                       -3996.564    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.210ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.049%)  route 0.627ns (59.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 3995.650 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.471ns = ( 3995.471 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.962  3995.471    nolabel_line129/adc_clk_div
    SLICE_X85Y67         FDRE                                         r  nolabel_line129/adc_data_latched_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.419  3995.890 r  nolabel_line129/adc_data_latched_4_reg[3]/Q
                         net (fo=1, routed)           0.627  3996.517    adc_data_latched_4[3]
    SLICE_X84Y67         FDRE                                         r  adc_bus_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.538  3995.650    clk_master
    SLICE_X84Y67         FDRE                                         r  adc_bus_reg[35]/C
                         clock pessimism              0.000  3995.650    
                         clock uncertainty           -0.106  3995.544    
    SLICE_X84Y67         FDRE (Setup_fdre_C_D)       -0.237  3995.307    adc_bus_reg[35]
  -------------------------------------------------------------------
                         required time                       3995.307    
                         arrival time                       -3996.518    
  -------------------------------------------------------------------
                         slack                                 -1.210    

Slack (VIOLATED) :        -1.201ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.389%)  route 0.618ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 3995.648 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.469ns = ( 3995.469 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.960  3995.469    nolabel_line129/adc_clk_div
    SLICE_X85Y68         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDRE (Prop_fdre_C_Q)         0.419  3995.888 r  nolabel_line129/adc_data_latched_3_reg[7]/Q
                         net (fo=1, routed)           0.618  3996.507    adc_data_latched_3[7]
    SLICE_X84Y68         FDRE                                         r  adc_bus_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.536  3995.648    clk_master
    SLICE_X84Y68         FDRE                                         r  adc_bus_reg[31]/C
                         clock pessimism              0.000  3995.648    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X84Y68         FDRE (Setup_fdre_C_D)       -0.237  3995.305    adc_bus_reg[31]
  -------------------------------------------------------------------
                         required time                       3995.305    
                         arrival time                       -3996.507    
  -------------------------------------------------------------------
                         slack                                 -1.201    

Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.338%)  route 0.620ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 3995.648 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.469ns = ( 3995.469 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.960  3995.469    nolabel_line129/adc_clk_div
    SLICE_X85Y68         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDRE (Prop_fdre_C_Q)         0.419  3995.888 r  nolabel_line129/adc_data_latched_3_reg[3]/Q
                         net (fo=1, routed)           0.620  3996.508    adc_data_latched_3[3]
    SLICE_X84Y68         FDRE                                         r  adc_bus_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.536  3995.648    clk_master
    SLICE_X84Y68         FDRE                                         r  adc_bus_reg[27]/C
                         clock pessimism              0.000  3995.648    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X84Y68         FDRE (Setup_fdre_C_D)       -0.212  3995.331    adc_bus_reg[27]
  -------------------------------------------------------------------
                         required time                       3995.330    
                         arrival time                       -3996.508    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (VIOLATED) :        -1.171ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.161%)  route 0.624ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 3995.647 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.464ns = ( 3995.464 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.955  3995.464    nolabel_line129/adc_clk_div
    SLICE_X87Y69         FDRE                                         r  nolabel_line129/adc_data_latched_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419  3995.883 r  nolabel_line129/adc_data_latched_7_reg[6]/Q
                         net (fo=1, routed)           0.624  3996.508    adc_data_latched_7[6]
    SLICE_X86Y69         FDRE                                         r  adc_bus_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.535  3995.647    clk_master
    SLICE_X86Y69         FDRE                                         r  adc_bus_reg[62]/C
                         clock pessimism              0.000  3995.647    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X86Y69         FDRE (Setup_fdre_C_D)       -0.205  3995.336    adc_bus_reg[62]
  -------------------------------------------------------------------
                         required time                       3995.337    
                         arrival time                       -3996.508    
  -------------------------------------------------------------------
                         slack                                 -1.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.309     1.181    nolabel_line129/adc_clk_div
    SLICE_X86Y67         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  nolabel_line129/adc_data_latched_3_reg[6]/Q
                         net (fo=1, routed)           0.102     1.447    adc_data_latched_3[6]
    SLICE_X88Y67         FDRE                                         r  adc_bus_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.845     1.211    clk_master
    SLICE_X88Y67         FDRE                                         r  adc_bus_reg[30]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.106     1.317    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.076     1.393    adc_bus_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.310     1.182    nolabel_line129/adc_clk_div
    SLICE_X87Y66         FDRE                                         r  nolabel_line129/adc_data_latched_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  nolabel_line129/adc_data_latched_1_reg[2]/Q
                         net (fo=1, routed)           0.104     1.427    adc_data_latched_1[2]
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.847     1.213    clk_master
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[10]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.106     1.319    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.047     1.366    adc_bus_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.310     1.182    nolabel_line129/adc_clk_div
    SLICE_X87Y66         FDRE                                         r  nolabel_line129/adc_data_latched_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  nolabel_line129/adc_data_latched_1_reg[0]/Q
                         net (fo=1, routed)           0.106     1.429    adc_data_latched_1[0]
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.847     1.213    clk_master
    SLICE_X87Y65         FDRE                                         r  adc_bus_reg[8]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.106     1.319    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.047     1.366    adc_bus_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.312     1.184    nolabel_line129/adc_clk_div
    SLICE_X85Y67         FDRE                                         r  nolabel_line129/adc_data_latched_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.128     1.312 r  nolabel_line129/adc_data_latched_2_reg[5]/Q
                         net (fo=1, routed)           0.105     1.417    adc_data_latched_2[5]
    SLICE_X83Y67         FDRE                                         r  adc_bus_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.844     1.210    clk_master
    SLICE_X83Y67         FDRE                                         r  adc_bus_reg[21]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.106     1.316    
    SLICE_X83Y67         FDRE (Hold_fdre_C_D)         0.025     1.341    adc_bus_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.309     1.181    nolabel_line129/adc_clk_div
    SLICE_X86Y67         FDRE                                         r  nolabel_line129/adc_data_latched_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  nolabel_line129/adc_data_latched_2_reg[1]/Q
                         net (fo=1, routed)           0.095     1.440    adc_data_latched_2[1]
    SLICE_X89Y67         FDRE                                         r  adc_bus_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.845     1.211    clk_master
    SLICE_X89Y67         FDRE                                         r  adc_bus_reg[17]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.106     1.317    
    SLICE_X89Y67         FDRE (Hold_fdre_C_D)         0.047     1.364    adc_bus_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.945%)  route 0.147ns (51.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.312     1.184    nolabel_line129/adc_clk_div
    SLICE_X85Y67         FDRE                                         r  nolabel_line129/adc_data_latched_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  nolabel_line129/adc_data_latched_0_reg[3]/Q
                         net (fo=1, routed)           0.147     1.472    adc_data_latched_0[3]
    SLICE_X84Y67         FDRE                                         r  adc_bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.844     1.210    clk_master
    SLICE_X84Y67         FDRE                                         r  adc_bus_reg[3]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.106     1.316    
    SLICE_X84Y67         FDRE (Hold_fdre_C_D)         0.078     1.394    adc_bus_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.305     1.177    nolabel_line129/adc_clk_div
    SLICE_X87Y71         FDRE                                         r  nolabel_line129/adc_data_latched_5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  nolabel_line129/adc_data_latched_5_reg[5]/Q
                         net (fo=1, routed)           0.155     1.473    adc_data_latched_5[5]
    SLICE_X89Y71         FDRE                                         r  adc_bus_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.841     1.207    clk_master
    SLICE_X89Y71         FDRE                                         r  adc_bus_reg[45]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.106     1.313    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.078     1.391    adc_bus_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.307     1.179    nolabel_line129/adc_clk_div
    SLICE_X87Y69         FDRE                                         r  nolabel_line129/adc_data_latched_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  nolabel_line129/adc_data_latched_4_reg[6]/Q
                         net (fo=1, routed)           0.155     1.475    adc_data_latched_4[6]
    SLICE_X89Y69         FDRE                                         r  adc_bus_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.843     1.209    clk_master
    SLICE_X89Y69         FDRE                                         r  adc_bus_reg[38]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.106     1.315    
    SLICE_X89Y69         FDRE (Hold_fdre_C_D)         0.078     1.393    adc_bus_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.306     1.178    nolabel_line129/adc_clk_div
    SLICE_X87Y70         FDRE                                         r  nolabel_line129/adc_data_latched_5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  nolabel_line129/adc_data_latched_5_reg[3]/Q
                         net (fo=1, routed)           0.155     1.474    adc_data_latched_5[3]
    SLICE_X89Y70         FDRE                                         r  adc_bus_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.842     1.208    clk_master
    SLICE_X89Y70         FDRE                                         r  adc_bus_reg[43]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.106     1.314    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.078     1.392    adc_bus_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=154, routed)         0.310     1.182    nolabel_line129/adc_clk_div
    SLICE_X87Y66         FDRE                                         r  nolabel_line129/adc_data_latched_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  nolabel_line129/adc_data_latched_0_reg[0]/Q
                         net (fo=1, routed)           0.157     1.480    adc_data_latched_0[0]
    SLICE_X89Y66         FDRE                                         r  adc_bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.846     1.212    clk_master
    SLICE_X89Y66         FDRE                                         r  adc_bus_reg[0]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.106     1.318    
    SLICE_X89Y66         FDRE (Hold_fdre_C_D)         0.078     1.396    adc_bus_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.773ns (28.509%)  route 1.938ns (71.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.337 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.263     5.751    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X35Y37         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.492     9.337    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y37         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.567    
                         clock uncertainty           -0.106     9.461    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.405     9.056    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.810%)  route 1.910ns (71.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.335 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.235     5.723    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X33Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.490     9.335    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     9.565    
                         clock uncertainty           -0.106     9.459    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.054    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.810%)  route 1.910ns (71.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.335 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.235     5.723    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X33Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.490     9.335    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230     9.565    
                         clock uncertainty           -0.106     9.459    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.054    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.810%)  route 1.910ns (71.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.335 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.235     5.723    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X33Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.490     9.335    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     9.565    
                         clock uncertainty           -0.106     9.459    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.054    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.773ns (28.509%)  route 1.938ns (71.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.337 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.263     5.751    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X35Y37         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.492     9.337    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y37         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230     9.567    
                         clock uncertainty           -0.106     9.461    
    SLICE_X35Y37         FDPE (Recov_fdpe_C_PRE)     -0.359     9.102    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.810%)  route 1.910ns (71.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.335 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.235     5.723    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X32Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.490     9.335    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230     9.565    
                         clock uncertainty           -0.106     9.459    
    SLICE_X32Y36         FDCE (Recov_fdce_C_CLR)     -0.361     9.098    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.810%)  route 1.910ns (71.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.335 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.235     5.723    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X32Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.490     9.335    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230     9.565    
                         clock uncertainty           -0.106     9.459    
    SLICE_X32Y36         FDCE (Recov_fdce_C_CLR)     -0.319     9.140    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.810%)  route 1.910ns (71.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.335 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.235     5.723    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X32Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.490     9.335    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.230     9.565    
                         clock uncertainty           -0.106     9.459    
    SLICE_X32Y36         FDCE (Recov_fdce_C_CLR)     -0.319     9.140    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.773ns (30.043%)  route 1.800ns (69.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 9.337 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.125     5.613    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.491     9.337    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.566    
                         clock uncertainty           -0.106     9.460    
    SLICE_X35Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.055    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.773ns (30.043%)  route 1.800ns (69.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 9.337 - 6.666 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.746     3.040    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y41         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.518 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.675     4.193    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.295     4.488 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.125     5.613    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        1.491     9.337    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230     9.566    
                         clock uncertainty           -0.106     9.460    
    SLICE_X35Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.055    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  3.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.752%)  route 0.330ns (61.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.563     0.899    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.157    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.202 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.236     1.438    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y50         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.825     1.191    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y50         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.090    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.481%)  route 0.282ns (55.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.589     0.925    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     1.053 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.138    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.098     1.236 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.197     1.433    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y40         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.857     1.223    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y40         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.874    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.481%)  route 0.282ns (55.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.589     0.925    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     1.053 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.138    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.098     1.236 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.197     1.433    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y40         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.857     1.223    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y40         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.874    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.481%)  route 0.282ns (55.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.589     0.925    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     1.053 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.138    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.098     1.236 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.197     1.433    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y40         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.857     1.223    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y40         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.282     0.941    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.874    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.473%)  route 0.295ns (58.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.563     0.899    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.157    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.202 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.201     1.402    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y48         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.830     1.196    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X40Y48         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.473%)  route 0.295ns (58.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.563     0.899    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.157    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.202 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.201     1.402    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y48         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.830     1.196    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X40Y48         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.473%)  route 0.295ns (58.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.563     0.899    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.157    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.202 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.201     1.402    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y48         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.830     1.196    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X40Y48         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.481%)  route 0.282ns (55.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.589     0.925    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     1.053 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.138    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.098     1.236 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.197     1.433    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y40         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.857     1.223    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y40         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.941    
    SLICE_X30Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.870    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.481%)  route 0.282ns (55.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.589     0.925    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     1.053 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.138    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.098     1.236 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.197     1.433    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y40         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.857     1.223    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y40         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.282     0.941    
    SLICE_X30Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.870    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.481%)  route 0.282ns (55.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.589     0.925    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     1.053 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.138    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.098     1.236 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.197     1.433    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y40         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4100, routed)        0.857     1.223    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y40         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.941    
    SLICE_X30Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.870    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.563    





