`default_nettype id_1
module module_0 (
    input id_1,
    inout [id_1 : id_1] id_2,
    input logic [id_1 : id_1] id_3,
    output id_4,
    output [id_3 : id_1] id_5,
    input logic id_6,
    id_7
);
  id_8 id_9 (
      .id_6(id_4),
      .id_7(1'b0)
  );
  assign id_3 = 1;
  generate
    defparam id_10.id_11 = 1'h0;
  endgenerate
endmodule
