
---------- Begin Simulation Statistics ----------
final_tick                               2541687236500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191206                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   191205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.94                       # Real time elapsed on the host
host_tick_rate                              532198703                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195370                       # Number of instructions simulated
sim_ops                                       4195370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011677                       # Number of seconds simulated
sim_ticks                                 11677391500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.629601                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  328060                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               550163                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2618                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             57435                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            858767                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48280                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          185938                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           137658                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1030947                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       640533                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       142223                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1613                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          652                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       113661                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1        17744                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        14228                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        32593                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        19023                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        12738                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         4031                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         4973                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1341                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          545                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          192                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          259                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         3681                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4336                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2023                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       551911                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         7252                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        50885                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        32742                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        32966                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        27907                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        38007                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        12525                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         8908                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        13926                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2240                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          701                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          238                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          283                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       204408                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1723                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        11216                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   63101                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25926                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195370                       # Number of instructions committed
system.cpu.committedOps                       4195370                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.563522                       # CPI: cycles per instruction
system.cpu.discardedOps                        187082                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607011                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450451                       # DTB hits
system.cpu.dtb.data_misses                       7556                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405579                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848223                       # DTB read hits
system.cpu.dtb.read_misses                       6746                       # DTB read misses
system.cpu.dtb.write_accesses                  201432                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602228                       # DTB write hits
system.cpu.dtb.write_misses                       810                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18071                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388360                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1024140                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           654170                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16669508                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179742                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  891953                       # ITB accesses
system.cpu.itb.fetch_acv                          702                       # ITB acv
system.cpu.itb.fetch_hits                      885417                       # ITB hits
system.cpu.itb.fetch_misses                      6536                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4203     69.29%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6066                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14409                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.40%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10772698000     92.22%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9240000      0.08%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17911000      0.15%     92.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882032000      7.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11681881000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902019                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946247                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7935137000     67.93%     67.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3746744000     32.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23341034                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85424      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541016     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839236     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592571     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195370                       # Class of committed instruction
system.cpu.quiesceCycles                        13749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6671526                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22791198                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22791198                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22791198                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22791198                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116877.938462                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116877.938462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116877.938462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116877.938462                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13027483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13027483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13027483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13027483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66807.605128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66807.605128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66807.605128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66807.605128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22441701                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22441701                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116883.859375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116883.859375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12827986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12827986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66812.427083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66812.427083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.298746                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539278612000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.298746                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206172                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206172                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127372                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        85831                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28980                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28980                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40845                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       258610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       258610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17718833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156661                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052440                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156229     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156661                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           816243038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375610000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          458208750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5526912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9995392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5526912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5526912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473300223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         382660802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             855961025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473300223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473300223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190952234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190952234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190952234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473300223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        382660802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1046913260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000122448750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7285                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7285                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111026                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120460                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2220                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005411500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  728985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4739105250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13754.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32504.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103349                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79623                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120460                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.496026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.190562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.292223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34302     42.33%     42.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24191     29.86%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9860     12.17%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4588      5.66%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2363      2.92%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1432      1.77%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          897      1.11%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          586      0.72%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2809      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81028                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.012491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.385439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.839406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1310     17.98%     17.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5499     75.48%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.91%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.14%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.62%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.33%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.227454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.212334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6565     90.12%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.15%     91.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              415      5.70%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      2.00%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      0.96%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7285                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9331008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7565888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9995392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7709440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       647.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    855.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    660.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11677386500                       # Total gap between requests
system.mem_ctrls.avgGap                      42211.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4893056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7565888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419019607.247046530247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380046519.807099044323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 647909081.407435894012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120460                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2492976250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246129000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 287195423750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28867.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32170.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2384155.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314245680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166995180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558040980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309018780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     921345360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5110114980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        180864000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7560624960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.458378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    419362250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    389740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10868289250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            264394200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140506080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           482949600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          308073960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     921345360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5043250560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237170880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7397690640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.505406                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    565281250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    389740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10722370250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1018198                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11670191500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1535806                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1535806                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1535806                       # number of overall hits
system.cpu.icache.overall_hits::total         1535806                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86422                       # number of overall misses
system.cpu.icache.overall_misses::total         86422                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5321336000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5321336000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5321336000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5321336000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1622228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1622228                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1622228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1622228                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053274                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053274                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61573.858508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61573.858508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61573.858508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61573.858508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        85831                       # number of writebacks
system.cpu.icache.writebacks::total             85831                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86422                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86422                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86422                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5234915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5234915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5234915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5234915000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053274                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053274                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053274                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053274                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60573.870079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60573.870079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60573.870079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60573.870079                       # average overall mshr miss latency
system.cpu.icache.replacements                  85831                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1535806                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1535806                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86422                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5321336000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5321336000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1622228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1622228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61573.858508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61573.858508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5234915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5234915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60573.870079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60573.870079                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.809097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1561843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85909                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.180202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.809097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3330877                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3330877                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311466                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311466                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311466                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311466                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105661                       # number of overall misses
system.cpu.dcache.overall_misses::total        105661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6777623000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6777623000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6777623000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6777623000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417127                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417127                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417127                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417127                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074560                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64144.982538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64144.982538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64144.982538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64144.982538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36708                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36708                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048657                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048657                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048657                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048657                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63707.365887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63707.365887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63707.365887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63707.365887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3300557500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3300557500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67070.869742                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67070.869742                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670590500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670590500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66833.266598                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66833.266598                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477065500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477065500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61594.400453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61594.400453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722223500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722223500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59399.306753                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59399.306753                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63757500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63757500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079145                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079145                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72042.372881                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72042.372881                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62872500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62872500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079145                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079145                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71042.372881                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71042.372881                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541687236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.369685                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378285                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.034377                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.369685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948670                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948670                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2932447786500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 757060                       # Number of bytes of host memory used
host_op_rate                                   295703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1728.67                       # Real time elapsed on the host
host_tick_rate                              224769503                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511172281                       # Number of instructions simulated
sim_ops                                     511172281                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.388552                       # Number of seconds simulated
sim_ticks                                388552137000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.643895                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20099157                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             24618077                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5692                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            176574                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          34850735                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             161806                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          696161                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           534355                       # Number of indirect misses.
system.cpu.branchPred.lookups                43361233                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     31729707                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      2960114                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1156                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          400                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      3749679                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1      4018277                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2       176778                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3       279127                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       335318                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5       447938                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       409716                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       246390                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       286951                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       685755                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      1004074                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11      2173332                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect        23093                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit        11873                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong        12876                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     20242751                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         3771                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1       557878                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      3159794                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3      4037944                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       164207                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5       518673                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       467416                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       309277                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       221998                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       466444                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       722783                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       979505                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12      2207416                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     13726319                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         6968                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        51047                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  743771                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        63701                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506237873                       # Number of instructions committed
system.cpu.committedOps                     506237873                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.533960                       # CPI: cycles per instruction
system.cpu.discardedOps                        568242                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106218707                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109110205                       # DTB hits
system.cpu.dtb.data_misses                       7088                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90725293                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92319151                       # DTB read hits
system.cpu.dtb.read_misses                       4781                       # DTB read misses
system.cpu.dtb.write_accesses                15493414                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16791054                       # DTB write hits
system.cpu.dtb.write_misses                      2307                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           170823921                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          219174730                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          92703583                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         16978162                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       109758188                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.651908                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                81906240                       # ITB accesses
system.cpu.itb.fetch_acv                          468                       # ITB acv
system.cpu.itb.fetch_hits                    80673805                       # ITB hits
system.cpu.itb.fetch_misses                   1232435                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21205     57.28%     58.21% # number of callpals executed
system.cpu.kern.callpal::rdps                    1488      4.02%     62.23% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.23% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.23% # number of callpals executed
system.cpu.kern.callpal::rti                     2170      5.86%     68.10% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.51% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37020                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44417                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8179     34.21%     34.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     398      1.66%     36.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15196     63.55%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23910                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8162     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      398      2.36%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8162     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             377290322500     97.10%     97.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               250543000      0.06%     97.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               370976500      0.10%     97.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10642159000      2.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         388554001000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997922                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.537115                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705102                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1995                      
system.cpu.kern.mode_good::user                  1993                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2500                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1993                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887258                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31771802500      8.18%      8.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         356705256500     91.80%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             76942000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        776548560                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154112      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220598826     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712718      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62903310     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742183      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191676      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506237873                       # Class of committed instruction
system.cpu.quiesceCycles                       555714                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       666790372                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1086537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2172771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8447468825                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8447468825                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8447468825                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8447468825                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118045.706810                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118045.706810                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118045.706810                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118045.706810                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           897                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   22                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    40.772727                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4865303983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4865303983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4865303983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4865303983                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67988.205629                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67988.205629                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67988.205629                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67988.205629                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65601.383085                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65601.383085                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8424232947                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8424232947                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118052.591746                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118052.591746                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4852118105                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4852118105                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67994.928601                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67994.928601                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             802160                       # Transaction distribution
system.membus.trans_dist::WriteReq               2851                       # Transaction distribution
system.membus.trans_dist::WriteResp              2851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310492                       # Transaction distribution
system.membus.trans_dist::WritebackClean       574754                       # Transaction distribution
system.membus.trans_dist::CleanEvict           200992                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214788                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214788                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         574755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225336                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1724263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1724263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1319824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1329664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3197049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73568512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73568512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43459520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43471120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               121606672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1091214                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016798                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1090906     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     308      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1091214                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9066000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5837529777                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2362019250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3040337750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36784256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28155072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64939328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36784256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36784256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19871488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19871488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          574754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          439923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1014677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94670065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72461503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167131568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94670065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94670065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51142398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51142398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51142398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94670065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72461503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            218273966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    882229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    529010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    435191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001486221000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53761                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53762                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2786727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             830743                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1014677                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     885187                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1014677                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   885187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2958                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38068                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11748131000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4821005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29826899750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12184.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30934.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       239                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   715913                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  679184                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1014677                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               885187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  920276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  49890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    868                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       451328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.829836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.054036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.236662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       158367     35.09%     35.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146825     32.53%     67.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48607     10.77%     78.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25145      5.57%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15280      3.39%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8455      1.87%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6771      1.50%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4807      1.07%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37071      8.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       451328                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.934842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.112651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.976102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49776     92.59%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3394      6.31%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           404      0.75%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           77      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           59      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53762                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.410130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.386122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43446     80.81%     80.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1324      2.46%     83.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7418     13.80%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              874      1.63%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              474      0.88%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              111      0.21%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               62      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53761                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61708864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3230464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56462656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64939328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56651968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  388552137000                       # Total gap between requests
system.mem_ctrls.avgGap                     204515.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33856640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27852224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56462656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87135384.871142789721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71682076.477679997683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145315520.423968225718                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       574754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       439923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       885187                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16357470250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13469429500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9334079967500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28459.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30617.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10544754.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1658350680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            881407725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3442915140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2242230120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30671765280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102233830860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63113209440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204243709245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.653290                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 162991003000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12974520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 212588790250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1564331160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            831431370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3441737040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2363156640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30671765280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107495855970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58682211360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       205050488820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.729664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151437862000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12974520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224142402000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74211                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74211                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1558                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152962                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1700000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6989000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372800825                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5601500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1456000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              119500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    390467750000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     83004582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         83004582                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     83004582                       # number of overall hits
system.cpu.icache.overall_hits::total        83004582                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       574755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         574755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       574755                       # number of overall misses
system.cpu.icache.overall_misses::total        574755                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35508697500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35508697500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35508697500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35508697500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     83579337                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     83579337                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     83579337                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     83579337                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006877                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006877                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006877                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006877                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61780.580421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61780.580421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61780.580421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61780.580421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       574754                       # number of writebacks
system.cpu.icache.writebacks::total            574754                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       574755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       574755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       574755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       574755                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  34933942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34933942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  34933942500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34933942500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006877                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006877                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006877                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006877                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60780.580421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60780.580421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60780.580421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60780.580421                       # average overall mshr miss latency
system.cpu.icache.replacements                 574754                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     83004582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        83004582                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       574755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        574755                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35508697500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35508697500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     83579337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     83579337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006877                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006877                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61780.580421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61780.580421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       574755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       574755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  34933942500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34933942500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60780.580421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60780.580421                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            83633079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            574754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            145.511086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         167733429                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        167733429                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108090574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108090574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108090574                       # number of overall hits
system.cpu.dcache.overall_hits::total       108090574                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       640600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         640600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       640600                       # number of overall misses
system.cpu.dcache.overall_misses::total        640600                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39133637000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39133637000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39133637000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39133637000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108731174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108731174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108731174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108731174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61089.036840                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61089.036840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61089.036840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61089.036840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239132                       # number of writebacks
system.cpu.dcache.writebacks::total            239132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       438072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       438072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       438072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       438072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4920                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4920                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27211681000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27211681000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27211681000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27211681000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373110500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373110500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004029                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004029                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62116.914571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62116.914571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62116.914571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62116.914571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75835.467480                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75835.467480                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 439923                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91755405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91755405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       249070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        249070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16009070000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16009070000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92004475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92004475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64275.384430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64275.384430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25838                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25838                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       223232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       223232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14304506500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14304506500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373110500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373110500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64079.103802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64079.103802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180333.736104                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180333.736104                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335169                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335169                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23124567000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23124567000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16726699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16726699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023407                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023407                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59062.056547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59062.056547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12907174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12907174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60078.079036                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60078.079036                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49570                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49570                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147434000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147434000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037046                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037046                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77312.008390                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77312.008390                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1906                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1906                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145466000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145466000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037026                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037026                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76320.041973                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76320.041973                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 390760550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103189621                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            439923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.562914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218107233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218107233                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2944324613500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               13209461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758084                       # Number of bytes of host memory used
host_op_rate                                 13209431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.43                       # Real time elapsed on the host
host_tick_rate                              301250574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520782556                       # Number of instructions simulated
sim_ops                                     520782556                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011877                       # Number of seconds simulated
sim_ticks                                 11876827000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.794952                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  823172                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               948410                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                544                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16647                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1031938                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19875                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          106333                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            86458                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1097554                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       975562                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        41193                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          306                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          163                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        27732                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1         4854                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         3921                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3         6669                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        11104                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5         6936                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          847                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          718                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          426                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          296                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          315                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11           47                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1701                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         1078                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          928                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       941661                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1147                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        14142                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         8577                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3         7621                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         8250                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        13563                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         3172                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         3903                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         2928                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          880                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          387                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          156                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          286                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        58178                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          651                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         3058                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   25324                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8193                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9610275                       # Number of instructions committed
system.cpu.committedOps                       9610275                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.471693                       # CPI: cycles per instruction
system.cpu.discardedOps                         53362                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627266                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1966685                       # DTB hits
system.cpu.dtb.data_misses                       1798                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841096                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1015424                       # DTB read hits
system.cpu.dtb.read_misses                       1234                       # DTB read misses
system.cpu.dtb.write_accesses                  786170                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951261                       # DTB write hits
system.cpu.dtb.write_misses                       564                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2995855                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4822600                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1057409                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           965069                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8123468                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.404581                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2441505                       # ITB accesses
system.cpu.itb.fetch_acv                          137                       # ITB acv
system.cpu.itb.fetch_hits                     2440202                       # ITB hits
system.cpu.itb.fetch_misses                      1303                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.30%      3.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.47% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3137     87.67%     91.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.87%     92.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.03% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.06% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.26%     98.32% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.12%     99.44% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.34%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3578                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5548                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1573     46.55%     46.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.36%     47.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1788     52.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3379                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1571     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1571     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3160                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11340166000     95.50%     95.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9041000      0.08%     95.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                14797500      0.12%     95.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               510756500      4.30%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11874761000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998729                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.878635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935188                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2555347000     21.52%     21.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9319414000     78.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23753654                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33255      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4582261     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9383      0.10%     48.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.62%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264531      2.75%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                940968      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.85%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33749      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9610275                       # Class of committed instruction
system.cpu.tickCycles                        15630186                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        172934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              31371                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56959                       # Transaction distribution
system.membus.trans_dist::WritebackClean        20582                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55264                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55264                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20592                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10616                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        61759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        61759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       197638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 259911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2634688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2634688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7861632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7862056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10496744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             86729                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000934                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030546                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   86648     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      81      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               86729                       # Request fanout histogram
system.membus.reqLayer0.occupancy              383500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           510218000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          348999000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          109146250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1317440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4216256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5533696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1317440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1317440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3645376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3645376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           20585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           65879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56959                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56959                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         110925250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         354998519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465923769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    110925250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110925250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      306931809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            306931809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      306931809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        110925250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        354998519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            772855578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372702500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4495                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4494                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              244614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              72668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       86465                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77498                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86465                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   415                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4659                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    806529750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  419580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2379954750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9611.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28361.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    69881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86465                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.534208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.244883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.098439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8927     31.32%     31.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7001     24.56%     55.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3101     10.88%     66.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1518      5.33%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          841      2.95%     75.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1162      4.08%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          449      1.58%     80.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          400      1.40%     82.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5103     17.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28502                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.669337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.031065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.661528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              16      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            397      8.83%      9.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3820     85.00%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           148      3.29%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            53      1.18%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            15      0.33%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.36%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.11%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4494                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.148832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.118079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1950     43.38%     43.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.53%     43.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2444     54.37%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      1.29%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.38%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4495                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5370624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  163136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4933120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5533760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4959872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11876830000                       # Total gap between requests
system.mem_ctrls.avgGap                      72436.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1159616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4211008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4933120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 97636851.997591614723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 354556650.526272714138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415356727.853323101997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        20586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        65879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77498                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    592626500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1787328250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 284450811250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28787.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27130.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3670427.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            113233260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             60203880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           318058440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          207030420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     937940640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4540271730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        737314560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6914052930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.146471                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1856994250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9623072750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             90199620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             47972595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           281101800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          195342840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     937940640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4471803900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        794971680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6819333075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.171290                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2008495750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9471571250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              301000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11876827000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2704848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2704848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2704848                       # number of overall hits
system.cpu.icache.overall_hits::total         2704848                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20591                       # number of overall misses
system.cpu.icache.overall_misses::total         20591                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1266560000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1266560000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1266560000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1266560000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2725439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2725439                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2725439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2725439                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007555                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007555                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007555                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007555                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61510.368608                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61510.368608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61510.368608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61510.368608                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20582                       # number of writebacks
system.cpu.icache.writebacks::total             20582                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        20591                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20591                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20591                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20591                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1245969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1245969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1245969000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1245969000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007555                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60510.368608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60510.368608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60510.368608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60510.368608                       # average overall mshr miss latency
system.cpu.icache.replacements                  20582                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2704848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2704848                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20591                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1266560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1266560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2725439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2725439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61510.368608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61510.368608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1245969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1245969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60510.368608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60510.368608                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990637                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2731578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.440269                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5471469                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5471469                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1830008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1830008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1830008                       # number of overall hits
system.cpu.dcache.overall_hits::total         1830008                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122322                       # number of overall misses
system.cpu.dcache.overall_misses::total        122322                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7052372000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7052372000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7052372000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7052372000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1952330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1952330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1952330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1952330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57654.158696                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57654.158696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57654.158696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57654.158696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56959                       # number of writebacks
system.cpu.dcache.writebacks::total             56959                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56758                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56758                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3854695000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3854695000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3854695000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3854695000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35866500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35866500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033582                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58792.858886                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58792.858886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58792.858886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58792.858886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140103.515625                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140103.515625                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  65879                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       994293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          994293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    834157500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    834157500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1006780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1006780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66802.074157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66802.074157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    688655500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    688655500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35866500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35866500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66866.249150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66866.249150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217372.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217372.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6218214500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6218214500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56614.143943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56614.143943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3166039500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3166039500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57288.328960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57288.328960                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          317                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          317                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22489000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22489000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.065945                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065945                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70943.217666                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70943.217666                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          317                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          317                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.065945                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065945                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69943.217666                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69943.217666                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11876827000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7369728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66903                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.155419                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          884                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3989665                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3989665                       # Number of data accesses

---------- End Simulation Statistics   ----------
