<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001175A1-20030102-D00000.TIF SYSTEM "US20030001175A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00001.TIF SYSTEM "US20030001175A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00002.TIF SYSTEM "US20030001175A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00003.TIF SYSTEM "US20030001175A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00004.TIF SYSTEM "US20030001175A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00005.TIF SYSTEM "US20030001175A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00006.TIF SYSTEM "US20030001175A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00007.TIF SYSTEM "US20030001175A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00008.TIF SYSTEM "US20030001175A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00009.TIF SYSTEM "US20030001175A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00010.TIF SYSTEM "US20030001175A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00011.TIF SYSTEM "US20030001175A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00012.TIF SYSTEM "US20030001175A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00013.TIF SYSTEM "US20030001175A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00014.TIF SYSTEM "US20030001175A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00015.TIF SYSTEM "US20030001175A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00016.TIF SYSTEM "US20030001175A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00017.TIF SYSTEM "US20030001175A1-20030102-D00017.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00018.TIF SYSTEM "US20030001175A1-20030102-D00018.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00019.TIF SYSTEM "US20030001175A1-20030102-D00019.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00020.TIF SYSTEM "US20030001175A1-20030102-D00020.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00021.TIF SYSTEM "US20030001175A1-20030102-D00021.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00022.TIF SYSTEM "US20030001175A1-20030102-D00022.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00023.TIF SYSTEM "US20030001175A1-20030102-D00023.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00024.TIF SYSTEM "US20030001175A1-20030102-D00024.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00025.TIF SYSTEM "US20030001175A1-20030102-D00025.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00026.TIF SYSTEM "US20030001175A1-20030102-D00026.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00027.TIF SYSTEM "US20030001175A1-20030102-D00027.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00028.TIF SYSTEM "US20030001175A1-20030102-D00028.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00029.TIF SYSTEM "US20030001175A1-20030102-D00029.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00030.TIF SYSTEM "US20030001175A1-20030102-D00030.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00031.TIF SYSTEM "US20030001175A1-20030102-D00031.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00032.TIF SYSTEM "US20030001175A1-20030102-D00032.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00033.TIF SYSTEM "US20030001175A1-20030102-D00033.TIF" NDATA TIF>
<!ENTITY US20030001175A1-20030102-D00034.TIF SYSTEM "US20030001175A1-20030102-D00034.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001175</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10222557</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020816</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>11-244139</doc-number>
</priority-application-number>
<filing-date>19990830</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/336</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H01L029/94</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L031/113</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>288000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>257000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Semiconductor device and method for fabricating the same</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10222557</doc-number>
<kind-code>A1</kind-code>
<document-date>20020816</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09649107</doc-number>
<document-date>20000828</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6472714</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Sadaaki</given-name>
<family-name>Masuoka</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Kiyotaka</given-name>
<family-name>Imai</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>Norman P. Soloway</name-1>
<name-2>HAYES SOLOWAY P.C.</name-2>
<address>
<address-1>130 W. Cushing Street</address-1>
<city>Tucson</city>
<state>AZ</state>
<postalcode>85701</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A core section complementary transistor and a memory cell section complementary transistor are formed on a semiconductor substrate of a first conductivity type. The core section complementary transistor has a first well of a second conductivity type provided in the semiconductor substrate, a first core section MOS transistor provided on the first well of the second conductivity type, a second core section MOS transistor provided on the semiconductor substrate a device separation film which separates the first core section MOS transistor and the second core section MOS transistor from each other, and a well of the first conductivity type provided under a part of the device separation film which is closer to the second core section MOS transistor. The first core section MOS transistor has source-drain regions of the first conductivity type. The second core section MOS transistor has source-drain regions of the second conductivity type. The well of the first conductivity type has an impurity concentration higher than that of the semiconductor substrate. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a semiconductor device in which memory cells and peripheral circuits (core) thereof are provided on the same substrate; and a method for fabricating such a device. More particularly, the present invention relates to a semiconductor device having a reduced area occupied by the core section and an improved operating speed; and a method for fabricating such a device. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> In recent years, the degree of integration of a semiconductor device has been increased. In a system-on-chip (SOC) device, memory cells and peripheral circuits (core) such as a central processing unit (CPU) for controlling the operation of the memory cells are formed on the same substrate. In such a SOC device, the memory cells are required to stably maintain data therein even when an a ray is incident thereon, i.e., to have a soft error resistance, and the core is required to increase the operating speed of logical circuits thereof. Therefore, in the case where the memory cells form an SRAM (static random access memory), it is necessary to increase the source-drain junction capacitance of each CMOS (complementary metal-oxide semiconductor) transistor in the SRAM section, while decreasing the source-drain junction capacitance of each CMOS transistor in the core section. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> However, the following problems arise when an impurity concentration of a well of each circuit in the core section is reduced in order to reduce the junction capacitance in the core section. Each of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 1B</cross-reference> shows a cross-sectional view illustrating punch-through occurring under a device separation region in a conventional CMOS transistor. As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 1</cross-reference>B, in the CMOS transistor, a p-well <highlight><bold>83</bold></highlight> and an n-well <highlight><bold>84</bold></highlight> are provided on the surface of a semiconductor substrate <highlight><bold>81</bold></highlight> and separated from each other by a device separation film <highlight><bold>82</bold></highlight>. The CMOS transistor includes an n-channel MOS transistor <highlight><bold>87</bold></highlight> and a p-channel MOS transistor <highlight><bold>88</bold></highlight>. The n-channel MOS transistor <highlight><bold>87</bold></highlight> includes an n<highlight><superscript>&plus;</superscript></highlight>-source diffusion layer <highlight><bold>85</bold></highlight><highlight><italic>a </italic></highlight>and an n<highlight><superscript>&plus;</superscript></highlight>-drain diffusion layer <highlight><bold>85</bold></highlight><highlight><italic>b </italic></highlight>provided at the surface of the p-well <highlight><bold>83</bold></highlight>. The p-channel MOS transistor <highlight><bold>88</bold></highlight> includes a p<highlight><superscript>&plus;</superscript></highlight>-source diffusion layer <highlight><bold>86</bold></highlight><highlight><italic>a </italic></highlight>and a p<highlight><superscript>&plus;</superscript></highlight>-drain diffusion layer <highlight><bold>86</bold></highlight><highlight><italic>b </italic></highlight>provided at the surface of the n-well <highlight><bold>84</bold></highlight>. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Moreover, a p<highlight><superscript>&plus;</superscript></highlight>-well contact layer <highlight><bold>91</bold></highlight> isolated from the n<highlight><superscript>&plus;</superscript></highlight>-source diffusion layer <highlight><bold>85</bold></highlight><highlight><italic>a </italic></highlight>by an insulating film <highlight><bold>89</bold></highlight> is provided at the surface of the p-well <highlight><bold>83</bold></highlight>, and an n<highlight><superscript>&plus;</superscript></highlight>-well contact layer <highlight><bold>92</bold></highlight> isolated from the p<highlight><superscript>&plus;</superscript></highlight>-source diffusion layer <highlight><bold>86</bold></highlight><highlight><italic>a </italic></highlight>by an insulating film <highlight><bold>90</bold></highlight> is provided at the surface of the n-well <highlight><bold>84</bold></highlight>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> In the thus-structured CMOS transistor, when 0(V) is applied to gate electrodes <highlight><bold>93</bold></highlight> and <highlight><bold>94</bold></highlight>, 1.8(V) to the n<highlight><superscript>&plus;</superscript></highlight>-drain diffusion layer <highlight><bold>85</bold></highlight><highlight><italic>b </italic></highlight>and the p<highlight><superscript>&plus;</superscript></highlight>-drain diffusion layer <highlight><bold>86</bold></highlight><highlight><italic>b</italic></highlight>, 0(V) to the n<highlight><superscript>&plus;</superscript></highlight>-source diffusion layer <highlight><bold>85</bold></highlight><highlight><italic>a </italic></highlight>and the p<highlight><superscript>&plus;</superscript></highlight>-well contact layer <highlight><bold>91</bold></highlight>, and 1.8(V) to the p<highlight><superscript>&plus;</superscript></highlight>-source diffusion layer <highlight><bold>86</bold></highlight><highlight><italic>a </italic></highlight>and the n<highlight><superscript>&plus;</superscript></highlight>-well contact layer <highlight><bold>92</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A, punch-through between the p<highlight><superscript>&plus;</superscript></highlight>-drain diffusion layer <highlight><bold>86</bold></highlight><highlight><italic>b </italic></highlight>and the p<highlight><superscript>&plus;</superscript></highlight>-well contact layer <highlight><bold>91</bold></highlight> is likely to occur under the device separation film <highlight><bold>82</bold></highlight> and the insulating film <highlight><bold>89</bold></highlight> via the n-well <highlight><bold>84</bold></highlight> and the p-well <highlight><bold>83</bold></highlight>. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> When 1.8(V) is applied to the gate electrodes <highlight><bold>93</bold></highlight> and <highlight><bold>94</bold></highlight>, 0(V) to the n<highlight><superscript>&plus;</superscript></highlight>-drain diffusion layer <highlight><bold>85</bold></highlight><highlight><italic>b </italic></highlight>and the p<highlight><superscript>&plus;</superscript></highlight>-drain diffusion layer <highlight><bold>86</bold></highlight><highlight><italic>b</italic></highlight>, 0(V) to the n<highlight><superscript>&plus;</superscript></highlight>-source diffusion layer <highlight><bold>85</bold></highlight><highlight><italic>a </italic></highlight>and the p<highlight><superscript>&plus;</superscript></highlight>-well contact layer <highlight><bold>91</bold></highlight>, and 1.8(V) to the p<highlight><superscript>&plus;</superscript></highlight>-source diffusion layer <highlight><bold>86</bold></highlight><highlight><italic>a </italic></highlight>and the n<highlight><superscript>&plus;</superscript></highlight>-well contact layer <highlight><bold>92</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>B, punch-through between the n<highlight><superscript>&plus;</superscript></highlight>-well contact layer <highlight><bold>92</bold></highlight> and the n<highlight><superscript>&plus;</superscript></highlight>-drain diffusion layer <highlight><bold>85</bold></highlight><highlight><italic>b </italic></highlight>is likely to occur under the device separation film <highlight><bold>82</bold></highlight> and the insulating film <highlight><bold>90</bold></highlight> via the n-well <highlight><bold>84</bold></highlight> and the p-well <highlight><bold>83</bold></highlight>. Hereinafter, such punch-through is referred to as &ldquo;well-to-well punch-through&rdquo;. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> When the impurity concentration of an area, e.g., a well, near the area where the source-drain diffusion layer of the CMOS transistor is to be formed is reduced in order to reduce the junction capacitance, punch-through is more likely to occur under the device separation region. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Conventionally, the above-described problem has been addressed as follows. In the core section, the impurity concentration of the well is reduced while increasing the width of the device separation film disposed between the pMOS and the nMOS which together form the CMOS. <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 12</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 12B</cross-reference> show cross-sectional views sequentially illustrating the steps of a conventional method for fabricating a semiconductor device. In these figures, each of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A through <cross-reference target="DRAWINGS">FIG. 12A</cross-reference> shows a region corresponding the core section of the semiconductor device, and each of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 12B</cross-reference> shows a region corresponding to the SRAM section of the semiconductor device. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> First, as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 2B, a</cross-reference> p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>52</bold></highlight> is formed on a p-type silicon substrate <highlight><bold>51</bold></highlight> in both of the core section and the SRAM section. Next, in the core section, a device separation film <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>52</bold></highlight>, and in the SRAM section, a device separation film <highlight><bold>53</bold></highlight><highlight><italic>b </italic></highlight>is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>52</bold></highlight>. As a result, the core section is defined into an nMOS region <highlight><bold>111</bold></highlight> where an n-channel MOS transistor is to be formed, and a pMOS region <highlight><bold>112</bold></highlight> where a p-channel MOS transistor is to be formed. The SRAM section is defined into an nMOS region <highlight><bold>113</bold></highlight> where an n-channel MOS transistor is to be formed, and a pMOS region <highlight><bold>114</bold></highlight> where a p-channel MOS transistor is to be formed. The width of the device separation film <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>is, for example, 1.2 &mgr;m, and the width of the device separation film <highlight><bold>53</bold></highlight><highlight><italic>b </italic></highlight>is, for example, 0.4 &mgr;m. Thereafter, a sacrificial oxide film (not shown) is formed over the entire surface of the device. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 3B, a</cross-reference> resist <highlight><bold>54</bold></highlight> including an opening <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>is formed. The opening <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>extends over the nMOS region <highlight><bold>111</bold></highlight> and a part of the device separation film <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>which is closer to the nMOS region <highlight><bold>111</bold></highlight>, and the resist <highlight><bold>54</bold></highlight> completely covers the SRAM section. The size of a portion of the opening <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>which is located over the device separation film <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>is about a half of the size of the device separation film <highlight><bold>53</bold></highlight><highlight><italic>a</italic></highlight>. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>54</bold></highlight> as a mask with an acceleration voltage of 300 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, for example. Thus, in the core section, a p-type well <highlight><bold>55</bold></highlight> which is deeper than the device separation film <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 4B, a</cross-reference> resist <highlight><bold>56</bold></highlight> including an opening <highlight><bold>56</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>54</bold></highlight>. The opening <highlight><bold>56</bold></highlight><highlight><italic>a </italic></highlight>is provided in the center of the nMOS region <highlight><bold>111</bold></highlight>, and the resist <highlight><bold>56</bold></highlight> completely covers the SRAM section. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>56</bold></highlight> as a mask with an acceleration voltage of 30 keV and a dose of 8&times;10<highlight><superscript>12</superscript></highlight>, for example, so as to form a p-type channel <highlight><bold>57</bold></highlight> at an intermediate depth of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 5B, a</cross-reference> resist <highlight><bold>58</bold></highlight> including an opening <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>56</bold></highlight>. The opening <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>extends over the nMOS region <highlight><bold>113</bold></highlight> and a part of the device separation film <highlight><bold>53</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the nMOS region <highlight><bold>113</bold></highlight>, and the resist <highlight><bold>58</bold></highlight> completely covers the core section. Next, in the SRAM section, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>58</bold></highlight> as a mask, for example, with an acceleration voltage of 150 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, SO as to form a p-type well <highlight><bold>59</bold></highlight> in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>52</bold></highlight>. Moreover, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>58</bold></highlight> as a mask, for example, with an acceleration voltage of 30 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, so as to form a p-type channel <highlight><bold>60</bold></highlight> in the p-type well <highlight><bold>59</bold></highlight>. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 6B, a</cross-reference> resist <highlight><bold>61</bold></highlight> including an opening <highlight><bold>61</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>58</bold></highlight>. The opening <highlight><bold>61</bold></highlight><highlight><italic>a </italic></highlight>extends over the pMOS region <highlight><bold>112</bold></highlight> and a part of the device separation film <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>which is closer to the pMOS region <highlight><bold>112</bold></highlight>, and the resist <highlight><bold>61</bold></highlight> completely covers the SRAM section. Next, in the core section, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>61</bold></highlight> as a mask with an acceleration voltage of 600 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, for example, so as to form an n-type well <highlight><bold>62</bold></highlight> in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 7B, a</cross-reference> resist <highlight><bold>63</bold></highlight> including an opening <highlight><bold>63</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>61</bold></highlight>. The opening <highlight><bold>63</bold></highlight><highlight><italic>a </italic></highlight>is provided in the center of the pMOS region <highlight><bold>112</bold></highlight>, and the resist <highlight><bold>63</bold></highlight> completely covers the SRAM section. Next, in the core section, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>63</bold></highlight> as a mask, for example, with an acceleration voltage of 100 keV and a dose of 3&times;10<highlight><superscript>12</superscript></highlight>, so as to form an n-type channel <highlight><bold>64</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>62</bold></highlight>. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 8B, a</cross-reference> resist <highlight><bold>65</bold></highlight> including an opening <highlight><bold>65</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>63</bold></highlight>. The opening <highlight><bold>65</bold></highlight><highlight><italic>a </italic></highlight>extends over the pMOS region <highlight><bold>114</bold></highlight> and a part of the device separation film <highlight><bold>53</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the pMOS region <highlight><bold>114</bold></highlight>, and the resist <highlight><bold>65</bold></highlight> completely covers the core section. Next, in the SRAM section, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>65</bold></highlight> as a mask, for example, with an acceleration voltage of 350 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, so as to form an n-type well <highlight><bold>66</bold></highlight> in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>52</bold></highlight>. Furthermore, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 100 keV and a dose of 1.4&times;10<highlight><superscript>13</superscript></highlight>, so as to form an n-type channel <highlight><bold>67</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>66</bold></highlight>. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 9</cross-reference>B, after removing the resist <highlight><bold>65</bold></highlight>, a gate oxide film <highlight><bold>68</bold></highlight> and a gate electrode <highlight><bold>69</bold></highlight> are formed in each of the nMOS region <highlight><bold>111</bold></highlight>, the pMOS region <highlight><bold>112</bold></highlight>, the nMOS region <highlight><bold>113</bold></highlight>, and the pMOS region <highlight><bold>114</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 10</cross-reference>B, side walls <highlight><bold>70</bold></highlight> are formed at both sides of the gate oxide film <highlight><bold>68</bold></highlight> and the gate electrode <highlight><bold>69</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 11B, a</cross-reference> resist <highlight><bold>71</bold></highlight> including openings <highlight><bold>71</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>71</bold></highlight><highlight><italic>b </italic></highlight>is formed. The openings <highlight><bold>71</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>71</bold></highlight><highlight><italic>b </italic></highlight>extend over the nMOS regions <highlight><bold>111</bold></highlight> and <highlight><bold>113</bold></highlight>, respectively. Next, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>71</bold></highlight> as a mask, for example, with an acceleration voltage of 20 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form an n<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>72</bold></highlight> in each of the nMOS region <highlight><bold>111</bold></highlight> and the nMOS region <highlight><bold>113</bold></highlight>. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> After removing the resist <highlight><bold>71</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 12B, a</cross-reference> resist <highlight><bold>73</bold></highlight> including openings <highlight><bold>73</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>73</bold></highlight><highlight><italic>b </italic></highlight>is formed. The openings <highlight><bold>73</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>73</bold></highlight><highlight><italic>b </italic></highlight>extend over the pMOS regions <highlight><bold>112</bold></highlight> and <highlight><bold>114</bold></highlight>, respectively. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>73</bold></highlight> as a mask, for example, with an acceleration voltage of 4 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form a p<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>74</bold></highlight> in each of the pMOS regions <highlight><bold>112</bold></highlight> and <highlight><bold>114</bold></highlight>. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> Thereafter, the implanted ions are activated by means of annealing. Then, wiring or the like is provided so as to complete the semiconductor device. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> In order to prevent punch-through under the device separation region, a semiconductor device including a region with a high impurity concentration down below the device separation film has been proposed (Japanese Patent Laid-Open Publication No.8-97378). According to the semiconductor device described in this publication, within a well in which a MOS transistor is formed, a high impurity concentration region is provided so as to extend below a device separation film formed around the transistor. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> In a SOC device, however, when an area occupied by the memory cell section (SRAM section) is compared to an area occupied by the core section, the area occupied by the core section is significantly larger than that occupied by the memory cell section. Moreover, in the semiconductor device fabricated according to the conventional method illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A through <cross-reference target="DRAWINGS">FIG. 12</cross-reference>B, the device separation film <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>has a wide width in the core section. As a result, such problem as a large chip area arises. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Furthermore, according to the semiconductor device disclosed in Japanese Patent Laid-Open Publication No.8-97378, a high impurity concentration region exists below the MOS transistor, thereby influencing a threshold voltage of the MOS transistor. As the degree of integration of the semiconductor device increases, such influence becomes more prominent. In addition, this publication does not contemplate the use of the technique in a SOC device. When this technique is used in a SOC device, the number of production steps may increase. Furthermore, when this technique is used in the core section of a SOC device, the junction capacitance may increase due to the high impurity concentration region, thereby reducing the operating speed. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> While these problems are prominent in SOC devices, similar problems will arise in a memory chip itself, considering the peripheral region, e.g., a decoder, as being equivalent to the core section. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> An object of the present invention is to provide a semiconductor device capable of realizing a high-speed operation of a core section where logical circuits are formed, reducing an area occupied by the core section, and preventing punch-through occurring under a device separation region in a CMOS; and a method for fabricating such a semiconductor device. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> According to one aspect of the present invention, a semiconductor device comprises, a semiconductor substrate of a first conductivity type, a memory cell section complementary transistor provided on the semiconductor substrate, and a core section complementary transistor provided on the semiconductor substrate. The core section complementary transistor has a first well of a second conductivity type provided in the semiconductor substrate, a first core section MOS transistor provided on the first well of the second conductivity type, a second core section MOS transistor provided on the semiconductor substrate a device separation film which separates the first core section MOS transistor and the second core section MOS transistor from each other, and a well of the first conductivity type provided under a part of the device separation film which is closer to the second core section MOS transistor. The first core section MOS transistor has source-drain regions of the first conductivity type. The second core section MOS transistor has source-drain regions of the second conductivity type. The well of the first conductivity type has an impurity concentration higher than that of the semiconductor substrate. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> According to the aspect of the present invention, the well of the first conductivity type having an impurity concentration higher than that of the semiconductor substrate is provided in the core section under the part of the device separation film which is closer to the second core section MOS transistor, thereby improving punch-through resistance under the device separation region. As a result, the width of the device separation film in the core section may be reduced, thereby reducing the area occupied by the core section. Moreover, since the second core section MOS transistor is provided on the semiconductor substrate, the junction capacitance thereof is smaller than that of a conventional MOS transistor which is provided on a well. As a result, a high-speed operation is realized. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> It is preferable to have a third well of the second conductivity type provided under a part of the device separation film which is closer to the first core section MOS transistor, wherein an impurity concentration of the third well of the second conductivity type is higher than that of the first well of the second conductivity type. In such a case, the impurity concentration of the second well of the second conductivity type may be substantially equal to that of the third well of the second conductivity type. By providing the third well of the second conductivity type, punch-through resistance under the device separation film is further increased, thereby further reducing the area occupied by the core section. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> According to another aspect of the present invention, a method for fabricating a semiconductor device comprises the step of forming a core section complementary transistor and a memory cell section complementary transistor on a semiconductor substrate of a first conductivity type. The forming complementary transistors has forming a first device separation film and a second device separation film on the semiconductor substrate, wherein the first device separation film separates a first core section MOS transistor and a second core section MOS transistor from each other, and the second device separation film separates a first memory cell section MOS transistor and a second memory cell section MOS transistor from each other. The first and second core section MOS transistors constitute the core section complementary transistor. The first and second memory cell section MOS transistors constitute the memory cell section complementary transistor. Each of the first core section MOS transistor and the first memory cell section MOS transistor includes source-drain regions of the first conductivity type. The each of the second core section MOS transistor and the second memory cell section MOS transistor includes source-drain regions of s second conductivity type. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> According to the aspect of the present invention, the first well of the first conductivity type and the second well of the first conductivity type are simultaneously formed. As a result, punch-through resistance under the device separation film may be increased without increasing the number of the fabrication steps. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> It should be noted that, by implanting the ions of the first conductivity type at a low dose after the ions of the second conductivity type are implanted, the effective impurity concentration of the well in the first core section MOS transistor is reduced, thereby reducing the junction capacitance thereof. As a result, a high-speed operation is realized.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> In the accompanying drawings: </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 1B</cross-reference> are cross-sectional views each illustrating punch-through occurring under a device separation region in a conventional CMOS transistor; </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 2B</cross-reference> are cross-sectional views each illustrating a conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 2B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 5B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 5B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 7B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 8B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 7B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 9B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 8B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 10B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 9B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 11B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 10B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 12B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 11B</cross-reference> in the conventional method for fabricating a semiconductor device; </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 13B</cross-reference> are cross-sectional views each illustrating a step in a method for fabricating a semiconductor device according to a first embodiment of the present invention; </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 14B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 13B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 15B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 14A</cross-reference> and <cross-reference target="DRAWINGS">FIG. 14B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 16B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 15B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 17</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 17B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 16</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 16B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 18</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 18B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 17</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 17B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 19</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 19B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 18B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 20</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 20B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 19</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 19B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 21</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 21B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 20</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 20B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 22</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 22B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 21A</cross-reference> and <cross-reference target="DRAWINGS">FIG. 21B</cross-reference> in the method for fabricating a semiconductor device according to the first embodiment of the present invention; </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 23</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 23B</cross-reference> are cross-sectional views each illustrating a step in a method for fabricating a semiconductor device according to a second embodiment of the present invention; </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 24</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 24B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 23</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 23B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 25</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 25B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 24</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 24B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 26</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 26B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 25B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 27</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 27B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 26B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 28</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 28B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 27B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 29</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 29B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 28B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 30</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 30B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 29B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 31</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 31B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 30</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 30B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 32</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 32B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 31B</cross-reference> in the method for fabricating a semiconductor device according to the second embodiment of the present invention; </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 33</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 33B</cross-reference> are cross-sectional views each illustrating a step in a method for fabricating a semiconductor device according to a third embodiment of the present invention; </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 34</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 34B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 33B</cross-reference> in the method for fabricating a semiconductor device according to the third embodiment of the present invention; </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 35</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 35B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 34B</cross-reference> in the method for fabricating a semiconductor device according to the third embodiment of the present invention; </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 36</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 36B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 35</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 35B</cross-reference> in the method for fabricating a semiconductor device according to the third embodiment of the present invention; </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 37</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 37B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 36</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 36B</cross-reference> in the method for fabricating a semiconductor device according to the third embodiment of the present invention; </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 38</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 38B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 37</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 37B</cross-reference> in the method for fabricating a semiconductor device according to the third embodiment of the present invention; </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 39</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 39B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 38</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 38B</cross-reference> in the method for fabricating a semiconductor device according to the third embodiment of the present invention; </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 40</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 40B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 39</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 39B</cross-reference> in the method for fabricating a semiconductor device according to the third embodiment of the present invention; </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 41</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 41B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 40</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 40B</cross-reference> in the method for fabricating a semiconductor device according to the third embodiment of the present invention; </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 42</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 42B</cross-reference> are cross-sectional views each illustrating a step in a method for fabricating a semiconductor device according to a fourth embodiment of the present invention; </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 43</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 43B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 42</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 42B</cross-reference> in the method for fabricating a semiconductor device according to the fourth embodiment of the present invention; </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 44</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 44B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 43</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 43B</cross-reference> in the method for fabricating a semiconductor device according to the fourth embodiment of the present invention; </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 45</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 45B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 44</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 44B</cross-reference> in the method for fabricating a semiconductor device according to the fourth embodiment of the present invention; </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 46</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 46B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 45</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 45B</cross-reference> in the method for fabricating a semiconductor device according to the fourth embodiment of the present invention; </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 47</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 47B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 46</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 46B</cross-reference> in the method for fabricating a semiconductor device according to the fourth embodiment of the present invention; </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 48</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 48B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 47</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 47B</cross-reference> in the method for fabricating a semiconductor device according to the fourth embodiment of the present invention; </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 49</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 49B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 48</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 48B</cross-reference> in the method for fabricating a semiconductor device according to the fourth embodiment of the present invention; and </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 50</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 50B</cross-reference> are cross-sectional views each illustrating the next step following the step shown in <cross-reference target="DRAWINGS">FIG. 49</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 49B</cross-reference> in the method for fabricating a semiconductor device according to the fourth embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT </heading>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> Methods for fabricating a semiconductor device according to embodiments of the present invention will now be described specifically with reference to the accompanying drawings. In the following description, a well contact layer provided in a CMOS transistor is the one same as the conventional well contact layer. Therefore, the graphic representation of the well contact layer and the description thereof will be omitted in order to simplify the description of the methods for fabricating a semiconductor device according to the embodiments of the present invention. According to the first embodiment of the present invention, a complementary transistor (CMOS) forming an SRAM and a CMOS forming peripheral circuits (core) such as a CPU are formed on the same substrate, i.e., a system-on-chip (SOC) device is fabricated. <cross-reference target="DRAWINGS">FIG. 13</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 13</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 22</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 22B</cross-reference> show cross-sectional views sequentially illustrating the steps of the method for fabricating a semiconductor device according to the first embodiment of the present invention. In these figures, each of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>A through <cross-reference target="DRAWINGS">FIG. 22A</cross-reference> shows a region corresponding the core section of the semiconductor device, and each of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 22B</cross-reference> shows a region corresponding to the SRAM section of the semiconductor device. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> First, as shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 13B, a</cross-reference> p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight> is formed on a p-type silicon substrate <highlight><bold>1</bold></highlight> in both of the core section and the SRAM section. Next, in the core section, a first device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>, and in the SRAM section, a second device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. As a result, the core section is defined into an nMOS region <highlight><bold>101</bold></highlight> where an n-channel MOS transistor (a second core section MOS transistor) is to be formed, and a pMOS region <highlight><bold>102</bold></highlight> where a p-channel MOS transistor (a first core section MOS transistor) is to be formed. Furthermore, the SRAM section is defined into an nMOS region <highlight><bold>103</bold></highlight> where an n-channel MOS transistor (a second memory cell section MOS transistor) is to be formed, and a pMOS region <highlight><bold>104</bold></highlight> where a p-channel MOS transistor (a first memory cell section MOS transistor) is to be formed. The width of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>is, for example, 0.9 &mgr;m, and the width of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is, for example, 0.4 &mgr;m. The device separation films <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>may be formed by LOCOS oxidization, or by employing a trench structure. Thereafter, a sacrificial oxide film (not shown) is formed over the entire surface of the device. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 14A, a</cross-reference> resist <highlight><bold>4</bold></highlight> including an opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>is formed. The opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>extends over a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is closer to the nMOS region <highlight><bold>101</bold></highlight>. The size of the opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>is smaller than a half of the size of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight>. In other words, a portion of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which aligns with the opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>is smaller than a portion of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is covered by the resist <highlight><bold>4</bold></highlight>. Moreover, as shown in <cross-reference target="DRAWINGS">FIG. 14</cross-reference>B, the resist <highlight><bold>4</bold></highlight> also includes an opening <highlight><bold>4</bold></highlight><highlight><italic>b</italic></highlight>. The opening <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>extends over the nMOS region <highlight><bold>103</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the nMOS region <highlight><bold>103</bold></highlight>. The size of a portion of the opening <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>which is located over the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is about a half of the size of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight>. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>4</bold></highlight> as a mask with an acceleration voltage of 150 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, for example. Thus, in the core section, a p-type well (a first well of a first conductivity type) <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is formed under the portion of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which aligns with the opening <highlight><bold>4</bold></highlight><highlight><italic>a</italic></highlight>. In the SRAM section, a p-type well (a second well of the first conductivity type) <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>which is deeper than the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>4</bold></highlight> as a mask with an acceleration voltage of 30 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, for example, so as to form a p-type channel <highlight><bold>6</bold></highlight> at an intermediate depth of the p-type well <highlight><bold>5</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 15B, a</cross-reference> resist <highlight><bold>7</bold></highlight> including an opening <highlight><bold>7</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>4</bold></highlight>. The opening <highlight><bold>7</bold></highlight><highlight><italic>a </italic></highlight>is provided in the center of the nMOS region <highlight><bold>101</bold></highlight>, and the resist <highlight><bold>7</bold></highlight> completely covers the SRAM section. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>7</bold></highlight> as a mask, for example, with an acceleration voltage of 30 keV and a dose of 8&times;10<highlight><superscript>12</superscript></highlight>, so as to form a p-type channel <highlight><bold>8</bold></highlight> at an intermediate depth of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 16</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 16B, a</cross-reference> resist <highlight><bold>9</bold></highlight> including-an opening <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>7</bold></highlight>. The opening <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>extends over the pMOS region <highlight><bold>102</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is closer to the pMOS region <highlight><bold>102</bold></highlight>, and the resist <highlight><bold>9</bold></highlight> completely covers the SRAM section. A portion of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is covered by the resist <highlight><bold>9</bold></highlight> is substantially the same as the portion of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which aligns with the opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>(<cross-reference target="DRAWINGS">FIG. 14A</cross-reference>). Next, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>9</bold></highlight> as a mask, for example, with an acceleration voltage of 600 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, so as to form an n-type well (a first well of a second conductivity type) <highlight><bold>10</bold></highlight> in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 17</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 17B, a</cross-reference> resist <highlight><bold>11</bold></highlight> including an opening <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>9</bold></highlight>. The opening <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>is provided in the center of the pMOS region <highlight><bold>102</bold></highlight>, and the resist <highlight><bold>11</bold></highlight> completely covers the SRAM section. Next, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>11</bold></highlight> as a mask, for example, with an acceleration voltage of 100 keV and a dose of 3&times;10<highlight><superscript>12</superscript></highlight>, so as to form an n-type channel <highlight><bold>12</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 18B, a</cross-reference> resist <highlight><bold>13</bold></highlight> including an opening <highlight><bold>13</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>11</bold></highlight>. The opening <highlight><bold>13</bold></highlight><highlight><italic>a </italic></highlight>extends over the pMOS region <highlight><bold>104</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the pMOS region <highlight><bold>104</bold></highlight>, and the resist <highlight><bold>13</bold></highlight> completely covers the core section. Next, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>13</bold></highlight> as a mask, for example, with an acceleration voltage of 350 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, so as to form an n-type well (a second well of the second conductivity type) <highlight><bold>14</bold></highlight> having a depth greater than that of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Furthermore, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>13</bold></highlight> as a mask with an acceleration voltage of 100 keV and a dose of 1.4&times;10<highlight><superscript>13</superscript></highlight>, for example, so as to form an n-type channel <highlight><bold>15</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>14</bold></highlight>. </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 19</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 19</cross-reference>B, after removing the resist <highlight><bold>13</bold></highlight>, a gate oxide film <highlight><bold>16</bold></highlight> and a gate electrode <highlight><bold>17</bold></highlight> are formed in each of the nMOS region <highlight><bold>101</bold></highlight>, the pMOS region <highlight><bold>102</bold></highlight>, the nMOS region <highlight><bold>103</bold></highlight>, and the pMOS region <highlight><bold>104</bold></highlight>. The thickness of the gate oxide film <highlight><bold>16</bold></highlight> is, for example, 2.5 nm, and the thickness of the gate electrode <highlight><bold>17</bold></highlight> is, for example, 150 nm. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 20</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 20</cross-reference>B, side walls <highlight><bold>18</bold></highlight> are formed at both sides of the gate oxide film <highlight><bold>16</bold></highlight> and the gate electrode <highlight><bold>17</bold></highlight>. The side wall <highlight><bold>18</bold></highlight> may be of, for example, a silicon oxide film and/or a silicon nitride film or the like, and the width thereof may be 70 nm, for example. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 21</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 21B, a</cross-reference> resist <highlight><bold>19</bold></highlight> having openings <highlight><bold>19</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>19</bold></highlight><highlight><italic>b </italic></highlight>respectively in the nMOS regions <highlight><bold>101</bold></highlight> and <highlight><bold>103</bold></highlight> is formed. Thereafter, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>19</bold></highlight> as a mask, for example, with an acceleration voltage of 20 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form an n<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>20</bold></highlight> in each of the nMOS regions <highlight><bold>101</bold></highlight> and <highlight><bold>103</bold></highlight>. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> After removing the resist <highlight><bold>19</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 22</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 22B, a</cross-reference> resist <highlight><bold>21</bold></highlight> having openings <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>respectively in the pMOS regions <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight> is formed. Thereafter, using the resist <highlight><bold>21</bold></highlight> as a mask, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 4 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form a p<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>22</bold></highlight> in each of the pMOS regions <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> Thereafter, the ions implanted into each of the wells and the source-drain diffusion layers are activated by annealing, for example, for ten seconds at 1000&deg; C. Next, wiring or the like is provided according to a conventional method. In this manner, the semiconductor device is completed. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 22</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 22</cross-reference>B, the semiconductor device fabricated according to the method of the first embodiment of the present invention includes the p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>having an impurity concentration higher than that of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight> under a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is closer to the nMOS region <highlight><bold>101</bold></highlight>. As a result, punch-through between the n-type source-drain diffusion layer <highlight><bold>20</bold></highlight> and the n-type well <highlight><bold>10</bold></highlight> is well suppressed. Thus, the width of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>can be reduced as compared to that in the semiconductor device fabricated according to the conventional method, thereby making it possible to reduce the chip area. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> Moreover, since the n<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>20</bold></highlight> is formed directly on the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>, a junction capacitance Cj in the core section is reduced, thereby realizing a high-speed operation. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> Furthermore, since the p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and the p-type well <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>in the SRAM section can be simultaneously formed, it is possible to prevent an increase in the number of the fabrication steps. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> Next, the second embodiment of the present invention will be described. the second embodiment achieves a greater chip area reduction than that of the first embodiment. <cross-reference target="DRAWINGS">FIG. 23</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 23</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 32</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 32B</cross-reference> show cross-sectional views sequentially illustrating the steps of a method for fabricating a semiconductor device according to the second embodiment of the present invention. In these figures, each of <cross-reference target="DRAWINGS">FIG. 23</cross-reference>A through <cross-reference target="DRAWINGS">FIG. 32A</cross-reference> shows a region corresponding the core section of the semiconductor device, and each of <cross-reference target="DRAWINGS">FIG. 23</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 32B</cross-reference> shows a region corresponding to the SRAM section of the semiconductor device. In the second embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 23</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 23</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 32</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 32</cross-reference>B, components same as those in the first embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 13</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 22</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 22B</cross-reference> will be denoted by the same reference numerals as those in the first embodiment, and the detailed description thereof will be omitted. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> First, as shown in <cross-reference target="DRAWINGS">FIG. 23</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 23B, a</cross-reference> p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight> is formed on a p-type silicon substrate <highlight><bold>1</bold></highlight> in both of the core section and the SRAM section. Next, in the core section, a device separation film <highlight><bold>31</bold></highlight> is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>, and in the SRAM section, a device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. As a result, the core section is defined into an nMOS region <highlight><bold>101</bold></highlight> and a pMOS region <highlight><bold>102</bold></highlight>; and the SRAM section is defined into an nMOS region <highlight><bold>103</bold></highlight> and a pMOS region <highlight><bold>104</bold></highlight>. The width of the device separation film <highlight><bold>31</bold></highlight> is smaller than that of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>of the first embodiment. The width of the device separation film <highlight><bold>31</bold></highlight> is, for example, 0.6 &mgr;m. Thereafter, a sacrificial oxide film (not shown) is formed over the entire surface of the device. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 24A, a</cross-reference> resist <highlight><bold>4</bold></highlight> including an opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>is formed. The opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>extends over a part of the device separation film <highlight><bold>31</bold></highlight> which is closer to the nMOS region <highlight><bold>101</bold></highlight>. The size of the opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>is about a half of the size of the device separation film <highlight><bold>31</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 24</cross-reference>B, the resist <highlight><bold>4</bold></highlight> also includes an opening <highlight><bold>4</bold></highlight><highlight><italic>b</italic></highlight>. The opening <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>extends over the nMOS region <highlight><bold>103</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the nMOS region <highlight><bold>103</bold></highlight>. The size of a portion of the opening <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>which is located over the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is about a half of the size of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight>. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>4</bold></highlight> as a mask with an acceleration voltage of 150 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, for example. Thus, in the core section, a p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is formed under a portion of the device separation film <highlight><bold>31</bold></highlight> which aligns with the opening <highlight><bold>4</bold></highlight><highlight><italic>a</italic></highlight>, and in the SRAM section, a p-type well <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>having a depth greater than that of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>4</bold></highlight> as a mask with an acceleration voltage of 30 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, for example, so as to form a p-type channel <highlight><bold>6</bold></highlight> at an intermediate depth of the p-type well <highlight><bold>5</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 25B, a</cross-reference> resist <highlight><bold>7</bold></highlight> including an opening <highlight><bold>7</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>4</bold></highlight>. The opening <highlight><bold>7</bold></highlight><highlight><italic>a </italic></highlight>is provided in the center of the nMOS region <highlight><bold>101</bold></highlight>, and the resist <highlight><bold>7</bold></highlight> completely covers the SRAM section. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>7</bold></highlight> as a mask, for example, with an acceleration voltage of 30 keV and a dose of 8&times;10<highlight><superscript>12, </superscript></highlight>so as to form a p-type channel <highlight><bold>8</bold></highlight> at an intermediate depth of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 26B, a</cross-reference> resist <highlight><bold>32</bold></highlight> which includes an opening <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>and completely covers the SRAM section is formed after removing the resist <highlight><bold>7</bold></highlight>. The opening <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>extends over the pMOS region <highlight><bold>102</bold></highlight>. Next, using the resist <highlight><bold>32</bold></highlight> as a mask, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 600 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, and B<highlight><superscript>&plus;</superscript></highlight> ions are then implanted, for example, with an acceleration voltage of 170 keV and a dose of 3&times;10<highlight><superscript>12</superscript></highlight>, so as to form an n-type well (a first well of the second conductivity type) <highlight><bold>33</bold></highlight> in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. The size of the opening <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>in the second embodiment is smaller than that of the opening <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>(<cross-reference target="DRAWINGS">FIG. 16A</cross-reference>) in the first embodiment, the n-type well <highlight><bold>33</bold></highlight> and the p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>are spaced apart from each other. After the implantation of P<highlight><superscript>&plus;</superscript></highlight> (n-type) ions, B<highlight><superscript>&plus;</superscript></highlight> (p-type) ions are implanted. As a result, the effective n-type impurity concentration of the n-type well <highlight><bold>33</bold></highlight> is reduced. The B<highlight><superscript>&plus;</superscript></highlight> ion implantation is not always necessary. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 27B, a</cross-reference> resist <highlight><bold>11</bold></highlight> which includes an opening <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>in the center of the pMOS region <highlight><bold>102</bold></highlight> and completely covers the SRAM section is formed after removing the resist <highlight><bold>32</bold></highlight>. Next, using the resist <highlight><bold>11</bold></highlight> as a mask, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 240 keV and a dose of 5&times;10<highlight><superscript>12</superscript></highlight>, and As<highlight><superscript>&plus;</superscript></highlight> ions are then implanted, for example, with an acceleration voltage of 100 keV and a dose of 3&times;10<highlight><superscript>12</superscript></highlight>, so as to form an n-type channel <highlight><bold>34</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>33</bold></highlight>. The height of the n-type channel <highlight><bold>34</bold></highlight> is greater than that of the n-type channel <highlight><bold>12</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 18A</cross-reference>) in the first embodiment. </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 28A, a</cross-reference> resist <highlight><bold>35</bold></highlight> including an opening <highlight><bold>35</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>11</bold></highlight>. The opening <highlight><bold>35</bold></highlight><highlight><italic>a </italic></highlight>extends over a part of the device separation film <highlight><bold>31</bold></highlight> which is closer to the pMOS region <highlight><bold>102</bold></highlight>. The size of the opening <highlight><bold>35</bold></highlight><highlight><italic>a </italic></highlight>is about a half of the size of the device separation film <highlight><bold>31</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>B, the resist <highlight><bold>35</bold></highlight> also includes an opening <highlight><bold>35</bold></highlight><highlight><italic>b</italic></highlight>. The opening <highlight><bold>35</bold></highlight><highlight><italic>b </italic></highlight>extends over the pMOS region <highlight><bold>104</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the pMOS region <highlight><bold>104</bold></highlight>. The size of a part of the opening <highlight><bold>35</bold></highlight><highlight><italic>b </italic></highlight>which is located over the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is about a half of the size of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight>. Next, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>35</bold></highlight> as a mask with an acceleration voltage of 350 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, for example. As a result, in the core section, an n-type well (a third well of the second conductivity type) <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>is formed under a portion of the device separation film <highlight><bold>31</bold></highlight> which aligns with the opening <highlight><bold>35</bold></highlight><highlight><italic>a</italic></highlight>; and in the SRAM section, an n-type well <highlight><bold>36</bold></highlight><highlight><italic>b </italic></highlight>having a depth greater than that of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>35</bold></highlight> as a mask with an acceleration voltage of 100 keV and a dose of 1.4&times;10<highlight><superscript>13</superscript></highlight>, for example, so as to form an n-type channel <highlight><bold>37</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>36</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 29</cross-reference>B, after removing the resist <highlight><bold>35</bold></highlight>, a gate oxide film <highlight><bold>16</bold></highlight> and a gate electrode <highlight><bold>17</bold></highlight> are formed in each of the nMOS region <highlight><bold>101</bold></highlight>, the pMOS region <highlight><bold>102</bold></highlight>, the nMOS region <highlight><bold>103</bold></highlight>, and the pMOS region <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 30</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 30</cross-reference>B, side walls <highlight><bold>18</bold></highlight> are formed at both sides of the gate oxide film <highlight><bold>16</bold></highlight> and the gate electrode <highlight><bold>17</bold></highlight>. The side wall <highlight><bold>18</bold></highlight> may be of, for example, a silicon oxide film and/or a silicon nitride film or the like. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 31B, a</cross-reference> resist <highlight><bold>19</bold></highlight> having openings <highlight><bold>19</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>19</bold></highlight><highlight><italic>b </italic></highlight>respectively in the nMOS regions <highlight><bold>101</bold></highlight> and <highlight><bold>103</bold></highlight> is formed. Thereafter, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>19</bold></highlight> as a mask, for example, with an acceleration voltage of 20 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form an n<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>20</bold></highlight> in each of the nMOS regions <highlight><bold>101</bold></highlight> and <highlight><bold>103</bold></highlight>. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> After removing the resist <highlight><bold>19</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 32</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 32B, a</cross-reference> resist <highlight><bold>21</bold></highlight> having openings <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>respectively in the pMOS regions <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight> is formed. Thereafter, using the resist <highlight><bold>21</bold></highlight> as a mask, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 4 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form a p<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>22</bold></highlight> in each of the pMOS regions <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> Thereafter, the ions implanted into each of the wells and the source-drain diffusion layers are activated by annealing. Next, wiring or the like is provided according to a conventional method. In this manner, the semiconductor device is completed. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 32</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 32</cross-reference>B, the semiconductor device fabricated according to the method of the second embodiment of the present invention includes not only the p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>under a part of the device separation film <highlight><bold>31</bold></highlight> which is closer to the nMOS region <highlight><bold>101</bold></highlight>, but also the n-type well <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>having an impurity concentration higher than that of the n-type well <highlight><bold>33</bold></highlight> under a part of the device separation film <highlight><bold>31</bold></highlight> which is closer to the pMOS region <highlight><bold>102</bold></highlight>. As a result, punch-through between the n-type source-drain diffusion layer <highlight><bold>20</bold></highlight> and the n-type well <highlight><bold>33</bold></highlight> and punch-through between the p-type source-drain diffusion layer <highlight><bold>22</bold></highlight> and the p-type epitaxial layer <highlight><bold>2</bold></highlight> are well suppressed. Thus, the width of the device separation film <highlight><bold>31</bold></highlight> can be further reduced, thereby making it possible to further reduce the chip area. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> Moreover, since the effective n-type impurity concentration of the n-type well <highlight><bold>33</bold></highlight> is smaller than that of the n-type well <highlight><bold>10</bold></highlight> in the first embodiment, a junction capacitance Cj in the core section is further reduced, thereby realizing a faster operation. </paragraph>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> Furthermore, since the n-type well <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>can be simultaneously formed when the n-type well <highlight><bold>36</bold></highlight><highlight><italic>b </italic></highlight>in the SRAM section is formed, it is possible to prevent an increase in the number of the fabrication steps. </paragraph>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> Next, the third embodiment of the present invention will be described. The third embodiment achieves a reduction in the number of the fabrication steps as compared to that in the first embodiment. <cross-reference target="DRAWINGS">FIG. 33</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 33</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 41</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 41B</cross-reference> show cross-sectional views sequentially illustrating the steps of a method for fabricating a semiconductor device according to the third embodiment of the present invention. In these figures, each of <cross-reference target="DRAWINGS">FIG. 33</cross-reference>A through <cross-reference target="DRAWINGS">FIG. 41A</cross-reference> shows a region corresponding the core section of the semiconductor device, and each of <cross-reference target="DRAWINGS">FIG. 33</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 41B</cross-reference> shows a region corresponding to the SRAM section of the semiconductor device. In the third embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 33</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 41</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 41</cross-reference>B, components same as those in the first embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 13</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 22</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 22B</cross-reference> will be denoted by the same reference numerals as those in the first embodiment, and the description thereof will be omitted. </paragraph>
<paragraph id="P-0116" lvl="0"><number>&lsqb;0116&rsqb;</number> First, as shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 33B, a</cross-reference> p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight> is formed on a p-type silicon substrate <highlight><bold>1</bold></highlight> in both of the core section and the SRAM section. Next, in the core section, a device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>, and in the SRAM section, a device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. As a result, an nMOS region <highlight><bold>101</bold></highlight> and a pMOS region <highlight><bold>102</bold></highlight> are separated from each other; and an nMOS region <highlight><bold>103</bold></highlight> and a pMOS region <highlight><bold>104</bold></highlight> are defined. Thereafter, a sacrificial oxide film (not shown) is formed over the entire surface of the device. </paragraph>
<paragraph id="P-0117" lvl="0"><number>&lsqb;0117&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 34A, a</cross-reference> resist <highlight><bold>4</bold></highlight> including an opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>is formed. The opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>extends over a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is closer to the nMOS region <highlight><bold>101</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>B, the resist <highlight><bold>4</bold></highlight> also includes an opening <highlight><bold>4</bold></highlight><highlight><italic>b</italic></highlight>. The opening <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>extends over the nMOS region <highlight><bold>103</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the nMOS region <highlight><bold>103</bold></highlight>. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>4</bold></highlight> as a mask with an acceleration voltage of 150 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, for example. As a result, in the core section, a p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is formed under a portion of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which aligns with the opening <highlight><bold>4</bold></highlight><highlight><italic>a</italic></highlight>; and in the SRAM section, a p-type well <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>having a depth greater than that of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>4</bold></highlight> as a mask with an acceleration voltage of 30 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, for example, so as to form a p-type channel <highlight><bold>6</bold></highlight> at an intermediate depth of the p-type well <highlight><bold>5</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0118" lvl="0"><number>&lsqb;0118&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 35</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 35B, a</cross-reference> resist <highlight><bold>7</bold></highlight> including an opening <highlight><bold>7</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>4</bold></highlight>. The opening <highlight><bold>7</bold></highlight><highlight><italic>a </italic></highlight>is provided in the center of the nMOS region <highlight><bold>101</bold></highlight>, and the resist <highlight><bold>7</bold></highlight> completely covers the SRAM section. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>7</bold></highlight> as a mask, for example, with an acceleration voltage of 30 keV and a dose of 8&times;10<highlight><superscript>12</superscript></highlight>, so as to form a p-type channel <highlight><bold>8</bold></highlight> at an intermediate depth of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0119" lvl="0"><number>&lsqb;0119&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 36</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 36</cross-reference>B, after removing the resist <highlight><bold>7</bold></highlight>, a resist <highlight><bold>9</bold></highlight> which includes an opening <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>and completely covers the SRAM section is formed. The opening <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>extends over the pMOS region <highlight><bold>102</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is closer to the pMOS region <highlight><bold>102</bold></highlight>. A portion of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is covered by the resist <highlight><bold>9</bold></highlight> is substantially the same as the region aligned with the opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>(<cross-reference target="DRAWINGS">FIG. 34</cross-reference>). Next, using the resist <highlight><bold>9</bold></highlight> as a mask, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 600 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>. As a result, in the core section, an n-type well <highlight><bold>10</bold></highlight> having a depth greater than that of the p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>9</bold></highlight> as a mask, for example, with an acceleration voltage of 100 keV and a dose of 3&times;10<highlight><superscript>12</superscript></highlight>, so as to form an n-type channel <highlight><bold>41</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0120" lvl="0"><number>&lsqb;0120&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 37</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 37B, a</cross-reference> resist <highlight><bold>13</bold></highlight> including an opening <highlight><bold>13</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>9</bold></highlight>. The opening <highlight><bold>13</bold></highlight><highlight><italic>a </italic></highlight>extends over the pMOS region <highlight><bold>104</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the pMOS region <highlight><bold>104</bold></highlight>, and the resist <highlight><bold>13</bold></highlight> completely covers the core section. Next, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>13</bold></highlight> as a mask, for example, with an acceleration voltage of 350 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>. As a result, in the SRAM section, an n-type well <highlight><bold>14</bold></highlight> having a depth greater than that of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>13</bold></highlight> as a mask with an acceleration voltage of 100 keV and a dose of 1.4&times;10<highlight><superscript>13</superscript></highlight>, for example, thereby forming an n-type channel <highlight><bold>15</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>14</bold></highlight>. </paragraph>
<paragraph id="P-0121" lvl="0"><number>&lsqb;0121&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 38</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 38</cross-reference>B, after removing the resist <highlight><bold>13</bold></highlight>, a gate oxide film <highlight><bold>16</bold></highlight> and a gate electrode <highlight><bold>17</bold></highlight> are formed in each of the nMOS region <highlight><bold>101</bold></highlight>, the pMOS region <highlight><bold>102</bold></highlight>, the nMOS region <highlight><bold>103</bold></highlight>, and the pMOS region <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0122" lvl="0"><number>&lsqb;0122&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 39</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 39</cross-reference>B, side walls <highlight><bold>18</bold></highlight> are formed at both sides of the gate oxide film <highlight><bold>16</bold></highlight> and the gate electrode <highlight><bold>17</bold></highlight>. The side wall <highlight><bold>18</bold></highlight> may be of, for example, a silicon oxide film and/or a silicon nitride film or the like. </paragraph>
<paragraph id="P-0123" lvl="0"><number>&lsqb;0123&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 40</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 40B, a</cross-reference> resist <highlight><bold>19</bold></highlight> having openings <highlight><bold>19</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>19</bold></highlight><highlight><italic>b </italic></highlight>respectively in the nMOS regions <highlight><bold>101</bold></highlight> and <highlight><bold>103</bold></highlight> is formed. Thereafter, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>19</bold></highlight> as a mask, for example, with an acceleration voltage of 20 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form an n<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>20</bold></highlight> in each of the nMOS regions <highlight><bold>101</bold></highlight> and <highlight><bold>103</bold></highlight>. </paragraph>
<paragraph id="P-0124" lvl="0"><number>&lsqb;0124&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 41</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 41</cross-reference>B, after removing the resist <highlight><bold>19</bold></highlight>, a resist <highlight><bold>21</bold></highlight> having openings <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>respectively in the pMOS regions <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight> is formed. Thereafter, using the resist <highlight><bold>21</bold></highlight> as a mask, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 4 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form a p<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>22</bold></highlight> in each of the pMOS regions <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0125" lvl="0"><number>&lsqb;0125&rsqb;</number> Thereafter, the ions implanted into each of the wells and the source-drain diffusion layers are activated by annealing. Next, wiring or the like is provided according to a conventional method. In this manner, the semiconductor device is completed. </paragraph>
<paragraph id="P-0126" lvl="0"><number>&lsqb;0126&rsqb;</number> According to the third embodiment of the present invention, the n-type well <highlight><bold>10</bold></highlight> and the n-type channel <highlight><bold>41</bold></highlight> are formed using the resist <highlight><bold>9</bold></highlight>. As a result, the number of the fabrication steps in the third embodiment is smaller than that in the first embodiment. </paragraph>
<paragraph id="P-0127" lvl="0"><number>&lsqb;0127&rsqb;</number> Moreover, according to the semiconductor device fabricated by the method of the third embodiment of the present invention, as shown in <cross-reference target="DRAWINGS">FIG. 41</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 41</cross-reference>B, the p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is provided under a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>which is closer to the nMOS region <highlight><bold>101</bold></highlight>. As a result, punch-through between the n-type source-drain diffusion layer <highlight><bold>20</bold></highlight> and the n-type well <highlight><bold>10</bold></highlight> is well suppressed, thereby making it possible to reduce the chip area. As shown in <cross-reference target="DRAWINGS">FIG. 41</cross-reference>A, however, since the n-type channel <highlight><bold>41</bold></highlight> extends between the device separation films, a slight increase in a junction capacitance Cj may be expected as compared to the first embodiment. </paragraph>
<paragraph id="P-0128" lvl="0"><number>&lsqb;0128&rsqb;</number> Next, the fourth embodiment of the present invention will be described. The fourth embodiment achieves a reduction in the number of the fabrication steps as compared to that in the second embodiment. <cross-reference target="DRAWINGS">FIG. 42</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 42</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 50</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 50B</cross-reference> show cross-sectional views sequentially illustrating the steps of a method for fabricating a semiconductor device according to the fourth embodiment of the present invention. In these figures, each of <cross-reference target="DRAWINGS">FIG. 42</cross-reference>A through <cross-reference target="DRAWINGS">FIG. 50A</cross-reference> shows a region corresponding to the core section of the semiconductor device, and each of <cross-reference target="DRAWINGS">FIG. 42</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 50B</cross-reference> shows a region corresponding to the SRAM section of the semiconductor device. In the fourth embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 42</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 42</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 50</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 50</cross-reference>B, components same as those in the second embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 23</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 23</cross-reference>B through <cross-reference target="DRAWINGS">FIG. 32</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 32B</cross-reference> will be denoted by the same reference numerals as those in the second embodiment, and the detailed description thereof will be omitted. </paragraph>
<paragraph id="P-0129" lvl="0"><number>&lsqb;0129&rsqb;</number> First, as shown in <cross-reference target="DRAWINGS">FIG. 42</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 42B, a</cross-reference> p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight> is formed on a p-type silicon substrate <highlight><bold>1</bold></highlight> in both of the core section and the SRAM section. Next, in the core section, a device separation film <highlight><bold>31</bold></highlight> is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>, and in the SRAM section, a device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in a predetermined area at the surface of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. As a result, an nMOS region <highlight><bold>101</bold></highlight> and a pMOS region <highlight><bold>102</bold></highlight> are defined in the core section; and an nMOS region <highlight><bold>103</bold></highlight> and a pMOS region <highlight><bold>104</bold></highlight> are defined in the SRAM section. Thereafter, a sacrificial oxide film (not shown) is formed over the entire surface of the device. </paragraph>
<paragraph id="P-0130" lvl="0"><number>&lsqb;0130&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 43A, a</cross-reference> resist <highlight><bold>4</bold></highlight> including an opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>is formed. The opening <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>extends over a part of the device separation film <highlight><bold>31</bold></highlight> which is closer to the nMOS region <highlight><bold>101</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 43</cross-reference>B, the resist <highlight><bold>4</bold></highlight> also includes an opening <highlight><bold>4</bold></highlight><highlight><italic>b</italic></highlight>. The opening <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>extends over the nMOS region <highlight><bold>103</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the nMOS region <highlight><bold>103</bold></highlight>. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>4</bold></highlight> as a mask with an acceleration voltage of 150 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, for example. As a result, in the core section, a p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is formed under a portion of the device separation film <highlight><bold>31</bold></highlight> which aligns with the opening <highlight><bold>4</bold></highlight><highlight><italic>a</italic></highlight>; and in the SRAM section, a p-type well <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>having a depth greater than that of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>4</bold></highlight> as a mask with an acceleration voltage of 30 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, for example, so as to form a p-type channel <highlight><bold>6</bold></highlight> at an intermediate depth of the p-type well <highlight><bold>5</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0131" lvl="0"><number>&lsqb;0131&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 44</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 44B, a</cross-reference> resist <highlight><bold>7</bold></highlight> including an opening <highlight><bold>7</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>4</bold></highlight>. The opening <highlight><bold>7</bold></highlight><highlight><italic>a </italic></highlight>is provided in the center of the nMOS region <highlight><bold>101</bold></highlight>, and the resist <highlight><bold>7</bold></highlight> completely covers the SRAM section. Next, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>7</bold></highlight> as a mask, for example, with an acceleration voltage of 30 keV and a dose of 8&times;10<highlight><superscript>12</superscript></highlight>, so as to form a p-type channel <highlight><bold>8</bold></highlight> at an intermediate depth of the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0132" lvl="0"><number>&lsqb;0132&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 45</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 45</cross-reference>B, after removing the resist <highlight><bold>7</bold></highlight>, a resist <highlight><bold>32</bold></highlight> which includes an opening <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>and completely covers the SRAM section is formed. The opening <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>extends over the pMOS region <highlight><bold>102</bold></highlight>. Next, using the resist <highlight><bold>32</bold></highlight> as a mask, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 600 keV and a dose of 1.5&times;10<highlight><superscript>13</superscript></highlight>, so as to form in the core section an n-type well <highlight><bold>33</bold></highlight> having a depth greater than that of the p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, using the resist <highlight><bold>32</bold></highlight> as a mask, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 100 keV and a dose of 3&times;10<highlight><superscript>12</superscript></highlight>, so as to form an n-type channel <highlight><bold>42</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>33</bold></highlight>. </paragraph>
<paragraph id="P-0133" lvl="0"><number>&lsqb;0133&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 46</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 46B, a</cross-reference> resist <highlight><bold>35</bold></highlight> including an opening <highlight><bold>35</bold></highlight><highlight><italic>a </italic></highlight>is formed after removing the resist <highlight><bold>32</bold></highlight>. The opening <highlight><bold>35</bold></highlight><highlight><italic>a </italic></highlight>extends over a part of the device separation film <highlight><bold>31</bold></highlight> which is closer to the pMOS region <highlight><bold>102</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 46</cross-reference>B, the resist <highlight><bold>35</bold></highlight> also includes an opening <highlight><bold>35</bold></highlight><highlight><italic>b</italic></highlight>. The opening <highlight><bold>35</bold></highlight><highlight><italic>b </italic></highlight>extends over the pMOS region <highlight><bold>104</bold></highlight> and a part of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>which is closer to the pMOS region <highlight><bold>104</bold></highlight>. Next, P<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>35</bold></highlight> as a mask with an acceleration voltage of 350 keV and a dose of 2&times;10<highlight><superscript>13</superscript></highlight>, for example. As a result, in the core section, an n-type well <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>is formed under a portion of the device separation film <highlight><bold>31</bold></highlight> which aligns with the opening <highlight><bold>35</bold></highlight><highlight><italic>a</italic></highlight>; and in the SRAM section, an n-type well <highlight><bold>36</bold></highlight><highlight><italic>b </italic></highlight>having a depth greater than that of the device separation film <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is formed in the p<highlight><superscript>&plus;</superscript></highlight>-epitaxial layer <highlight><bold>2</bold></highlight>. Then, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>35</bold></highlight> as a mask with an acceleration voltage of 100 keV and a dose of 1.4&times;10<highlight><superscript>13</superscript></highlight>, for example, so as to form an n-type channel <highlight><bold>37</bold></highlight> at an intermediate depth of the n-type well <highlight><bold>36</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0134" lvl="0"><number>&lsqb;0134&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 47</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 47</cross-reference>B, after removing the resist <highlight><bold>35</bold></highlight>, a gate oxide film <highlight><bold>16</bold></highlight> and a gate electrode <highlight><bold>17</bold></highlight> are formed in each of the nMOS region <highlight><bold>101</bold></highlight>, the pMOS region <highlight><bold>102</bold></highlight>, the nMOS region <highlight><bold>103</bold></highlight>, and the pMOS region <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0135" lvl="0"><number>&lsqb;0135&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 48</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 48</cross-reference>B, side walls <highlight><bold>18</bold></highlight> are formed at both sides of the gate oxide film <highlight><bold>16</bold></highlight> and the gate electrode <highlight><bold>17</bold></highlight>. The side wall <highlight><bold>18</bold></highlight> may be of, for example, a silicon oxide film and/or a silicon nitride film or the like. </paragraph>
<paragraph id="P-0136" lvl="0"><number>&lsqb;0136&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 49</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 49B, a</cross-reference> resist <highlight><bold>19</bold></highlight> having openings <highlight><bold>19</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>19</bold></highlight><highlight><italic>b </italic></highlight>respectively in the nMOS regions <highlight><bold>101</bold></highlight> and <highlight><bold>103</bold></highlight> is formed. Thereafter, As<highlight><superscript>&plus;</superscript></highlight> ions are implanted using the resist <highlight><bold>19</bold></highlight> as a mask, for example, with an acceleration voltage of 20 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form an n<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>20</bold></highlight> in each of the nMOS regions <highlight><bold>101</bold></highlight> and <highlight><bold>103</bold></highlight>. </paragraph>
<paragraph id="P-0137" lvl="0"><number>&lsqb;0137&rsqb;</number> After removing the resist <highlight><bold>19</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 50</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 50B, a</cross-reference> resist <highlight><bold>21</bold></highlight> having openings <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>respectively in the pMOS regions <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight> is formed. Thereafter, using the resist <highlight><bold>21</bold></highlight> as a mask, B<highlight><superscript>&plus;</superscript></highlight> ions are implanted, for example, with an acceleration voltage of 4 keV and a dose of 5&times;10<highlight><superscript>15</superscript></highlight>, so as to form a p<highlight><superscript>&plus;</superscript></highlight>-source-drain diffusion layer <highlight><bold>22</bold></highlight> in each of the pMOS regions <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0138" lvl="0"><number>&lsqb;0138&rsqb;</number> Thereafter, the ions implanted into each of the wells and the source-drain diffusion layers are activated by annealing. Next, wiring or the like is provided according to a conventional method. In this manner, the semiconductor device is completed. </paragraph>
<paragraph id="P-0139" lvl="0"><number>&lsqb;0139&rsqb;</number> Thus, according to the fourth embodiment of the present invention, since the n-type well <highlight><bold>33</bold></highlight> and the n-type channel <highlight><bold>42</bold></highlight> are formed using the resist <highlight><bold>32</bold></highlight>, the number of the fabrication steps in the fourth embodiment is smaller than that in the second embodiment. </paragraph>
<paragraph id="P-0140" lvl="0"><number>&lsqb;0140&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 50</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 50</cross-reference>B, the semiconductor device fabricated according to the method of the fourth embodiment of the present invention includes the p-type well <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>under a portion of the device separation film <highlight><bold>31</bold></highlight> which is closer to the nMOS region <highlight><bold>101</bold></highlight>, and the n-type well <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>having an impurity concentration higher than that of the n-type well <highlight><bold>33</bold></highlight> under a part of the device separation film <highlight><bold>31</bold></highlight> which is closer to the pMOS region <highlight><bold>102</bold></highlight>. As a result, punch-through between the n-type source-drain diffusion layer <highlight><bold>20</bold></highlight> and the n-type well <highlight><bold>33</bold></highlight> and punch-through between the p-type source-drain diffusion layer <highlight><bold>22</bold></highlight> and the p-type epitaxial layer <highlight><bold>2</bold></highlight> are well suppressed. Thus, the width of the device separation film <highlight><bold>31</bold></highlight> can be further reduced, thereby making it possible to further reduce the chip area. As shown in <cross-reference target="DRAWINGS">FIG. 50</cross-reference>A, however, since the n-type channel <highlight><bold>42</bold></highlight> extends between the device separation films, a slight increase in a junction capacitance Cj may be expected as compared to the second embodiment. </paragraph>
<paragraph id="P-0141" lvl="0"><number>&lsqb;0141&rsqb;</number> The conductivity type of the semiconductor substrate is not limited to a p type, but can alternatively be an n type. When an n-type semiconductor substrate is used, the conductivity type of each of the wells and diffusion layers should be opposite to that described in the aforementioned embodiments. </paragraph>
<paragraph id="P-0142" lvl="0"><number>&lsqb;0142&rsqb;</number> As described above in detail, according to the embodiments, the well of a first conductivity type which has an impurity concentration higher than that of the semiconductor substrate is provided in the core section under a part of the device separation film closer to the second core section MOS transistor, thereby making it possible to improve punch-through resistance under the device separation region. As a result, the width of the device separation film in the core section can be reduced, thereby reducing the area occupied by the core section. Moreover, since the second core section MOS transistor is formed in the semiconductor substrate, the junction capacitance thereof can be reduced as compared to that of a conventional MOS transistor which is provided in a well, thereby realizing a high-speed operation of the core section. </paragraph>
<paragraph id="P-0143" lvl="0"><number>&lsqb;0143&rsqb;</number> When the third well of a second conductivity type is provided under a part of the device separation film which is closer to the first core section MOS transistor, punch-through resistance under the device separation region can be further increased. As a result, the area occupied by the core section can be further reduced. </paragraph>
<paragraph id="P-0144" lvl="0"><number>&lsqb;0144&rsqb;</number> Furthermore, since the first well of the first conductivity type and the second well of the first conductivity type are simultaneously formed, punch-through resistance under the device separation region can be improved without increasing the number of the fabrication steps. Also, when fabricating the well of the first core section MOS transistor, ions of the first conductivity type may be implanted with a low dose after ions of the second conductivity type are implanted into the semiconductor substrate. As a result, the effective impurity concentration of the well is reduced, thereby reducing the junction capacitance thereof. Thus, a faster operation is realized. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor device, comprising: 
<claim-text>a semiconductor substrate of a first conductivity type a memory cell section complementary transistor provided on said semiconductor substrate; and </claim-text>
<claim-text>a core section complementary transistor provided on said semiconductor substrate, said core section complementary transistor having: 
<claim-text>a first well of a second conductivity type provided in said semiconductor substrate; </claim-text>
<claim-text>a first core section MOS transistor provided on said first well of the second conductivity type, said first core section MOS transistor having source-drain regions of the first conductivity type; </claim-text>
<claim-text>a second core section MOS transistor provided on said semiconductor substrate, said second core section MOS transistor having source-drain regions of the second conductivity type; </claim-text>
<claim-text>a device separation film which separates said first core section MOS transistor and said second core section MOS transistor from each other; and </claim-text>
<claim-text>a well of the first conductivity type provided under a part of said device separation film which is closer to said second core section MOS transistor, said well of the first conductivity type having an impurity concentration higher than that of said semiconductor substrate. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said memory cell section complementary transistor comprises: 
<claim-text>a second well of the first conductivity type and a second well of the second conductivity type provided in said semiconductor substrate; </claim-text>
<claim-text>a first memory cell section MOS transistor provided on said second well of the second conductivity type, said first memory cell section MOS transistor having source-drain regions of the first conductivity type; and </claim-text>
<claim-text>a second memory cell section MOS transistor provided on said second well of the first conductivity type, said second memory cell section MOS transistor having source-drain regions of the second conductivity type, and an impurity concentration of said first well of the first conductivity type and that of said second well of the first conductivity type are substantially equal to each other. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising a third well of the second conductivity type provided under a part of said device separation film which is closer to said first core section MOS transistor, an impurity concentration of said third well of the second conductivity type being higher than that of said first well of the second conductivity type. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, further comprising a third well of the second conductivity type provided under a part of said device separation film which is closer to said first core section MOS transistor, an impurity concentration of said third well of the second conductivity type being higher than that of said first well of the second conductivity type. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein an impurity concentration of said second well of the second conductivity type and that of said third well of the second conductivity type are substantially equal to each other. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein an impurity concentration of said second well of the second conductivity type and that of said third well of the second conductivity type are substantially equal to each other. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said semiconductor substrate has a semiconductor layer of the first conductivity type which is formed on a base portion of said semiconductor substrate by epitaxial growth and has an impurity concentration lower than that of said base portion. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A method for fabricating a semiconductor device, comprising the step of forming a core section complementary transistor and a memory cell section complementary transistor on a semiconductor substrate of a first conductivity type, said forming complementary transistors having: 
<claim-text>forming a first device separation film and a second device separation film on said semiconductor substrate, wherein 
<claim-text>said first device separation film separates a first core section MOS transistor and a second core section MOS transistor from each other, said first and second core section MOS transistors constitute said core section complementary transistor, </claim-text>
<claim-text>said second device separation film separates a first memory cell section MOS transistor and a second memory cell section MOS transistor from each other, said first and second memory cell section MOS transistors constitute said memory cell section complementary transistor, </claim-text>
<claim-text>each of said first core section MOS transistor and said first memory cell section MOS transistor includes source-drain regions of the first conductivity type, and </claim-text>
<claim-text>each of said second core section MOS transistor and said second memory cell section MOS transistor includes source-drain regions of s second conductivity type; and </claim-text>
</claim-text>
<claim-text>forming a first well of the first conductivity type under a part of said first device separation film which is closer to said second core section MOS transistor, and a second well of the first conductivity type in a region of said semiconductor substrate where said second memory cell section MOS transistor is to be formed, an impurity concentration of each of said first and second wells of the first conductivity type being higher than that of said semiconductor substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein said forming complementary transistors comprises forming a second well of the second conductivity type in a region of said semiconductor substrate where said first memory cell section MOS transistor is to be formed, and a third well of the second conductivity type under a part of said first device separation film which is closer to said first core section MOS transistor. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein said forming complementary transistors comprises, after forming a first and second wells of the first conductivity type, sequentially forming a first well of the second conductivity type and a channel of the second conductivity type in a region of said semiconductor substrate where said first memory cell section MOS transistor is to be formed using one mask. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said forming complementary transistors comprises, after forming a first and second wells of the first conductivity type, sequentially forming a first well of the second conductivity type and a channel of the second conductivity type in a region of said semiconductor substrate where said first memory cell section MOS transistor is to be formed using a single mask. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein forming complementary transistors comprises: 
<claim-text>implanting ions of the second conductivity type into a region of said semiconductor substrate where said first memory cell section MOS transistor is to be formed after forming said first and second wells of the first conductivity type; and </claim-text>
<claim-text>implanting ions of the first conductivity type into said region of said semiconductor substrate where said first memory cell section MOS transistor is to be formed at a dose smaller than that of said ions of the second conductivity type. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein forming complementary transistors comprises: 
<claim-text>implanting ions of the second conductivity type into a region of said semiconductor substrate where said first memory cell section MOS transistor is to be formed after forming said first and second wells of the first conductivity type; and </claim-text>
<claim-text>implanting ions of the first conductivity type into said region of said semiconductor substrate where said first memory cell section MOS transistor is to be formed at a dose smaller than that of said ions of the second conductivity type. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein said semiconductor substrate has a semiconductor layer of the first conductivity type which is formed on a base portion of said semiconductor substrate by epitaxial growth and has an impurity concentration lower than that of said base portion. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said semiconductor substrate has a semiconductor layer of the first conductivity type which is formed on a base portion of said semiconductor substrate by epitaxial growth and has an impurity concentration lower than that of said base portion. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, said semiconductor substrate has a semiconductor layer of the first conductivity type which is formed on a base portion of said semiconductor substrate by epitaxial growth and has an impurity concentration lower than that of said base portion. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein said semiconductor substrate has a semiconductor layer of the first conductivity type which is formed on a base portion of said semiconductor substrate by epitaxial growth and has an impurity concentration lower than that of said base portion. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein said semiconductor substrate has a semiconductor layer of the first conductivity type which is formed on a base portion of said semiconductor substrate by epitaxial growth and has an impurity concentration lower than that of said base portion. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein said semiconductor substrate has a semiconductor layer of the first conductivity type which is formed on a base portion of said semiconductor substrate by epitaxial growth and has an impurity concentration lower than that of said base portion.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>50B</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001175A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001175A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001175A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001175A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001175A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001175A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001175A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001175A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001175A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001175A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001175A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030001175A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030001175A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030001175A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030001175A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030001175A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030001175A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030001175A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00018">
<image id="EMI-D00018" file="US20030001175A1-20030102-D00018.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00019">
<image id="EMI-D00019" file="US20030001175A1-20030102-D00019.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00020">
<image id="EMI-D00020" file="US20030001175A1-20030102-D00020.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00021">
<image id="EMI-D00021" file="US20030001175A1-20030102-D00021.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00022">
<image id="EMI-D00022" file="US20030001175A1-20030102-D00022.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00023">
<image id="EMI-D00023" file="US20030001175A1-20030102-D00023.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00024">
<image id="EMI-D00024" file="US20030001175A1-20030102-D00024.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00025">
<image id="EMI-D00025" file="US20030001175A1-20030102-D00025.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00026">
<image id="EMI-D00026" file="US20030001175A1-20030102-D00026.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00027">
<image id="EMI-D00027" file="US20030001175A1-20030102-D00027.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00028">
<image id="EMI-D00028" file="US20030001175A1-20030102-D00028.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00029">
<image id="EMI-D00029" file="US20030001175A1-20030102-D00029.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00030">
<image id="EMI-D00030" file="US20030001175A1-20030102-D00030.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00031">
<image id="EMI-D00031" file="US20030001175A1-20030102-D00031.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00032">
<image id="EMI-D00032" file="US20030001175A1-20030102-D00032.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00033">
<image id="EMI-D00033" file="US20030001175A1-20030102-D00033.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00034">
<image id="EMI-D00034" file="US20030001175A1-20030102-D00034.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
