static inline struct tegra_pwm_chip *to_tegra_pwm_chip(struct pwm_chip *chip)\r\n{\r\nreturn container_of(chip, struct tegra_pwm_chip, chip);\r\n}\r\nstatic inline u32 pwm_readl(struct tegra_pwm_chip *chip, unsigned int num)\r\n{\r\nreturn readl(chip->regs + (num << 4));\r\n}\r\nstatic inline void pwm_writel(struct tegra_pwm_chip *chip, unsigned int num,\r\nunsigned long val)\r\n{\r\nwritel(val, chip->regs + (num << 4));\r\n}\r\nstatic int tegra_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nstruct tegra_pwm_chip *pc = to_tegra_pwm_chip(chip);\r\nunsigned long long c = duty_ns;\r\nunsigned long rate, hz;\r\nu32 val = 0;\r\nint err;\r\nc *= (1 << PWM_DUTY_WIDTH);\r\nc += period_ns / 2;\r\ndo_div(c, period_ns);\r\nval = (u32)c << PWM_DUTY_SHIFT;\r\nrate = clk_get_rate(pc->clk) >> PWM_DUTY_WIDTH;\r\nhz = NSEC_PER_SEC / period_ns;\r\nrate = (rate + (hz / 2)) / hz;\r\nif (rate > 0)\r\nrate--;\r\nif (rate >> PWM_SCALE_WIDTH)\r\nreturn -EINVAL;\r\nval |= rate << PWM_SCALE_SHIFT;\r\nif (!pwm_is_enabled(pwm)) {\r\nerr = clk_prepare_enable(pc->clk);\r\nif (err < 0)\r\nreturn err;\r\n} else\r\nval |= PWM_ENABLE;\r\npwm_writel(pc, pwm->hwpwm, val);\r\nif (!pwm_is_enabled(pwm))\r\nclk_disable_unprepare(pc->clk);\r\nreturn 0;\r\n}\r\nstatic int tegra_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct tegra_pwm_chip *pc = to_tegra_pwm_chip(chip);\r\nint rc = 0;\r\nu32 val;\r\nrc = clk_prepare_enable(pc->clk);\r\nif (rc < 0)\r\nreturn rc;\r\nval = pwm_readl(pc, pwm->hwpwm);\r\nval |= PWM_ENABLE;\r\npwm_writel(pc, pwm->hwpwm, val);\r\nreturn 0;\r\n}\r\nstatic void tegra_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct tegra_pwm_chip *pc = to_tegra_pwm_chip(chip);\r\nu32 val;\r\nval = pwm_readl(pc, pwm->hwpwm);\r\nval &= ~PWM_ENABLE;\r\npwm_writel(pc, pwm->hwpwm, val);\r\nclk_disable_unprepare(pc->clk);\r\n}\r\nstatic int tegra_pwm_probe(struct platform_device *pdev)\r\n{\r\nstruct tegra_pwm_chip *pwm;\r\nstruct resource *r;\r\nint ret;\r\npwm = devm_kzalloc(&pdev->dev, sizeof(*pwm), GFP_KERNEL);\r\nif (!pwm)\r\nreturn -ENOMEM;\r\npwm->soc = of_device_get_match_data(&pdev->dev);\r\npwm->dev = &pdev->dev;\r\nr = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npwm->regs = devm_ioremap_resource(&pdev->dev, r);\r\nif (IS_ERR(pwm->regs))\r\nreturn PTR_ERR(pwm->regs);\r\nplatform_set_drvdata(pdev, pwm);\r\npwm->clk = devm_clk_get(&pdev->dev, NULL);\r\nif (IS_ERR(pwm->clk))\r\nreturn PTR_ERR(pwm->clk);\r\npwm->rst = devm_reset_control_get(&pdev->dev, "pwm");\r\nif (IS_ERR(pwm->rst)) {\r\nret = PTR_ERR(pwm->rst);\r\ndev_err(&pdev->dev, "Reset control is not found: %d\n", ret);\r\nreturn ret;\r\n}\r\nreset_control_deassert(pwm->rst);\r\npwm->chip.dev = &pdev->dev;\r\npwm->chip.ops = &tegra_pwm_ops;\r\npwm->chip.base = -1;\r\npwm->chip.npwm = pwm->soc->num_channels;\r\nret = pwmchip_add(&pwm->chip);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "pwmchip_add() failed: %d\n", ret);\r\nreset_control_assert(pwm->rst);\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int tegra_pwm_remove(struct platform_device *pdev)\r\n{\r\nstruct tegra_pwm_chip *pc = platform_get_drvdata(pdev);\r\nunsigned int i;\r\nint err;\r\nif (WARN_ON(!pc))\r\nreturn -ENODEV;\r\nerr = clk_prepare_enable(pc->clk);\r\nif (err < 0)\r\nreturn err;\r\nfor (i = 0; i < pc->chip.npwm; i++) {\r\nstruct pwm_device *pwm = &pc->chip.pwms[i];\r\nif (!pwm_is_enabled(pwm))\r\nif (clk_prepare_enable(pc->clk) < 0)\r\ncontinue;\r\npwm_writel(pc, i, 0);\r\nclk_disable_unprepare(pc->clk);\r\n}\r\nreset_control_assert(pc->rst);\r\nclk_disable_unprepare(pc->clk);\r\nreturn pwmchip_remove(&pc->chip);\r\n}
