{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/aliasdec.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/aliasdec.html\" --><title>VHDL Reference Guide - Alias Declaration</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/aliasdec.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/aliasdec.html</a>. It is a snapshot of the page as it appeared on Oct 13, 2009 14:34:26 GMT. The <a href=\"http://www.vdlande.com/VHDL/aliasdec.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:S1vExxZ3MhAJ:www.vdlande.com/VHDL/aliasdec.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Alias Declaration</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Declaration</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Entity<br>Package<br>Process<br>Architecture<br>Procedure<br>Function</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td><b>alias</b> alias_name : alias_type <b>is</b> object_name;\n</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\nSee LRM section 4.3.4\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>An alias is an alternative name for an existing object (signal,\nvariable or constant). It does not define a new object.\n<pre>alias SIGN    : bit is DATA(31);\nalias BYTE_ID : bit is NET_DATA_IN(7);\n</pre>\n</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>aliases provide a useful \"shorthand\" for referencing complex slices etc.:\n<pre>use work.BV_ARITH.all;\n...\nalias OPERAND : bit_vector(1 downto 0) \n       is CPU_BUFFER(LOW) (4 downto 3);\nalias A       : bit_vector(3 downto 0) \n       is CPU_BUFFER(HIGH)(3 downto 0);\nalias B       : bit_vector(2 downto 0) \n       is CPU_BUFFER(LOW) (2 downto 0);\n...\nCPU_DATA_TMP := (B &amp; A) + OPERAND;\n</pre>\n</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>An alias of an array object can be indexed in the opposite direction\n<pre>signal BUS_A :\n    std_ulogic_vector(7 downto 0);\nalias BIT_REV_A :\n    std_ulogic_vector(0 to 7) is BUS_A;\n</pre>\n</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\nAliases are not supported by many logic synthesis tools.\n<p>\nA work-around is to declare new \"alias\" signals, variables or constants,\nand assign them with the slice expression. With signals and variables\nthis increases simulation overhead, but preserves readability.\n</p><p>\nSuch \"alias\" signals should be assigned concurrently, and \"alias\"\nvariables should be reassigned each time their process is activated.\n\n</p><div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nAliases may be applied much more extensively in <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93.\n</p><p>\nAll objects may be aliased, i.e. signals, files, variables and\nconstants.\n</p><p>\nAll \"non-objects\" can also be aliased, except labels, loop parameters\nand generate parameters. For instance:\n</p><pre>-- an alias of a type\nalias MY_LOGIC is ieee.std_logic_1164.std_logic;\n-- an alias of a component\nalias NAND2 is ASIC_LIB.ONE_MICRON.ND2;\n</pre>\n\n</div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}