Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 23 12:29:25 2020
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_1_control_sets_placed.rpt
| Design       : lab4_1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           21 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------+------------------+------------------+----------------+--------------+
|            Clock Signal            | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+---------------+------------------+------------------+----------------+--------------+
|  o_dir/one_pulsed_reg_0            |               | o_rst/AR[0]      |                1 |              1 |         1.00 |
|  o_en/CLK                          |               | o_rst/AR[0]      |                1 |              2 |         2.00 |
|  slowed_clk_for_counting/out[0]    |               |                  |                1 |              3 |         3.00 |
|  slowed_clk_for_counting/out[0]    |               | BCD1[2]_i_1_n_0  |                2 |              4 |         2.00 |
|  slowed_clk_for_counting/out[0]    |               | BCD1[3]_i_1_n_0  |                2 |              4 |         2.00 |
|  slowed_clk_for_4bits_flushing/CLK |               |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                     |               |                  |               17 |             58 |         3.41 |
+------------------------------------+---------------+------------------+------------------+----------------+--------------+


