#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: E:\PDS\PDS1\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-K7MPPOL0
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Jul 21 21:00:10 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
W: Flow-4065: The port cmos_pclk has a sdc constraint, but it do not connect to any pin.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Jul 21 21:00:22 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               189           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                 0           1  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)   5033           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)     44           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     124.486 MHz         20.000          8.033         11.967
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz       7.328 MHz         15.384        136.462       -121.078
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     172.771 MHz         10.000          5.788          4.212
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     122.760 MHz         20.000          8.146         11.854
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.967       0.000              0            870
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.510       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                  -121.078   -6683.419            141          13868
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.858      -6.358              3              3
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.212       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.825     -15.429             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    11.854       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.047       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.508       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.260       0.000              0            870
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.199       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.137       0.000              0          13868
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.096      -0.096              1              3
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.334       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.265      -0.559              7             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.362       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.265      -0.445              3             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.714       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.272       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.862     -40.592             16             16
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.749       0.000              0             23
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.550       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.181       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.552       0.000              0             16
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.695       0.000              0             23
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.560       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.291       0.000              0            189
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.750       0.000              0           5033
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.397       0.000              0            870
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.914       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                   -99.372   -5107.092            101          13868
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.271      -4.984              3              3
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.312       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.446     -11.953             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.785       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.456       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.134       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.258       0.000              0            870
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.504       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.168       0.000              0          13868
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.006      -0.006              1              3
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.306       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.162      -0.162              1             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.323       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.043       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.626       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.601       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.242     -31.427             16             16
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.238       0.000              0             23
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.078       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.600       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.597       0.000              0             16
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.658       0.000              0             23
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.526       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.654       0.000              0            189
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.077       0.000              0           5033
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.852       4.416         sys_clk_g        
 CLMA_26_8/CLK                                                             r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_26_8/Q2                      tco                   0.261       4.677 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.424       5.101         ISP/uart_test/uart_tx_inst/cycle_cnt [10]
 CLMA_30_8/Y3                      td                    0.276       5.377 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.745       6.122         ISP/uart_test/uart_tx_inst/_N21692
 CLMA_30_0/Y2                      td                    0.384       6.506 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.759       7.265         ISP/uart_test/uart_tx_inst/_N21695
 CLMA_30_28/Y1                     td                    0.169       7.434 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.814       8.248         ISP/uart_test/uart_tx_inst/N141
 CLMA_42_13/Y0                     td                    0.387       8.635 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.444       9.079         ISP/uart_test/uart_tx_inst/_N12830
 CLMA_38_0/Y0                      td                    0.164       9.243 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.345       9.588         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_30_0/Y1                      td                    0.459      10.047 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.420      10.467         ISP/uart_test/uart_tx_inst/N100
 CLMA_30_5/Y2                      td                    0.165      10.632 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.754      11.386         ISP/uart_test/uart_tx_inst/N102
                                                         0.334      11.720 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.720         ISP/uart_test/uart_tx_inst/_N8525
 CLMA_26_0/COUT                    td                    0.097      11.817 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.817         ISP/uart_test/uart_tx_inst/_N8527
                                                         0.060      11.877 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.877         ISP/uart_test/uart_tx_inst/_N8529
 CLMA_26_4/COUT                    td                    0.097      11.974 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.974         ISP/uart_test/uart_tx_inst/_N8531
                                                         0.060      12.034 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.034         ISP/uart_test/uart_tx_inst/_N8533
 CLMA_26_8/COUT                    td                    0.097      12.131 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.131         ISP/uart_test/uart_tx_inst/_N8535
                                                         0.059      12.190 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.190         ISP/uart_test/uart_tx_inst/_N8537
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.190         Logic Levels: 10 
                                                                                   Logic: 3.069ns(39.478%), Route: 4.705ns(60.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.569      23.761         sys_clk_g        
 CLMA_26_12/CLK                                                            r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617      24.378                          
 clock uncertainty                                      -0.050      24.328                          

 Setup time                                             -0.171      24.157                          

 Data required time                                                 24.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.157                          
 Data arrival time                                                 -12.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.967                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.852       4.416         sys_clk_g        
 CLMA_26_8/CLK                                                             r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_26_8/Q2                      tco                   0.261       4.677 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.424       5.101         ISP/uart_test/uart_tx_inst/cycle_cnt [10]
 CLMA_30_8/Y3                      td                    0.276       5.377 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.745       6.122         ISP/uart_test/uart_tx_inst/_N21692
 CLMA_30_0/Y2                      td                    0.384       6.506 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.759       7.265         ISP/uart_test/uart_tx_inst/_N21695
 CLMA_30_28/Y1                     td                    0.169       7.434 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.814       8.248         ISP/uart_test/uart_tx_inst/N141
 CLMA_42_13/Y0                     td                    0.387       8.635 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.444       9.079         ISP/uart_test/uart_tx_inst/_N12830
 CLMA_38_0/Y0                      td                    0.164       9.243 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.345       9.588         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_30_0/Y1                      td                    0.459      10.047 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.420      10.467         ISP/uart_test/uart_tx_inst/N100
 CLMA_30_5/Y2                      td                    0.165      10.632 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.754      11.386         ISP/uart_test/uart_tx_inst/N102
                                                         0.334      11.720 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.720         ISP/uart_test/uart_tx_inst/_N8525
 CLMA_26_0/COUT                    td                    0.097      11.817 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.817         ISP/uart_test/uart_tx_inst/_N8527
                                                         0.060      11.877 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.877         ISP/uart_test/uart_tx_inst/_N8529
 CLMA_26_4/COUT                    td                    0.097      11.974 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.974         ISP/uart_test/uart_tx_inst/_N8531
                                                         0.060      12.034 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.034         ISP/uart_test/uart_tx_inst/_N8533
 CLMA_26_8/COUT                    td                    0.095      12.129 f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.129         ISP/uart_test/uart_tx_inst/_N8535
 CLMA_26_12/CIN                                                            f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.129         Logic Levels: 10 
                                                                                   Logic: 3.008ns(38.999%), Route: 4.705ns(61.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.569      23.761         sys_clk_g        
 CLMA_26_12/CLK                                                            r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617      24.378                          
 clock uncertainty                                      -0.050      24.328                          

 Setup time                                             -0.171      24.157                          

 Data required time                                                 24.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.157                          
 Data arrival time                                                 -12.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.028                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/I3
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.758
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.819       4.383         sys_clk_g        
 CLMA_138_317/CLK                                                          r       i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_138_317/Q1                   tco                   0.261       4.644 r       i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=177)      3.809       8.453         lut_index[5]     
 CLMA_130_125/L7OUT                td                    0.194       8.647 r       lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_2/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       8.647         lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_2/ntL7OUT
 CLMA_130_124/Y3                   td                    0.160       8.807 r       lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_2/LUT8_inst_perm/Z
                                   net (fanout=1)        2.053      10.860         _N795            
 CLMS_134_261/Y1                   td                    0.377      11.237 r       i2c_config_m0/i2c_master_top_m0/N219_76[2]_1/gateop_perm/Z
                                   net (fanout=1)        0.762      11.999         i2c_config_m0/i2c_master_top_m0/_N21911
 CLMS_142_281/A0                                                           r       i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/I3

 Data arrival time                                                  11.999         Logic Levels: 3  
                                                                                   Logic: 0.992ns(13.025%), Route: 6.624ns(86.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.566      23.758         sys_clk_g        
 CLMS_142_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.601      24.359                          
 clock uncertainty                                      -0.050      24.309                          

 Setup time                                             -0.226      24.083                          

 Data required time                                                 24.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.083                          
 Data arrival time                                                 -11.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.084                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.772
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.580       3.772         sys_clk_g        
 CLMS_142_237/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/CLK

 CLMS_142_237/Q0                   tco                   0.223       3.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/Q
                                   net (fanout=1)        0.219       4.214         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL [2]
 CLMS_142_249/A0                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.214         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.452%), Route: 0.219ns(49.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.887       4.451         sys_clk_g        
 CLMS_142_249/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.079                          
 clock uncertainty                                       0.000       4.079                          

 Hold time                                              -0.125       3.954                          

 Data required time                                                  3.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.954                          
 Data arrival time                                                  -4.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.360
  Launch Clock Delay      :  3.710
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.518       3.710         sys_clk_g        
 CLMA_50_49/CLK                                                            r       ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_49/Q0                     tco                   0.224       3.934 r       ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.072         ISP/uart_test/tx_data [7]
 CLMA_50_48/M2                                                             r       ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/D

 Data arrival time                                                   4.072         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.796       4.360         sys_clk_g        
 CLMA_50_48/CLK                                                            r       ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.743                          
 clock uncertainty                                       0.000       3.743                          

 Hold time                                              -0.012       3.731                          

 Data required time                                                  3.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.731                          
 Data arrival time                                                  -4.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.422
  Launch Clock Delay      :  3.772
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.580       3.772         sys_clk_g        
 CLMS_142_237/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/CLK

 CLMS_142_237/Q1                   tco                   0.224       3.996 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/Q
                                   net (fanout=2)        0.139       4.135         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 [2]
 CLMS_142_237/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/D

 Data arrival time                                                   4.135         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.858       4.422         sys_clk_g        
 CLMS_142_237/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.772                          
 clock uncertainty                                       0.000       3.772                          

 Hold time                                              -0.012       3.760                          

 Data required time                                                  3.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.760                          
 Data arrival time                                                  -4.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832       7.402         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.261       7.663 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       4.532      12.195         nt_ddr_init_done 
 CLMA_146_301/A2                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  12.195         Logic Levels: 0  
                                                                                   Logic: 0.261ns(5.445%), Route: 4.532ns(94.555%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.544      23.736         sys_clk_g        
 CLMA_146_301/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.108                          
 clock uncertainty                                      -0.050      24.058                          

 Setup time                                             -0.353      23.705                          

 Data required time                                                 23.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.705                          
 Data arrival time                                                 -12.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.389
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.554       6.285         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.223       6.508 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       3.502      10.010         nt_ddr_init_done 
 CLMA_146_301/A2                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.010         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.987%), Route: 3.502ns(94.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.825       4.389         sys_clk_g        
 CLMA_146_301/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.017                          
 clock uncertainty                                       0.050       4.067                          

 Hold time                                              -0.256       3.811                          

 Data required time                                                  3.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.811                          
 Data arrival time                                                 -10.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.199                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.287
  Launch Clock Delay      :  7.376
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.808       7.376         video_clk        
 CLMA_114_160/CLK                                                          r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.261       7.637 r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        4.028      11.665         ISP/judge_single2_inst/feature_inst/a1 [4]
 APM_110_348/P[19]                 td                    2.223      13.888 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        3.561      17.449         ISP/judge_single2_inst/feature_inst/_N19
 CLMA_118_132/Y2                   td                    0.284      17.733 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.635      18.368         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_130_133/Y0                   td                    0.282      18.650 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.501      20.151         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_118_109/Y3                   td                    0.276      20.427 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.442      21.869         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.438      22.307 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      22.307         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMS_126_133/COUT                 td                    0.097      22.404 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.404         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      22.464 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      22.464         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_137/COUT                 td                    0.097      22.561 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      22.621 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      22.621         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_141/Y3                   td                    0.340      22.961 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.632      24.593         _N135            
                                                         0.382      24.975 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      24.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_88/COUT                  td                    0.097      25.072 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.072         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      25.132 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      25.132         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_92/COUT                  td                    0.097      25.229 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      25.289 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      25.289         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_96/COUT                  td                    0.097      25.386 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.386         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      25.446 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      25.446         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_100/COUT                 td                    0.097      25.543 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.543         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_114_104/Y1                   td                    0.381      25.924 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.667      27.591         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.438      28.029 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      28.029         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMS_126_117/Y3                   td                    0.340      28.369 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.772      29.141         _N134            
                                                         0.382      29.523 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      29.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMA_130_89/COUT                  td                    0.097      29.620 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.620         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      29.680 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      29.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_93/COUT                  td                    0.097      29.777 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.777         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      29.837 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      29.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_97/COUT                  td                    0.097      29.934 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.934         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      29.994 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      29.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_101/COUT                 td                    0.097      30.091 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      30.151 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      30.151         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_105/Y3                   td                    0.380      30.531 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.755      32.286         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.382      32.668 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      32.668         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_114_101/Y3                   td                    0.340      33.008 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.122      34.130         _N133            
                                                         0.382      34.512 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      34.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_81/COUT                  td                    0.097      34.609 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.609         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.060      34.669 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      34.669         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_85/COUT                  td                    0.097      34.766 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.766         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      34.826 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      34.826         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_89/COUT                  td                    0.097      34.923 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.923         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
                                                         0.060      34.983 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      34.983         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMA_106_93/Y3                    td                    0.380      35.363 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.059      36.422         ISP/judge_single2_inst/feature_inst/_N793
 CLMS_102_93/COUT                  td                    0.427      36.849 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.849         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      36.909 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      36.909         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMS_102_97/Y3                    td                    0.340      37.249 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.617      37.866         _N132            
                                                         0.382      38.248 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      38.248         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_80/COUT                  td                    0.097      38.345 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.345         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      38.405 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      38.405         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_84/COUT                  td                    0.097      38.502 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.502         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      38.562 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      38.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_88/COUT                  td                    0.097      38.659 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.659         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      38.719 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      38.719         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_92/COUT                  td                    0.097      38.816 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.816         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      38.876 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      38.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_96/COUT                  td                    0.097      38.973 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.973         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [19]
                                                         0.060      39.033 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      39.033         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_100/Y3                   td                    0.380      39.413 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.674      41.087         ISP/judge_single2_inst/feature_inst/_N850
 CLMA_86_100/Y3                    td                    0.505      41.592 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.641      43.233         _N131            
                                                         0.382      43.615 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      43.615         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMS_126_85/COUT                  td                    0.097      43.712 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
 CLMS_126_89/Y1                    td                    0.381      44.093 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        3.228      47.321         ISP/judge_single2_inst/feature_inst/_N881
 CLMS_102_37/COUT                  td                    0.429      47.750 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.750         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [6]
                                                         0.060      47.810 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      47.810         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_102_41/COUT                  td                    0.097      47.907 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.907         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      47.967 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      47.967         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_102_45/Y3                    td                    0.340      48.307 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.247      50.554         _N130            
 CLMA_130_69/COUT                  td                    0.427      50.981 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.981         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      51.041 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      51.041         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_130_73/COUT                  td                    0.097      51.138 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.138         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.060      51.198 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      51.198         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_130_77/Y3                    td                    0.380      51.578 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.775      54.353         ISP/judge_single2_inst/feature_inst/_N944
                                                         0.382      54.735 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      54.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_90_88/Y3                     td                    0.340      55.075 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.436      56.511         _N129            
 CLMA_130_72/COUT                  td                    0.429      56.940 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [3]
                                                         0.060      57.000 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      57.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_130_76/COUT                  td                    0.097      57.097 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.060      57.157 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      57.157         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_130_80/Y3                    td                    0.380      57.537 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.153      59.690         ISP/judge_single2_inst/feature_inst/_N985
                                                         0.382      60.072 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      60.072         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMS_102_105/COUT                 td                    0.097      60.169 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.169         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      60.229 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      60.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_102_109/Y3                   td                    0.340      60.569 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.306      61.875         _N128            
                                                         0.382      62.257 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      62.257         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_118_68/COUT                  td                    0.097      62.354 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      62.414 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      62.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_118_72/COUT                  td                    0.097      62.511 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      62.571 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      62.571         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_118_76/COUT                  td                    0.097      62.668 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.668         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_118_80/Y1                    td                    0.381      63.049 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.410      64.459         ISP/judge_single2_inst/feature_inst/_N1036
 CLMA_114_76/COUT                  td                    0.429      64.888 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      64.948 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      64.948         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_80/Y3                    td                    0.340      65.288 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.030      67.318         _N127            
                                                         0.382      67.700 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      67.700         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_50_64/COUT                   td                    0.097      67.797 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.797         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      67.857 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      67.857         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_68/COUT                   td                    0.097      67.954 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.954         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      68.014 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      68.014         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_72/COUT                   td                    0.097      68.111 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.111         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      68.171 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      68.171         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_50_76/Y3                     td                    0.380      68.551 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.861      71.412         ISP/judge_single2_inst/feature_inst/_N1087
 CLMA_102_44/COUT                  td                    0.427      71.839 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      71.899 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      71.899         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_102_48/Y3                    td                    0.340      72.239 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.744      72.983         _N126            
                                                         0.382      73.365 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      73.365         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMS_94_57/COUT                   td                    0.097      73.462 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.462         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      73.522 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      73.522         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMS_94_65/COUT                   td                    0.097      73.619 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.619         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      73.679 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      73.679         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMS_94_69/COUT                   td                    0.097      73.776 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.776         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.060      73.836 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      73.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMS_94_73/COUT                   td                    0.097      73.933 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.933         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.060      73.993 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      73.993         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMS_94_77/COUT                   td                    0.097      74.090 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.090         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMS_94_81/Y0                     td                    0.198      74.288 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.272      76.560         ISP/judge_single2_inst/feature_inst/_N1141
 CLMA_106_57/Y3                    td                    0.404      76.964 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.248      78.212         _N125            
                                                         0.382      78.594 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      78.594         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_130_40/COUT                  td                    0.097      78.691 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.691         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      78.751 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      78.751         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_130_44/Y3                    td                    0.380      79.131 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        2.278      81.409         ISP/judge_single2_inst/feature_inst/_N1177
 CLMS_102_25/COUT                  td                    0.427      81.836 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [6]
                                                         0.060      81.896 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      81.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMS_102_29/COUT                  td                    0.097      81.993 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.993         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      82.053 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      82.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMS_102_33/Y3                    td                    0.340      82.393 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.603      83.996         _N124            
                                                         0.438      84.434 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      84.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMS_78_53/COUT                   td                    0.097      84.531 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.531         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMS_78_57/Y1                     td                    0.381      84.912 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.546      87.458         ISP/judge_single2_inst/feature_inst/_N1236
                                                         0.438      87.896 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      87.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_114_77/Y3                    td                    0.340      88.236 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.914      90.150         _N123            
 CLMA_130_5/COUT                   td                    0.429      90.579 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.579         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      90.639 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      90.639         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMA_130_9/COUT                   td                    0.097      90.736 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.736         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      90.796 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      90.796         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMA_130_13/COUT                  td                    0.097      90.893 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.893         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      90.953 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      90.953         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMA_130_17/COUT                  td                    0.097      91.050 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.050         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [19]
                                                         0.060      91.110 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_20/gateop_A2/Cout
                                                         0.000      91.110         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [21]
 CLMA_130_21/Y2                    td                    0.198      91.308 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        3.279      94.587         ISP/judge_single2_inst/feature_inst/_N1290
 CLMA_78_48/Y3                     td                    0.403      94.990 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.757      96.747         _N122            
                                                         0.382      97.129 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      97.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_130_0/COUT                   td                    0.097      97.226 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.060      97.286 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      97.286         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_130_4/COUT                   td                    0.097      97.383 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.383         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      97.443 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      97.443         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_130_8/COUT                   td                    0.097      97.540 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.540         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
 CLMA_130_12/Y1                    td                    0.381      97.921 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.976      99.897         ISP/judge_single2_inst/feature_inst/_N1330
 CLMA_106_41/COUT                  td                    0.429     100.326 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.326         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060     100.386 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000     100.386         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_106_45/Y3                    td                    0.340     100.726 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.431     102.157         _N121            
                                                         0.382     102.539 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000     102.539         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMS_126_1/COUT                   td                    0.097     102.636 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.636         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060     102.696 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000     102.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMS_126_5/COUT                   td                    0.097     102.793 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.793         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060     102.853 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000     102.853         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_9/COUT                   td                    0.097     102.950 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.950         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
 CLMS_126_13/Y1                    td                    0.381     103.331 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        3.030     106.361         ISP/judge_single2_inst/feature_inst/_N1379
 CLMA_98_73/COUT                   td                    0.429     106.790 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.060     106.850 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000     106.850         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_98_77/Y3                     td                    0.340     107.190 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.996     109.186         _N120            
                                                         0.438     109.624 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     109.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_82_5/COUT                    td                    0.097     109.721 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.721         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     109.781 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     109.781         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_82_9/COUT                    td                    0.097     109.878 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.878         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060     109.938 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000     109.938         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_82_13/COUT                   td                    0.097     110.035 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.035         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060     110.095 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000     110.095         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_82_17/COUT                   td                    0.097     110.192 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.192         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_82_21/Y1                     td                    0.381     110.573 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.770     113.343         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_106_44/Y3                    td                    0.508     113.851 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.247     115.098         _N119            
                                                         0.382     115.480 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     115.480         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_126_0/COUT                   td                    0.097     115.577 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.577         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.060     115.637 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     115.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_126_4/COUT                   td                    0.097     115.734 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.734         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     115.794 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     115.794         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_126_8/COUT                   td                    0.097     115.891 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.891         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
                                                         0.060     115.951 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000     115.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_126_12/COUT                  td                    0.097     116.048 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
                                                         0.060     116.108 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Cout
                                                         0.000     116.108         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [17]
 CLMA_126_16/Y3                    td                    0.380     116.488 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.916     118.404         ISP/judge_single2_inst/feature_inst/_N1483
                                                         0.382     118.786 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     118.786         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_98_8/Y3                      td                    0.340     119.126 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.202     120.328         _N118            
                                                         0.382     120.710 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     120.710         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_118_1/COUT                   td                    0.097     120.807 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.807         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     120.867 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     120.867         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_118_5/COUT                   td                    0.097     120.964 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.964         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     121.024 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     121.024         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_118_9/COUT                   td                    0.097     121.121 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.121         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     121.181 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     121.181         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_118_13/COUT                  td                    0.097     121.278 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.278         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
 CLMA_118_17/Y1                    td                    0.381     121.659 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.760     123.419         ISP/judge_single2_inst/feature_inst/_N1530
                                                         0.438     123.857 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     123.857         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_106_24/Y3                    td                    0.340     124.197 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.954     125.151         _N117            
                                                         0.438     125.589 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     125.589         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_106_5/COUT                   td                    0.097     125.686 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.686         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     125.746 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     125.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_106_9/COUT                   td                    0.097     125.843 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
 CLMA_106_13/Y1                    td                    0.381     126.224 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        1.885     128.109         ISP/judge_single2_inst/feature_inst/_N1575
 CLMA_102_4/COUT                   td                    0.429     128.538 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.060     128.598 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     128.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_102_8/Y3                     td                    0.340     128.938 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.763     129.701         _N116            
 CLMA_90_0/Y2                      td                    0.216     129.917 r       ISP/judge_single2_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        2.323     132.240         ISP/judge_single2_inst/feature_inst/_N1618
 CLMS_114_33/COUT                  td                    0.427     132.667 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     132.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     132.727 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     132.727         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_114_37/COUT                  td                    0.097     132.824 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     132.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     132.884 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     132.884         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_114_41/Y3                    td                    0.340     133.224 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.316     135.540         _N115            
 CLMS_94_9/Y3                      td                    0.381     135.921 r       ISP/judge_single2_inst/feature_inst/N34_sel2[5]/gateop_perm/Z
                                   net (fanout=4)        1.584     137.505         ISP/judge_single2_inst/feature_inst/_N1666
 CLMS_126_29/COUT                  td                    0.161     137.666 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     137.666         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.060     137.726 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     137.726         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMS_126_33/COUT                  td                    0.097     137.823 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     137.823         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
 CLMS_126_37/Y1                    td                    0.381     138.204 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Y1
                                   net (fanout=1)        2.858     141.062         ISP/judge_single2_inst/feature_inst/_N1699
 CLMS_94_41/Y0                     td                    0.164     141.226 r       ISP/judge_single2_inst/feature_inst/N34_sel1[13]/gateop_perm/Z
                                   net (fanout=1)        1.470     142.696         ISP/judge_single2_inst/feature_inst/_N1723
 CLMA_90_24/COUT                   td                    0.326     143.022 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     143.022         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.059     143.081 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     143.081         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 143.081         Logic Levels: 124
                                                                                   Logic: 44.031ns(32.446%), Route: 91.674ns(67.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.558      21.671         video_clk        
 CLMA_90_28/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.510                          
 clock uncertainty                                      -0.150      22.360                          

 Setup time                                             -0.357      22.003                          

 Data required time                                                 22.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.003                          
 Data arrival time                                                -143.081                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -121.078                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.287
  Launch Clock Delay      :  7.376
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.808       7.376         video_clk        
 CLMA_114_160/CLK                                                          r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.261       7.637 r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        4.028      11.665         ISP/judge_single2_inst/feature_inst/a1 [4]
 APM_110_348/P[19]                 td                    2.223      13.888 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        3.561      17.449         ISP/judge_single2_inst/feature_inst/_N19
 CLMA_118_132/Y2                   td                    0.284      17.733 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.635      18.368         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_130_133/Y0                   td                    0.282      18.650 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.501      20.151         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_118_109/Y3                   td                    0.276      20.427 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.442      21.869         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.438      22.307 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      22.307         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMS_126_133/COUT                 td                    0.097      22.404 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.404         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      22.464 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      22.464         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_137/COUT                 td                    0.097      22.561 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      22.621 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      22.621         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_141/Y3                   td                    0.340      22.961 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.632      24.593         _N135            
                                                         0.382      24.975 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      24.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_88/COUT                  td                    0.097      25.072 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.072         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      25.132 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      25.132         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_92/COUT                  td                    0.097      25.229 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      25.289 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      25.289         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_96/COUT                  td                    0.097      25.386 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.386         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      25.446 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      25.446         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_100/COUT                 td                    0.097      25.543 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.543         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_114_104/Y1                   td                    0.381      25.924 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.667      27.591         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.438      28.029 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      28.029         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMS_126_117/Y3                   td                    0.340      28.369 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.772      29.141         _N134            
                                                         0.382      29.523 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      29.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMA_130_89/COUT                  td                    0.097      29.620 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.620         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      29.680 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      29.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_93/COUT                  td                    0.097      29.777 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.777         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      29.837 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      29.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_97/COUT                  td                    0.097      29.934 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.934         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      29.994 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      29.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_101/COUT                 td                    0.097      30.091 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      30.151 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      30.151         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_105/Y3                   td                    0.380      30.531 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.755      32.286         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.382      32.668 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      32.668         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_114_101/Y3                   td                    0.340      33.008 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.122      34.130         _N133            
                                                         0.382      34.512 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      34.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_81/COUT                  td                    0.097      34.609 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.609         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.060      34.669 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      34.669         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_85/COUT                  td                    0.097      34.766 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.766         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      34.826 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      34.826         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_89/COUT                  td                    0.097      34.923 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.923         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
                                                         0.060      34.983 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      34.983         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMA_106_93/Y3                    td                    0.380      35.363 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.059      36.422         ISP/judge_single2_inst/feature_inst/_N793
 CLMS_102_93/COUT                  td                    0.427      36.849 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.849         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      36.909 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      36.909         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMS_102_97/Y3                    td                    0.340      37.249 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.617      37.866         _N132            
                                                         0.382      38.248 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      38.248         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_80/COUT                  td                    0.097      38.345 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.345         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      38.405 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      38.405         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_84/COUT                  td                    0.097      38.502 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.502         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      38.562 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      38.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_88/COUT                  td                    0.097      38.659 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.659         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      38.719 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      38.719         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_92/COUT                  td                    0.097      38.816 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.816         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      38.876 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      38.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_96/COUT                  td                    0.097      38.973 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.973         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [19]
                                                         0.060      39.033 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      39.033         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_100/Y3                   td                    0.380      39.413 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.674      41.087         ISP/judge_single2_inst/feature_inst/_N850
 CLMA_86_100/Y3                    td                    0.505      41.592 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.641      43.233         _N131            
                                                         0.382      43.615 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      43.615         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMS_126_85/COUT                  td                    0.097      43.712 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
 CLMS_126_89/Y1                    td                    0.381      44.093 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        3.228      47.321         ISP/judge_single2_inst/feature_inst/_N881
 CLMS_102_37/COUT                  td                    0.429      47.750 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.750         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [6]
                                                         0.060      47.810 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      47.810         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_102_41/COUT                  td                    0.097      47.907 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.907         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      47.967 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      47.967         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_102_45/Y3                    td                    0.340      48.307 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.247      50.554         _N130            
 CLMA_130_69/COUT                  td                    0.427      50.981 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.981         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      51.041 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      51.041         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_130_73/COUT                  td                    0.097      51.138 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.138         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.060      51.198 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      51.198         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_130_77/Y3                    td                    0.380      51.578 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.775      54.353         ISP/judge_single2_inst/feature_inst/_N944
                                                         0.382      54.735 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      54.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_90_88/Y3                     td                    0.340      55.075 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.436      56.511         _N129            
 CLMA_130_72/COUT                  td                    0.429      56.940 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [3]
                                                         0.060      57.000 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      57.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_130_76/COUT                  td                    0.097      57.097 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.060      57.157 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      57.157         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_130_80/Y3                    td                    0.380      57.537 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.153      59.690         ISP/judge_single2_inst/feature_inst/_N985
                                                         0.382      60.072 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      60.072         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMS_102_105/COUT                 td                    0.097      60.169 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.169         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      60.229 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      60.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_102_109/Y3                   td                    0.340      60.569 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.306      61.875         _N128            
                                                         0.382      62.257 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      62.257         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_118_68/COUT                  td                    0.097      62.354 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      62.414 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      62.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_118_72/COUT                  td                    0.097      62.511 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      62.571 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      62.571         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_118_76/COUT                  td                    0.097      62.668 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.668         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_118_80/Y1                    td                    0.381      63.049 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.410      64.459         ISP/judge_single2_inst/feature_inst/_N1036
 CLMA_114_76/COUT                  td                    0.429      64.888 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      64.948 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      64.948         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_80/Y3                    td                    0.340      65.288 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.030      67.318         _N127            
                                                         0.382      67.700 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      67.700         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_50_64/COUT                   td                    0.097      67.797 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.797         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      67.857 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      67.857         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_68/COUT                   td                    0.097      67.954 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.954         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      68.014 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      68.014         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_72/COUT                   td                    0.097      68.111 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.111         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      68.171 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      68.171         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_50_76/Y3                     td                    0.380      68.551 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.861      71.412         ISP/judge_single2_inst/feature_inst/_N1087
 CLMA_102_44/COUT                  td                    0.427      71.839 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      71.899 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      71.899         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_102_48/Y3                    td                    0.340      72.239 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.744      72.983         _N126            
                                                         0.382      73.365 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      73.365         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMS_94_57/COUT                   td                    0.097      73.462 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.462         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      73.522 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      73.522         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMS_94_65/COUT                   td                    0.097      73.619 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.619         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      73.679 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      73.679         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMS_94_69/COUT                   td                    0.097      73.776 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.776         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.060      73.836 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      73.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMS_94_73/COUT                   td                    0.097      73.933 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.933         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.060      73.993 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      73.993         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMS_94_77/COUT                   td                    0.097      74.090 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.090         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMS_94_81/Y0                     td                    0.198      74.288 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.272      76.560         ISP/judge_single2_inst/feature_inst/_N1141
 CLMA_106_57/Y3                    td                    0.404      76.964 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.248      78.212         _N125            
                                                         0.382      78.594 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      78.594         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_130_40/COUT                  td                    0.097      78.691 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.691         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      78.751 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      78.751         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_130_44/Y3                    td                    0.380      79.131 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        2.278      81.409         ISP/judge_single2_inst/feature_inst/_N1177
 CLMS_102_25/COUT                  td                    0.427      81.836 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [6]
                                                         0.060      81.896 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      81.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMS_102_29/COUT                  td                    0.097      81.993 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.993         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      82.053 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      82.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMS_102_33/Y3                    td                    0.340      82.393 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.603      83.996         _N124            
                                                         0.438      84.434 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      84.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMS_78_53/COUT                   td                    0.097      84.531 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.531         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMS_78_57/Y1                     td                    0.381      84.912 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.546      87.458         ISP/judge_single2_inst/feature_inst/_N1236
                                                         0.438      87.896 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      87.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_114_77/Y3                    td                    0.340      88.236 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.914      90.150         _N123            
 CLMA_130_5/COUT                   td                    0.429      90.579 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.579         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      90.639 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      90.639         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMA_130_9/COUT                   td                    0.097      90.736 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.736         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      90.796 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      90.796         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMA_130_13/COUT                  td                    0.097      90.893 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.893         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      90.953 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      90.953         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMA_130_17/COUT                  td                    0.097      91.050 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.050         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [19]
                                                         0.060      91.110 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_20/gateop_A2/Cout
                                                         0.000      91.110         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [21]
 CLMA_130_21/Y2                    td                    0.198      91.308 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        3.279      94.587         ISP/judge_single2_inst/feature_inst/_N1290
 CLMA_78_48/Y3                     td                    0.403      94.990 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.757      96.747         _N122            
                                                         0.382      97.129 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      97.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_130_0/COUT                   td                    0.097      97.226 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.060      97.286 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      97.286         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_130_4/COUT                   td                    0.097      97.383 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.383         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      97.443 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      97.443         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_130_8/COUT                   td                    0.097      97.540 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.540         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
 CLMA_130_12/Y1                    td                    0.381      97.921 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.976      99.897         ISP/judge_single2_inst/feature_inst/_N1330
 CLMA_106_41/COUT                  td                    0.429     100.326 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.326         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060     100.386 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000     100.386         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_106_45/Y3                    td                    0.340     100.726 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.431     102.157         _N121            
                                                         0.382     102.539 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000     102.539         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMS_126_1/COUT                   td                    0.097     102.636 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.636         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060     102.696 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000     102.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMS_126_5/COUT                   td                    0.097     102.793 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.793         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060     102.853 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000     102.853         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_9/COUT                   td                    0.097     102.950 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.950         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
 CLMS_126_13/Y1                    td                    0.381     103.331 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        3.030     106.361         ISP/judge_single2_inst/feature_inst/_N1379
 CLMA_98_73/COUT                   td                    0.429     106.790 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.060     106.850 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000     106.850         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_98_77/Y3                     td                    0.340     107.190 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.996     109.186         _N120            
                                                         0.438     109.624 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     109.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_82_5/COUT                    td                    0.097     109.721 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.721         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     109.781 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     109.781         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_82_9/COUT                    td                    0.097     109.878 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.878         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060     109.938 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000     109.938         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_82_13/COUT                   td                    0.097     110.035 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.035         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060     110.095 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000     110.095         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_82_17/COUT                   td                    0.097     110.192 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.192         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_82_21/Y1                     td                    0.381     110.573 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.770     113.343         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_106_44/Y3                    td                    0.508     113.851 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.247     115.098         _N119            
                                                         0.382     115.480 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     115.480         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_126_0/COUT                   td                    0.097     115.577 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.577         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.060     115.637 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     115.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_126_4/COUT                   td                    0.097     115.734 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.734         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     115.794 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     115.794         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_126_8/COUT                   td                    0.097     115.891 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.891         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
                                                         0.060     115.951 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000     115.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_126_12/COUT                  td                    0.097     116.048 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
                                                         0.060     116.108 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Cout
                                                         0.000     116.108         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [17]
 CLMA_126_16/Y3                    td                    0.380     116.488 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.916     118.404         ISP/judge_single2_inst/feature_inst/_N1483
                                                         0.382     118.786 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     118.786         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_98_8/Y3                      td                    0.340     119.126 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.202     120.328         _N118            
                                                         0.382     120.710 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     120.710         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_118_1/COUT                   td                    0.097     120.807 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.807         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     120.867 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     120.867         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_118_5/COUT                   td                    0.097     120.964 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.964         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     121.024 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     121.024         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_118_9/COUT                   td                    0.097     121.121 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.121         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     121.181 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     121.181         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_118_13/COUT                  td                    0.097     121.278 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.278         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
 CLMA_118_17/Y1                    td                    0.381     121.659 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.760     123.419         ISP/judge_single2_inst/feature_inst/_N1530
                                                         0.438     123.857 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     123.857         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_106_24/Y3                    td                    0.340     124.197 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.954     125.151         _N117            
                                                         0.438     125.589 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     125.589         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_106_5/COUT                   td                    0.097     125.686 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.686         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     125.746 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     125.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_106_9/COUT                   td                    0.097     125.843 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
 CLMA_106_13/Y1                    td                    0.381     126.224 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        1.885     128.109         ISP/judge_single2_inst/feature_inst/_N1575
 CLMA_102_4/COUT                   td                    0.429     128.538 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.060     128.598 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     128.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_102_8/Y3                     td                    0.340     128.938 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.763     129.701         _N116            
 CLMA_90_0/Y2                      td                    0.216     129.917 r       ISP/judge_single2_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        2.323     132.240         ISP/judge_single2_inst/feature_inst/_N1618
 CLMS_114_33/COUT                  td                    0.427     132.667 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     132.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     132.727 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     132.727         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_114_37/COUT                  td                    0.097     132.824 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     132.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     132.884 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     132.884         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_114_41/Y3                    td                    0.340     133.224 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.316     135.540         _N115            
 CLMS_94_9/Y3                      td                    0.381     135.921 r       ISP/judge_single2_inst/feature_inst/N34_sel2[5]/gateop_perm/Z
                                   net (fanout=4)        1.584     137.505         ISP/judge_single2_inst/feature_inst/_N1666
 CLMS_126_29/COUT                  td                    0.161     137.666 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     137.666         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.060     137.726 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     137.726         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMS_126_33/COUT                  td                    0.097     137.823 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     137.823         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     137.883 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     137.883         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMS_126_37/COUT                  td                    0.097     137.980 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     137.980         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.060     138.040 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     138.040         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMS_126_41/COUT                  td                    0.097     138.137 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     138.137         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [20]
 CLMS_126_45/Y0                    td                    0.198     138.335 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Y0
                                   net (fanout=1)        1.572     139.907         ISP/judge_single2_inst/feature_inst/_N1706
 CLMA_98_44/Y1                     td                    0.276     140.183 r       ISP/judge_single2_inst/feature_inst/N34_sel1[20]/gateop_perm/Z
                                   net (fanout=1)        1.294     141.477         ISP/judge_single2_inst/feature_inst/_N1730
 CLMA_90_28/C3                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03

 Data arrival time                                                 141.477         Logic Levels: 125
                                                                                   Logic: 43.889ns(32.728%), Route: 90.212ns(67.272%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.558      21.671         video_clk        
 CLMA_90_28/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.510                          
 clock uncertainty                                      -0.150      22.360                          

 Setup time                                             -0.351      22.009                          

 Data required time                                                 22.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.009                          
 Data arrival time                                                -141.477                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -119.468                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.287
  Launch Clock Delay      :  7.376
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.808       7.376         video_clk        
 CLMA_114_160/CLK                                                          r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.261       7.637 r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        4.028      11.665         ISP/judge_single2_inst/feature_inst/a1 [4]
 APM_110_348/P[19]                 td                    2.223      13.888 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        3.561      17.449         ISP/judge_single2_inst/feature_inst/_N19
 CLMA_118_132/Y2                   td                    0.284      17.733 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.635      18.368         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_130_133/Y0                   td                    0.282      18.650 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.501      20.151         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_118_109/Y3                   td                    0.276      20.427 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.442      21.869         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.438      22.307 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      22.307         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMS_126_133/COUT                 td                    0.097      22.404 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.404         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      22.464 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      22.464         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_137/COUT                 td                    0.097      22.561 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      22.621 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      22.621         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_141/Y3                   td                    0.340      22.961 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.632      24.593         _N135            
                                                         0.382      24.975 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      24.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_88/COUT                  td                    0.097      25.072 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.072         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      25.132 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      25.132         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_92/COUT                  td                    0.097      25.229 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      25.289 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      25.289         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_96/COUT                  td                    0.097      25.386 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.386         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      25.446 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      25.446         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_100/COUT                 td                    0.097      25.543 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.543         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_114_104/Y1                   td                    0.381      25.924 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.667      27.591         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.438      28.029 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      28.029         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMS_126_117/Y3                   td                    0.340      28.369 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.772      29.141         _N134            
                                                         0.382      29.523 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      29.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMA_130_89/COUT                  td                    0.097      29.620 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.620         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      29.680 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      29.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_93/COUT                  td                    0.097      29.777 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.777         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      29.837 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      29.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_97/COUT                  td                    0.097      29.934 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.934         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      29.994 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      29.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_101/COUT                 td                    0.097      30.091 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      30.151 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      30.151         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_105/Y3                   td                    0.380      30.531 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.755      32.286         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.382      32.668 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      32.668         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_114_101/Y3                   td                    0.340      33.008 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.122      34.130         _N133            
                                                         0.382      34.512 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      34.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_81/COUT                  td                    0.097      34.609 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.609         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.060      34.669 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      34.669         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_85/COUT                  td                    0.097      34.766 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.766         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      34.826 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      34.826         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_89/COUT                  td                    0.097      34.923 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.923         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
                                                         0.060      34.983 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      34.983         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMA_106_93/Y3                    td                    0.380      35.363 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.059      36.422         ISP/judge_single2_inst/feature_inst/_N793
 CLMS_102_93/COUT                  td                    0.427      36.849 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.849         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      36.909 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      36.909         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMS_102_97/Y3                    td                    0.340      37.249 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.617      37.866         _N132            
                                                         0.382      38.248 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      38.248         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_80/COUT                  td                    0.097      38.345 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.345         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      38.405 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      38.405         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_84/COUT                  td                    0.097      38.502 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.502         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      38.562 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      38.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_88/COUT                  td                    0.097      38.659 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.659         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      38.719 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      38.719         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_92/COUT                  td                    0.097      38.816 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.816         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      38.876 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      38.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_96/COUT                  td                    0.097      38.973 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.973         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [19]
                                                         0.060      39.033 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      39.033         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_100/Y3                   td                    0.380      39.413 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.674      41.087         ISP/judge_single2_inst/feature_inst/_N850
 CLMA_86_100/Y3                    td                    0.505      41.592 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.641      43.233         _N131            
                                                         0.382      43.615 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      43.615         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMS_126_85/COUT                  td                    0.097      43.712 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
 CLMS_126_89/Y1                    td                    0.381      44.093 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        3.228      47.321         ISP/judge_single2_inst/feature_inst/_N881
 CLMS_102_37/COUT                  td                    0.429      47.750 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.750         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [6]
                                                         0.060      47.810 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      47.810         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_102_41/COUT                  td                    0.097      47.907 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.907         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      47.967 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      47.967         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_102_45/Y3                    td                    0.340      48.307 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.247      50.554         _N130            
 CLMA_130_69/COUT                  td                    0.427      50.981 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.981         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      51.041 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      51.041         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_130_73/COUT                  td                    0.097      51.138 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.138         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.060      51.198 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      51.198         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_130_77/Y3                    td                    0.380      51.578 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.775      54.353         ISP/judge_single2_inst/feature_inst/_N944
                                                         0.382      54.735 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      54.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_90_88/Y3                     td                    0.340      55.075 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.436      56.511         _N129            
 CLMA_130_72/COUT                  td                    0.429      56.940 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [3]
                                                         0.060      57.000 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      57.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_130_76/COUT                  td                    0.097      57.097 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.060      57.157 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      57.157         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_130_80/Y3                    td                    0.380      57.537 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.153      59.690         ISP/judge_single2_inst/feature_inst/_N985
                                                         0.382      60.072 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      60.072         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMS_102_105/COUT                 td                    0.097      60.169 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.169         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      60.229 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      60.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_102_109/Y3                   td                    0.340      60.569 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.306      61.875         _N128            
                                                         0.382      62.257 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      62.257         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_118_68/COUT                  td                    0.097      62.354 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      62.414 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      62.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_118_72/COUT                  td                    0.097      62.511 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      62.571 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      62.571         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_118_76/COUT                  td                    0.097      62.668 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.668         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_118_80/Y1                    td                    0.381      63.049 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.410      64.459         ISP/judge_single2_inst/feature_inst/_N1036
 CLMA_114_76/COUT                  td                    0.429      64.888 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      64.948 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      64.948         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_80/Y3                    td                    0.340      65.288 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.030      67.318         _N127            
                                                         0.382      67.700 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      67.700         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_50_64/COUT                   td                    0.097      67.797 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.797         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      67.857 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      67.857         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_68/COUT                   td                    0.097      67.954 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.954         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      68.014 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      68.014         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_72/COUT                   td                    0.097      68.111 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.111         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      68.171 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      68.171         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_50_76/Y3                     td                    0.380      68.551 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.861      71.412         ISP/judge_single2_inst/feature_inst/_N1087
 CLMA_102_44/COUT                  td                    0.427      71.839 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      71.899 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      71.899         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_102_48/Y3                    td                    0.340      72.239 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.744      72.983         _N126            
                                                         0.382      73.365 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      73.365         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMS_94_57/COUT                   td                    0.097      73.462 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.462         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      73.522 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      73.522         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMS_94_65/COUT                   td                    0.097      73.619 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.619         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      73.679 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      73.679         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMS_94_69/COUT                   td                    0.097      73.776 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.776         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.060      73.836 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      73.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMS_94_73/COUT                   td                    0.097      73.933 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.933         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.060      73.993 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      73.993         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMS_94_77/COUT                   td                    0.097      74.090 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.090         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMS_94_81/Y0                     td                    0.198      74.288 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.272      76.560         ISP/judge_single2_inst/feature_inst/_N1141
 CLMA_106_57/Y3                    td                    0.404      76.964 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.248      78.212         _N125            
                                                         0.382      78.594 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      78.594         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_130_40/COUT                  td                    0.097      78.691 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.691         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      78.751 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      78.751         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_130_44/Y3                    td                    0.380      79.131 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        2.278      81.409         ISP/judge_single2_inst/feature_inst/_N1177
 CLMS_102_25/COUT                  td                    0.427      81.836 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [6]
                                                         0.060      81.896 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      81.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMS_102_29/COUT                  td                    0.097      81.993 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.993         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      82.053 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      82.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMS_102_33/Y3                    td                    0.340      82.393 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.603      83.996         _N124            
                                                         0.438      84.434 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      84.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMS_78_53/COUT                   td                    0.097      84.531 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.531         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMS_78_57/Y1                     td                    0.381      84.912 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.546      87.458         ISP/judge_single2_inst/feature_inst/_N1236
                                                         0.438      87.896 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      87.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_114_77/Y3                    td                    0.340      88.236 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.914      90.150         _N123            
 CLMA_130_5/COUT                   td                    0.429      90.579 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.579         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      90.639 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      90.639         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMA_130_9/COUT                   td                    0.097      90.736 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.736         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      90.796 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      90.796         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMA_130_13/COUT                  td                    0.097      90.893 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.893         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      90.953 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      90.953         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMA_130_17/COUT                  td                    0.097      91.050 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.050         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [19]
                                                         0.060      91.110 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_20/gateop_A2/Cout
                                                         0.000      91.110         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [21]
 CLMA_130_21/Y2                    td                    0.198      91.308 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        3.279      94.587         ISP/judge_single2_inst/feature_inst/_N1290
 CLMA_78_48/Y3                     td                    0.403      94.990 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.757      96.747         _N122            
                                                         0.382      97.129 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      97.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_130_0/COUT                   td                    0.097      97.226 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.060      97.286 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      97.286         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_130_4/COUT                   td                    0.097      97.383 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.383         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      97.443 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      97.443         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_130_8/COUT                   td                    0.097      97.540 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.540         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
 CLMA_130_12/Y1                    td                    0.381      97.921 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.976      99.897         ISP/judge_single2_inst/feature_inst/_N1330
 CLMA_106_41/COUT                  td                    0.429     100.326 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.326         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060     100.386 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000     100.386         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_106_45/Y3                    td                    0.340     100.726 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.431     102.157         _N121            
                                                         0.382     102.539 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000     102.539         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMS_126_1/COUT                   td                    0.097     102.636 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.636         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060     102.696 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000     102.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMS_126_5/COUT                   td                    0.097     102.793 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.793         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060     102.853 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000     102.853         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_9/COUT                   td                    0.097     102.950 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.950         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
 CLMS_126_13/Y1                    td                    0.381     103.331 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        3.030     106.361         ISP/judge_single2_inst/feature_inst/_N1379
 CLMA_98_73/COUT                   td                    0.429     106.790 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.060     106.850 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000     106.850         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_98_77/Y3                     td                    0.340     107.190 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.996     109.186         _N120            
                                                         0.438     109.624 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     109.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_82_5/COUT                    td                    0.097     109.721 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.721         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     109.781 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     109.781         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_82_9/COUT                    td                    0.097     109.878 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.878         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060     109.938 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000     109.938         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_82_13/COUT                   td                    0.097     110.035 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.035         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060     110.095 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000     110.095         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_82_17/COUT                   td                    0.097     110.192 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.192         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_82_21/Y1                     td                    0.381     110.573 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.770     113.343         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_106_44/Y3                    td                    0.508     113.851 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.247     115.098         _N119            
                                                         0.382     115.480 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     115.480         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_126_0/COUT                   td                    0.097     115.577 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.577         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.060     115.637 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     115.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_126_4/COUT                   td                    0.097     115.734 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.734         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     115.794 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     115.794         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_126_8/COUT                   td                    0.097     115.891 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.891         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
                                                         0.060     115.951 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000     115.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_126_12/COUT                  td                    0.097     116.048 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
                                                         0.060     116.108 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Cout
                                                         0.000     116.108         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [17]
 CLMA_126_16/Y3                    td                    0.380     116.488 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.916     118.404         ISP/judge_single2_inst/feature_inst/_N1483
                                                         0.382     118.786 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     118.786         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_98_8/Y3                      td                    0.340     119.126 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.202     120.328         _N118            
                                                         0.382     120.710 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     120.710         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_118_1/COUT                   td                    0.097     120.807 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.807         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     120.867 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     120.867         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_118_5/COUT                   td                    0.097     120.964 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.964         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     121.024 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     121.024         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_118_9/COUT                   td                    0.097     121.121 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.121         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     121.181 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     121.181         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_118_13/COUT                  td                    0.097     121.278 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.278         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
 CLMA_118_17/Y1                    td                    0.381     121.659 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.760     123.419         ISP/judge_single2_inst/feature_inst/_N1530
                                                         0.438     123.857 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     123.857         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_106_24/Y3                    td                    0.340     124.197 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.954     125.151         _N117            
                                                         0.438     125.589 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     125.589         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_106_5/COUT                   td                    0.097     125.686 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.686         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     125.746 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     125.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_106_9/COUT                   td                    0.097     125.843 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
 CLMA_106_13/Y1                    td                    0.381     126.224 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        1.885     128.109         ISP/judge_single2_inst/feature_inst/_N1575
 CLMA_102_4/COUT                   td                    0.429     128.538 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.060     128.598 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     128.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_102_8/Y3                     td                    0.340     128.938 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.763     129.701         _N116            
 CLMA_90_0/Y2                      td                    0.216     129.917 r       ISP/judge_single2_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        2.323     132.240         ISP/judge_single2_inst/feature_inst/_N1618
 CLMS_114_33/COUT                  td                    0.427     132.667 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     132.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     132.727 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     132.727         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_114_37/COUT                  td                    0.097     132.824 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     132.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     132.884 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     132.884         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_114_41/Y3                    td                    0.340     133.224 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.316     135.540         _N115            
 CLMS_94_9/Y3                      td                    0.381     135.921 r       ISP/judge_single2_inst/feature_inst/N34_sel2[5]/gateop_perm/Z
                                   net (fanout=4)        1.584     137.505         ISP/judge_single2_inst/feature_inst/_N1666
 CLMS_126_29/COUT                  td                    0.161     137.666 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     137.666         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.060     137.726 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     137.726         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMS_126_33/COUT                  td                    0.097     137.823 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     137.823         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     137.883 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     137.883         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMS_126_37/COUT                  td                    0.097     137.980 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     137.980         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.060     138.040 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     138.040         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMS_126_41/COUT                  td                    0.097     138.137 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     138.137         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [20]
 CLMS_126_45/Y1                    td                    0.381     138.518 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Y1
                                   net (fanout=1)        0.890     139.408         ISP/judge_single2_inst/feature_inst/_N1707
 CLMS_114_49/Y3                    td                    0.377     139.785 r       ISP/judge_single2_inst/feature_inst/N34_sel1[21]/gateop_perm/Z
                                   net (fanout=1)        0.972     140.757         ISP/judge_single2_inst/feature_inst/_N1731
 CLMA_90_28/D1                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11

 Data arrival time                                                 140.757         Logic Levels: 125
                                                                                   Logic: 44.173ns(33.118%), Route: 89.208ns(66.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.558      21.671         video_clk        
 CLMA_90_28/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.510                          
 clock uncertainty                                      -0.150      22.360                          

 Setup time                                             -0.364      21.996                          

 Data required time                                                 21.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.996                          
 Data arrival time                                                -140.757                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -118.761                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[7]/opit_0/CLK
Endpoint    : ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/ADDRA[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.322
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.593       6.322         video_clk        
 CLMA_70_120/CLK                                                           r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[7]/opit_0/CLK

 CLMA_70_120/Q2                    tco                   0.223       6.545 f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[7]/opit_0/Q
                                   net (fanout=1)        0.356       6.901         ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1 [7]
 DRM_62_124/ADA0[7]                                                        f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/ADDRA[7]

 Data arrival time                                                   6.901         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.515%), Route: 0.356ns(61.485%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.850       7.418         video_clk        
 DRM_62_124/CLKA[0]                                                        r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/CLKA
 clock pessimism                                        -0.839       6.579                          
 clock uncertainty                                       0.000       6.579                          

 Hold time                                               0.185       6.764                          

 Data required time                                                  6.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.764                          
 Data arrival time                                                  -6.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1[3]/opit_0_inv/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s0[3]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.421
  Launch Clock Delay      :  6.320
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.591       6.320         video_clk        
 CLMS_46_249/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1[3]/opit_0_inv/CLK

 CLMS_46_249/Q3                    tco                   0.223       6.543 f       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.161       6.704         ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1 [3]
 CLMS_46_245/M3                                                            f       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s0[3]/opit_0_inv/D

 Data arrival time                                                   6.704         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.853       7.421         video_clk        
 CLMS_46_245/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s0[3]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.582                          
 clock uncertainty                                       0.000       6.582                          

 Hold time                                              -0.016       6.566                          

 Data required time                                                  6.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.566                          
 Data arrival time                                                  -6.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s1[14]/opit_0_inv/CLK
Endpoint    : ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s0[14]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.419
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.578       6.307         video_clk        
 CLMA_126_120/CLK                                                          r       ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s1[14]/opit_0_inv/CLK

 CLMA_126_120/Q2                   tco                   0.223       6.530 f       ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s1[14]/opit_0_inv/Q
                                   net (fanout=1)        0.177       6.707         ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s1 [14]
 CLMA_126_128/M1                                                           f       ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s0[14]/opit_0_inv/D

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.750%), Route: 0.177ns(44.250%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.851       7.419         video_clk        
 CLMA_126_128/CLK                                                          r       ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s0[14]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.580                          
 clock uncertainty                                       0.000       6.580                          

 Hold time                                              -0.016       6.564                          

 Data required time                                                  6.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.564                          
 Data arrival time                                                  -6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19035.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827   19037.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.261   19037.661 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.883   19039.544         frame_read_write_m0/read_fifo_aclr
 DRM_62_64/RSTB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19039.544         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.174%), Route: 1.883ns(87.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.527   19036.264         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.862                          
 clock uncertainty                                      -0.150   19036.712                          

 Setup time                                             -0.026   19036.686                          

 Data required time                                              19036.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.686                          
 Data arrival time                                              -19039.544                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.858                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19035.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827   19037.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.261   19037.661 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.082   19038.743         frame_read_write_m0/read_fifo_aclr
 DRM_34_104/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19038.743         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.434%), Route: 1.082ns(80.566%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.568   19036.305         video_clk        
 DRM_34_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.903                          
 clock uncertainty                                      -0.150   19036.753                          

 Setup time                                             -0.026   19036.727                          

 Data required time                                              19036.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.727                          
 Data arrival time                                              -19038.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.016                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.273
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19035.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827   19037.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q0                    tco                   0.261   19037.661 r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.422   19038.083         read_req_ack     
 CLMS_26_157/A4                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                               19038.083         Logic Levels: 0  
                                                                                   Logic: 0.261ns(38.214%), Route: 0.422ns(61.786%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.544   19036.281         video_clk        
 CLMS_26_157/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.879                          
 clock uncertainty                                      -0.150   19036.729                          

 Setup time                                             -0.130   19036.599                          

 Data required time                                              19036.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.599                          
 Data arrival time                                              -19038.083                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.509  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19234.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549   19236.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q0                    tco                   0.223   19236.506 f       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259   19236.765         read_req_ack     
 CLMS_26_157/A4                                                            f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                               19236.765         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.822   19237.390         video_clk        
 CLMS_26_157/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.792                          
 clock uncertainty                                       0.150   19236.942                          

 Hold time                                              -0.081   19236.861                          

 Data required time                                              19236.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.861                          
 Data arrival time                                              -19236.765                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.096                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.414
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19234.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549   19236.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.223   19236.506 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.755   19237.261         frame_read_write_m0/read_fifo_aclr
 DRM_34_104/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19237.261         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.802%), Route: 0.755ns(77.198%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.846   19237.414         video_clk        
 DRM_34_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598   19236.816                          
 clock uncertainty                                       0.150   19236.966                          

 Hold time                                               0.022   19236.988                          

 Data required time                                              19236.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.988                          
 Data arrival time                                              -19237.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19234.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549   19236.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.223   19236.506 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.356   19237.862         frame_read_write_m0/read_fifo_aclr
 DRM_62_64/RSTB[0]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19237.862         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.123%), Route: 1.356ns(85.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.805   19237.373         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598   19236.775                          
 clock uncertainty                                       0.150   19236.925                          

 Hold time                                               0.022   19236.947                          

 Data required time                                              19236.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.947                          
 Data arrival time                                              -19237.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.915                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.260
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.814       7.387         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_10_196/Q1                    tco                   0.261       7.648 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.750       8.398         frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5]
 CLMS_10_189/Y0                    td                    0.282       8.680 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.600       9.280         frame_read_write_m0/frame_fifo_read_m0/_N10595
 CLMS_10_213/Y3                    td                    0.381       9.661 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/Z
                                   net (fanout=1)        0.428      10.089         frame_read_write_m0/frame_fifo_read_m0/_N21511
 CLMS_10_217/Y1                    td                    0.169      10.258 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/Z
                                   net (fanout=3)        1.327      11.585         frame_read_write_m0/frame_fifo_read_m0/N61
 CLMA_26_148/Y3                    td                    0.381      11.966 r       frame_read_write_m0/frame_fifo_read_m0/N163_4_5/gateop_perm/Z
                                   net (fanout=5)        0.720      12.686         frame_read_write_m0/frame_fifo_read_m0/N163
 CLMA_30_169/CE                                                            r       frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  12.686         Logic Levels: 4  
                                                                                   Logic: 1.474ns(27.817%), Route: 3.825ns(72.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.526      16.260         ntclkbufg_0      
 CLMA_30_169/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.065      17.325                          
 clock uncertainty                                      -0.150      17.175                          

 Setup time                                             -0.277      16.898                          

 Data required time                                                 16.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.898                          
 Data arrival time                                                 -12.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.212                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.814       7.387         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_10_196/Q1                    tco                   0.261       7.648 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.750       8.398         frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5]
 CLMS_10_189/Y0                    td                    0.282       8.680 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.600       9.280         frame_read_write_m0/frame_fifo_read_m0/_N10595
 CLMS_10_213/Y3                    td                    0.381       9.661 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/Z
                                   net (fanout=1)        0.428      10.089         frame_read_write_m0/frame_fifo_read_m0/_N21511
 CLMS_10_217/Y1                    td                    0.169      10.258 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/Z
                                   net (fanout=3)        1.327      11.585         frame_read_write_m0/frame_fifo_read_m0/N61
 CLMA_26_148/Y3                    td                    0.381      11.966 r       frame_read_write_m0/frame_fifo_read_m0/N163_4_5/gateop_perm/Z
                                   net (fanout=5)        0.537      12.503         frame_read_write_m0/frame_fifo_read_m0/N163
 CLMA_30_156/CE                                                            r       frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  12.503         Logic Levels: 4  
                                                                                   Logic: 1.474ns(28.812%), Route: 3.642ns(71.188%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.541      16.275         ntclkbufg_0      
 CLMA_30_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.065      17.340                          
 clock uncertainty                                      -0.150      17.190                          

 Setup time                                             -0.277      16.913                          

 Data required time                                                 16.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.913                          
 Data arrival time                                                 -12.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.410                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/state_0/opit_0_inv/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.298
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.814       7.387         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_10_196/Q1                    tco                   0.261       7.648 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.750       8.398         frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5]
 CLMS_10_189/Y0                    td                    0.282       8.680 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.600       9.280         frame_read_write_m0/frame_fifo_read_m0/_N10595
 CLMS_10_213/Y3                    td                    0.381       9.661 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/Z
                                   net (fanout=1)        0.428      10.089         frame_read_write_m0/frame_fifo_read_m0/_N21511
 CLMS_10_217/Y1                    td                    0.169      10.258 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/Z
                                   net (fanout=3)        1.327      11.585         frame_read_write_m0/frame_fifo_read_m0/N61
 CLMA_26_148/Y3                    td                    0.381      11.966 r       frame_read_write_m0/frame_fifo_read_m0/N163_4_5/gateop_perm/Z
                                   net (fanout=5)        0.417      12.383         frame_read_write_m0/frame_fifo_read_m0/N163
 CLMS_26_141/CE                                                            r       frame_read_write_m0/frame_fifo_read_m0/state_0/opit_0_inv/CE

 Data arrival time                                                  12.383         Logic Levels: 4  
                                                                                   Logic: 1.474ns(29.504%), Route: 3.522ns(70.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.564      16.298         ntclkbufg_0      
 CLMS_26_141/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         1.065      17.363                          
 clock uncertainty                                      -0.150      17.213                          

 Setup time                                             -0.277      16.936                          

 Data required time                                                 16.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.936                          
 Data arrival time                                                 -12.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.553                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.426
  Launch Clock Delay      :  6.309
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.575       6.309         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK

 CLMA_38_124/Q2                    tco                   0.223       6.532 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.144       6.676         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_38_124/AD                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   6.676         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.853       7.426         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -1.117       6.309                          
 clock uncertainty                                       0.000       6.309                          

 Hold time                                               0.033       6.342                          

 Data required time                                                  6.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.342                          
 Data arrival time                                                  -6.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.422
  Launch Clock Delay      :  6.305
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.571       6.305         ntclkbufg_0      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK

 CLMA_30_112/Q3                    tco                   0.224       6.529 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/Q
                                   net (fanout=1)        0.137       6.666         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [7]
 CLMA_30_113/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D

 Data arrival time                                                   6.666         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.849       7.422         ntclkbufg_0      
 CLMA_30_113/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -1.084       6.338                          
 clock uncertainty                                       0.000       6.338                          

 Hold time                                              -0.012       6.326                          

 Data required time                                                  6.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.326                          
 Data arrival time                                                  -6.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.400
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549       6.283         ntclkbufg_0      
 CLMA_26_152/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK

 CLMA_26_152/Q0                    tco                   0.224       6.507 r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.646         frame_read_write_m0/frame_fifo_read_m0/read_req_d0
 CLMS_26_153/M2                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D

 Data arrival time                                                   6.646         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827       7.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.316                          
 clock uncertainty                                       0.000       6.316                          

 Hold time                                              -0.012       6.304                          

 Data required time                                                  6.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.304                          
 Data arrival time                                                  -6.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  7.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.793     207.353         video_clk        
 CLMA_38_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_38_72/Q0                     tco                   0.261     207.614 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.897     208.511         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_30_112/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                 208.511         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.539%), Route: 0.897ns(77.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     204.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.571     206.305         ntclkbufg_0      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.598     206.903                          
 clock uncertainty                                      -0.150     206.753                          

 Setup time                                             -0.067     206.686                          

 Data required time                                                206.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.686                          
 Data arrival time                                                -208.511                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.825                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.509  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.309
  Launch Clock Delay      :  7.416
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.848     207.408         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_46_116/Q0                    tco                   0.261     207.669 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.721     208.390         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_38_124/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                 208.390         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.578%), Route: 0.721ns(73.422%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     204.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.575     206.309         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.598     206.907                          
 clock uncertainty                                      -0.150     206.757                          

 Setup time                                             -0.067     206.690                          

 Data required time                                                206.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.690                          
 Data arrival time                                                -208.390                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.700                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.511  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.309
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.850     207.410         video_clk        
 CLMA_42_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_42_124/Q0                    tco                   0.261     207.671 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.638     208.309         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_38_124/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                 208.309         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.032%), Route: 0.638ns(70.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     204.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.575     206.309         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.598     206.907                          
 clock uncertainty                                      -0.150     206.757                          

 Setup time                                             -0.067     206.690                          

 Data required time                                                206.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.690                          
 Data arrival time                                                -208.309                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.619                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.410
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.554       6.283         video_clk        
 CLMS_26_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_26_97/Q0                     tco                   0.224       6.507 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.178       6.685         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_26_101/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   6.685         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.721%), Route: 0.178ns(44.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.837       7.410         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598       6.812                          
 clock uncertainty                                       0.150       6.962                          

 Hold time                                              -0.012       6.950                          

 Data required time                                                  6.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.950                          
 Data arrival time                                                  -6.685                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.265                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.536  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.274
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.545       6.274         video_clk        
 CLMA_38_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_38_96/Q0                     tco                   0.223       6.497 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.380       6.877         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_42_109/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   6.877         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.982%), Route: 0.380ns(63.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.835       7.408         ntclkbufg_0      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.598       6.810                          
 clock uncertainty                                       0.150       6.960                          

 Hold time                                              -0.016       6.944                          

 Data required time                                                  6.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.944                          
 Data arrival time                                                  -6.877                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.067                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.400
  Launch Clock Delay      :  6.273
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.544       6.273         video_clk        
 CLMS_26_157/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMS_26_157/Q0                    tco                   0.223       6.496 f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.376       6.872         read_req         
 CLMA_26_152/M0                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                   6.872         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.229%), Route: 0.376ns(62.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827       7.400         ntclkbufg_0      
 CLMA_26_152/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                        -0.598       6.802                          
 clock uncertainty                                       0.150       6.952                          

 Hold time                                              -0.016       6.936                          

 Data required time                                                  6.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.936                          
 Data arrival time                                                  -6.872                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.404
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.834       7.404         ntclkbufg_1      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_30_101/Q3                    tco                   0.261       7.665 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      1.932       9.597         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMS_46_21/Y1                     td                    0.531      10.128 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_0/LUT7_inst_perm/Z
                                   net (fanout=1)        1.591      11.719         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [0]
 CLMA_42_92/Y1                     td                    0.169      11.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[2]/gateop_perm/Z
                                   net (fanout=1)        1.565      13.453         u_ipsl_hmic_h_top/ddrc_paddr [2]
 HMEMC_16_1/SRB_IOL4_TX_DATA[6]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[2]

 Data arrival time                                                  13.453         Logic Levels: 2  
                                                                                   Logic: 0.961ns(15.887%), Route: 5.088ns(84.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.911      25.307                          

 Data required time                                                 25.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.307                          
 Data arrival time                                                 -13.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.404
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.834       7.404         ntclkbufg_1      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_30_101/Q3                    tco                   0.261       7.665 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.825       8.490         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_89/Y1                     td                    0.377       8.867 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.588       9.455         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N21795
 CLMA_38_92/Y2                     td                    0.165       9.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.609      10.229         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_38_104/Y3                    td                    0.169      10.398 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       1.557      11.955         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N18303
 CLMA_26_36/Y2                     td                    0.284      12.239 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        1.039      13.278         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  13.278         Logic Levels: 4  
                                                                                   Logic: 1.256ns(21.382%), Route: 4.618ns(78.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -2.033      25.185                          

 Data required time                                                 25.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.185                          
 Data arrival time                                                 -13.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.404
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.834       7.404         ntclkbufg_1      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_30_101/Q3                    tco                   0.261       7.665 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.825       8.490         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_89/Y1                     td                    0.377       8.867 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.588       9.455         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N21795
 CLMA_38_92/Y2                     td                    0.165       9.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.609      10.229         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_38_104/Y3                    td                    0.169      10.398 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       1.613      12.011         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N18303
 CLMA_38_32/Y0                     td                    0.387      12.398 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.707      13.105         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  13.105         Logic Levels: 4  
                                                                                   Logic: 1.359ns(23.838%), Route: 4.342ns(76.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -2.004      25.214                          

 Data required time                                                 25.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.214                          
 Data arrival time                                                 -13.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.369
  Launch Clock Delay      :  6.249
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.518       6.249         ntclkbufg_1      
 CLMA_50_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK

 CLMA_50_72/Q0                     tco                   0.223       6.472 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/Q
                                   net (fanout=3)        0.178       6.650         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2]
 CLMA_54_72/M2                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/D

 Data arrival time                                                   6.650         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.611%), Route: 0.178ns(44.389%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799       7.369         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/CLK
 clock pessimism                                        -1.065       6.304                          
 clock uncertainty                                       0.000       6.304                          

 Hold time                                              -0.016       6.288                          

 Data required time                                                  6.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.288                          
 Data arrival time                                                  -6.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.399
  Launch Clock Delay      :  6.277
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.546       6.277         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK

 CLMA_30_92/Q0                     tco                   0.223       6.500 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/Q
                                   net (fanout=5)        0.161       6.661         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2
 CLMA_30_97/M2                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/D

 Data arrival time                                                   6.661         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.829       7.399         ntclkbufg_1      
 CLMA_30_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.016       6.299                          

 Data required time                                                  6.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.299                          
 Data arrival time                                                  -6.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  6.250
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.519       6.250         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMS_26_69/Q1                     tco                   0.224       6.474 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       6.611         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [0]
 CLMS_26_69/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   6.611         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.797       7.367         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.250                          
 clock uncertainty                                       0.000       6.250                          

 Hold time                                              -0.012       6.238                          

 Data required time                                                  6.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.238                          
 Data arrival time                                                  -6.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.118      23.426         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_72/Y1                     td                    0.276      23.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.779      24.481         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_85/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.481         Logic Levels: 1  
                                                                                   Logic: 1.680ns(46.967%), Route: 1.897ns(53.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.536      26.267         ntclkbufg_1      
 CLMA_30_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.955                          
 clock uncertainty                                      -0.150      26.805                          

 Setup time                                             -0.277      26.528                          

 Data required time                                                 26.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.528                          
 Data arrival time                                                 -24.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.251
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.118      23.426         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_72/Y1                     td                    0.276      23.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.671      24.373         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_38_77/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.373         Logic Levels: 1  
                                                                                   Logic: 1.680ns(48.429%), Route: 1.789ns(51.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.520      26.251         ntclkbufg_1      
 CLMS_38_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.939                          
 clock uncertainty                                      -0.150      26.789                          

 Setup time                                             -0.277      26.512                          

 Data required time                                                 26.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.512                          
 Data arrival time                                                 -24.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.251
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.118      23.426         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_72/Y1                     td                    0.276      23.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.671      24.373         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_38_77/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.373         Logic Levels: 1  
                                                                                   Logic: 1.680ns(48.429%), Route: 1.789ns(51.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.520      26.251         ntclkbufg_1      
 CLMS_38_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.939                          
 clock uncertainty                                      -0.150      26.789                          

 Setup time                                             -0.277      26.512                          

 Data required time                                                 26.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.512                          
 Data arrival time                                                 -24.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.394
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.468      26.575         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_30_92/M2                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.575         Logic Levels: 0  
                                                                                   Logic: 1.092ns(70.000%), Route: 0.468ns(30.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.824      27.394         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.706                          
 clock uncertainty                                       0.150      26.856                          

 Hold time                                              -0.016      26.840                          

 Data required time                                                 26.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.840                          
 Data arrival time                                                 -26.575                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.383
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.468      26.513         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_38_88/A3                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  26.513         Logic Levels: 0  
                                                                                   Logic: 1.030ns(68.758%), Route: 0.468ns(31.242%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.813      27.383         ntclkbufg_1      
 CLMA_38_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.695                          
 clock uncertainty                                       0.150      26.845                          

 Hold time                                              -0.236      26.609                          

 Data required time                                                 26.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.609                          
 Data arrival time                                                 -26.513                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.378
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.629      26.674         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_38_85/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.674         Logic Levels: 0  
                                                                                   Logic: 1.030ns(62.086%), Route: 0.629ns(37.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.808      27.378         ntclkbufg_1      
 CLMS_38_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.690                          
 clock uncertainty                                       0.150      26.840                          

 Hold time                                              -0.082      26.758                          

 Data required time                                                 26.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.758                          
 Data arrival time                                                 -26.674                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.378
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.808       7.378         ntclkbufg_1      
 CLMA_38_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_84/Q0                     tco                   0.261       7.639 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.842       8.481         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.481         Logic Levels: 0  
                                                                                   Logic: 0.261ns(23.663%), Route: 0.842ns(76.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.388
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.818       7.388         ntclkbufg_1      
 CLMA_38_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_38_92/Q3                     tco                   0.261       7.649 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.652       8.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_30_92/Y0                     td                    0.164       8.465 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.600       9.065         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.065         Logic Levels: 1  
                                                                                   Logic: 0.425ns(25.343%), Route: 1.252ns(74.657%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -9.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.378
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.808       7.378         ntclkbufg_1      
 CLMA_38_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_38_84/Q1                     tco                   0.261       7.639 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.648       8.287         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.287         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.713%), Route: 0.648ns(71.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.255
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.524       6.255         ntclkbufg_1      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q0                     tco                   0.223       6.478 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       6.754         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.754         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.689%), Route: 0.276ns(55.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.674       6.040                          

 Data required time                                                  6.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.040                          
 Data arrival time                                                  -6.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.255
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.524       6.255         ntclkbufg_1      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q1                     tco                   0.223       6.478 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.259       6.737         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.737         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.651       6.017                          

 Data required time                                                  6.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.017                          
 Data arrival time                                                  -6.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.272
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.541       6.272         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.223       6.495 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.465       6.960         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.960         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.413%), Route: 0.465ns(67.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.683       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -6.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.786
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832       7.402         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.261       7.663 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       4.896      12.559         nt_ddr_init_done 
 CLMS_126_369/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.559         Logic Levels: 0  
                                                                                   Logic: 0.261ns(5.061%), Route: 4.896ns(94.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.594      23.786         sys_clk_g        
 CLMS_126_369/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.158                          
 clock uncertainty                                      -0.050      24.108                          

 Recovery time                                          -0.277      23.831                          

 Data required time                                                 23.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.831                          
 Data arrival time                                                 -12.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832       7.402         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.261       7.663 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       4.862      12.525         nt_ddr_init_done 
 CLMA_146_337/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.525         Logic Levels: 0  
                                                                                   Logic: 0.261ns(5.095%), Route: 4.862ns(94.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.569      23.761         sys_clk_g        
 CLMA_146_337/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.133                          
 clock uncertainty                                      -0.050      24.083                          

 Recovery time                                          -0.277      23.806                          

 Data required time                                                 23.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.806                          
 Data arrival time                                                 -12.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832       7.402         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.261       7.663 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       4.862      12.525         nt_ddr_init_done 
 CLMA_146_337/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.525         Logic Levels: 0  
                                                                                   Logic: 0.261ns(5.095%), Route: 4.862ns(94.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.569      23.761         sys_clk_g        
 CLMA_146_337/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.133                          
 clock uncertainty                                      -0.050      24.083                          

 Recovery time                                          -0.277      23.806                          

 Data required time                                                 23.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.806                          
 Data arrival time                                                 -12.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.353
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.554       6.285         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.223       6.508 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       2.493       9.001         nt_ddr_init_done 
 CLMA_130_180/RS                                                           f       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.001         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.211%), Route: 2.493ns(91.789%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.789       4.353         sys_clk_g        
 CLMA_130_180/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                        -0.372       3.981                          
 clock uncertainty                                       0.050       4.031                          

 Removal time                                           -0.211       3.820                          

 Data required time                                                  3.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.820                          
 Data arrival time                                                  -9.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.554       6.285         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.223       6.508 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       2.772       9.280         nt_ddr_init_done 
 CLMS_142_213/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/RS

 Data arrival time                                                   9.280         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.446%), Route: 2.772ns(92.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.828       4.392         sys_clk_g        
 CLMS_142_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.020                          
 clock uncertainty                                       0.050       4.070                          

 Removal time                                           -0.211       3.859                          

 Data required time                                                  3.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.859                          
 Data arrival time                                                  -9.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.554       6.285         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.223       6.508 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       2.772       9.280         nt_ddr_init_done 
 CLMS_142_213/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/RS

 Data arrival time                                                   9.280         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.446%), Route: 2.772ns(92.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.828       4.392         sys_clk_g        
 CLMS_142_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.020                          
 clock uncertainty                                       0.050       4.070                          

 Removal time                                           -0.211       3.859                          

 Data required time                                                  3.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.859                          
 Data arrival time                                                  -9.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.421                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.558  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.244
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19035.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827   19037.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.261   19037.661 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.624   19039.285         frame_read_write_m0/read_fifo_aclr
 CLMA_38_72/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19039.285         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.846%), Route: 1.624ns(86.154%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.515   19036.252         video_clk        
 CLMA_38_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.850                          
 clock uncertainty                                      -0.150   19036.700                          

 Recovery time                                          -0.277   19036.423                          

 Data required time                                              19036.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.423                          
 Data arrival time                                              -19039.285                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.862                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.274
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19035.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827   19037.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.261   19037.661 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.451   19039.112         frame_read_write_m0/read_fifo_aclr
 CLMA_38_96/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               19039.112         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.245%), Route: 1.451ns(84.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.545   19036.282         video_clk        
 CLMA_38_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.880                          
 clock uncertainty                                      -0.150   19036.730                          

 Recovery time                                          -0.277   19036.453                          

 Data required time                                              19036.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.453                          
 Data arrival time                                              -19039.112                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.659                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.503  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.299
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19035.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827   19037.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.261   19037.661 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.447   19039.108         frame_read_write_m0/read_fifo_aclr
 CLMA_46_104/RSCO                  td                    0.118   19039.226 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19039.226         _N203            
 CLMA_46_108/RSCO                  td                    0.089   19039.315 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19039.315         _N202            
 CLMA_46_112/RSCO                  td                    0.089   19039.404 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000   19039.404         _N201            
 CLMA_46_116/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               19039.404         Logic Levels: 3  
                                                                                   Logic: 0.557ns(27.794%), Route: 1.447ns(72.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.570   19036.307         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.905                          
 clock uncertainty                                      -0.150   19036.755                          

 Recovery time                                           0.000   19036.755                          

 Data required time                                              19036.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.755                          
 Data arrival time                                              -19039.404                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.649                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19234.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549   19236.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.223   19236.506 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.805   19237.311         frame_read_write_m0/read_fifo_aclr
 CLMA_42_124/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                               19237.311         Logic Levels: 0  
                                                                                   Logic: 0.223ns(21.693%), Route: 0.805ns(78.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.850   19237.418         video_clk        
 CLMA_42_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.820                          
 clock uncertainty                                       0.150   19236.970                          

 Removal time                                           -0.211   19236.759                          

 Data required time                                              19236.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.759                          
 Data arrival time                                              -19237.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.552                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.406
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19234.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549   19236.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.223   19236.506 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.909   19237.415         frame_read_write_m0/read_fifo_aclr
 CLMA_38_104/RSCO                  td                    0.113   19237.528 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000   19237.528         _N206            
 CLMA_38_108/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                               19237.528         Logic Levels: 1  
                                                                                   Logic: 0.336ns(26.988%), Route: 0.909ns(73.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.838   19237.406         video_clk        
 CLMA_38_108/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.808                          
 clock uncertainty                                       0.150   19236.958                          

 Removal time                                            0.000   19236.958                          

 Data required time                                              19236.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.958                          
 Data arrival time                                              -19237.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.570                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19234.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549   19236.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.223   19236.506 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.901   19237.407         frame_read_write_m0/read_fifo_aclr
 CLMA_42_121/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                               19237.407         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.840%), Route: 0.901ns(80.160%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.850   19237.418         video_clk        
 CLMA_42_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                        -0.598   19236.820                          
 clock uncertainty                                       0.150   19236.970                          

 Removal time                                           -0.211   19236.759                          

 Data required time                                              19236.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.759                          
 Data arrival time                                              -19237.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.648                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.291
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827       7.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.261       7.661 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.293       8.954         frame_read_write_m0/read_fifo_aclr
 CLMA_42_109/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS

 Data arrival time                                                   8.954         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.795%), Route: 1.293ns(83.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.557      16.291         ntclkbufg_0      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.839      17.130                          
 clock uncertainty                                      -0.150      16.980                          

 Recovery time                                          -0.277      16.703                          

 Data required time                                                 16.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.703                          
 Data arrival time                                                  -8.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.749                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.291
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827       7.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.261       7.661 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.293       8.954         frame_read_write_m0/read_fifo_aclr
 CLMA_42_109/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   8.954         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.795%), Route: 1.293ns(83.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.557      16.291         ntclkbufg_0      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                         0.839      17.130                          
 clock uncertainty                                      -0.150      16.980                          

 Recovery time                                          -0.277      16.703                          

 Data required time                                                 16.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.703                          
 Data arrival time                                                  -8.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.749                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.293
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.827       7.400         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.261       7.661 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.244       8.905         frame_read_write_m0/read_fifo_aclr
 CLMS_26_97/RSCO                   td                    0.118       9.023 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.023         _N212            
 CLMS_26_101/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   9.023         Logic Levels: 1  
                                                                                   Logic: 0.379ns(23.352%), Route: 1.244ns(76.648%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.559      16.293         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.839      17.132                          
 clock uncertainty                                      -0.150      16.982                          

 Recovery time                                           0.000      16.982                          

 Data required time                                                 16.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.982                          
 Data arrival time                                                  -9.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.959                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.435
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549       6.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.223       6.506 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.672       7.178         frame_read_write_m0/read_fifo_aclr
 CLMS_26_117/RSCO                  td                    0.113       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.291         _N210            
 CLMS_26_121/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/RS

 Data arrival time                                                   7.291         Logic Levels: 1  
                                                                                   Logic: 0.336ns(33.333%), Route: 0.672ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.862       7.435         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.839       6.596                          
 clock uncertainty                                       0.000       6.596                          

 Removal time                                            0.000       6.596                          

 Data required time                                                  6.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.596                          
 Data arrival time                                                  -7.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.435
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549       6.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.223       6.506 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.672       7.178         frame_read_write_m0/read_fifo_aclr
 CLMS_26_117/RSCO                  td                    0.113       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.291         _N210            
 CLMS_26_121/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RS

 Data arrival time                                                   7.291         Logic Levels: 1  
                                                                                   Logic: 0.336ns(33.333%), Route: 0.672ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.862       7.435         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.839       6.596                          
 clock uncertainty                                       0.000       6.596                          

 Removal time                                            0.000       6.596                          

 Data required time                                                  6.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.596                          
 Data arrival time                                                  -7.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q1/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.430
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.549       6.283         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.223       6.506 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.672       7.178         frame_read_write_m0/read_fifo_aclr
 CLMS_26_117/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q1/RS

 Data arrival time                                                   7.178         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.916%), Route: 0.672ns(75.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.857       7.430         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q1/CLK
 clock pessimism                                        -0.839       6.591                          
 clock uncertainty                                       0.000       6.591                          

 Removal time                                           -0.211       6.380                          

 Data required time                                                  6.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.380                          
 Data arrival time                                                  -7.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.293
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.532       9.155         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_133/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.155         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.557%), Route: 1.532ns(85.443%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.562      26.293         ntclkbufg_1      
 CLMA_42_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      27.132                          
 clock uncertainty                                      -0.150      26.982                          

 Recovery time                                          -0.277      26.705                          

 Data required time                                                 26.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.705                          
 Data arrival time                                                  -9.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.307
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.282       8.905         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_129/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.905         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.915%), Route: 1.282ns(83.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.576      26.307         ntclkbufg_1      
 CLMA_30_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      27.146                          
 clock uncertainty                                      -0.150      26.996                          

 Recovery time                                          -0.277      26.719                          

 Data required time                                                 26.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.719                          
 Data arrival time                                                  -8.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.260
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.356       8.979         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_76/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RS

 Data arrival time                                                   8.979         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.141%), Route: 1.356ns(83.859%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529      26.260         ntclkbufg_1      
 CLMA_58_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.325                          
 clock uncertainty                                      -0.150      27.175                          

 Recovery time                                          -0.277      26.898                          

 Data required time                                                 26.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.898                          
 Data arrival time                                                  -8.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.919                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  6.245
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.514       6.245         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.223       6.468 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.290       6.758         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_64/RSCO                   td                    0.104       6.862 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.862         _N1109           
 CLMA_26_68/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.862         Logic Levels: 1  
                                                                                   Logic: 0.327ns(52.998%), Route: 0.290ns(47.002%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.797       7.367         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.065       6.302                          
 clock uncertainty                                       0.000       6.302                          

 Removal time                                            0.000       6.302                          

 Data required time                                                  6.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.302                          
 Data arrival time                                                  -6.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  6.245
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.514       6.245         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.223       6.468 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.290       6.758         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_64/RSCO                   td                    0.104       6.862 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.862         _N1109           
 CLMA_26_68/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.862         Logic Levels: 1  
                                                                                   Logic: 0.327ns(52.998%), Route: 0.290ns(47.002%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.797       7.367         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.065       6.302                          
 clock uncertainty                                       0.000       6.302                          

 Removal time                                            0.000       6.302                          

 Data required time                                                  6.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.302                          
 Data arrival time                                                  -6.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.359
  Launch Clock Delay      :  6.245
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.514       6.245         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.223       6.468 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.291       6.759         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_57/RSCO                   td                    0.104       6.863 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.863         _N1098           
 CLMA_30_65/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.863         Logic Levels: 1  
                                                                                   Logic: 0.327ns(52.913%), Route: 0.291ns(47.087%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_1      
 CLMA_30_65/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.065       6.294                          
 clock uncertainty                                       0.000       6.294                          

 Removal time                                            0.000       6.294                          

 Data required time                                                  6.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.294                          
 Data arrival time                                                  -6.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832       7.402         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.261       7.663 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       5.081      12.744         nt_ddr_init_done 
 IOL_151_358/DO                    td                    0.128      12.872 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.872         ddr_init_done_obuf/ntO
 IOBD_152_358/PAD                  td                    2.141      15.013 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.052      15.065         ddr_init_done    
 C13                                                                       r       ddr_init_done (port)

 Data arrival time                                                  15.065         Logic Levels: 2  
                                                                                   Logic: 2.530ns(33.016%), Route: 5.133ns(66.984%)
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.823       4.387         sys_clk_g        
 CLMS_46_25/CLK                                                            r       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMS_46_25/Q0                     tco                   0.258       4.645 f       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        4.939       9.584         nt_uart_tx       
 IOL_151_361/DO                    td                    0.122       9.706 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.706         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.788      12.494 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084      12.578         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                  12.578         Logic Levels: 2  
                                                                                   Logic: 3.168ns(38.677%), Route: 5.023ns(61.323%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799       7.369         ntclkbufg_1      
 CLMA_30_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_30_73/Q0                     tco                   0.261       7.630 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.397      10.027         nt_ddrphy_rst_done
 IOL_151_86/DO                     td                    0.128      10.155 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.155         ddrphy_rst_done_obuf/ntO
 IOBD_152_86/PAD                   td                    2.141      12.296 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.085      12.381         ddrphy_rst_done  
 P11                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.381         Logic Levels: 2  
                                                                                   Logic: 2.530ns(50.479%), Route: 2.482ns(49.521%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/I3
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.120
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.484       3.551         sys_clk_g        
 CLMA_138_317/CLK                                                          r       i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_138_317/Q1                   tco                   0.206       3.757 f       i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=177)      3.117       6.874         lut_index[5]     
 CLMA_130_125/L7OUT                td                    0.149       7.023 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_2/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       7.023         lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_2/ntL7OUT
 CLMA_130_124/Y3                   td                    0.126       7.149 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_2/LUT8_inst_perm/Z
                                   net (fanout=1)        1.888       9.037         _N795            
 CLMS_134_261/Y1                   td                    0.302       9.339 r       i2c_config_m0/i2c_master_top_m0/N219_76[2]_1/gateop_perm/Z
                                   net (fanout=1)        0.607       9.946         i2c_config_m0/i2c_master_top_m0/_N21911
 CLMS_142_281/A0                                                           r       i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/I3

 Data arrival time                                                   9.946         Logic Levels: 3  
                                                                                   Logic: 0.783ns(12.244%), Route: 5.612ns(87.756%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.311      23.120         sys_clk_g        
 CLMS_142_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.420      23.540                          
 clock uncertainty                                      -0.050      23.490                          

 Setup time                                             -0.147      23.343                          

 Data required time                                                 23.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.343                          
 Data arrival time                                                  -9.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.397                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.114
  Launch Clock Delay      :  3.573
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.506       3.573         sys_clk_g        
 CLMA_26_8/CLK                                                             r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_26_8/Q2                      tco                   0.209       3.782 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.358       4.140         ISP/uart_test/uart_tx_inst/cycle_cnt [10]
 CLMA_30_8/Y3                      td                    0.221       4.361 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.596       4.957         ISP/uart_test/uart_tx_inst/_N21692
 CLMA_30_0/Y2                      td                    0.308       5.265 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.607       5.872         ISP/uart_test/uart_tx_inst/_N21695
 CLMA_30_28/Y1                     td                    0.135       6.007 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.650       6.657         ISP/uart_test/uart_tx_inst/N141
 CLMA_42_13/Y0                     td                    0.310       6.967 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.351       7.318         ISP/uart_test/uart_tx_inst/_N12830
 CLMA_38_0/Y0                      td                    0.131       7.449 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.278       7.727         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_30_0/Y1                      td                    0.369       8.096 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.355       8.451         ISP/uart_test/uart_tx_inst/N100
 CLMA_30_5/Y2                      td                    0.132       8.583 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.595       9.178         ISP/uart_test/uart_tx_inst/N102
                                                         0.267       9.445 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.445         ISP/uart_test/uart_tx_inst/_N8525
 CLMA_26_0/COUT                    td                    0.083       9.528 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.528         ISP/uart_test/uart_tx_inst/_N8527
                                                         0.055       9.583 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.583         ISP/uart_test/uart_tx_inst/_N8529
 CLMA_26_4/COUT                    td                    0.083       9.666 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.666         ISP/uart_test/uart_tx_inst/_N8531
                                                         0.055       9.721 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.721         ISP/uart_test/uart_tx_inst/_N8533
 CLMA_26_8/COUT                    td                    0.083       9.804 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.804         ISP/uart_test/uart_tx_inst/_N8535
                                                         0.055       9.859 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.859         ISP/uart_test/uart_tx_inst/_N8537
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.859         Logic Levels: 10 
                                                                                   Logic: 2.496ns(39.707%), Route: 3.790ns(60.293%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.305      23.114         sys_clk_g        
 CLMA_26_12/CLK                                                            r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428      23.542                          
 clock uncertainty                                      -0.050      23.492                          

 Setup time                                             -0.110      23.382                          

 Data required time                                                 23.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.382                          
 Data arrival time                                                  -9.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.523                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.114
  Launch Clock Delay      :  3.573
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.506       3.573         sys_clk_g        
 CLMA_26_8/CLK                                                             r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_26_8/Q2                      tco                   0.209       3.782 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.358       4.140         ISP/uart_test/uart_tx_inst/cycle_cnt [10]
 CLMA_30_8/Y3                      td                    0.221       4.361 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.596       4.957         ISP/uart_test/uart_tx_inst/_N21692
 CLMA_30_0/Y2                      td                    0.308       5.265 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.607       5.872         ISP/uart_test/uart_tx_inst/_N21695
 CLMA_30_28/Y1                     td                    0.135       6.007 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.650       6.657         ISP/uart_test/uart_tx_inst/N141
 CLMA_42_13/Y0                     td                    0.310       6.967 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.351       7.318         ISP/uart_test/uart_tx_inst/_N12830
 CLMA_38_0/Y0                      td                    0.131       7.449 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.278       7.727         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_30_0/Y1                      td                    0.369       8.096 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.355       8.451         ISP/uart_test/uart_tx_inst/N100
 CLMA_30_5/Y2                      td                    0.132       8.583 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.595       9.178         ISP/uart_test/uart_tx_inst/N102
                                                         0.267       9.445 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.445         ISP/uart_test/uart_tx_inst/_N8525
 CLMA_26_0/COUT                    td                    0.083       9.528 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.528         ISP/uart_test/uart_tx_inst/_N8527
                                                         0.055       9.583 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.583         ISP/uart_test/uart_tx_inst/_N8529
 CLMA_26_4/COUT                    td                    0.083       9.666 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.666         ISP/uart_test/uart_tx_inst/_N8531
                                                         0.055       9.721 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.721         ISP/uart_test/uart_tx_inst/_N8533
 CLMA_26_8/COUT                    td                    0.082       9.803 f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.803         ISP/uart_test/uart_tx_inst/_N8535
 CLMA_26_12/CIN                                                            f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.803         Logic Levels: 10 
                                                                                   Logic: 2.440ns(39.165%), Route: 3.790ns(60.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.305      23.114         sys_clk_g        
 CLMA_26_12/CLK                                                            r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428      23.542                          
 clock uncertainty                                      -0.050      23.492                          

 Setup time                                             -0.110      23.382                          

 Data required time                                                 23.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.382                          
 Data arrival time                                                  -9.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.614
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.316       3.125         sys_clk_g        
 CLMS_142_237/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/CLK

 CLMS_142_237/Q0                   tco                   0.197       3.322 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/Q
                                   net (fanout=1)        0.210       3.532         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL [2]
 CLMS_142_249/A0                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.532         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.403%), Route: 0.210ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.547       3.614         sys_clk_g        
 CLMS_142_249/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.356                          
 clock uncertainty                                       0.000       3.356                          

 Hold time                                              -0.082       3.274                          

 Data required time                                                  3.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.274                          
 Data arrival time                                                  -3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  3.065
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.256       3.065         sys_clk_g        
 CLMA_50_49/CLK                                                            r       ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_49/Q0                     tco                   0.198       3.263 r       ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       3.403         ISP/uart_test/tx_data [7]
 CLMA_50_48/M2                                                             r       ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/D

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.453       3.520         sys_clk_g        
 CLMA_50_48/CLK                                                            r       ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/CLK
 clock pessimism                                        -0.428       3.092                          
 clock uncertainty                                       0.000       3.092                          

 Hold time                                              -0.003       3.089                          

 Data required time                                                  3.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.089                          
 Data arrival time                                                  -3.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.316       3.125         sys_clk_g        
 CLMS_142_237/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/CLK

 CLMS_142_237/Q1                   tco                   0.198       3.323 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/Q
                                   net (fanout=2)        0.141       3.464         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 [2]
 CLMS_142_237/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/D

 Data arrival time                                                   3.464         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.513       3.580         sys_clk_g        
 CLMS_142_237/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.126                          
 clock uncertainty                                       0.000       3.126                          

 Hold time                                              -0.003       3.123                          

 Data required time                                                  3.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.123                          
 Data arrival time                                                  -3.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.100
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.488       5.964         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.206       6.170 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       3.999      10.169         nt_ddr_init_done 
 CLMA_146_301/A2                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.169         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.899%), Route: 3.999ns(95.101%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.291      23.100         sys_clk_g        
 CLMA_146_301/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.358                          
 clock uncertainty                                      -0.050      23.308                          

 Setup time                                             -0.225      23.083                          

 Data required time                                                 23.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.083                          
 Data arrival time                                                 -10.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.914                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.884  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  5.184
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.291       5.184         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.198       5.382 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       3.286       8.668         nt_ddr_init_done 
 CLMA_146_301/A2                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.668         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.683%), Route: 3.286ns(94.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.491       3.558         sys_clk_g        
 CLMA_146_301/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.300                          
 clock uncertainty                                       0.050       3.350                          

 Hold time                                              -0.186       3.164                          

 Data required time                                                  3.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.164                          
 Data arrival time                                                  -8.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.504                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.463       5.938         video_clk        
 CLMA_114_160/CLK                                                          r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.206       6.144 f       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        3.954      10.098         ISP/judge_single2_inst/feature_inst/a1 [4]
 APM_110_348/P[19]                 td                    2.044      12.142 f       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        3.237      15.379         ISP/judge_single2_inst/feature_inst/_N19
 CLMA_118_132/Y2                   td                    0.227      15.606 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.516      16.122         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_130_133/Y0                   td                    0.225      16.347 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.148      17.495         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_118_109/Y3                   td                    0.217      17.712 f       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.106      18.818         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.351      19.169 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      19.169         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMS_126_133/COUT                 td                    0.083      19.252 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.252         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.057      19.309 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.309         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_137/COUT                 td                    0.083      19.392 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.392         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.057      19.449 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.449         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_141/Y3                   td                    0.272      19.721 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.248      20.969         _N135            
                                                         0.307      21.276 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_88/COUT                  td                    0.083      21.359 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      21.414 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      21.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_92/COUT                  td                    0.083      21.497 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.497         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      21.552 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      21.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_96/COUT                  td                    0.083      21.635 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.635         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      21.690 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      21.690         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_100/COUT                 td                    0.083      21.773 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.773         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_114_104/Y1                   td                    0.318      22.091 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.289      23.380         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.351      23.731 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      23.731         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMS_126_117/Y3                   td                    0.272      24.003 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.622      24.625         _N134            
                                                         0.307      24.932 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      24.932         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMA_130_89/COUT                  td                    0.083      25.015 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.055      25.070 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      25.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_93/COUT                  td                    0.083      25.153 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      25.208 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      25.208         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_97/COUT                  td                    0.083      25.291 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.291         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.055      25.346 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      25.346         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_101/COUT                 td                    0.083      25.429 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.055      25.484 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      25.484         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_105/Y3                   td                    0.315      25.799 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.331      27.130         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.307      27.437 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      27.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_114_101/Y3                   td                    0.272      27.709 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.871      28.580         _N133            
                                                         0.307      28.887 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      28.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_81/COUT                  td                    0.083      28.970 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.970         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.055      29.025 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      29.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_85/COUT                  td                    0.083      29.108 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.108         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      29.163 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      29.163         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_89/COUT                  td                    0.083      29.246 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      29.301 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      29.301         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMA_106_93/Y3                    td                    0.305      29.606 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        0.822      30.428         ISP/judge_single2_inst/feature_inst/_N793
 CLMS_102_93/COUT                  td                    0.342      30.770 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.770         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.057      30.827 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      30.827         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMS_102_97/Y3                    td                    0.272      31.099 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.503      31.602         _N132            
                                                         0.307      31.909 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      31.909         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_80/COUT                  td                    0.083      31.992 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      32.047 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      32.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_84/COUT                  td                    0.083      32.130 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.130         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      32.185 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      32.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_88/COUT                  td                    0.083      32.268 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.268         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      32.323 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      32.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_92/COUT                  td                    0.083      32.406 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.406         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      32.461 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      32.461         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_96/COUT                  td                    0.083      32.544 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.544         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      32.599 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      32.599         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_100/Y3                   td                    0.305      32.904 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.323      34.227         ISP/judge_single2_inst/feature_inst/_N850
 CLMA_86_100/Y3                    td                    0.405      34.632 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.330      35.962         _N131            
                                                         0.307      36.269 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      36.269         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMS_126_85/COUT                  td                    0.083      36.352 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.352         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
 CLMS_126_89/Y1                    td                    0.318      36.670 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.949      39.619         ISP/judge_single2_inst/feature_inst/_N881
 CLMS_102_37/COUT                  td                    0.345      39.964 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.964         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [6]
                                                         0.057      40.021 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      40.021         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_102_41/COUT                  td                    0.083      40.104 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.104         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.057      40.161 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      40.161         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_102_45/Y3                    td                    0.264      40.425 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.794      42.219         _N130            
 CLMA_130_69/COUT                  td                    0.342      42.561 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      42.616 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      42.616         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_130_73/COUT                  td                    0.083      42.699 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.699         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      42.754 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      42.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_130_77/Y3                    td                    0.315      43.069 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.718      45.787         ISP/judge_single2_inst/feature_inst/_N944
                                                         0.307      46.094 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      46.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_90_88/Y3                     td                    0.272      46.366 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.110      47.476         _N129            
 CLMA_130_72/COUT                  td                    0.345      47.821 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.821         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [3]
                                                         0.055      47.876 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      47.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_130_76/COUT                  td                    0.083      47.959 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.959         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      48.014 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      48.014         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_130_80/Y3                    td                    0.315      48.329 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.703      50.032         ISP/judge_single2_inst/feature_inst/_N985
                                                         0.307      50.339 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      50.339         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMS_102_105/COUT                 td                    0.083      50.422 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.422         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.057      50.479 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      50.479         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_102_109/Y3                   td                    0.264      50.743 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.102      51.845         _N128            
                                                         0.307      52.152 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      52.152         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_118_68/COUT                  td                    0.083      52.235 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.235         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      52.290 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      52.290         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_118_72/COUT                  td                    0.083      52.373 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      52.428 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      52.428         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_118_76/COUT                  td                    0.083      52.511 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.055      52.566 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      52.566         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMA_118_80/COUT                  td                    0.083      52.649 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.055      52.704 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      52.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMA_118_84/COUT                  td                    0.083      52.787 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [19]
 CLMA_118_88/Y1                    td                    0.318      53.105 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.237      54.342         ISP/judge_single2_inst/feature_inst/_N1044
 CLMA_114_80/Y3                    td                    0.408      54.750 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.519      56.269         _N127            
                                                         0.307      56.576 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      56.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_50_64/COUT                   td                    0.083      56.659 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.659         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      56.714 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      56.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_68/COUT                   td                    0.083      56.797 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.797         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      56.852 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      56.852         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_72/COUT                   td                    0.083      56.935 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.935         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.055      56.990 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      56.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_50_76/Y3                     td                    0.315      57.305 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.764      60.069         ISP/judge_single2_inst/feature_inst/_N1087
 CLMA_102_44/COUT                  td                    0.342      60.411 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.411         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      60.466 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      60.466         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_102_48/Y3                    td                    0.272      60.738 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.600      61.338         _N126            
                                                         0.307      61.645 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      61.645         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMS_94_57/COUT                   td                    0.083      61.728 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.728         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.057      61.785 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      61.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMS_94_65/COUT                   td                    0.083      61.868 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.868         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.057      61.925 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      61.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMS_94_69/COUT                   td                    0.083      62.008 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.008         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.057      62.065 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      62.065         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMS_94_73/COUT                   td                    0.083      62.148 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.148         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.057      62.205 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      62.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMS_94_77/COUT                   td                    0.083      62.288 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.288         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMS_94_81/Y1                     td                    0.318      62.606 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.583      64.189         ISP/judge_single2_inst/feature_inst/_N1142
 CLMA_106_57/Y3                    td                    0.408      64.597 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.973      65.570         _N125            
                                                         0.307      65.877 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      65.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_130_40/COUT                  td                    0.083      65.960 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.960         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.055      66.015 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      66.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_130_44/Y3                    td                    0.315      66.330 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        2.000      68.330         ISP/judge_single2_inst/feature_inst/_N1177
 CLMS_102_25/COUT                  td                    0.342      68.672 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.672         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [6]
                                                         0.057      68.729 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      68.729         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMS_102_29/COUT                  td                    0.083      68.812 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.812         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.057      68.869 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      68.869         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMS_102_33/Y3                    td                    0.272      69.141 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.231      70.372         _N124            
                                                         0.351      70.723 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      70.723         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMS_78_53/COUT                   td                    0.083      70.806 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMS_78_57/Y1                     td                    0.318      71.124 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.439      73.563         ISP/judge_single2_inst/feature_inst/_N1236
                                                         0.351      73.914 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      73.914         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_114_77/Y3                    td                    0.264      74.178 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.500      75.678         _N123            
 CLMA_130_5/COUT                   td                    0.342      76.020 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.020         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.055      76.075 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      76.075         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMA_130_9/COUT                   td                    0.083      76.158 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.158         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.055      76.213 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      76.213         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMA_130_13/COUT                  td                    0.083      76.296 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.296         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.055      76.351 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      76.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMA_130_17/COUT                  td                    0.083      76.434 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [19]
                                                         0.055      76.489 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_20/gateop_A2/Cout
                                                         0.000      76.489         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [21]
 CLMA_130_21/Y2                    td                    0.173      76.662 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        3.348      80.010         ISP/judge_single2_inst/feature_inst/_N1290
 CLMA_78_48/Y3                     td                    0.324      80.334 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.412      81.746         _N122            
                                                         0.307      82.053 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      82.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_130_0/COUT                   td                    0.083      82.136 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.136         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      82.191 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      82.191         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_130_4/COUT                   td                    0.083      82.274 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.274         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      82.329 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      82.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_130_8/COUT                   td                    0.083      82.412 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.412         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
 CLMA_130_12/Y1                    td                    0.318      82.730 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.749      84.479         ISP/judge_single2_inst/feature_inst/_N1330
 CLMA_106_41/COUT                  td                    0.345      84.824 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      84.879 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      84.879         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_106_45/Y3                    td                    0.264      85.143 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.106      86.249         _N121            
                                                         0.307      86.556 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      86.556         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMS_126_1/COUT                   td                    0.083      86.639 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.639         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      86.696 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      86.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMS_126_5/COUT                   td                    0.083      86.779 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      86.836 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      86.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_9/COUT                   td                    0.083      86.919 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.919         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
 CLMS_126_13/Y1                    td                    0.318      87.237 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.815      90.052         ISP/judge_single2_inst/feature_inst/_N1379
 CLMA_98_73/COUT                   td                    0.345      90.397 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.397         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.055      90.452 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      90.452         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_98_77/Y3                     td                    0.264      90.716 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.574      92.290         _N120            
                                                         0.351      92.641 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      92.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_82_5/COUT                    td                    0.083      92.724 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      92.779 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      92.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_82_9/COUT                    td                    0.083      92.862 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.862         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      92.917 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      92.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_82_13/COUT                   td                    0.083      93.000 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      93.055 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      93.055         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_82_17/COUT                   td                    0.083      93.138 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.138         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_82_21/Y1                     td                    0.318      93.456 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.648      96.104         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_106_44/Y3                    td                    0.408      96.512 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.967      97.479         _N119            
                                                         0.307      97.786 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      97.786         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_126_0/COUT                   td                    0.083      97.869 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.869         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.055      97.924 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      97.924         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_126_4/COUT                   td                    0.083      98.007 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.007         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      98.062 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      98.062         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_126_8/COUT                   td                    0.083      98.145 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.145         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
                                                         0.055      98.200 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000      98.200         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_126_12/COUT                  td                    0.083      98.283 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.283         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
                                                         0.055      98.338 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Cout
                                                         0.000      98.338         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [17]
 CLMA_126_16/Y3                    td                    0.315      98.653 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.497     100.150         ISP/judge_single2_inst/feature_inst/_N1483
                                                         0.307     100.457 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     100.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_98_8/Y3                      td                    0.272     100.729 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.940     101.669         _N118            
                                                         0.307     101.976 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     101.976         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_118_1/COUT                   td                    0.083     102.059 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.059         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055     102.114 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     102.114         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_118_5/COUT                   td                    0.083     102.197 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.197         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.055     102.252 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     102.252         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_118_9/COUT                   td                    0.083     102.335 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.335         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.055     102.390 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     102.390         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_118_13/COUT                  td                    0.083     102.473 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.473         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
 CLMA_118_17/Y1                    td                    0.318     102.791 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.325     104.116         ISP/judge_single2_inst/feature_inst/_N1530
                                                         0.351     104.467 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     104.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_106_24/Y3                    td                    0.272     104.739 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.747     105.486         _N117            
                                                         0.351     105.837 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     105.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_106_5/COUT                   td                    0.083     105.920 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.055     105.975 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     105.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_106_9/COUT                   td                    0.083     106.058 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
 CLMA_106_13/Y1                    td                    0.318     106.376 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        1.482     107.858         ISP/judge_single2_inst/feature_inst/_N1575
 CLMA_102_4/COUT                   td                    0.345     108.203 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.203         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     108.258 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     108.258         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_102_8/Y3                     td                    0.272     108.530 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.591     109.121         _N116            
 CLMA_90_0/Y2                      td                    0.193     109.314 f       ISP/judge_single2_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        1.810     111.124         ISP/judge_single2_inst/feature_inst/_N1618
 CLMS_114_33/COUT                  td                    0.342     111.466 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.466         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.057     111.523 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     111.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_114_37/COUT                  td                    0.083     111.606 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.606         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.057     111.663 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     111.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_114_41/Y3                    td                    0.264     111.927 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.905     113.832         _N115            
 CLMS_94_9/Y3                      td                    0.305     114.137 r       ISP/judge_single2_inst/feature_inst/N34_sel2[5]/gateop_perm/Z
                                   net (fanout=4)        1.192     115.329         ISP/judge_single2_inst/feature_inst/_N1666
 CLMS_126_29/COUT                  td                    0.128     115.457 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.057     115.514 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     115.514         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMS_126_33/COUT                  td                    0.083     115.597 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
 CLMS_126_37/Y1                    td                    0.318     115.915 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Y1
                                   net (fanout=1)        2.627     118.542         ISP/judge_single2_inst/feature_inst/_N1699
 CLMS_94_41/Y0                     td                    0.139     118.681 f       ISP/judge_single2_inst/feature_inst/N34_sel1[13]/gateop_perm/Z
                                   net (fanout=1)        1.130     119.811         ISP/judge_single2_inst/feature_inst/_N1723
 CLMA_90_24/COUT                   td                    0.262     120.073 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.073         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.055     120.128 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     120.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 120.128         Logic Levels: 125
                                                                                   Logic: 36.803ns(32.230%), Route: 77.387ns(67.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.297      20.573         video_clk        
 CLMA_90_28/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.156                          
 clock uncertainty                                      -0.150      21.006                          

 Setup time                                             -0.250      20.756                          

 Data required time                                                 20.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.756                          
 Data arrival time                                                -120.128                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -99.372                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.463       5.938         video_clk        
 CLMA_114_160/CLK                                                          r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.206       6.144 f       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        3.954      10.098         ISP/judge_single2_inst/feature_inst/a1 [4]
 APM_110_348/P[19]                 td                    2.044      12.142 f       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        3.237      15.379         ISP/judge_single2_inst/feature_inst/_N19
 CLMA_118_132/Y2                   td                    0.227      15.606 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.516      16.122         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_130_133/Y0                   td                    0.225      16.347 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.148      17.495         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_118_109/Y3                   td                    0.217      17.712 f       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.106      18.818         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.351      19.169 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      19.169         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMS_126_133/COUT                 td                    0.083      19.252 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.252         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.057      19.309 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.309         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_137/COUT                 td                    0.083      19.392 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.392         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.057      19.449 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.449         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_141/Y3                   td                    0.272      19.721 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.248      20.969         _N135            
                                                         0.307      21.276 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_88/COUT                  td                    0.083      21.359 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      21.414 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      21.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_92/COUT                  td                    0.083      21.497 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.497         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      21.552 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      21.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_96/COUT                  td                    0.083      21.635 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.635         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      21.690 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      21.690         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_100/COUT                 td                    0.083      21.773 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.773         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_114_104/Y1                   td                    0.318      22.091 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.289      23.380         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.351      23.731 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      23.731         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMS_126_117/Y3                   td                    0.272      24.003 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.622      24.625         _N134            
                                                         0.307      24.932 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      24.932         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMA_130_89/COUT                  td                    0.083      25.015 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.055      25.070 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      25.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_93/COUT                  td                    0.083      25.153 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      25.208 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      25.208         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_97/COUT                  td                    0.083      25.291 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.291         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.055      25.346 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      25.346         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_101/COUT                 td                    0.083      25.429 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.055      25.484 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      25.484         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_105/Y3                   td                    0.315      25.799 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.331      27.130         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.307      27.437 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      27.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_114_101/Y3                   td                    0.272      27.709 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.871      28.580         _N133            
                                                         0.307      28.887 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      28.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_81/COUT                  td                    0.083      28.970 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.970         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.055      29.025 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      29.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_85/COUT                  td                    0.083      29.108 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.108         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      29.163 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      29.163         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_89/COUT                  td                    0.083      29.246 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      29.301 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      29.301         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMA_106_93/Y3                    td                    0.305      29.606 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        0.822      30.428         ISP/judge_single2_inst/feature_inst/_N793
 CLMS_102_93/COUT                  td                    0.342      30.770 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.770         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.057      30.827 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      30.827         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMS_102_97/Y3                    td                    0.272      31.099 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.503      31.602         _N132            
                                                         0.307      31.909 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      31.909         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_80/COUT                  td                    0.083      31.992 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      32.047 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      32.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_84/COUT                  td                    0.083      32.130 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.130         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      32.185 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      32.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_88/COUT                  td                    0.083      32.268 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.268         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      32.323 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      32.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_92/COUT                  td                    0.083      32.406 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.406         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      32.461 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      32.461         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_96/COUT                  td                    0.083      32.544 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.544         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      32.599 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      32.599         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_100/Y3                   td                    0.305      32.904 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.323      34.227         ISP/judge_single2_inst/feature_inst/_N850
 CLMA_86_100/Y3                    td                    0.405      34.632 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.330      35.962         _N131            
                                                         0.307      36.269 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      36.269         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMS_126_85/COUT                  td                    0.083      36.352 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.352         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
 CLMS_126_89/Y1                    td                    0.318      36.670 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.949      39.619         ISP/judge_single2_inst/feature_inst/_N881
 CLMS_102_37/COUT                  td                    0.345      39.964 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.964         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [6]
                                                         0.057      40.021 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      40.021         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_102_41/COUT                  td                    0.083      40.104 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.104         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.057      40.161 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      40.161         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_102_45/Y3                    td                    0.264      40.425 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.794      42.219         _N130            
 CLMA_130_69/COUT                  td                    0.342      42.561 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      42.616 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      42.616         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_130_73/COUT                  td                    0.083      42.699 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.699         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      42.754 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      42.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_130_77/Y3                    td                    0.315      43.069 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.718      45.787         ISP/judge_single2_inst/feature_inst/_N944
                                                         0.307      46.094 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      46.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_90_88/Y3                     td                    0.272      46.366 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.110      47.476         _N129            
 CLMA_130_72/COUT                  td                    0.345      47.821 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.821         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [3]
                                                         0.055      47.876 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      47.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_130_76/COUT                  td                    0.083      47.959 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.959         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      48.014 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      48.014         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_130_80/Y3                    td                    0.315      48.329 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.703      50.032         ISP/judge_single2_inst/feature_inst/_N985
                                                         0.307      50.339 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      50.339         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMS_102_105/COUT                 td                    0.083      50.422 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.422         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.057      50.479 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      50.479         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_102_109/Y3                   td                    0.264      50.743 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.102      51.845         _N128            
                                                         0.307      52.152 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      52.152         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_118_68/COUT                  td                    0.083      52.235 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.235         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      52.290 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      52.290         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_118_72/COUT                  td                    0.083      52.373 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      52.428 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      52.428         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_118_76/COUT                  td                    0.083      52.511 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.055      52.566 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      52.566         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMA_118_80/COUT                  td                    0.083      52.649 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.055      52.704 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      52.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMA_118_84/COUT                  td                    0.083      52.787 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [19]
 CLMA_118_88/Y1                    td                    0.318      53.105 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.237      54.342         ISP/judge_single2_inst/feature_inst/_N1044
 CLMA_114_80/Y3                    td                    0.408      54.750 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.519      56.269         _N127            
                                                         0.307      56.576 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      56.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_50_64/COUT                   td                    0.083      56.659 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.659         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      56.714 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      56.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_68/COUT                   td                    0.083      56.797 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.797         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      56.852 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      56.852         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_72/COUT                   td                    0.083      56.935 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.935         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.055      56.990 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      56.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_50_76/Y3                     td                    0.315      57.305 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.764      60.069         ISP/judge_single2_inst/feature_inst/_N1087
 CLMA_102_44/COUT                  td                    0.342      60.411 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.411         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      60.466 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      60.466         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_102_48/Y3                    td                    0.272      60.738 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.600      61.338         _N126            
                                                         0.307      61.645 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      61.645         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMS_94_57/COUT                   td                    0.083      61.728 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.728         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.057      61.785 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      61.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMS_94_65/COUT                   td                    0.083      61.868 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.868         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.057      61.925 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      61.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMS_94_69/COUT                   td                    0.083      62.008 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.008         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.057      62.065 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      62.065         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMS_94_73/COUT                   td                    0.083      62.148 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.148         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.057      62.205 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      62.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMS_94_77/COUT                   td                    0.083      62.288 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.288         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMS_94_81/Y1                     td                    0.318      62.606 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.583      64.189         ISP/judge_single2_inst/feature_inst/_N1142
 CLMA_106_57/Y3                    td                    0.408      64.597 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.973      65.570         _N125            
                                                         0.307      65.877 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      65.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_130_40/COUT                  td                    0.083      65.960 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.960         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.055      66.015 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      66.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_130_44/Y3                    td                    0.315      66.330 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        2.000      68.330         ISP/judge_single2_inst/feature_inst/_N1177
 CLMS_102_25/COUT                  td                    0.342      68.672 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.672         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [6]
                                                         0.057      68.729 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      68.729         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMS_102_29/COUT                  td                    0.083      68.812 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.812         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.057      68.869 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      68.869         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMS_102_33/Y3                    td                    0.272      69.141 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.231      70.372         _N124            
                                                         0.351      70.723 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      70.723         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMS_78_53/COUT                   td                    0.083      70.806 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMS_78_57/Y1                     td                    0.318      71.124 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.439      73.563         ISP/judge_single2_inst/feature_inst/_N1236
                                                         0.351      73.914 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      73.914         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_114_77/Y3                    td                    0.264      74.178 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.500      75.678         _N123            
 CLMA_130_5/COUT                   td                    0.342      76.020 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.020         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.055      76.075 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      76.075         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMA_130_9/COUT                   td                    0.083      76.158 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.158         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.055      76.213 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      76.213         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMA_130_13/COUT                  td                    0.083      76.296 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.296         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.055      76.351 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      76.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMA_130_17/COUT                  td                    0.083      76.434 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [19]
                                                         0.055      76.489 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_20/gateop_A2/Cout
                                                         0.000      76.489         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [21]
 CLMA_130_21/Y2                    td                    0.173      76.662 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        3.348      80.010         ISP/judge_single2_inst/feature_inst/_N1290
 CLMA_78_48/Y3                     td                    0.324      80.334 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.412      81.746         _N122            
                                                         0.307      82.053 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      82.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_130_0/COUT                   td                    0.083      82.136 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.136         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      82.191 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      82.191         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_130_4/COUT                   td                    0.083      82.274 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.274         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      82.329 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      82.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_130_8/COUT                   td                    0.083      82.412 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.412         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
 CLMA_130_12/Y1                    td                    0.318      82.730 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.749      84.479         ISP/judge_single2_inst/feature_inst/_N1330
 CLMA_106_41/COUT                  td                    0.345      84.824 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      84.879 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      84.879         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_106_45/Y3                    td                    0.264      85.143 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.106      86.249         _N121            
                                                         0.307      86.556 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      86.556         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMS_126_1/COUT                   td                    0.083      86.639 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.639         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      86.696 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      86.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMS_126_5/COUT                   td                    0.083      86.779 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      86.836 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      86.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_9/COUT                   td                    0.083      86.919 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.919         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
 CLMS_126_13/Y1                    td                    0.318      87.237 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.815      90.052         ISP/judge_single2_inst/feature_inst/_N1379
 CLMA_98_73/COUT                   td                    0.345      90.397 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.397         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.055      90.452 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      90.452         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_98_77/Y3                     td                    0.264      90.716 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.574      92.290         _N120            
                                                         0.351      92.641 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      92.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_82_5/COUT                    td                    0.083      92.724 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      92.779 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      92.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_82_9/COUT                    td                    0.083      92.862 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.862         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      92.917 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      92.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_82_13/COUT                   td                    0.083      93.000 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      93.055 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      93.055         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_82_17/COUT                   td                    0.083      93.138 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.138         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_82_21/Y1                     td                    0.318      93.456 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.648      96.104         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_106_44/Y3                    td                    0.408      96.512 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.967      97.479         _N119            
                                                         0.307      97.786 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      97.786         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_126_0/COUT                   td                    0.083      97.869 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.869         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.055      97.924 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      97.924         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_126_4/COUT                   td                    0.083      98.007 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.007         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      98.062 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      98.062         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_126_8/COUT                   td                    0.083      98.145 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.145         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
                                                         0.055      98.200 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000      98.200         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_126_12/COUT                  td                    0.083      98.283 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.283         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
                                                         0.055      98.338 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Cout
                                                         0.000      98.338         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [17]
 CLMA_126_16/Y3                    td                    0.315      98.653 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.497     100.150         ISP/judge_single2_inst/feature_inst/_N1483
                                                         0.307     100.457 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     100.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_98_8/Y3                      td                    0.272     100.729 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.940     101.669         _N118            
                                                         0.307     101.976 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     101.976         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_118_1/COUT                   td                    0.083     102.059 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.059         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055     102.114 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     102.114         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_118_5/COUT                   td                    0.083     102.197 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.197         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.055     102.252 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     102.252         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_118_9/COUT                   td                    0.083     102.335 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.335         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.055     102.390 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     102.390         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_118_13/COUT                  td                    0.083     102.473 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.473         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
 CLMA_118_17/Y1                    td                    0.318     102.791 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.325     104.116         ISP/judge_single2_inst/feature_inst/_N1530
                                                         0.351     104.467 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     104.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_106_24/Y3                    td                    0.272     104.739 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.747     105.486         _N117            
                                                         0.351     105.837 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     105.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_106_5/COUT                   td                    0.083     105.920 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.055     105.975 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     105.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_106_9/COUT                   td                    0.083     106.058 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
 CLMA_106_13/Y1                    td                    0.318     106.376 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        1.482     107.858         ISP/judge_single2_inst/feature_inst/_N1575
 CLMA_102_4/COUT                   td                    0.345     108.203 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.203         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     108.258 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     108.258         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_102_8/Y3                     td                    0.272     108.530 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.591     109.121         _N116            
 CLMA_90_0/Y2                      td                    0.193     109.314 f       ISP/judge_single2_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        1.810     111.124         ISP/judge_single2_inst/feature_inst/_N1618
 CLMS_114_33/COUT                  td                    0.342     111.466 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.466         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.057     111.523 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     111.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_114_37/COUT                  td                    0.083     111.606 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.606         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.057     111.663 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     111.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_114_41/Y3                    td                    0.264     111.927 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.905     113.832         _N115            
 CLMS_94_9/Y3                      td                    0.305     114.137 r       ISP/judge_single2_inst/feature_inst/N34_sel2[5]/gateop_perm/Z
                                   net (fanout=4)        1.192     115.329         ISP/judge_single2_inst/feature_inst/_N1666
 CLMS_126_29/COUT                  td                    0.128     115.457 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.057     115.514 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     115.514         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMS_126_33/COUT                  td                    0.083     115.597 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.057     115.654 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     115.654         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMS_126_37/COUT                  td                    0.083     115.737 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.737         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.057     115.794 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     115.794         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMS_126_41/COUT                  td                    0.083     115.877 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [20]
 CLMS_126_45/Y0                    td                    0.173     116.050 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Y0
                                   net (fanout=1)        1.423     117.473         ISP/judge_single2_inst/feature_inst/_N1706
 CLMA_98_44/Y1                     td                    0.217     117.690 f       ISP/judge_single2_inst/feature_inst/N34_sel1[20]/gateop_perm/Z
                                   net (fanout=1)        1.035     118.725         ISP/judge_single2_inst/feature_inst/_N1730
 CLMA_90_28/C3                                                             f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03

 Data arrival time                                                 118.725         Logic Levels: 126
                                                                                   Logic: 36.699ns(32.538%), Route: 76.088ns(67.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.297      20.573         video_clk        
 CLMA_90_28/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.156                          
 clock uncertainty                                      -0.150      21.006                          

 Setup time                                             -0.208      20.798                          

 Data required time                                                 20.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.798                          
 Data arrival time                                                -118.725                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -97.927                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.463       5.938         video_clk        
 CLMA_114_160/CLK                                                          r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.206       6.144 f       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        3.954      10.098         ISP/judge_single2_inst/feature_inst/a1 [4]
 APM_110_348/P[19]                 td                    2.044      12.142 f       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        3.237      15.379         ISP/judge_single2_inst/feature_inst/_N19
 CLMA_118_132/Y2                   td                    0.227      15.606 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.516      16.122         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_130_133/Y0                   td                    0.225      16.347 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.148      17.495         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_118_109/Y3                   td                    0.217      17.712 f       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.106      18.818         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.351      19.169 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      19.169         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMS_126_133/COUT                 td                    0.083      19.252 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.252         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.057      19.309 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.309         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_137/COUT                 td                    0.083      19.392 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.392         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.057      19.449 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.449         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_141/Y3                   td                    0.272      19.721 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.248      20.969         _N135            
                                                         0.307      21.276 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_88/COUT                  td                    0.083      21.359 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      21.414 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      21.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_92/COUT                  td                    0.083      21.497 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.497         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      21.552 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      21.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_96/COUT                  td                    0.083      21.635 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.635         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      21.690 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      21.690         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_100/COUT                 td                    0.083      21.773 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.773         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_114_104/Y1                   td                    0.318      22.091 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.289      23.380         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.351      23.731 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      23.731         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMS_126_117/Y3                   td                    0.272      24.003 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.622      24.625         _N134            
                                                         0.307      24.932 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      24.932         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMA_130_89/COUT                  td                    0.083      25.015 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.055      25.070 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      25.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_93/COUT                  td                    0.083      25.153 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      25.208 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      25.208         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_97/COUT                  td                    0.083      25.291 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.291         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.055      25.346 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      25.346         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_101/COUT                 td                    0.083      25.429 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.055      25.484 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      25.484         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_105/Y3                   td                    0.315      25.799 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.331      27.130         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.307      27.437 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      27.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_114_101/Y3                   td                    0.272      27.709 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.871      28.580         _N133            
                                                         0.307      28.887 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      28.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_81/COUT                  td                    0.083      28.970 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.970         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.055      29.025 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      29.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_85/COUT                  td                    0.083      29.108 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.108         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      29.163 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      29.163         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_89/COUT                  td                    0.083      29.246 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      29.301 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      29.301         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMA_106_93/Y3                    td                    0.305      29.606 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        0.822      30.428         ISP/judge_single2_inst/feature_inst/_N793
 CLMS_102_93/COUT                  td                    0.342      30.770 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.770         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.057      30.827 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      30.827         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMS_102_97/Y3                    td                    0.272      31.099 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.503      31.602         _N132            
                                                         0.307      31.909 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      31.909         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_80/COUT                  td                    0.083      31.992 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      32.047 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      32.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_84/COUT                  td                    0.083      32.130 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.130         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      32.185 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      32.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_88/COUT                  td                    0.083      32.268 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.268         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      32.323 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      32.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_92/COUT                  td                    0.083      32.406 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.406         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      32.461 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      32.461         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_96/COUT                  td                    0.083      32.544 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.544         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      32.599 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      32.599         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_100/Y3                   td                    0.305      32.904 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.323      34.227         ISP/judge_single2_inst/feature_inst/_N850
 CLMA_86_100/Y3                    td                    0.405      34.632 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.330      35.962         _N131            
                                                         0.307      36.269 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      36.269         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMS_126_85/COUT                  td                    0.083      36.352 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.352         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
 CLMS_126_89/Y1                    td                    0.318      36.670 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.949      39.619         ISP/judge_single2_inst/feature_inst/_N881
 CLMS_102_37/COUT                  td                    0.345      39.964 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.964         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [6]
                                                         0.057      40.021 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      40.021         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_102_41/COUT                  td                    0.083      40.104 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.104         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.057      40.161 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      40.161         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_102_45/Y3                    td                    0.264      40.425 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.794      42.219         _N130            
 CLMA_130_69/COUT                  td                    0.342      42.561 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      42.616 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      42.616         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_130_73/COUT                  td                    0.083      42.699 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.699         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      42.754 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      42.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_130_77/Y3                    td                    0.315      43.069 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.718      45.787         ISP/judge_single2_inst/feature_inst/_N944
                                                         0.307      46.094 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      46.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_90_88/Y3                     td                    0.272      46.366 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.110      47.476         _N129            
 CLMA_130_72/COUT                  td                    0.345      47.821 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.821         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [3]
                                                         0.055      47.876 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      47.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_130_76/COUT                  td                    0.083      47.959 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.959         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      48.014 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      48.014         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_130_80/Y3                    td                    0.315      48.329 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.703      50.032         ISP/judge_single2_inst/feature_inst/_N985
                                                         0.307      50.339 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      50.339         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMS_102_105/COUT                 td                    0.083      50.422 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.422         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.057      50.479 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      50.479         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_102_109/Y3                   td                    0.264      50.743 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.102      51.845         _N128            
                                                         0.307      52.152 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      52.152         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_118_68/COUT                  td                    0.083      52.235 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.235         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      52.290 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      52.290         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_118_72/COUT                  td                    0.083      52.373 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      52.428 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      52.428         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_118_76/COUT                  td                    0.083      52.511 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.055      52.566 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      52.566         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMA_118_80/COUT                  td                    0.083      52.649 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.055      52.704 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      52.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMA_118_84/COUT                  td                    0.083      52.787 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [19]
 CLMA_118_88/Y1                    td                    0.318      53.105 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.237      54.342         ISP/judge_single2_inst/feature_inst/_N1044
 CLMA_114_80/Y3                    td                    0.408      54.750 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.519      56.269         _N127            
                                                         0.307      56.576 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      56.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_50_64/COUT                   td                    0.083      56.659 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.659         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      56.714 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      56.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_68/COUT                   td                    0.083      56.797 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.797         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      56.852 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      56.852         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_72/COUT                   td                    0.083      56.935 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.935         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.055      56.990 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      56.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_50_76/Y3                     td                    0.315      57.305 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.764      60.069         ISP/judge_single2_inst/feature_inst/_N1087
 CLMA_102_44/COUT                  td                    0.342      60.411 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.411         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      60.466 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      60.466         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_102_48/Y3                    td                    0.272      60.738 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.600      61.338         _N126            
                                                         0.307      61.645 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      61.645         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMS_94_57/COUT                   td                    0.083      61.728 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.728         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.057      61.785 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      61.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMS_94_65/COUT                   td                    0.083      61.868 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.868         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.057      61.925 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      61.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMS_94_69/COUT                   td                    0.083      62.008 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.008         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.057      62.065 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      62.065         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMS_94_73/COUT                   td                    0.083      62.148 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.148         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.057      62.205 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      62.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMS_94_77/COUT                   td                    0.083      62.288 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.288         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMS_94_81/Y1                     td                    0.318      62.606 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.583      64.189         ISP/judge_single2_inst/feature_inst/_N1142
 CLMA_106_57/Y3                    td                    0.408      64.597 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.973      65.570         _N125            
                                                         0.307      65.877 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      65.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_130_40/COUT                  td                    0.083      65.960 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.960         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.055      66.015 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      66.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_130_44/Y3                    td                    0.315      66.330 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        2.000      68.330         ISP/judge_single2_inst/feature_inst/_N1177
 CLMS_102_25/COUT                  td                    0.342      68.672 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.672         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [6]
                                                         0.057      68.729 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      68.729         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMS_102_29/COUT                  td                    0.083      68.812 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.812         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.057      68.869 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      68.869         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMS_102_33/Y3                    td                    0.272      69.141 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.231      70.372         _N124            
                                                         0.351      70.723 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      70.723         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMS_78_53/COUT                   td                    0.083      70.806 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMS_78_57/Y1                     td                    0.318      71.124 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.439      73.563         ISP/judge_single2_inst/feature_inst/_N1236
                                                         0.351      73.914 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      73.914         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_114_77/Y3                    td                    0.264      74.178 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.500      75.678         _N123            
 CLMA_130_5/COUT                   td                    0.342      76.020 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.020         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.055      76.075 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      76.075         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMA_130_9/COUT                   td                    0.083      76.158 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.158         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.055      76.213 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      76.213         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMA_130_13/COUT                  td                    0.083      76.296 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.296         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.055      76.351 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      76.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMA_130_17/COUT                  td                    0.083      76.434 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [19]
                                                         0.055      76.489 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_20/gateop_A2/Cout
                                                         0.000      76.489         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [21]
 CLMA_130_21/Y2                    td                    0.173      76.662 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        3.348      80.010         ISP/judge_single2_inst/feature_inst/_N1290
 CLMA_78_48/Y3                     td                    0.324      80.334 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.412      81.746         _N122            
                                                         0.307      82.053 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      82.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_130_0/COUT                   td                    0.083      82.136 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.136         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      82.191 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      82.191         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_130_4/COUT                   td                    0.083      82.274 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.274         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      82.329 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      82.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_130_8/COUT                   td                    0.083      82.412 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.412         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
 CLMA_130_12/Y1                    td                    0.318      82.730 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.749      84.479         ISP/judge_single2_inst/feature_inst/_N1330
 CLMA_106_41/COUT                  td                    0.345      84.824 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      84.879 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      84.879         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_106_45/Y3                    td                    0.264      85.143 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.106      86.249         _N121            
                                                         0.307      86.556 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      86.556         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMS_126_1/COUT                   td                    0.083      86.639 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.639         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      86.696 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      86.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMS_126_5/COUT                   td                    0.083      86.779 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      86.836 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      86.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_9/COUT                   td                    0.083      86.919 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.919         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
 CLMS_126_13/Y1                    td                    0.318      87.237 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.815      90.052         ISP/judge_single2_inst/feature_inst/_N1379
 CLMA_98_73/COUT                   td                    0.345      90.397 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.397         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.055      90.452 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      90.452         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_98_77/Y3                     td                    0.264      90.716 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.574      92.290         _N120            
                                                         0.351      92.641 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      92.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_82_5/COUT                    td                    0.083      92.724 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      92.779 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      92.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_82_9/COUT                    td                    0.083      92.862 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.862         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      92.917 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      92.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_82_13/COUT                   td                    0.083      93.000 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      93.055 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      93.055         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_82_17/COUT                   td                    0.083      93.138 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.138         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_82_21/Y1                     td                    0.318      93.456 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.648      96.104         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_106_44/Y3                    td                    0.408      96.512 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.967      97.479         _N119            
                                                         0.307      97.786 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      97.786         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_126_0/COUT                   td                    0.083      97.869 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.869         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.055      97.924 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      97.924         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_126_4/COUT                   td                    0.083      98.007 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.007         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      98.062 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      98.062         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_126_8/COUT                   td                    0.083      98.145 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.145         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
                                                         0.055      98.200 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000      98.200         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_126_12/COUT                  td                    0.083      98.283 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.283         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
                                                         0.055      98.338 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Cout
                                                         0.000      98.338         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [17]
 CLMA_126_16/Y3                    td                    0.315      98.653 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.497     100.150         ISP/judge_single2_inst/feature_inst/_N1483
                                                         0.307     100.457 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     100.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_98_8/Y3                      td                    0.272     100.729 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.940     101.669         _N118            
                                                         0.307     101.976 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     101.976         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_118_1/COUT                   td                    0.083     102.059 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.059         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055     102.114 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     102.114         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_118_5/COUT                   td                    0.083     102.197 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.197         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.055     102.252 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     102.252         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_118_9/COUT                   td                    0.083     102.335 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.335         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.055     102.390 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     102.390         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_118_13/COUT                  td                    0.083     102.473 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.473         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
 CLMA_118_17/Y1                    td                    0.318     102.791 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.325     104.116         ISP/judge_single2_inst/feature_inst/_N1530
                                                         0.351     104.467 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     104.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_106_24/Y3                    td                    0.272     104.739 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.747     105.486         _N117            
                                                         0.351     105.837 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     105.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_106_5/COUT                   td                    0.083     105.920 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.055     105.975 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     105.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_106_9/COUT                   td                    0.083     106.058 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
 CLMA_106_13/Y1                    td                    0.318     106.376 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        1.482     107.858         ISP/judge_single2_inst/feature_inst/_N1575
 CLMA_102_4/COUT                   td                    0.345     108.203 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.203         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     108.258 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     108.258         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_102_8/Y3                     td                    0.272     108.530 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.591     109.121         _N116            
 CLMA_90_0/Y2                      td                    0.193     109.314 f       ISP/judge_single2_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        1.810     111.124         ISP/judge_single2_inst/feature_inst/_N1618
 CLMS_114_33/COUT                  td                    0.342     111.466 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.466         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.057     111.523 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     111.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_114_37/COUT                  td                    0.083     111.606 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.606         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.057     111.663 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     111.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_114_41/Y3                    td                    0.264     111.927 f       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.905     113.832         _N115            
 CLMS_94_9/Y3                      td                    0.305     114.137 r       ISP/judge_single2_inst/feature_inst/N34_sel2[5]/gateop_perm/Z
                                   net (fanout=4)        1.192     115.329         ISP/judge_single2_inst/feature_inst/_N1666
 CLMS_126_29/COUT                  td                    0.128     115.457 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.057     115.514 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     115.514         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMS_126_33/COUT                  td                    0.083     115.597 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.057     115.654 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     115.654         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMS_126_37/COUT                  td                    0.083     115.737 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.737         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.057     115.794 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     115.794         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMS_126_41/COUT                  td                    0.083     115.877 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [20]
 CLMS_126_45/Y1                    td                    0.305     116.182 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Y1
                                   net (fanout=1)        0.679     116.861         ISP/judge_single2_inst/feature_inst/_N1707
 CLMS_114_49/Y3                    td                    0.302     117.163 r       ISP/judge_single2_inst/feature_inst/N34_sel1[21]/gateop_perm/Z
                                   net (fanout=1)        0.769     117.932         ISP/judge_single2_inst/feature_inst/_N1731
 CLMA_90_28/D1                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11

 Data arrival time                                                 117.932         Logic Levels: 126
                                                                                   Logic: 36.916ns(32.962%), Route: 75.078ns(67.038%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.297      20.573         video_clk        
 CLMA_90_28/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.156                          
 clock uncertainty                                      -0.150      21.006                          

 Setup time                                             -0.241      20.765                          

 Data required time                                                 20.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.765                          
 Data arrival time                                                -117.932                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -97.167                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s1[14]/opit_0_inv/CLK
Endpoint    : ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s0[14]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  5.204
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.312       5.204         video_clk        
 CLMA_126_120/CLK                                                          r       ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s1[14]/opit_0_inv/CLK

 CLMA_126_120/Q2                   tco                   0.198       5.402 r       ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s1[14]/opit_0_inv/Q
                                   net (fanout=1)        0.159       5.561         ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s1 [14]
 CLMA_126_128/M1                                                           r       ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s0[14]/opit_0_inv/D

 Data arrival time                                                   5.561         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.462%), Route: 0.159ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.504       5.979         video_clk        
 CLMA_126_128/CLK                                                          r       ISP/judge_single2_inst/handle_inst/area_colour_10_inst/s0[14]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.396                          
 clock uncertainty                                       0.000       5.396                          

 Hold time                                              -0.003       5.393                          

 Data required time                                                  5.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.393                          
 Data arrival time                                                  -5.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1[3]/opit_0_inv/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s0[3]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.222
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.330       5.222         video_clk        
 CLMS_46_249/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1[3]/opit_0_inv/CLK

 CLMS_46_249/Q3                    tco                   0.198       5.420 r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.154       5.574         ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1 [3]
 CLMS_46_245/M3                                                            r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s0[3]/opit_0_inv/D

 Data arrival time                                                   5.574         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.250%), Route: 0.154ns(43.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.505       5.980         video_clk        
 CLMS_46_245/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s0[3]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.397                          
 clock uncertainty                                       0.000       5.397                          

 Hold time                                              -0.003       5.394                          

 Data required time                                                  5.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.394                          
 Data arrival time                                                  -5.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/handle_inst/area_colour_3_inst/s[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single0_inst/handle_inst/area_colour_3_inst/s1[0]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.987
  Launch Clock Delay      :  5.224
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.332       5.224         video_clk        
 CLMA_106_253/CLK                                                          r       ISP/judge_single0_inst/handle_inst/area_colour_3_inst/s[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_253/Q0                   tco                   0.198       5.422 r       ISP/judge_single0_inst/handle_inst/area_colour_3_inst/s[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.163       5.585         ISP/judge_single0_inst/handle_inst/area_colour_3_inst/s [0]
 CLMA_106_244/M0                                                           r       ISP/judge_single0_inst/handle_inst/area_colour_3_inst/s1[0]/opit_0_inv/D

 Data arrival time                                                   5.585         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.848%), Route: 0.163ns(45.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.512       5.987         video_clk        
 CLMA_106_244/CLK                                                          r       ISP/judge_single0_inst/handle_inst/area_colour_3_inst/s1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.404                          
 clock uncertainty                                       0.000       5.404                          

 Hold time                                              -0.003       5.401                          

 Data required time                                                  5.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.401                          
 Data arrival time                                                  -5.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19034.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483   19035.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.206   19036.168 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.520   19037.688         frame_read_write_m0/read_fifo_aclr
 DRM_62_64/RSTB[0]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19037.688         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.935%), Route: 1.520ns(88.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.267   19035.167         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.583                          
 clock uncertainty                                      -0.150   19035.433                          

 Setup time                                             -0.016   19035.417                          

 Data required time                                              19035.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.417                          
 Data arrival time                                              -19037.688                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.271                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19034.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483   19035.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.209   19036.171 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.833   19037.004         frame_read_write_m0/read_fifo_aclr
 DRM_34_104/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19037.004         Logic Levels: 0  
                                                                                   Logic: 0.209ns(20.058%), Route: 0.833ns(79.942%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.302   19035.202         video_clk        
 DRM_34_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.618                          
 clock uncertainty                                      -0.150   19035.468                          

 Setup time                                             -0.021   19035.447                          

 Data required time                                              19035.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.447                          
 Data arrival time                                              -19037.004                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.557                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19034.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483   19035.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q0                    tco                   0.209   19036.171 r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.362   19036.533         read_req_ack     
 CLMS_26_157/A4                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                               19036.533         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.602%), Route: 0.362ns(63.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.282   19035.182         video_clk        
 CLMS_26_157/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.598                          
 clock uncertainty                                      -0.150   19035.448                          

 Setup time                                             -0.071   19035.377                          

 Data required time                                              19035.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.377                          
 Data arrival time                                              -19036.533                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.156                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.953
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19233.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286   19235.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q0                    tco                   0.197   19235.378 f       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.248   19235.626         read_req_ack     
 CLMS_26_157/A4                                                            f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                               19235.626         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.478   19235.953         video_clk        
 CLMS_26_157/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.537                          
 clock uncertainty                                       0.150   19235.687                          

 Hold time                                              -0.055   19235.632                          

 Data required time                                              19235.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.632                          
 Data arrival time                                              -19235.626                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.006                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.974
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19233.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286   19235.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.198   19235.379 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.684   19236.063         frame_read_write_m0/read_fifo_aclr
 DRM_34_104/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19236.063         Logic Levels: 0  
                                                                                   Logic: 0.198ns(22.449%), Route: 0.684ns(77.551%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.499   19235.974         video_clk        
 DRM_34_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416   19235.558                          
 clock uncertainty                                       0.150   19235.708                          

 Hold time                                               0.006   19235.714                          

 Data required time                                              19235.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.714                          
 Data arrival time                                              -19236.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.938
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19233.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286   19235.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.198   19235.379 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.210   19236.589         frame_read_write_m0/read_fifo_aclr
 DRM_62_64/RSTB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19236.589         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.063%), Route: 1.210ns(85.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.463   19235.938         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416   19235.522                          
 clock uncertainty                                       0.150   19235.672                          

 Hold time                                               0.006   19235.678                          

 Data required time                                              19235.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.678                          
 Data arrival time                                              -19236.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.911                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.474       5.953         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_10_196/Q1                    tco                   0.209       6.162 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.599       6.761         frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5]
 CLMS_10_189/Y0                    td                    0.226       6.987 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.492       7.479         frame_read_write_m0/frame_fifo_read_m0/_N10595
 CLMS_10_213/Y3                    td                    0.305       7.784 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/Z
                                   net (fanout=1)        0.358       8.142         frame_read_write_m0/frame_fifo_read_m0/_N21511
 CLMS_10_217/Y1                    td                    0.143       8.285 f       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/Z
                                   net (fanout=3)        1.057       9.342         frame_read_write_m0/frame_fifo_read_m0/N61
 CLMA_26_148/Y3                    td                    0.305       9.647 r       frame_read_write_m0/frame_fifo_read_m0/N163_4_5/gateop_perm/Z
                                   net (fanout=5)        0.569      10.216         frame_read_write_m0/frame_fifo_read_m0/N163
 CLMA_30_169/CE                                                            r       frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.216         Logic Levels: 4  
                                                                                   Logic: 1.188ns(27.868%), Route: 3.075ns(72.132%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.264      15.159         ntclkbufg_0      
 CLMA_30_169/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.742      15.901                          
 clock uncertainty                                      -0.150      15.751                          

 Setup time                                             -0.223      15.528                          

 Data required time                                                 15.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.528                          
 Data arrival time                                                 -10.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.312                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.173
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.474       5.953         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_10_196/Q1                    tco                   0.209       6.162 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.599       6.761         frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5]
 CLMS_10_189/Y0                    td                    0.226       6.987 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.492       7.479         frame_read_write_m0/frame_fifo_read_m0/_N10595
 CLMS_10_213/Y3                    td                    0.305       7.784 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/Z
                                   net (fanout=1)        0.358       8.142         frame_read_write_m0/frame_fifo_read_m0/_N21511
 CLMS_10_217/Y1                    td                    0.143       8.285 f       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/Z
                                   net (fanout=3)        1.057       9.342         frame_read_write_m0/frame_fifo_read_m0/N61
 CLMA_26_148/Y3                    td                    0.305       9.647 r       frame_read_write_m0/frame_fifo_read_m0/N163_4_5/gateop_perm/Z
                                   net (fanout=5)        0.435      10.082         frame_read_write_m0/frame_fifo_read_m0/N163
 CLMA_30_156/CE                                                            r       frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.082         Logic Levels: 4  
                                                                                   Logic: 1.188ns(28.772%), Route: 2.941ns(71.228%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.278      15.173         ntclkbufg_0      
 CLMA_30_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.742      15.915                          
 clock uncertainty                                      -0.150      15.765                          

 Setup time                                             -0.223      15.542                          

 Data required time                                                 15.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.542                          
 Data arrival time                                                 -10.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.460                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.195
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.474       5.953         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_10_196/Q1                    tco                   0.209       6.162 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.599       6.761         frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5]
 CLMS_10_189/Y0                    td                    0.226       6.987 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.492       7.479         frame_read_write_m0/frame_fifo_read_m0/_N10595
 CLMS_10_213/Y3                    td                    0.305       7.784 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/Z
                                   net (fanout=1)        0.358       8.142         frame_read_write_m0/frame_fifo_read_m0/_N21511
 CLMS_10_217/Y1                    td                    0.143       8.285 f       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/Z
                                   net (fanout=3)        1.057       9.342         frame_read_write_m0/frame_fifo_read_m0/N61
 CLMA_26_148/Y3                    td                    0.305       9.647 r       frame_read_write_m0/frame_fifo_read_m0/N163_4_5/gateop_perm/Z
                                   net (fanout=5)        0.318       9.965         frame_read_write_m0/frame_fifo_read_m0/N163
 CLMS_26_141/CE                                                            r       frame_read_write_m0/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.965         Logic Levels: 4  
                                                                                   Logic: 1.188ns(29.611%), Route: 2.824ns(70.389%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.300      15.195         ntclkbufg_0      
 CLMS_26_141/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.742      15.937                          
 clock uncertainty                                      -0.150      15.787                          

 Setup time                                             -0.223      15.564                          

 Data required time                                                 15.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.564                          
 Data arrival time                                                  -9.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.599                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  -0.780

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.308       5.203         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK

 CLMA_38_124/Q2                    tco                   0.197       5.400 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.138       5.538         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_38_124/AD                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.505       5.984         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.780       5.204                          
 clock uncertainty                                       0.000       5.204                          

 Hold time                                               0.028       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                  -5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.982
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.306       5.201         ntclkbufg_0      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK

 CLMA_30_112/Q3                    tco                   0.198       5.399 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/Q
                                   net (fanout=1)        0.139       5.538         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [7]
 CLMA_30_113/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.503       5.982         ntclkbufg_0      
 CLMA_30_113/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -0.754       5.228                          
 clock uncertainty                                       0.000       5.228                          

 Hold time                                              -0.003       5.225                          

 Data required time                                                  5.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.225                          
 Data arrival time                                                  -5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.962
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286       5.181         ntclkbufg_0      
 CLMA_26_152/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK

 CLMA_26_152/Q0                    tco                   0.198       5.379 r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/Q
                                   net (fanout=1)        0.141       5.520         frame_read_write_m0/frame_fifo_read_m0/read_req_d0
 CLMS_26_153/M2                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483       5.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.754       5.208                          
 clock uncertainty                                       0.000       5.208                          

 Hold time                                              -0.003       5.205                          

 Data required time                                                  5.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.205                          
 Data arrival time                                                  -5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.925
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.450     205.917         video_clk        
 CLMA_38_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_38_72/Q0                     tco                   0.206     206.123 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.755     206.878         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_30_112/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                 206.878         Logic Levels: 0  
                                                                                   Logic: 0.206ns(21.436%), Route: 0.755ns(78.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     203.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.306     205.201         ntclkbufg_0      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.416     205.617                          
 clock uncertainty                                      -0.150     205.467                          

 Setup time                                             -0.035     205.432                          

 Data required time                                                205.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.432                          
 Data arrival time                                                -206.878                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.446                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.975
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.500     205.967         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_46_116/Q0                    tco                   0.206     206.173 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.576     206.749         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_38_124/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                 206.749         Logic Levels: 0  
                                                                                   Logic: 0.206ns(26.343%), Route: 0.576ns(73.657%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     203.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.308     205.203         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.416     205.619                          
 clock uncertainty                                      -0.150     205.469                          

 Setup time                                             -0.035     205.434                          

 Data required time                                                205.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.434                          
 Data arrival time                                                -206.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.315                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.501     205.968         video_clk        
 CLMA_42_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_42_124/Q0                    tco                   0.206     206.174 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.503     206.677         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_38_124/M3                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                 206.677         Logic Levels: 0  
                                                                                   Logic: 0.206ns(29.055%), Route: 0.503ns(70.945%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     203.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.308     205.203         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.416     205.619                          
 clock uncertainty                                      -0.150     205.469                          

 Setup time                                             -0.035     205.434                          

 Data required time                                                205.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.434                          
 Data arrival time                                                -206.677                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.243                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.971
  Launch Clock Delay      :  5.183
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.291       5.183         video_clk        
 CLMS_26_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_26_97/Q0                     tco                   0.198       5.381 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.159       5.540         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_26_101/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   5.540         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.462%), Route: 0.159ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.492       5.971         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416       5.555                          
 clock uncertainty                                       0.150       5.705                          

 Hold time                                              -0.003       5.702                          

 Data required time                                                  5.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.702                          
 Data arrival time                                                  -5.540                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.162                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.290       5.182         video_clk        
 CLMA_38_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_38_104/Q2                    tco                   0.198       5.380 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.354       5.734         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_38_124/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   5.734         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.870%), Route: 0.354ns(64.130%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.505       5.984         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.416       5.568                          
 clock uncertainty                                       0.150       5.718                          

 Hold time                                              -0.003       5.715                          

 Data required time                                                  5.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.715                          
 Data arrival time                                                  -5.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.019                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.378  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.967
  Launch Clock Delay      :  5.173
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.281       5.173         video_clk        
 CLMA_38_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_38_96/Q0                     tco                   0.198       5.371 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.347       5.718         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_42_109/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   5.718         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.330%), Route: 0.347ns(63.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.488       5.967         ntclkbufg_0      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.416       5.551                          
 clock uncertainty                                       0.150       5.701                          

 Hold time                                              -0.003       5.698                          

 Data required time                                                  5.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.698                          
 Data arrival time                                                  -5.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.965
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       5.965         ntclkbufg_1      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_30_101/Q3                    tco                   0.209       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.661       6.835         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_89/Y1                     td                    0.302       7.137 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.477       7.614         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N21795
 CLMA_38_92/Y2                     td                    0.132       7.746 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.469       8.215         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_38_104/Y3                    td                    0.135       8.350 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       1.246       9.596         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N18303
 CLMA_26_36/Y2                     td                    0.227       9.823 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        0.791      10.614         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  10.614         Logic Levels: 4  
                                                                                   Logic: 1.005ns(21.618%), Route: 3.644ns(78.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.393      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                 -10.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.785                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.965
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       5.965         ntclkbufg_1      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_30_101/Q3                    tco                   0.209       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      1.458       7.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMS_46_21/Y1                     td                    0.426       8.058 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_0/LUT7_inst_perm/Z
                                   net (fanout=1)        1.216       9.274         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [0]
 CLMA_42_92/Y1                     td                    0.143       9.417 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[2]/gateop_perm/Z
                                   net (fanout=1)        1.252      10.669         u_ipsl_hmic_h_top/ddrc_paddr [2]
 HMEMC_16_1/SRB_IOL4_TX_DATA[6]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[2]

 Data arrival time                                                  10.669         Logic Levels: 2  
                                                                                   Logic: 0.778ns(16.539%), Route: 3.926ns(83.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.261      24.531                          

 Data required time                                                 24.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.531                          
 Data arrival time                                                 -10.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.862                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.965
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       5.965         ntclkbufg_1      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_30_101/Q3                    tco                   0.209       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.661       6.835         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_89/Y1                     td                    0.302       7.137 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.477       7.614         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N21795
 CLMA_38_92/Y2                     td                    0.132       7.746 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.469       8.215         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_38_104/Y3                    td                    0.143       8.358 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       1.263       9.621         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N18303
 CLMA_38_32/Y0                     td                    0.297       9.918 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.557      10.475         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  10.475         Logic Levels: 4  
                                                                                   Logic: 1.083ns(24.013%), Route: 3.427ns(75.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.394      24.398                          

 Data required time                                                 24.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.398                          
 Data arrival time                                                 -10.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.923                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.933
  Launch Clock Delay      :  5.149
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.256       5.149         ntclkbufg_1      
 CLMA_50_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK

 CLMA_50_72/Q0                     tco                   0.198       5.347 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/Q
                                   net (fanout=3)        0.165       5.512         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2]
 CLMA_54_72/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/D

 Data arrival time                                                   5.512         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.545%), Route: 0.165ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.457       5.933         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/CLK
 clock pessimism                                        -0.741       5.192                          
 clock uncertainty                                       0.000       5.192                          

 Hold time                                              -0.003       5.189                          

 Data required time                                                  5.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.189                          
 Data arrival time                                                  -5.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.960
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.283       5.176         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK

 CLMA_30_92/Q0                     tco                   0.198       5.374 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/Q
                                   net (fanout=5)        0.158       5.532         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2
 CLMA_30_97/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/D

 Data arrival time                                                   5.532         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.618%), Route: 0.158ns(44.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.484       5.960         ntclkbufg_1      
 CLMA_30_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.207                          
 clock uncertainty                                       0.000       5.207                          

 Hold time                                              -0.003       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                  -5.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[7]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.164
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.271       5.164         ntclkbufg_1      
 CLMA_38_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[7]/opit_0_inv/CLK

 CLMA_38_88/Q2                     tco                   0.198       5.362 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.139       5.501         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [7]
 CLMA_38_88/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/D

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.468       5.944         ntclkbufg_1      
 CLMA_38_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.165                          
 clock uncertainty                                       0.000       5.165                          

 Hold time                                              -0.003       5.162                          

 Data required time                                                  5.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.162                          
 Data arrival time                                                  -5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.914      21.989         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_72/Y1                     td                    0.221      22.210 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.612      22.822         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_85/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.822         Logic Levels: 1  
                                                                                   Logic: 1.512ns(49.770%), Route: 1.526ns(50.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.274      25.167         ntclkbufg_1      
 CLMA_30_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.651                          
 clock uncertainty                                      -0.150      25.501                          

 Setup time                                             -0.223      25.278                          

 Data required time                                                 25.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.278                          
 Data arrival time                                                 -22.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.851  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.151
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.914      21.989         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_72/Y1                     td                    0.221      22.210 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.533      22.743         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_38_77/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.743         Logic Levels: 1  
                                                                                   Logic: 1.512ns(51.098%), Route: 1.447ns(48.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.258      25.151         ntclkbufg_1      
 CLMS_38_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.635                          
 clock uncertainty                                      -0.150      25.485                          

 Setup time                                             -0.223      25.262                          

 Data required time                                                 25.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.262                          
 Data arrival time                                                 -22.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.851  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.151
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.914      21.989         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_72/Y1                     td                    0.221      22.210 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.533      22.743         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_38_77/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.743         Logic Levels: 1  
                                                                                   Logic: 1.512ns(51.098%), Route: 1.447ns(48.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.258      25.151         ntclkbufg_1      
 CLMS_38_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.635                          
 clock uncertainty                                      -0.150      25.485                          

 Setup time                                             -0.223      25.262                          

 Data required time                                                 25.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.262                          
 Data arrival time                                                 -22.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.956
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.455      25.662         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_30_92/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.662         Logic Levels: 0  
                                                                                   Logic: 1.046ns(69.687%), Route: 0.455ns(30.313%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.480      25.956         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.472                          
 clock uncertainty                                       0.150      25.622                          

 Hold time                                              -0.003      25.619                          

 Data required time                                                 25.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.619                          
 Data arrival time                                                 -25.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.448      25.596         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_38_88/A3                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  25.596         Logic Levels: 0  
                                                                                   Logic: 0.987ns(68.780%), Route: 0.448ns(31.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.468      25.944         ntclkbufg_1      
 CLMA_38_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.460                          
 clock uncertainty                                       0.150      25.610                          

 Hold time                                              -0.170      25.440                          

 Data required time                                                 25.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.440                          
 Data arrival time                                                 -25.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.603      25.751         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_38_85/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.751         Logic Levels: 0  
                                                                                   Logic: 0.987ns(62.075%), Route: 0.603ns(37.925%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.463      25.939         ntclkbufg_1      
 CLMS_38_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.455                          
 clock uncertainty                                       0.150      25.605                          

 Hold time                                              -0.056      25.549                          

 Data required time                                                 25.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.549                          
 Data arrival time                                                 -25.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.473       5.949         ntclkbufg_1      
 CLMA_38_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_38_92/Q3                     tco                   0.209       6.158 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.530       6.688         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_30_92/Y0                     td                    0.131       6.819 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.491       7.310         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.310         Logic Levels: 1  
                                                                                   Logic: 0.340ns(24.982%), Route: 1.021ns(75.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.939
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.463       5.939         ntclkbufg_1      
 CLMA_38_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_84/Q0                     tco                   0.209       6.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.666       6.814         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.814         Logic Levels: 0  
                                                                                   Logic: 0.209ns(23.886%), Route: 0.666ns(76.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.939
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.463       5.939         ntclkbufg_1      
 CLMA_38_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_38_84/Q1                     tco                   0.209       6.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.500       6.648         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.648         Logic Levels: 0  
                                                                                   Logic: 0.209ns(29.478%), Route: 0.500ns(70.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -6.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263       5.156         ntclkbufg_1      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q0                     tco                   0.198       5.354 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.248       5.602         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.602         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.395%), Route: 0.248ns(55.605%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.526       4.976                          

 Data required time                                                  4.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.976                          
 Data arrival time                                                  -5.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263       5.156         ntclkbufg_1      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q1                     tco                   0.197       5.353 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.249       5.602         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   5.602         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.170%), Route: 0.249ns(55.830%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.509       4.959                          

 Data required time                                                  4.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.959                          
 Data arrival time                                                  -5.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.860  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.160
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.267       5.160         ntclkbufg_1      
 CLMS_38_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMS_38_85/Q3                     tco                   0.197       5.357 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.439       5.796         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   5.796         Logic Levels: 0  
                                                                                   Logic: 0.197ns(30.975%), Route: 0.439ns(69.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.522       4.972                          

 Data required time                                                  4.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.972                          
 Data arrival time                                                  -5.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.143
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.488       5.964         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.206       6.170 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       4.368      10.538         nt_ddr_init_done 
 CLMS_126_369/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.538         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.504%), Route: 4.368ns(95.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.334      23.143         sys_clk_g        
 CLMS_126_369/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.401                          
 clock uncertainty                                      -0.050      23.351                          

 Recovery time                                          -0.212      23.139                          

 Data required time                                                 23.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.139                          
 Data arrival time                                                 -10.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.120
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.488       5.964         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.206       6.170 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       4.336      10.506         nt_ddr_init_done 
 CLMA_142_336/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  10.506         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.535%), Route: 4.336ns(95.465%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.311      23.120         sys_clk_g        
 CLMA_142_336/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.378                          
 clock uncertainty                                      -0.050      23.328                          

 Recovery time                                          -0.212      23.116                          

 Data required time                                                 23.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.116                          
 Data arrival time                                                 -10.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.120
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.488       5.964         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.206       6.170 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       4.336      10.506         nt_ddr_init_done 
 CLMA_142_336/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.506         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.535%), Route: 4.336ns(95.465%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.311      23.120         sys_clk_g        
 CLMA_142_336/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.378                          
 clock uncertainty                                      -0.050      23.328                          

 Recovery time                                          -0.212      23.116                          

 Data required time                                                 23.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.116                          
 Data arrival time                                                 -10.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.928  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  5.184
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.291       5.184         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.198       5.382 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       2.329       7.711         nt_ddr_init_done 
 CLMA_130_180/RS                                                           r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   7.711         Logic Levels: 0  
                                                                                   Logic: 0.198ns(7.835%), Route: 2.329ns(92.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.447       3.514         sys_clk_g        
 CLMA_130_180/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                        -0.258       3.256                          
 clock uncertainty                                       0.050       3.306                          

 Removal time                                           -0.195       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.890  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  5.184
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.291       5.184         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.198       5.382 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       2.574       7.956         nt_ddr_init_done 
 CLMS_142_213/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/RS

 Data arrival time                                                   7.956         Logic Levels: 0  
                                                                                   Logic: 0.198ns(7.143%), Route: 2.574ns(92.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.485       3.552         sys_clk_g        
 CLMS_142_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.294                          
 clock uncertainty                                       0.050       3.344                          

 Removal time                                           -0.195       3.149                          

 Data required time                                                  3.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.149                          
 Data arrival time                                                  -7.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.890  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  5.184
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.291       5.184         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.198       5.382 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       2.574       7.956         nt_ddr_init_done 
 CLMS_142_213/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/RS

 Data arrival time                                                   7.956         Logic Levels: 0  
                                                                                   Logic: 0.198ns(7.143%), Route: 2.574ns(92.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.485       3.552         sys_clk_g        
 CLMS_142_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.294                          
 clock uncertainty                                       0.050       3.344                          

 Removal time                                           -0.195       3.149                          

 Data required time                                                  3.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.149                          
 Data arrival time                                                  -7.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.401  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.145
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19034.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483   19035.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.206   19036.168 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.281   19037.449         frame_read_write_m0/read_fifo_aclr
 CLMA_38_72/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19037.449         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.853%), Route: 1.281ns(86.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.253   19035.153         video_clk        
 CLMA_38_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.569                          
 clock uncertainty                                      -0.150   19035.419                          

 Recovery time                                          -0.212   19035.207                          

 Data required time                                              19035.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.207                          
 Data arrival time                                              -19037.449                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.242                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.173
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19034.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483   19035.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.206   19036.168 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.131   19037.299         frame_read_write_m0/read_fifo_aclr
 CLMA_38_96/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               19037.299         Logic Levels: 0  
                                                                                   Logic: 0.206ns(15.408%), Route: 1.131ns(84.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.281   19035.181         video_clk        
 CLMA_38_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.597                          
 clock uncertainty                                      -0.150   19035.447                          

 Recovery time                                          -0.212   19035.235                          

 Data required time                                              19035.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.235                          
 Data arrival time                                              -19037.299                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.064                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19034.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483   19035.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.206   19036.168 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       1.106   19037.274         frame_read_write_m0/read_fifo_aclr
 CLMA_46_104/RSCO                  td                    0.102   19037.376 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19037.376         _N203            
 CLMA_46_108/RSCO                  td                    0.074   19037.450 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19037.450         _N202            
 CLMA_46_112/RSCO                  td                    0.074   19037.524 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000   19037.524         _N201            
 CLMA_46_116/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               19037.524         Logic Levels: 3  
                                                                                   Logic: 0.456ns(29.193%), Route: 1.106ns(70.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.304   19035.204         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.620                          
 clock uncertainty                                      -0.150   19035.470                          

 Recovery time                                           0.000   19035.470                          

 Data required time                                              19035.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.470                          
 Data arrival time                                              -19037.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.054                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.966
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19233.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286   19235.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.198   19235.379 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.826   19236.205         frame_read_write_m0/read_fifo_aclr
 CLMA_38_104/RSCO                  td                    0.092   19236.297 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000   19236.297         _N206            
 CLMA_38_108/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.297         Logic Levels: 1  
                                                                                   Logic: 0.290ns(25.986%), Route: 0.826ns(74.014%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.491   19235.966         video_clk        
 CLMA_38_108/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.550                          
 clock uncertainty                                       0.150   19235.700                          

 Removal time                                            0.000   19235.700                          

 Data required time                                              19235.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.700                          
 Data arrival time                                              -19236.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.597                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.976
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19233.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286   19235.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.198   19235.379 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.747   19236.126         frame_read_write_m0/read_fifo_aclr
 CLMA_42_124/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.126         Logic Levels: 0  
                                                                                   Logic: 0.198ns(20.952%), Route: 0.747ns(79.048%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.501   19235.976         video_clk        
 CLMA_42_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.560                          
 clock uncertainty                                       0.150   19235.710                          

 Removal time                                           -0.195   19235.515                          

 Data required time                                              19235.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.515                          
 Data arrival time                                              -19236.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.611                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.963
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000   19233.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286   19235.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.198   19235.379 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.784   19236.163         frame_read_write_m0/read_fifo_aclr
 CLMS_26_97/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.163         Logic Levels: 0  
                                                                                   Logic: 0.198ns(20.163%), Route: 0.784ns(79.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_108/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5033)     1.488   19235.963         video_clk        
 CLMS_26_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.547                          
 clock uncertainty                                       0.150   19235.697                          

 Removal time                                           -0.195   19235.502                          

 Data required time                                              19235.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.502                          
 Data arrival time                                              -19236.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.186
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483       5.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.209       6.171 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.988       7.159         frame_read_write_m0/read_fifo_aclr
 CLMA_42_109/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   7.159         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.460%), Route: 0.988ns(82.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.291      15.186         ntclkbufg_0      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                         0.584      15.770                          
 clock uncertainty                                      -0.150      15.620                          

 Recovery time                                          -0.223      15.397                          

 Data required time                                                 15.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.397                          
 Data arrival time                                                  -7.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.238                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.186
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483       5.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.209       6.171 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.988       7.159         frame_read_write_m0/read_fifo_aclr
 CLMA_42_109/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.159         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.460%), Route: 0.988ns(82.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.291      15.186         ntclkbufg_0      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.584      15.770                          
 clock uncertainty                                      -0.150      15.620                          

 Recovery time                                          -0.223      15.397                          

 Data required time                                                 15.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.397                          
 Data arrival time                                                  -7.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.238                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.191
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.483       5.962         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.206       6.168 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.976       7.144         frame_read_write_m0/read_fifo_aclr
 CLMS_26_97/RSCO                   td                    0.102       7.246 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.246         _N212            
 CLMS_26_101/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   7.246         Logic Levels: 1  
                                                                                   Logic: 0.308ns(23.988%), Route: 0.976ns(76.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.296      15.191         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.584      15.775                          
 clock uncertainty                                      -0.150      15.625                          

 Recovery time                                           0.000      15.625                          

 Data required time                                                 15.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.625                          
 Data arrival time                                                  -7.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.379                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286       5.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.198       5.379 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.597       5.976         frame_read_write_m0/read_fifo_aclr
 CLMS_26_117/RSCO                  td                    0.092       6.068 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.068         _N210            
 CLMS_26_121/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/RS

 Data arrival time                                                   6.068         Logic Levels: 1  
                                                                                   Logic: 0.290ns(32.694%), Route: 0.597ns(67.306%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.515       5.994         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.584       5.410                          
 clock uncertainty                                       0.000       5.410                          

 Removal time                                            0.000       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                  -6.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.658                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286       5.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.198       5.379 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.597       5.976         frame_read_write_m0/read_fifo_aclr
 CLMS_26_117/RSCO                  td                    0.092       6.068 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.068         _N210            
 CLMS_26_121/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RS

 Data arrival time                                                   6.068         Logic Levels: 1  
                                                                                   Logic: 0.290ns(32.694%), Route: 0.597ns(67.306%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.515       5.994         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.584       5.410                          
 clock uncertainty                                       0.000       5.410                          

 Removal time                                            0.000       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                  -6.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.658                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.982
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.286       5.181         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q2                    tco                   0.198       5.379 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.673       6.052         frame_read_write_m0/read_fifo_aclr
 CLMA_30_108/RSCO                  td                    0.092       6.144 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.144         _N211            
 CLMA_30_112/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/RS

 Data arrival time                                                   6.144         Logic Levels: 1  
                                                                                   Logic: 0.290ns(30.114%), Route: 0.673ns(69.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.479 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=44)       1.503       5.982         ntclkbufg_0      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.584       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Removal time                                            0.000       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                  -6.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  5.927
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.451       5.927         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.206       6.133 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.199       7.332         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_133/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.332         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.662%), Route: 1.199ns(85.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.296      25.189         ntclkbufg_1      
 CLMA_42_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      25.772                          
 clock uncertainty                                      -0.150      25.622                          

 Recovery time                                          -0.212      25.410                          

 Data required time                                                 25.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.410                          
 Data arrival time                                                  -7.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.927
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.451       5.927         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.209       6.136 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.989       7.125         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_129/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.125         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.446%), Route: 0.989ns(82.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.310      25.203         ntclkbufg_1      
 CLMA_30_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      25.786                          
 clock uncertainty                                      -0.150      25.636                          

 Recovery time                                          -0.223      25.413                          

 Data required time                                                 25.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.413                          
 Data arrival time                                                  -7.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[7]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.161
  Launch Clock Delay      :  5.927
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.451       5.927         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.209       6.136 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.043       7.179         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_76/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[7]/opit_0_inv/RS

 Data arrival time                                                   7.179         Logic Levels: 0  
                                                                                   Logic: 0.209ns(16.693%), Route: 1.043ns(83.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268      25.161         ntclkbufg_1      
 CLMA_58_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[7]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.902                          
 clock uncertainty                                      -0.150      25.752                          

 Recovery time                                          -0.223      25.529                          

 Data required time                                                 25.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.529                          
 Data arrival time                                                  -7.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.931
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254       5.147         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.197       5.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.280       5.624         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_64/RSCO                   td                    0.092       5.716 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.716         _N1109           
 CLMA_26_68/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.716         Logic Levels: 1  
                                                                                   Logic: 0.289ns(50.791%), Route: 0.280ns(49.209%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.455       5.931         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.741       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Removal time                                            0.000       5.190                          

 Data required time                                                  5.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.190                          
 Data arrival time                                                  -5.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.931
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254       5.147         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.197       5.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.280       5.624         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_64/RSCO                   td                    0.092       5.716 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.716         _N1109           
 CLMA_26_68/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.716         Logic Levels: 1  
                                                                                   Logic: 0.289ns(50.791%), Route: 0.280ns(49.209%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.455       5.931         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.741       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Removal time                                            0.000       5.190                          

 Data required time                                                  5.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.190                          
 Data arrival time                                                  -5.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254       5.147         ntclkbufg_1      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_57/Q0                     tco                   0.197       5.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.281       5.625         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_57/RSCO                   td                    0.092       5.717 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.717         _N1098           
 CLMA_30_65/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.717         Logic Levels: 1  
                                                                                   Logic: 0.289ns(50.702%), Route: 0.281ns(49.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_1      
 CLMA_30_65/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.741       5.182                          
 clock uncertainty                                       0.000       5.182                          

 Removal time                                            0.000       5.182                          

 Data required time                                                  5.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.182                          
 Data arrival time                                                  -5.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.488       5.964         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.206       6.170 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=82)       4.459      10.629         nt_ddr_init_done 
 IOL_151_358/DO                    td                    0.081      10.710 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.710         ddr_init_done_obuf/ntO
 IOBD_152_358/PAD                  td                    1.972      12.682 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.052      12.734         ddr_init_done    
 C13                                                                       f       ddr_init_done (port)

 Data arrival time                                                  12.734         Logic Levels: 2  
                                                                                   Logic: 2.259ns(33.368%), Route: 4.511ns(66.632%)
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.477       3.544         sys_clk_g        
 CLMS_46_25/CLK                                                            r       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMS_46_25/Q0                     tco                   0.206       3.750 f       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        4.572       8.322         nt_uart_tx       
 IOL_151_361/DO                    td                    0.081       8.403 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.403         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.049      10.452 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084      10.536         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                  10.536         Logic Levels: 2  
                                                                                   Logic: 2.336ns(33.410%), Route: 4.656ns(66.590%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.457       5.933         ntclkbufg_1      
 CLMA_30_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_30_73/Q0                     tco                   0.206       6.139 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.976       8.115         nt_ddrphy_rst_done
 IOL_151_86/DO                     td                    0.081       8.196 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.196         ddrphy_rst_done_obuf/ntO
 IOBD_152_86/PAD                   td                    1.972      10.168 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.085      10.253         ddrphy_rst_done  
 P11                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  10.253         Logic Levels: 2  
                                                                                   Logic: 2.259ns(52.292%), Route: 2.061ns(47.708%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 14.000 sec
Action report_timing: CPU time elapsed is 12.922 sec
Current time: Thu Jul 21 21:00:23 2022
Action report_timing: Peak memory pool usage is 604,901,376 bytes
Report timing is finished successfully.
