verilog work "src_final/rtl/seq_mult.v"
verilog work "src_final/rtl/seq_add.v"
verilog work "src_final/rtl/uart_fifo.v"
verilog work "src_final/rtl/uart.v"
verilog work "src_final/rtl/seq_rf.v"
verilog work "src_final/rtl/seq_alu.v"
verilog work "src_final/rtl/uart_top.v"
verilog work "src_final/rtl/seq.v"
verilog work "src_final/tb/model_uart.v"
verilog work "src_final/rtl/nexys3.v"
verilog work "src_final/tb/tb.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
