--------------------------------------------------------------------------------
Release 8.1.03i Trace I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:\Xilinx81\bin\nt\trce.exe -ise pt8612.ise -intstyle ise -e 3 -l 3 -s 6 -xml
HD_Gen_Module HD_Gen_Module.ncd -o HD_Gen_Module.twr HD_Gen_Module.pcf


Design file:              hd_gen_module.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.92 2005-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 173 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0dcm" MAXDELAY =
        0.45 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.239ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0d2inv" MAXDELAY =
        0.755 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.631ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90dcm" MAXDELAY =
        0.45 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.261ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90d2inv" MAXDELAY
        = 0.755 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.635ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/suClkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.407ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/suPhClkDiv2" MAXDELAY
        = 0.7 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.571ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/clkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.407ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/phClkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.429ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddr_rst_dqs_div_o/mem_interface_top_inst/ddr2_top0/rst_dqs_div_int"
        MAXDELAY = 0.7 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.411ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.535ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.606ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.810ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.061ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.867ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.581ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.707ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.217ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.073ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.847ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.879ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.495ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<0>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.310ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.510ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<1>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.840ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.325ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<2>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.876ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.894ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<3>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.691ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.924ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<0>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.691ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.391ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<1>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.593ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.988ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<2>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.840ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.125ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<3>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.935ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.721ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.358ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.333ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.572ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.436ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.251ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.030ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.909ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.284ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.391ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.854ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.695ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.033ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.064ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.060ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.556ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.312ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.106ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.298ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.026ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delayed"
        
MAXDELAY = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.968ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<1>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.028ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<1>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.699ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<0>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.965ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<0>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.696ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.175ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.458ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.982ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.181ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.113ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.430ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.659ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.461ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.455ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.037ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.867ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.304ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.104ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.187ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.342ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.894ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.318ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.664ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.245ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.084ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.263ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.875ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.153ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.874ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.323ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.842ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.353ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.076ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.191ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.902ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.400ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.305ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.318ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.207ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.379ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.494ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.411ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.234ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.248ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.300ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.236ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.113ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.204ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.181ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.177ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.912ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.312ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.185ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.471ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.104ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.234ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.231ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.454ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.861ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.197ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.308ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.157ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.263ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.237ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.204ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.337ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_27_i = PERIOD TIMEGRP "clk_27_i" 27 MHz HIGH 50% INPUT_JITTER 1 ns;

 16758 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.559ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 0
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 0
        ns;

 602 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.923ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk2_p_i" 150 MHz HIGH 50% INPUT_JITTER
        0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        0 ns;

 6513 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.403ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_F2F = MAXDELAY FROM TIMEGRP "pll_ffs_on_27_mhz" TO TIMEGRP
        "pll_ffs_on_148_mhz" 2 ns;

 2 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.817ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2cycle = MAXDELAY FROM TIMEGRP "double_cycle" TO TIMEGRP "double_cycle"
        TS_brefclk_p_i / 2;

 6863 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.341ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_4cycle = MAXDELAY FROM TIMEGRP "quad_cycle" TO TIMEGRP "quad_cycle"
        TS_brefclk_p_i / 4;

 8620 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.772ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS01_path" TIG;

 8 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS02_path" TIG;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS05_path" TIG;

 6 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD
        TIMEGRP 
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm"
        TS_brefclk2_n_i HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD
        TIMEGRP 
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm"
        TS_brefclk2_n_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm"
        TS_brefclk2_n_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0"
        TS_brefclk2_p_i HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0"
        TS_brefclk2_p_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0"
        TS_brefclk2_p_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_1 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_1"
        TS_brefclk_n_i HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_1 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_1"
        TS_brefclk_n_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_1 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_1"
        TS_brefclk_n_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_2 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_2"
        TS_brefclk_p_i HIGH 50% INPUT_JITTER 0 ns;

 5486 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.954ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_2 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_2"
        TS_brefclk_p_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 60299 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.659ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_2 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_2"
        TS_brefclk_p_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.519ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk2_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    8.341|    3.560|    2.951|    5.954|
brefclk2_p_i   |    8.341|    3.560|    2.951|    5.954|
brefclk_n_i    |    8.341|    3.560|    2.951|    5.954|
brefclk_p_i    |    8.341|    3.560|    2.951|    5.954|
clk_27_i       |    1.817|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk2_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    8.341|    3.560|    2.951|    5.954|
brefclk2_p_i   |    8.341|    3.560|    2.951|    5.954|
brefclk_n_i    |    8.341|    3.560|    2.951|    5.954|
brefclk_p_i    |    8.341|    3.560|    2.951|    5.954|
clk_27_i       |    1.817|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    8.341|    3.560|    2.951|    5.954|
brefclk2_p_i   |    8.341|    3.560|    2.951|    5.954|
brefclk_n_i    |    8.341|    3.560|    2.951|    5.954|
brefclk_p_i    |    8.341|    3.560|    2.951|    5.954|
clk_27_i       |    1.772|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    8.341|    3.560|    2.951|    5.954|
brefclk2_p_i   |    8.341|    3.560|    2.951|    5.954|
brefclk_n_i    |    8.341|    3.560|    2.951|    5.954|
brefclk_p_i    |    8.341|    3.560|    2.951|    5.954|
clk_27_i       |    1.772|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_27_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27_i       |    7.559|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 105165 paths, 149 nets, and 28409 connections

Design statistics:
   Minimum period:   8.341ns (Maximum frequency: 119.890MHz)
   Maximum path delay from/to any node:   8.341ns
   Maximum net delay:   1.894ns


Analysis completed Thu Jul 26 17:50:48 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 246 MB
