/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/zynq_ultra_ps_e_v3_2_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap zynq_ultra_ps_e_v3_2_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/zynq_ultra_ps_e_v3_2_1
