

================================================================
== Vivado HLS Report for 'DCT_Block_proc1'
================================================================
* Date:           Fri Oct 30 22:33:12 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  1974|    1|  1974|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+------+-----+------+----------+
        |                               |                    |   Latency  |  Interval  | Pipeline |
        |            Instance           |       Module       | min |  max | min |  max |   Type   |
        +-------------------------------+--------------------+-----+------+-----+------+----------+
        |grp_DCT_MAT_Multiply_1_fu_109  |DCT_MAT_Multiply_1  |  368|   368|  301|   301| dataflow |
        |grp_DCT_MAT_Multiply_fu_147    |DCT_MAT_Multiply    |  368|   368|  301|   301| dataflow |
        |grp_DCT_Quant_fu_193           |DCT_Quant           |  337|  1233|  337|  1233|   none   |
        +-------------------------------+--------------------+-----+------+-----+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|     23|    9702|  16939|
|Memory           |        1|      -|    1536|     96|
|Multiplexer      |        -|      -|       -|   1056|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     23|   11257|  18092|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     10|      10|     34|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+------+------+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+--------------------+---------+-------+------+------+
    |grp_DCT_MAT_Multiply_fu_147    |DCT_MAT_Multiply    |        0|     10|  4313|  7718|
    |grp_DCT_MAT_Multiply_1_fu_109  |DCT_MAT_Multiply_1  |        0|     10|  4339|  7779|
    |grp_DCT_Quant_fu_193           |DCT_Quant           |        1|      3|  1050|  1442|
    +-------------------------------+--------------------+---------+-------+------+------+
    |Total                          |                    |        1|     23|  9702| 16939|
    +-------------------------------+--------------------+---------+-------+------+------+

    * Memory: 
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |T_0_U     |DCT_Block_proc1_T_0     |        0|  64|   4|     8|   32|     1|          256|
    |T_1_U     |DCT_Block_proc1_T_1     |        0|  64|   4|     8|   32|     1|          256|
    |T_2_U     |DCT_Block_proc1_T_2     |        0|  64|   4|     8|   32|     1|          256|
    |T_3_U     |DCT_Block_proc1_T_3     |        0|  64|   4|     8|   32|     1|          256|
    |T_4_U     |DCT_Block_proc1_T_4     |        0|  64|   4|     8|   32|     1|          256|
    |T_5_U     |DCT_Block_proc1_T_5     |        0|  64|   4|     8|   32|     1|          256|
    |T_6_U     |DCT_Block_proc1_T_6     |        0|  64|   4|     8|   32|     1|          256|
    |T_7_U     |DCT_Block_proc1_T_7     |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_0_U  |DCT_Block_proc1_Tinv_0  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_1_U  |DCT_Block_proc1_Tinv_1  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_2_U  |DCT_Block_proc1_Tinv_2  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_3_U  |DCT_Block_proc1_Tinv_3  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_4_U  |DCT_Block_proc1_Tinv_4  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_5_U  |DCT_Block_proc1_Tinv_5  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_6_U  |DCT_Block_proc1_Tinv_6  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_7_U  |DCT_Block_proc1_Tinv_7  |        0|  64|   4|     8|   32|     1|          256|
    |Xmat2_U   |DCT_Block_proc1_Xmat2   |        1|   0|   0|    64|   32|     1|         2048|
    |temp_0_U  |DCT_Block_proc1_temp_0  |        0|  64|   4|     8|   32|     1|          256|
    |temp_1_U  |DCT_Block_proc1_temp_0  |        0|  64|   4|     8|   32|     1|          256|
    |temp_2_U  |DCT_Block_proc1_temp_0  |        0|  64|   4|     8|   32|     1|          256|
    |temp_3_U  |DCT_Block_proc1_temp_0  |        0|  64|   4|     8|   32|     1|          256|
    |temp_4_U  |DCT_Block_proc1_temp_0  |        0|  64|   4|     8|   32|     1|          256|
    |temp_5_U  |DCT_Block_proc1_temp_0  |        0|  64|   4|     8|   32|     1|          256|
    |temp_6_U  |DCT_Block_proc1_temp_0  |        0|  64|   4|     8|   32|     1|          256|
    |temp_7_U  |DCT_Block_proc1_temp_0  |        0|  64|   4|     8|   32|     1|          256|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                        |        1|1536|  96|   256|  800|    25|         8192|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_234  |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |T_0_address0                                            |   3|          3|    3|          9|
    |T_0_ce0                                                 |   1|          3|    1|          3|
    |T_0_ce1                                                 |   1|          2|    1|          2|
    |T_1_address0                                            |   3|          3|    3|          9|
    |T_1_ce0                                                 |   1|          3|    1|          3|
    |T_1_ce1                                                 |   1|          2|    1|          2|
    |T_2_address0                                            |   3|          3|    3|          9|
    |T_2_ce0                                                 |   1|          3|    1|          3|
    |T_2_ce1                                                 |   1|          2|    1|          2|
    |T_3_address0                                            |   3|          3|    3|          9|
    |T_3_ce0                                                 |   1|          3|    1|          3|
    |T_3_ce1                                                 |   1|          2|    1|          2|
    |T_4_address0                                            |   3|          3|    3|          9|
    |T_4_ce0                                                 |   1|          3|    1|          3|
    |T_4_ce1                                                 |   1|          2|    1|          2|
    |T_5_address0                                            |   3|          3|    3|          9|
    |T_5_ce0                                                 |   1|          3|    1|          3|
    |T_5_ce1                                                 |   1|          2|    1|          2|
    |T_6_address0                                            |   3|          3|    3|          9|
    |T_6_ce0                                                 |   1|          3|    1|          3|
    |T_6_ce1                                                 |   1|          2|    1|          2|
    |T_7_address0                                            |   3|          3|    3|          9|
    |T_7_ce0                                                 |   1|          3|    1|          3|
    |T_7_ce1                                                 |   1|          2|    1|          2|
    |Tinv_0_address0                                         |   3|          3|    3|          9|
    |Tinv_0_ce0                                              |   1|          3|    1|          3|
    |Tinv_0_ce1                                              |   1|          2|    1|          2|
    |Tinv_1_address0                                         |   3|          3|    3|          9|
    |Tinv_1_ce0                                              |   1|          3|    1|          3|
    |Tinv_1_ce1                                              |   1|          2|    1|          2|
    |Tinv_2_address0                                         |   3|          3|    3|          9|
    |Tinv_2_ce0                                              |   1|          3|    1|          3|
    |Tinv_2_ce1                                              |   1|          2|    1|          2|
    |Tinv_3_address0                                         |   3|          3|    3|          9|
    |Tinv_3_ce0                                              |   1|          3|    1|          3|
    |Tinv_3_ce1                                              |   1|          2|    1|          2|
    |Tinv_4_address0                                         |   3|          3|    3|          9|
    |Tinv_4_ce0                                              |   1|          3|    1|          3|
    |Tinv_4_ce1                                              |   1|          2|    1|          2|
    |Tinv_5_address0                                         |   3|          3|    3|          9|
    |Tinv_5_ce0                                              |   1|          3|    1|          3|
    |Tinv_5_ce1                                              |   1|          2|    1|          2|
    |Tinv_6_address0                                         |   3|          3|    3|          9|
    |Tinv_6_ce0                                              |   1|          3|    1|          3|
    |Tinv_6_ce1                                              |   1|          2|    1|          2|
    |Tinv_7_address0                                         |   3|          3|    3|          9|
    |Tinv_7_ce0                                              |   1|          3|    1|          3|
    |Tinv_7_ce1                                              |   1|          2|    1|          2|
    |Xmat2_address0                                          |   6|          5|    6|         30|
    |Xmat2_ce0                                               |   1|          5|    1|          5|
    |Xmat2_d0                                                |  32|          3|   32|         96|
    |Xmat2_we0                                               |   1|          3|    1|          3|
    |Xmat_address0                                           |   6|          3|    6|         18|
    |Xmat_ce0                                                |   1|          3|    1|          3|
    |Ymat_address0                                           |   6|          3|    6|         18|
    |Ymat_ce0                                                |   1|          3|    1|          3|
    |Ymat_d0                                                 |  32|          3|   32|         96|
    |Ymat_we0                                                |   1|          3|    1|          3|
    |ap_NS_fsm                                               |   6|         14|    1|         14|
    |ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready  |   1|          2|    1|          2|
    |ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready    |   1|          2|    1|          2|
    |grp_DCT_MAT_Multiply_1_fu_109_B_0_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_1_fu_109_B_1_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_1_fu_109_B_2_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_1_fu_109_B_3_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_1_fu_109_B_4_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_1_fu_109_B_5_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_1_fu_109_B_6_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_1_fu_109_B_7_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_0_q0                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_0_q1                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_1_q0                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_1_q1                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_2_q0                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_2_q1                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_3_q0                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_3_q1                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_4_q0                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_4_q1                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_5_q0                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_5_q1                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_6_q0                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_6_q1                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_7_q0                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_A_7_q1                      |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_147_B_q0                        |  32|          3|   32|         96|
    |grp_DCT_Quant_fu_193_X_q0                               |  32|          3|   32|         96|
    |grp_DCT_Quant_fu_193_function_r                         |   1|          3|    1|          3|
    |temp_0_address0                                         |   3|          3|    3|          9|
    |temp_0_ce0                                              |   1|          3|    1|          3|
    |temp_0_ce1                                              |   1|          2|    1|          2|
    |temp_0_we0                                              |   1|          2|    1|          2|
    |temp_1_address0                                         |   3|          3|    3|          9|
    |temp_1_ce0                                              |   1|          3|    1|          3|
    |temp_1_ce1                                              |   1|          2|    1|          2|
    |temp_1_we0                                              |   1|          2|    1|          2|
    |temp_2_address0                                         |   3|          3|    3|          9|
    |temp_2_ce0                                              |   1|          3|    1|          3|
    |temp_2_ce1                                              |   1|          2|    1|          2|
    |temp_2_we0                                              |   1|          2|    1|          2|
    |temp_3_address0                                         |   3|          3|    3|          9|
    |temp_3_ce0                                              |   1|          3|    1|          3|
    |temp_3_ce1                                              |   1|          2|    1|          2|
    |temp_3_we0                                              |   1|          2|    1|          2|
    |temp_4_address0                                         |   3|          3|    3|          9|
    |temp_4_ce0                                              |   1|          3|    1|          3|
    |temp_4_ce1                                              |   1|          2|    1|          2|
    |temp_4_we0                                              |   1|          2|    1|          2|
    |temp_5_address0                                         |   3|          3|    3|          9|
    |temp_5_ce0                                              |   1|          3|    1|          3|
    |temp_5_ce1                                              |   1|          2|    1|          2|
    |temp_5_we0                                              |   1|          2|    1|          2|
    |temp_6_address0                                         |   3|          3|    3|          9|
    |temp_6_ce0                                              |   1|          3|    1|          3|
    |temp_6_ce1                                              |   1|          2|    1|          2|
    |temp_6_we0                                              |   1|          2|    1|          2|
    |temp_7_address0                                         |   3|          3|    3|          9|
    |temp_7_ce0                                              |   1|          3|    1|          3|
    |temp_7_ce1                                              |   1|          2|    1|          2|
    |temp_7_we0                                              |   1|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   |1056|        341| 1051|       3144|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  13|   0|   13|          0|
    |ap_done_reg                                             |   1|   0|    1|          0|
    |ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready  |   1|   0|    1|          0|
    |ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready    |   1|   0|    1|          0|
    |grp_DCT_MAT_Multiply_1_fu_109_ap_start_ap_start_reg     |   1|   0|    1|          0|
    |grp_DCT_MAT_Multiply_fu_147_ap_start_ap_start_reg       |   1|   0|    1|          0|
    |grp_DCT_Quant_fu_193_ap_start_ap_start_reg              |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  19|   0|   19|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | DCT_Block__proc1 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | DCT_Block__proc1 | return value |
|ap_start       |  in |    1| ap_ctrl_hs | DCT_Block__proc1 | return value |
|ap_done        | out |    1| ap_ctrl_hs | DCT_Block__proc1 | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | DCT_Block__proc1 | return value |
|ap_idle        | out |    1| ap_ctrl_hs | DCT_Block__proc1 | return value |
|ap_ready       | out |    1| ap_ctrl_hs | DCT_Block__proc1 | return value |
|p_read         |  in |   32|   ap_none  |      p_read      |    scalar    |
|Xmat_address0  | out |    6|  ap_memory |       Xmat       |     array    |
|Xmat_ce0       | out |    1|  ap_memory |       Xmat       |     array    |
|Xmat_q0        |  in |   32|  ap_memory |       Xmat       |     array    |
|Ymat_address0  | out |    6|  ap_memory |       Ymat       |     array    |
|Ymat_ce0       | out |    1|  ap_memory |       Ymat       |     array    |
|Ymat_we0       | out |    1|  ap_memory |       Ymat       |     array    |
|Ymat_d0        | out |   32|  ap_memory |       Ymat       |     array    |
+---------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (p_read_127==5) | (p_read_127==4)
	6  / (p_read_127!=5 & p_read_127!=4 & p_read_127!=3 & p_read_127!=2 & p_read_127!=1 & p_read_127!=0)
	7  / (p_read_127==3)
	10  / (p_read_127==2) | (p_read_127==1)
	11  / (p_read_127==0)
2 --> 
	3  / (p_read_127==5) | (p_read_127==4)
3 --> 
	4  / (p_read_127==5) | (p_read_127==4)
4 --> 
	5  / (p_read_127==5) | (p_read_127==4)
5 --> 
	6  / (p_read_127==5) | (p_read_127==4)
6 --> 
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	6  / (p_read_127==2) | (p_read_127==1)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	6  / true
* FSM state operations: 

 <State 1>: 5.32ns
ST_1: p_read_127 [1/1] 0.00ns
newFuncRoot:0  %p_read_127 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

ST_1: Xmat2 [1/1] 2.71ns
newFuncRoot:1  %Xmat2 = alloca [64 x float], align 4

ST_1: temp_0 [1/1] 2.39ns
newFuncRoot:2  %temp_0 = alloca [8 x float], align 4

ST_1: temp_1 [1/1] 2.39ns
newFuncRoot:3  %temp_1 = alloca [8 x float], align 4

ST_1: temp_2 [1/1] 2.39ns
newFuncRoot:4  %temp_2 = alloca [8 x float], align 4

ST_1: temp_3 [1/1] 2.39ns
newFuncRoot:5  %temp_3 = alloca [8 x float], align 4

ST_1: temp_4 [1/1] 2.39ns
newFuncRoot:6  %temp_4 = alloca [8 x float], align 4

ST_1: temp_5 [1/1] 2.39ns
newFuncRoot:7  %temp_5 = alloca [8 x float], align 4

ST_1: temp_6 [1/1] 2.39ns
newFuncRoot:8  %temp_6 = alloca [8 x float], align 4

ST_1: temp_7 [1/1] 2.39ns
newFuncRoot:9  %temp_7 = alloca [8 x float], align 4

ST_1: stg_24 [1/1] 1.88ns
newFuncRoot:10  switch i32 %p_read_127, label %._crit_edge [
    i32 0, label %0
    i32 1, label %1
    i32 2, label %2
    i32 3, label %3
    i32 4, label %4
    i32 5, label %5
  ]

ST_1: stg_25 [2/2] 2.61ns
:0  call fastcc void @DCT_Quant([64 x float]* nocapture %Xmat, i1 true, [64 x float]* nocapture %Xmat2)

ST_1: stg_26 [2/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Xmat, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7)

ST_1: stg_27 [2/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Xmat, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7)

ST_1: stg_28 [2/2] 2.61ns
:0  call fastcc void @DCT_Quant([64 x float]* nocapture %Xmat, i1 true, [64 x float]* nocapture %Ymat)

ST_1: stg_29 [2/2] 2.61ns
:0  call fastcc void @DCT_Quant([64 x float]* nocapture %Xmat, i1 false, [64 x float]* nocapture %Ymat)

ST_1: stg_30 [2/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Xmat, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7)


 <State 2>: 0.00ns
ST_2: stg_31 [1/2] 0.00ns
:0  call fastcc void @DCT_Quant([64 x float]* nocapture %Xmat, i1 true, [64 x float]* nocapture %Xmat2)

ST_2: stg_32 [1/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Xmat, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7)


 <State 3>: 0.00ns
ST_3: stg_33 [2/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Xmat2, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7)

ST_3: stg_34 [2/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Xmat2)


 <State 4>: 0.00ns
ST_4: stg_35 [1/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Xmat2, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7)

ST_4: stg_36 [1/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Xmat2)


 <State 5>: 2.61ns
ST_5: stg_37 [2/2] 0.00ns
:2  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Ymat)

ST_5: stg_38 [2/2] 2.61ns
:2  call fastcc void @DCT_Quant([64 x float]* nocapture %Xmat2, i1 false, [64 x float]* nocapture %Ymat)


 <State 6>: 0.00ns
ST_6: stg_39 [1/2] 0.00ns
:2  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Ymat)

ST_6: stg_40 [1/1] 0.00ns
:3  br label %._crit_edge

ST_6: stg_41 [1/2] 0.00ns
:2  call fastcc void @DCT_Quant([64 x float]* nocapture %Xmat2, i1 false, [64 x float]* nocapture %Ymat)

ST_6: stg_42 [1/1] 0.00ns
:3  br label %._crit_edge

ST_6: stg_43 [1/1] 0.00ns
._crit_edge:0  ret void


 <State 7>: 0.00ns
ST_7: stg_44 [1/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Xmat, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7)


 <State 8>: 0.00ns
ST_8: stg_45 [2/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Ymat)


 <State 9>: 0.00ns
ST_9: stg_46 [1/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Ymat)

ST_9: stg_47 [1/1] 0.00ns
:2  br label %._crit_edge


 <State 10>: 0.00ns
ST_10: stg_48 [1/2] 0.00ns
:0  call fastcc void @DCT_Quant([64 x float]* nocapture %Xmat, i1 true, [64 x float]* nocapture %Ymat)

ST_10: stg_49 [1/1] 0.00ns
:1  br label %._crit_edge

ST_10: stg_50 [1/2] 0.00ns
:0  call fastcc void @DCT_Quant([64 x float]* nocapture %Xmat, i1 false, [64 x float]* nocapture %Ymat)

ST_10: stg_51 [1/1] 0.00ns
:1  br label %._crit_edge


 <State 11>: 0.00ns
ST_11: stg_52 [1/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Xmat, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7)


 <State 12>: 0.00ns
ST_12: stg_53 [2/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Ymat)


 <State 13>: 0.00ns
ST_13: stg_54 [1/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Ymat)

ST_13: stg_55 [1/1] 0.00ns
:2  br label %._crit_edge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8e5e8a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Xmat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8e5e930; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Ymat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x8e5e9c0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ T_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5ea50; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5eae0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5eb70; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5ec00; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5ec90; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5ed20; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5edb0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5ee40; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5eed0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5ef60; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5eff0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5f080; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5f110; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5f1a0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5f230; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5f2c0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ QMatrix]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x8e5f350; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_127 (read  ) [ 01111111111111]
Xmat2      (alloca) [ 00111111111111]
temp_0     (alloca) [ 00111111111111]
temp_1     (alloca) [ 00111111111111]
temp_2     (alloca) [ 00111111111111]
temp_3     (alloca) [ 00111111111111]
temp_4     (alloca) [ 00111111111111]
temp_5     (alloca) [ 00111111111111]
temp_6     (alloca) [ 00111111111111]
temp_7     (alloca) [ 00111111111111]
stg_24     (switch) [ 00000000000000]
stg_31     (call  ) [ 00000000000000]
stg_32     (call  ) [ 00000000000000]
stg_35     (call  ) [ 00000000000000]
stg_36     (call  ) [ 00000000000000]
stg_39     (call  ) [ 00000000000000]
stg_40     (br    ) [ 00000000000000]
stg_41     (call  ) [ 00000000000000]
stg_42     (br    ) [ 00000000000000]
stg_43     (ret   ) [ 00000000000000]
stg_44     (call  ) [ 00000000000000]
stg_46     (call  ) [ 00000000000000]
stg_47     (br    ) [ 00000000000000]
stg_48     (call  ) [ 00000000000000]
stg_49     (br    ) [ 00000000000000]
stg_50     (call  ) [ 00000000000000]
stg_51     (br    ) [ 00000000000000]
stg_52     (call  ) [ 00000000000000]
stg_54     (call  ) [ 00000000000000]
stg_55     (br    ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Xmat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xmat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ymat">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ymat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="T_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="T_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="T_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="T_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="T_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="T_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="T_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="T_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Tinv_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Tinv_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Tinv_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Tinv_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Tinv_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Tinv_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Tinv_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Tinv_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="QMatrix">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QMatrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Quant"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply.1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="Xmat2_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xmat2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="temp_0_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="temp_1_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="temp_2_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="temp_3_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="temp_4_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="temp_5_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="temp_6_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="temp_7_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_127_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_127/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_DCT_MAT_Multiply_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="9" bw="32" slack="0"/>
<pin id="120" dir="0" index="10" bw="32" slack="0"/>
<pin id="121" dir="0" index="11" bw="32" slack="0"/>
<pin id="122" dir="0" index="12" bw="32" slack="0"/>
<pin id="123" dir="0" index="13" bw="32" slack="0"/>
<pin id="124" dir="0" index="14" bw="32" slack="0"/>
<pin id="125" dir="0" index="15" bw="32" slack="0"/>
<pin id="126" dir="0" index="16" bw="32" slack="0"/>
<pin id="127" dir="0" index="17" bw="32" slack="0"/>
<pin id="128" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_34/3 stg_37/5 stg_45/8 stg_53/12 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_DCT_MAT_Multiply_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="0" index="3" bw="32" slack="0"/>
<pin id="152" dir="0" index="4" bw="32" slack="0"/>
<pin id="153" dir="0" index="5" bw="32" slack="0"/>
<pin id="154" dir="0" index="6" bw="32" slack="0"/>
<pin id="155" dir="0" index="7" bw="32" slack="0"/>
<pin id="156" dir="0" index="8" bw="32" slack="0"/>
<pin id="157" dir="0" index="9" bw="32" slack="0"/>
<pin id="158" dir="0" index="10" bw="32" slack="0"/>
<pin id="159" dir="0" index="11" bw="32" slack="0"/>
<pin id="160" dir="0" index="12" bw="32" slack="0"/>
<pin id="161" dir="0" index="13" bw="32" slack="0"/>
<pin id="162" dir="0" index="14" bw="32" slack="0"/>
<pin id="163" dir="0" index="15" bw="32" slack="0"/>
<pin id="164" dir="0" index="16" bw="32" slack="0"/>
<pin id="165" dir="0" index="17" bw="32" slack="0"/>
<pin id="166" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_26/1 stg_27/1 stg_30/1 stg_33/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_DCT_Quant_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="32" slack="0"/>
<pin id="198" dir="0" index="4" bw="32" slack="0"/>
<pin id="199" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_25/1 stg_28/1 stg_29/1 stg_38/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="p_read_127_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_127 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="129"><net_src comp="64" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="109" pin=9"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="109" pin=10"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="109" pin=11"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="109" pin=12"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="109" pin=13"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="109" pin=14"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="109" pin=15"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="109" pin=16"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="109" pin=9"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="109" pin=10"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="109" pin=11"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="109" pin=12"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="109" pin=13"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="109" pin=14"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="109" pin=15"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="109" pin=16"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="109" pin=17"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="147" pin=5"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="147" pin=6"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="147" pin=7"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="147" pin=8"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="147" pin=9"/></net>

<net id="177"><net_src comp="70" pin="1"/><net_sink comp="147" pin=10"/></net>

<net id="178"><net_src comp="74" pin="1"/><net_sink comp="147" pin=11"/></net>

<net id="179"><net_src comp="78" pin="1"/><net_sink comp="147" pin=12"/></net>

<net id="180"><net_src comp="82" pin="1"/><net_sink comp="147" pin=13"/></net>

<net id="181"><net_src comp="86" pin="1"/><net_sink comp="147" pin=14"/></net>

<net id="182"><net_src comp="90" pin="1"/><net_sink comp="147" pin=15"/></net>

<net id="183"><net_src comp="94" pin="1"/><net_sink comp="147" pin=16"/></net>

<net id="184"><net_src comp="98" pin="1"/><net_sink comp="147" pin=17"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="147" pin=5"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="147" pin=6"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="147" pin=7"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="147" pin=8"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="58" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="66" pin="1"/><net_sink comp="193" pin=3"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="210"><net_src comp="102" pin="2"/><net_sink comp="207" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: T_0 | {}
	Port: T_1 | {}
	Port: T_2 | {}
	Port: T_3 | {}
	Port: T_4 | {}
	Port: T_5 | {}
	Port: T_6 | {}
	Port: T_7 | {}
	Port: Tinv_0 | {}
	Port: Tinv_1 | {}
	Port: Tinv_2 | {}
	Port: Tinv_3 | {}
	Port: Tinv_4 | {}
	Port: Tinv_5 | {}
	Port: Tinv_6 | {}
	Port: Tinv_7 | {}
	Port: QMatrix | {}
  - Chain level:
	State 1
		stg_25 : 1
		stg_26 : 1
		stg_27 : 1
		stg_30 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          | grp_DCT_MAT_Multiply_1_fu_109 |    10   |  258.38 |  10556  |   6691  |
|   call   |  grp_DCT_MAT_Multiply_fu_147  |    10   | 247.383 |  10508  |   6609  |
|          |      grp_DCT_Quant_fu_193     |    3    |  10.997 |   1201  |   1499  |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |     p_read_127_read_fu_102    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    23   |  516.76 |  22265  |  14799  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| Xmat2|    1   |    0   |    0   |
|temp_0|    0   |   64   |    4   |
|temp_1|    0   |   64   |    4   |
|temp_2|    0   |   64   |    4   |
|temp_3|    0   |   64   |    4   |
|temp_4|    0   |   64   |    4   |
|temp_5|    0   |   64   |    4   |
|temp_6|    0   |   64   |    4   |
|temp_7|    0   |   64   |    4   |
+------+--------+--------+--------+
| Total|    1   |   512  |   32   |
+------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|p_read_127_reg_207|   32   |
+------------------+--------+
|       Total      |   32   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_DCT_MAT_Multiply_1_fu_109 |  p9  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply_1_fu_109 |  p10 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply_1_fu_109 |  p11 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply_1_fu_109 |  p12 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply_1_fu_109 |  p13 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply_1_fu_109 |  p14 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply_1_fu_109 |  p15 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply_1_fu_109 |  p16 |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_147  |  p1  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_147  |  p2  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_147  |  p3  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_147  |  p4  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_147  |  p5  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_147  |  p6  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_147  |  p7  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_147  |  p8  |   2  |  32  |   64   ||    32   |
|      grp_DCT_Quant_fu_193     |  p2  |   2  |   1  |    2   |
|      grp_DCT_Quant_fu_193     |  p3  |   2  |  32  |   64   ||    32   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  1090  ||  28.278 ||   544   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   23   |   516  |  22265 |  14799 |
|   Memory  |    1   |    -   |    -   |   512  |   32   |
|Multiplexer|    -   |    -   |   28   |    -   |   544  |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   23   |   545  |  22809 |  15375 |
+-----------+--------+--------+--------+--------+--------+
