

================================================================
== Vivado HLS Report for 'aes128_mix_columns_h'
================================================================
* Date:           Thu Apr 12 20:25:23 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.280|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  141|  141|  141|  141|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  140|  140|        35|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 1.2  |    4|    4|         1|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	6  / (exitcond1)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	7  / (!exitcond)
	2  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%column_3 = phi i8 [ undef, %0 ], [ %column_3_2, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'column_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%column_2 = phi i8 [ undef, %0 ], [ %column_2_2, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'column_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%column_1 = phi i8 [ undef, %0 ], [ %column_1_2, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'column_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%column_0 = phi i8 [ undef, %0 ], [ %column_0_2, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'column_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_4, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 14 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 17 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %.preheader.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 19 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:181]   --->   Operation 20 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%column_3_1 = phi i8 [ %column_3, %.preheader.preheader ], [ %column_3_1_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 21 'phi' 'column_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%column_2_1 = phi i8 [ %column_2, %.preheader.preheader ], [ %column_2_1_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 22 'phi' 'column_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%column_1_1 = phi i8 [ %column_1, %.preheader.preheader ], [ %column_1_1_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 23 'phi' 'column_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%column_0_1 = phi i8 [ %column_0, %.preheader.preheader ], [ %column_0_1_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 24 'phi' 'column_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader.preheader ], [ %j_2, %.preheader.backedge ]"   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %j, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 27 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 28 'add' 'j_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i3 %j to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 30 'trunc' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_9, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%tmp_s = add i4 %tmp, %i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 32 'add' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %tmp_s to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 33 'zext' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_3" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 34 'getelementptr' 'state_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.32ns)   --->   "%column_0_4 = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 35 'load' 'column_0_4' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 36 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @aes128_mix_column_hw(i8 %column_0_1, i8 %column_1_1, i8 %column_2_1, i8 %column_3_1)" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 36 'call' 'call_ret' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 37 [1/2] (2.32ns)   --->   "%column_0_4 = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 37 'load' 'column_0_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [1/1] (1.76ns)   --->   "switch i2 %tmp_9, label %branch3 [
    i2 0, label %.preheader.backedge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 38 'switch' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 39 'br' <Predicate = (tmp_9 == 2)> <Delay = 1.76>
ST_4 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 40 'br' <Predicate = (tmp_9 == 1)> <Delay = 1.76>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 41 'br' <Predicate = (tmp_9 == 3)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%column_3_1_be = phi i8 [ %column_0_4, %branch3 ], [ %column_3_1, %branch2 ], [ %column_3_1, %branch1 ], [ %column_3_1, %1 ]"   --->   Operation 42 'phi' 'column_3_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%column_2_1_be = phi i8 [ %column_2_1, %branch3 ], [ %column_0_4, %branch2 ], [ %column_2_1, %branch1 ], [ %column_2_1, %1 ]"   --->   Operation 43 'phi' 'column_2_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%column_1_1_be = phi i8 [ %column_1_1, %branch3 ], [ %column_1_1, %branch2 ], [ %column_0_4, %branch1 ], [ %column_1_1, %1 ]"   --->   Operation 44 'phi' 'column_1_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%column_0_1_be = phi i8 [ %column_0_1, %branch3 ], [ %column_0_1, %branch2 ], [ %column_0_1, %branch1 ], [ %column_0_4, %1 ]"   --->   Operation 45 'phi' 'column_0_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 47 [1/2] (0.99ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @aes128_mix_column_hw(i8 %column_0_1, i8 %column_1_1, i8 %column_2_1, i8 %column_3_1)" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%column_0_2 = extractvalue { i8, i8, i8, i8 } %call_ret, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 48 'extractvalue' 'column_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%column_1_2 = extractvalue { i8, i8, i8, i8 } %call_ret, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 49 'extractvalue' 'column_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%column_2_2 = extractvalue { i8, i8, i8, i8 } %call_ret, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 50 'extractvalue' 'column_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%column_3_2 = extractvalue { i8, i8, i8, i8 } %call_ret, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 51 'extractvalue' 'column_3_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.76ns)   --->   "br label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 4.28>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ 0, %2 ], [ %j_3, %4 ]"   --->   Operation 53 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j_1, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 55 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 56 'add' 'j_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i3 %j_1 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 58 'trunc' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.95ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %column_0_2, i8 %column_1_2, i8 %column_2_2, i8 %column_3_2, i2 %tmp_10)" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 59 'mux' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_10, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 60 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.73ns)   --->   "%tmp_7 = add i4 %tmp_6, %i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 61 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %tmp_7 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 62 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_8" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 63 'getelementptr' 'state_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.32ns)   --->   "store i8 %tmp_4, i8* %state_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 64 'store' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 65 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 66 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('column[3]') with incoming values : ('column[3]', AES_HLS_ECE1155/src/aes_hw.cpp:175) [4]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('column_3_1', AES_HLS_ECE1155/src/aes_hw.cpp:175) with incoming values : ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:173) ('column[3]', AES_HLS_ECE1155/src/aes_hw.cpp:175) [17]  (1.77 ns)

 <State 3>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:171) [21]  (0 ns)
	'add' operation ('tmp_s', AES_HLS_ECE1155/src/aes_hw.cpp:173) [29]  (1.74 ns)
	'getelementptr' operation ('state_addr', AES_HLS_ECE1155/src/aes_hw.cpp:173) [31]  (0 ns)
	'load' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:173) on array 'state' [32]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:173) on array 'state' [32]  (2.32 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:176) [54]  (1.77 ns)

 <State 7>: 4.28ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:176) [54]  (0 ns)
	'mux' operation ('tmp_4', AES_HLS_ECE1155/src/aes_hw.cpp:178) [61]  (1.96 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178) of variable 'tmp_4', AES_HLS_ECE1155/src/aes_hw.cpp:178 on array 'state' [66]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
