#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x130a070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x130a200 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1301d70 .functor NOT 1, L_0x134a450, C4<0>, C4<0>, C4<0>;
L_0x134a1e0 .functor XOR 1, L_0x134a010, L_0x134a140, C4<0>, C4<0>;
L_0x134a340 .functor XOR 1, L_0x134a1e0, L_0x134a2a0, C4<0>, C4<0>;
v0x1337ca0_0 .net *"_ivl_10", 0 0, L_0x134a2a0;  1 drivers
v0x1337da0_0 .net *"_ivl_12", 0 0, L_0x134a340;  1 drivers
v0x1337e80_0 .net *"_ivl_2", 0 0, L_0x1349f70;  1 drivers
v0x1337f40_0 .net *"_ivl_4", 0 0, L_0x134a010;  1 drivers
v0x1338020_0 .net *"_ivl_6", 0 0, L_0x134a140;  1 drivers
v0x1338150_0 .net *"_ivl_8", 0 0, L_0x134a1e0;  1 drivers
v0x1338230_0 .var "clk", 0 0;
v0x13382d0_0 .net "reset", 0 0, v0x13366f0_0;  1 drivers
v0x1338370_0 .net "shift_ena_dut", 0 0, L_0x1349e10;  1 drivers
v0x13384a0_0 .net "shift_ena_ref", 0 0, L_0x13495d0;  1 drivers
v0x1338540_0 .var/2u "stats1", 159 0;
v0x13385e0_0 .var/2u "strobe", 0 0;
v0x13386a0_0 .net "tb_match", 0 0, L_0x134a450;  1 drivers
v0x1338760_0 .net "tb_mismatch", 0 0, L_0x1301d70;  1 drivers
E_0x1305700/0 .event negedge, v0x1335f90_0;
E_0x1305700/1 .event posedge, v0x1335f90_0;
E_0x1305700 .event/or E_0x1305700/0, E_0x1305700/1;
L_0x1349f70 .concat [ 1 0 0 0], L_0x13495d0;
L_0x134a010 .concat [ 1 0 0 0], L_0x13495d0;
L_0x134a140 .concat [ 1 0 0 0], L_0x1349e10;
L_0x134a2a0 .concat [ 1 0 0 0], L_0x13495d0;
L_0x134a450 .cmp/eeq 1, L_0x1349f70, L_0x134a340;
S_0x130a390 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x130a200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x12f20f0 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x12f2130 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x12f2170 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x12f21b0 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x12f21f0 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1348e30 .functor OR 1, L_0x13489e0, L_0x1348c90, C4<0>, C4<0>;
L_0x1349200 .functor OR 1, L_0x1348e30, L_0x1349080, C4<0>, C4<0>;
L_0x13495d0 .functor OR 1, L_0x1349200, L_0x1349440, C4<0>, C4<0>;
v0x12fe4b0_0 .net *"_ivl_0", 31 0, L_0x1338870;  1 drivers
L_0x7f81b73b80a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1335110_0 .net *"_ivl_11", 28 0, L_0x7f81b73b80a8;  1 drivers
L_0x7f81b73b80f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13351f0_0 .net/2u *"_ivl_12", 31 0, L_0x7f81b73b80f0;  1 drivers
v0x13352e0_0 .net *"_ivl_14", 0 0, L_0x1348c90;  1 drivers
v0x13353a0_0 .net *"_ivl_17", 0 0, L_0x1348e30;  1 drivers
v0x13354b0_0 .net *"_ivl_18", 31 0, L_0x1348f40;  1 drivers
L_0x7f81b73b8138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1335590_0 .net *"_ivl_21", 28 0, L_0x7f81b73b8138;  1 drivers
L_0x7f81b73b8180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1335670_0 .net/2u *"_ivl_22", 31 0, L_0x7f81b73b8180;  1 drivers
v0x1335750_0 .net *"_ivl_24", 0 0, L_0x1349080;  1 drivers
v0x1335810_0 .net *"_ivl_27", 0 0, L_0x1349200;  1 drivers
v0x13358d0_0 .net *"_ivl_28", 31 0, L_0x1349310;  1 drivers
L_0x7f81b73b8018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13359b0_0 .net *"_ivl_3", 28 0, L_0x7f81b73b8018;  1 drivers
L_0x7f81b73b81c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1335a90_0 .net *"_ivl_31", 28 0, L_0x7f81b73b81c8;  1 drivers
L_0x7f81b73b8210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1335b70_0 .net/2u *"_ivl_32", 31 0, L_0x7f81b73b8210;  1 drivers
v0x1335c50_0 .net *"_ivl_34", 0 0, L_0x1349440;  1 drivers
L_0x7f81b73b8060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1335d10_0 .net/2u *"_ivl_4", 31 0, L_0x7f81b73b8060;  1 drivers
v0x1335df0_0 .net *"_ivl_6", 0 0, L_0x13489e0;  1 drivers
v0x1335eb0_0 .net *"_ivl_8", 31 0, L_0x1348b50;  1 drivers
v0x1335f90_0 .net "clk", 0 0, v0x1338230_0;  1 drivers
v0x1336050_0 .var "next", 2 0;
v0x1336130_0 .net "reset", 0 0, v0x13366f0_0;  alias, 1 drivers
v0x13361f0_0 .net "shift_ena", 0 0, L_0x13495d0;  alias, 1 drivers
v0x13362b0_0 .var "state", 2 0;
E_0x1305950 .event posedge, v0x1335f90_0;
E_0x1306460 .event anyedge, v0x13362b0_0;
L_0x1338870 .concat [ 3 29 0 0], v0x13362b0_0, L_0x7f81b73b8018;
L_0x13489e0 .cmp/eq 32, L_0x1338870, L_0x7f81b73b8060;
L_0x1348b50 .concat [ 3 29 0 0], v0x13362b0_0, L_0x7f81b73b80a8;
L_0x1348c90 .cmp/eq 32, L_0x1348b50, L_0x7f81b73b80f0;
L_0x1348f40 .concat [ 3 29 0 0], v0x13362b0_0, L_0x7f81b73b8138;
L_0x1349080 .cmp/eq 32, L_0x1348f40, L_0x7f81b73b8180;
L_0x1349310 .concat [ 3 29 0 0], v0x13362b0_0, L_0x7f81b73b81c8;
L_0x1349440 .cmp/eq 32, L_0x1349310, L_0x7f81b73b8210;
S_0x1336410 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x130a200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1336630_0 .net "clk", 0 0, v0x1338230_0;  alias, 1 drivers
v0x13366f0_0 .var "reset", 0 0;
E_0x12ee9f0 .event negedge, v0x1335f90_0;
S_0x13367e0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x130a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x13369f0 .param/l "COUNT_1" 1 4 10, C4<001>;
P_0x1336a30 .param/l "COUNT_2" 1 4 11, C4<010>;
P_0x1336a70 .param/l "COUNT_3" 1 4 12, C4<011>;
P_0x1336ab0 .param/l "COUNT_4" 1 4 13, C4<100>;
P_0x1336af0 .param/l "IDLE" 1 4 9, C4<000>;
L_0x13499a0 .functor OR 1, L_0x13497c0, L_0x1349860, C4<0>, C4<0>;
L_0x1349ba0 .functor OR 1, L_0x13499a0, L_0x1349ab0, C4<0>, C4<0>;
L_0x1349e10 .functor OR 1, L_0x1349ba0, L_0x1349cb0, C4<0>, C4<0>;
L_0x7f81b73b8258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1336d90_0 .net/2u *"_ivl_0", 2 0, L_0x7f81b73b8258;  1 drivers
L_0x7f81b73b82e8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1336e90_0 .net/2u *"_ivl_10", 2 0, L_0x7f81b73b82e8;  1 drivers
v0x1336f70_0 .net *"_ivl_12", 0 0, L_0x1349ab0;  1 drivers
v0x1337040_0 .net *"_ivl_15", 0 0, L_0x1349ba0;  1 drivers
L_0x7f81b73b8330 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1337100_0 .net/2u *"_ivl_16", 2 0, L_0x7f81b73b8330;  1 drivers
v0x1337230_0 .net *"_ivl_18", 0 0, L_0x1349cb0;  1 drivers
v0x13372f0_0 .net *"_ivl_2", 0 0, L_0x13497c0;  1 drivers
L_0x7f81b73b82a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x13373b0_0 .net/2u *"_ivl_4", 2 0, L_0x7f81b73b82a0;  1 drivers
v0x1337490_0 .net *"_ivl_6", 0 0, L_0x1349860;  1 drivers
v0x1337550_0 .net *"_ivl_9", 0 0, L_0x13499a0;  1 drivers
v0x1337610_0 .net "clk", 0 0, v0x1338230_0;  alias, 1 drivers
v0x13376b0_0 .var "next_state", 2 0;
v0x1337790_0 .net "reset", 0 0, v0x13366f0_0;  alias, 1 drivers
v0x1337880_0 .net "shift_ena", 0 0, L_0x1349e10;  alias, 1 drivers
v0x1337940_0 .var "state", 2 0;
E_0x1316860 .event anyedge, v0x1337940_0;
L_0x13497c0 .cmp/eq 3, v0x1337940_0, L_0x7f81b73b8258;
L_0x1349860 .cmp/eq 3, v0x1337940_0, L_0x7f81b73b82a0;
L_0x1349ab0 .cmp/eq 3, v0x1337940_0, L_0x7f81b73b82e8;
L_0x1349cb0 .cmp/eq 3, v0x1337940_0, L_0x7f81b73b8330;
S_0x1337aa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x130a200;
 .timescale -12 -12;
E_0x1316b50 .event anyedge, v0x13385e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13385e0_0;
    %nor/r;
    %assign/vec4 v0x13385e0_0, 0;
    %wait E_0x1316b50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1336410;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ee9f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x13366f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x130a390;
T_2 ;
Ewait_0 .event/or E_0x1306460, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x13362b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1336050_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1336050_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1336050_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1336050_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1336050_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x130a390;
T_3 ;
    %wait E_0x1305950;
    %load/vec4 v0x1336130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13362b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1336050_0;
    %assign/vec4 v0x13362b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13367e0;
T_4 ;
    %wait E_0x1305950;
    %load/vec4 v0x1337790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1337940_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13376b0_0;
    %assign/vec4 v0x1337940_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13367e0;
T_5 ;
    %wait E_0x1316860;
    %load/vec4 v0x1337940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13376b0_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13376b0_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x13376b0_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13376b0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x13376b0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13376b0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x130a200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1338230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13385e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x130a200;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1338230_0;
    %inv;
    %store/vec4 v0x1338230_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x130a200;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1336630_0, v0x1338760_0, v0x1338230_0, v0x13382d0_0, v0x13384a0_0, v0x1338370_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x130a200;
T_9 ;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1338540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x130a200;
T_10 ;
    %wait E_0x1305700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1338540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1338540_0, 4, 32;
    %load/vec4 v0x13386a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1338540_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1338540_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1338540_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13384a0_0;
    %load/vec4 v0x13384a0_0;
    %load/vec4 v0x1338370_0;
    %xor;
    %load/vec4 v0x13384a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1338540_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1338540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1338540_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/review2015_fsmshift/iter0/response0/top_module.sv";
