Release 6.1.02i - xst G.25a
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : cpu.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : cpu
Output Format                      : NGC
Target Device                      : xc2s30-5-cs144

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : cpu.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_utils.vhd in Library work.
Architecture cpu_utils of Entity cpu_utils is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_iu.vhd in Library work.
Architecture iu_struct of Entity cpu_iu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_cu.vhd in Library work.
Architecture cu_struct of Entity cpu_cu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_du.vhd in Library work.
Architecture du_struct of Entity cpu_du is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_oa.vhd in Library work.
Architecture oa_struct of Entity cpu_oa is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_wd.vhd in Library work.
Architecture wd_struct of Entity cpu_wd is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu.vhd in Library work.
Architecture cpu_arch of Entity cpu is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu> (Architecture <cpu_arch>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <CPU_IU> (Architecture <iu_struct>).
Entity <CPU_IU> analyzed. Unit <CPU_IU> generated.

Analyzing Entity <CPU_CU> (Architecture <cu_struct>).
Entity <CPU_CU> analyzed. Unit <CPU_CU> generated.

Analyzing Entity <CPU_DU> (Architecture <du_struct>).
WARNING:Xst:819 - C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_du.vhd line 63: The following signals are missing in the process sensitivity list:
   acc_c<0><3>, acc_c<0><2>, acc_c<0><1>, acc_c<0><0>, acc_c<0><4>.
Entity <CPU_DU> analyzed. Unit <CPU_DU> generated.

Analyzing Entity <CPU_OA> (Architecture <oa_struct>).
Entity <CPU_OA> analyzed. Unit <CPU_OA> generated.

Analyzing Entity <CPU_WD> (Architecture <wd_struct>).
Entity <CPU_WD> analyzed. Unit <CPU_WD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <E_c> in unit <CPU_CU> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <CPU_WD>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_wd.vhd.
    Found 6-bit register for signal <daddr_c>.
    Found 1-bit register for signal <ndwe_c>.
    Found 6 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <CPU_WD> synthesized.


Synthesizing Unit <CPU_OA>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_oa.vhd.
WARNING:Xst:646 - Signal <int_re_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0033> created at line 71.
    Found 2-bit comparator greater for signal <$n0034> created at line 102.
    Found 2-bit adder for signal <$n0040> created at line 72.
    Found 2-bit register for signal <ipage_c>.
    Found 1-bit register for signal <ipage_we_c>.
    Found 2-bit register for signal <nreset_v>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <CPU_OA> synthesized.


Synthesizing Unit <CPU_DU>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_du.vhd.
WARNING:Xst:646 - Signal <code_c> is assigned but never used.
    Found 1-bit xor2 for signal <$n0023> created at line 152.
    Found 1-bit xor2 for signal <$n0024> created at line 152.
    Found 1-bit xor2 for signal <$n0025> created at line 152.
    Found 1-bit xor2 for signal <$n0026> created at line 152.
    Found 2-bit comparator less for signal <$n0040> created at line 53.
    Found 2-bit comparator greater for signal <$n0041> created at line 77.
    Found 5-bit subtractor for signal <$n0059> created at line 176.
    Found 2-bit adder for signal <$n0063> created at line 54.
    Found 4-bit adder carry out for signal <$n0064> created at line 160.
    Found 5-bit register for signal <acc_c<0>>.
    Found 2-bit register for signal <nreset_v>.
    Found 4 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <CPU_DU> synthesized.


Synthesizing Unit <CPU_CU>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_cu.vhd.
WARNING:Xst:646 - Signal <idata_c> is assigned but never used.
WARNING:Xst:646 - Signal <daddr_c> is assigned but never used.
WARNING:Xst:646 - Signal <E_c> is assigned but never used.
WARNING:Xst:646 - Signal <C_dvalid> is assigned but never used.
    Using one-hot encoding for signal <S_c>.
    Found 2-bit comparator less for signal <$n0038> created at line 391.
    Found 2-bit comparator less for signal <$n0040> created at line 98.
    Found 2-bit comparator greater for signal <$n0050> created at line 305.
    Found 2-bit adder for signal <$n0075> created at line 99.
    Found 4-bit register for signal <data_is_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 3-bit register for signal <S_c>.
    Found 1-bit register for signal <skip_c>.
    Found 3-bit register for signal <TC_c>.
    Found 4-bit register for signal <TD_c>.
    Found 1-bit register for signal <valid_c>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <CPU_CU> synthesized.


Synthesizing Unit <CPU_IU>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_iu.vhd.
    Found 8-bit adder for signal <$n0013> created at line 77.
    Found 2-bit comparator less for signal <$n0015> created at line 47.
    Found 2-bit comparator greater for signal <$n0018> created at line 64.
    Found 2-bit comparator lessequal for signal <$n0024> created at line 64.
    Found 2-bit adder for signal <$n0025> created at line 48.
    Found 2-bit register for signal <nreset_v>.
    Found 8-bit register for signal <pc>.
    Found 32-bit register for signal <stack_addrs_c>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <CPU_IU> synthesized.


Synthesizing Unit <cpu>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu.vhd.
Unit <cpu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 20
  6-bit register                   : 1
  4-bit register                   : 2
  3-bit register                   : 2
  8-bit register                   : 5
  1-bit register                   : 4
  2-bit register                   : 5
  5-bit register                   : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 2
# Adders/Subtractors               : 7
  2-bit adder                      : 4
  4-bit adder carry out            : 1
  5-bit subtractor                 : 1
  8-bit adder                      : 1
# Comparators                      : 10
  2-bit comparator less            : 5
  2-bit comparator greater         : 4
  2-bit comparator lessequal       : 1
# Xors                             : 4
  1-bit xor2                       : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <S_c>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <S_c>.
WARNING:Xst:1293 - FF/Latch  <S_c_2> is constant in block <CPU_CU>.
WARNING:Xst:1291 - FF/Latch <S_c_1> is unconnected in block <CPU_CU>.
WARNING:Xst:1291 - FF/Latch <S_c_0> is unconnected in block <CPU_CU>.

Optimizing unit <cpu> ...

Optimizing unit <CPU_IU> ...

Optimizing unit <CPU_CU> ...

Optimizing unit <CPU_DU> ...

Optimizing unit <CPU_OA> ...
Loading device for application Xst from file '2s30.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 36.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 43

Macro Statistics :
# Registers                        : 22
#      1-bit register              : 7
#      2-bit register              : 5
#      3-bit register              : 1
#      4-bit register              : 2
#      5-bit register              : 1
#      6-bit register              : 1
#      8-bit register              : 5
# Multiplexers                     : 2
#      2-to-1 multiplexer          : 2
# Adders/Subtractors               : 3
#      4-bit adder carry out       : 1
#      5-bit subtractor            : 1
#      8-bit adder                 : 1
# Comparators                      : 10
#      2-bit comparator greater    : 4
#      2-bit comparator less       : 5
#      2-bit comparator lessequal  : 1

Cell Usage :
# BELS                             : 316
#      GND                         : 1
#      LUT1                        : 9
#      LUT2                        : 20
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 55
#      LUT3_D                      : 2
#      LUT3_L                      : 19
#      LUT4                        : 89
#      LUT4_D                      : 20
#      LUT4_L                      : 59
#      MUXCY                       : 15
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 76
#      FDC                         : 32
#      FDCE                        : 11
#      FDE                         : 32
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 15
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s30cs144-5 

 Number of Slices:                     153  out of    432    35%  
 Number of Slice Flip Flops:            76  out of    864     8%  
 Number of 4 input LUTs:               278  out of    864    32%  
 Number of bonded IOBs:                 42  out of     96    43%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 21.873ns (Maximum Frequency: 45.718MHz)
   Minimum input arrival time before clock: 21.955ns
   Maximum output required time after clock: 25.010ns
   Maximum combinational path delay: 25.092ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk_in'
Delay:               21.873ns (Levels of Logic = 10)
  Source:            I2_TC_c_2 (FF)
  Destination:       I3_acc_c_0_3 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: I2_TC_c_2 to I3_acc_c_0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   1.292   2.300  I2_TC_c_2 (I2_TC_c_2)
     LUT4:I0->O           12   0.653   2.400  I3_Ker68911 (I3_N6893)
     LUT2_L:I0->LO         1   0.653   0.100  I3_skip_l90 (CHOICE1968)
     LUT4:I0->O            8   0.653   2.050  I3_skip_l99 (skip)
     LUT4_D:I0->O          7   0.653   1.950  I4_Ker7541 (I4_N7543)
     LUT4_D:I1->LO         1   0.653   0.100  I3_Mmux_data_x_Result<3> (N21269)
     LUT4:I1->O            2   0.653   1.340  I3__n0035<3>6 (CHOICE1973)
     MUXF5:S->O            3   0.981   1.480  I3__n0035<3>109_SW11 (N20845)
     LUT3:I1->O            1   0.653   1.150  I3__n0035<3>47_SW0_SW0 (N21174)
     LUT4_L:I2->LO         1   0.653   0.100  I3__n0035<3>47_SW0 (N20892)
     LUT4_L:I3->LO         1   0.653   0.000  I3__n0035<3>145 (I3__n0035<3>)
     FDCE:D                    0.753          I3_acc_c_0_3
    ----------------------------------------
    Total                     21.873ns (8.903ns logic, 12.970ns route)
                                       (40.7% logic, 59.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
Offset:              21.955ns (Levels of Logic = 11)
  Source:            nreset_in (PAD)
  Destination:       I3_acc_c_0_3 (FF)
  Destination Clock: clk_in rising

  Data Path: nreset_in to I3_acc_c_0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.924   4.000  nreset_in_IBUF (nreset_in_IBUF)
     LUT4:I3->O            1   0.653   1.150  I3_skip_l89 (CHOICE1967)
     LUT2_L:I1->LO         1   0.653   0.100  I3_skip_l90 (CHOICE1968)
     LUT4:I0->O            8   0.653   2.050  I3_skip_l99 (skip)
     LUT4_D:I0->O          7   0.653   1.950  I4_Ker7541 (I4_N7543)
     LUT4_D:I1->LO         1   0.653   0.100  I3_Mmux_data_x_Result<3> (N21269)
     LUT4:I1->O            2   0.653   1.340  I3__n0035<3>6 (CHOICE1973)
     MUXF5:S->O            3   0.981   1.480  I3__n0035<3>109_SW11 (N20845)
     LUT3:I1->O            1   0.653   1.150  I3__n0035<3>47_SW0_SW0 (N21174)
     LUT4_L:I2->LO         1   0.653   0.100  I3__n0035<3>47_SW0 (N20892)
     LUT4_L:I3->LO         1   0.653   0.000  I3__n0035<3>145 (I3__n0035<3>)
     FDCE:D                    0.753          I3_acc_c_0_3
    ----------------------------------------
    Total                     21.955ns (8.535ns logic, 13.420ns route)
                                       (38.9% logic, 61.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
Offset:              25.010ns (Levels of Logic = 8)
  Source:            I2_TC_c_2 (FF)
  Destination:       iaddr_out<7> (PAD)
  Source Clock:      clk_in rising

  Data Path: I2_TC_c_2 to iaddr_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   1.292   2.300  I2_TC_c_2 (I2_TC_c_2)
     LUT4:I0->O           12   0.653   2.400  I3_Ker68911 (I3_N6893)
     LUT2_L:I0->LO         1   0.653   0.100  I3_skip_l90 (CHOICE1968)
     LUT4:I0->O            8   0.653   2.050  I3_skip_l99 (skip)
     LUT2_D:I1->O          5   0.653   1.740  I2_Ker62031 (I2_N6205)
     LUT4_D:I0->O         15   0.653   2.700  I2_pc_mux_x<2>_1 (I2_pc_mux_x<2>_1)
     LUT4:I0->O            1   0.653   1.150  I1_iaddr_x<7>57_SW1 (N21135)
     LUT4_D:I2->O          1   0.653   1.150  I1_iaddr_x<7>57 (iaddr_out_7_OBUF)
     OBUF:I->O                 5.557          iaddr_out_7_OBUF (iaddr_out<7>)
    ----------------------------------------
    Total                     25.010ns (11.420ns logic, 13.590ns route)
                                       (45.7% logic, 54.3% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               25.092ns (Levels of Logic = 9)
  Source:            nreset_in (PAD)
  Destination:       iaddr_out<7> (PAD)

  Data Path: nreset_in to iaddr_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.924   4.000  nreset_in_IBUF (nreset_in_IBUF)
     LUT4:I3->O            1   0.653   1.150  I3_skip_l89 (CHOICE1967)
     LUT2_L:I1->LO         1   0.653   0.100  I3_skip_l90 (CHOICE1968)
     LUT4:I0->O            8   0.653   2.050  I3_skip_l99 (skip)
     LUT2_D:I1->O          5   0.653   1.740  I2_Ker62031 (I2_N6205)
     LUT4_D:I0->O         15   0.653   2.700  I2_pc_mux_x<2>_1 (I2_pc_mux_x<2>_1)
     LUT4:I0->O            1   0.653   1.150  I1_iaddr_x<7>57_SW1 (N21135)
     LUT4_D:I2->O          1   0.653   1.150  I1_iaddr_x<7>57 (iaddr_out_7_OBUF)
     OBUF:I->O                 5.557          iaddr_out_7_OBUF (iaddr_out<7>)
    ----------------------------------------
    Total                     25.092ns (11.052ns logic, 14.040ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
CPU : 6.50 / 6.84 s | Elapsed : 6.00 / 6.00 s
 
--> 

Total memory usage is 62544 kilobytes


