

================================================================
== Vivado HLS Report for 'NonMaxSuppression'
================================================================
* Date:           Sat May 20 12:00:32 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     8.549|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    324|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|     133|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     133|    438|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_grad_U   |NonMaxSuppressionmb6  |        1|  0|   0|    0|   512|    6|     1|         3072|
    |line_buf_value_U  |Sobel_512u_512u_sfYi  |        1|  0|   0|    0|   512|   24|     1|        12288|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        2|  0|   0|    0|  1024|   30|     2|        15360|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_279_p2                      |     +    |      0|  0|  14|          10|           1|
    |yi_fu_239_p2                      |     +    |      0|  0|  14|          10|           1|
    |and_ln360_fu_550_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln367_fu_522_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln374_fu_576_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln382_1_fu_267_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln382_2_fu_638_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln382_fu_634_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln323_fu_233_p2              |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln324_fu_273_p2              |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln353_fu_402_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln354_1_fu_414_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln354_fu_408_p2              |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln360_fu_434_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln361_1_fu_446_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln361_fu_440_p2              |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln367_fu_466_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln368_1_fu_478_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln368_fu_472_p2              |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln374_fu_498_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln375_fu_504_p2              |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln382_1_fu_261_p2            |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln382_2_fu_301_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln382_3_fu_307_p2            |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln382_fu_255_p2              |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln354_fu_420_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln360_fu_510_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln361_fu_452_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln367_fu_564_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln368_fu_484_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln375_fu_617_p2                |    or    |      0|  0|   2|           1|           1|
    |fifo4_din                         |  select  |      0|  0|   8|           1|           8|
    |select_ln353_fu_536_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln354_fu_426_p3            |  select  |      0|  0|   8|           1|           1|
    |select_ln360_fu_556_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln361_fu_458_p3            |  select  |      0|  0|   8|           1|           1|
    |select_ln367_fu_528_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln368_fu_490_p3            |  select  |      0|  0|   8|           1|           1|
    |select_ln374_fu_628_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln375_fu_621_p3            |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln353_fu_544_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln360_fu_516_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln367_fu_570_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 324|         169|         175|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |fifo3_grad_blk_n         |   9|          2|    1|          2|
    |fifo3_value_blk_n        |   9|          2|    1|          2|
    |fifo4_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_0_i_reg_222           |   9|          2|   10|         20|
    |yi_0_i_reg_211           |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         24|   28|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |and_ln374_reg_759                   |   1|   0|    1|          0|
    |and_ln382_1_reg_703                 |   1|   0|    1|          0|
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |grad_nms_fu_148                     |   2|   0|    2|          0|
    |icmp_ln324_reg_708                  |   1|   0|    1|          0|
    |icmp_ln324_reg_708_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln368_reg_744                  |   1|   0|    1|          0|
    |icmp_ln375_reg_749                  |   1|   0|    1|          0|
    |icmp_ln382_2_reg_729                |   1|   0|    1|          0|
    |icmp_ln382_2_reg_729_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln382_3_reg_734                |   1|   0|    1|          0|
    |icmp_ln382_3_reg_734_pp0_iter1_reg  |   1|   0|    1|          0|
    |line_buf_grad_addr_reg_723          |   9|   0|    9|          0|
    |line_buf_value_addr_reg_717         |   9|   0|    9|          0|
    |select_ln360_reg_754                |   8|   0|    8|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |value_nms_1_fu_136                  |   8|   0|    8|          0|
    |value_nms_fu_132                    |   8|   0|    8|          0|
    |window_buf_0_1_val_1_fu_128         |   8|   0|    8|          0|
    |window_buf_0_1_val_fu_124           |   8|   0|    8|          0|
    |window_buf_1_1_val_reg_739          |   8|   0|    8|          0|
    |window_buf_2_1_val_1_fu_144         |   8|   0|    8|          0|
    |window_buf_2_1_val_fu_140           |   8|   0|    8|          0|
    |xi_0_i_reg_222                      |  10|   0|   10|          0|
    |yi_0_i_reg_211                      |  10|   0|   10|          0|
    |yi_reg_698                          |  10|   0|   10|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 133|   0|  133|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_start             |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_done              | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_idle              | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_ready             | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|start_out            | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|start_write          | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|fifo3_value_dout     |  in |    8|   ap_fifo  |    fifo3_value    |    pointer   |
|fifo3_value_empty_n  |  in |    1|   ap_fifo  |    fifo3_value    |    pointer   |
|fifo3_value_read     | out |    1|   ap_fifo  |    fifo3_value    |    pointer   |
|fifo3_grad_dout      |  in |    2|   ap_fifo  |     fifo3_grad    |    pointer   |
|fifo3_grad_empty_n   |  in |    1|   ap_fifo  |     fifo3_grad    |    pointer   |
|fifo3_grad_read      | out |    1|   ap_fifo  |     fifo3_grad    |    pointer   |
|fifo4_din            | out |    8|   ap_fifo  |       fifo4       |    pointer   |
|fifo4_full_n         |  in |    1|   ap_fifo  |       fifo4       |    pointer   |
|fifo4_write          | out |    1|   ap_fifo  |       fifo4       |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_buf_0_1_val = alloca i8"   --->   Operation 7 'alloca' 'window_buf_0_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_1 = alloca i8"   --->   Operation 8 'alloca' 'window_buf_0_1_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%value_nms = alloca i8"   --->   Operation 9 'alloca' 'value_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%value_nms_1 = alloca i8"   --->   Operation 10 'alloca' 'value_nms_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_buf_2_1_val = alloca i8"   --->   Operation 11 'alloca' 'window_buf_2_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_1 = alloca i8"   --->   Operation 12 'alloca' 'window_buf_2_1_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%grad_nms = alloca i2"   --->   Operation 13 'alloca' 'grad_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo3_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str142, i32 0, i32 0, [1 x i8]* @p_str143, [1 x i8]* @p_str144, [1 x i8]* @p_str145, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str146, [1 x i8]* @p_str147)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* @fifo3_grad, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%line_buf_value = alloca [512 x i24], align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316]   --->   Operation 17 'alloca' 'line_buf_value' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%line_buf_grad = alloca [512 x i6], align 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316]   --->   Operation 18 'alloca' 'line_buf_grad' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %.loopexit" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%yi_0_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln323 = icmp eq i10 %yi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323]   --->   Operation 21 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%yi = add i10 %yi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323]   --->   Operation 23 'add' 'yi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %"NonMaxSuppression<512u, 512u>.exit", label %.preheader4.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %yi_0_i, i32 2, i32 9)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 25 'partselect' 'tmp_8' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln382 = icmp ne i8 %tmp_8, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 26 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln323)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln382_1 = icmp ult i10 %yi_0_i, 509" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 27 'icmp' 'icmp_ln382_1' <Predicate = (!icmp_ln323)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%and_ln382_1 = and i1 %icmp_ln382, %icmp_ln382_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 28 'and' 'and_ln382_1' <Predicate = (!icmp_ln323)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader4.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 29 'br' <Predicate = (!icmp_ln323)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (icmp_ln323)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%xi_0_i = phi i10 [ 0, %.preheader4.preheader.i ], [ %xi, %hls_label_3 ]"   --->   Operation 31 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.77ns)   --->   "%icmp_ln324 = icmp eq i10 %xi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 32 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.73ns)   --->   "%xi = add i10 %xi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 33 'add' 'xi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i10 %xi_0_i to i64" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 34 'zext' 'zext_ln334' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%line_buf_value_addr = getelementptr [512 x i24]* %line_buf_value, i64 0, i64 %zext_ln334" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 35 'getelementptr' 'line_buf_value_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%line_buf_value_load = load i24* %line_buf_value_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 36 'load' 'line_buf_value_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%line_buf_grad_addr = getelementptr [512 x i6]* %line_buf_grad, i64 0, i64 %zext_ln334" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 37 'getelementptr' 'line_buf_grad_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%line_buf_grad_load = load i6* %line_buf_grad_addr, align 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 38 'load' 'line_buf_grad_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xi_0_i, i32 2, i32 9)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 39 'partselect' 'tmp_9' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.55ns)   --->   "%icmp_ln382_2 = icmp ne i8 %tmp_9, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 40 'icmp' 'icmp_ln382_2' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.77ns)   --->   "%icmp_ln382_3 = icmp ult i10 %xi_0_i, 509" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 41 'icmp' 'icmp_ln382_3' <Predicate = (!icmp_ln324)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.54>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_2 = load i8* %window_buf_0_1_val_1"   --->   Operation 42 'load' 'window_buf_0_1_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%window_buf_1_1_val = load i8* %value_nms_1"   --->   Operation 43 'load' 'window_buf_1_1_val' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_2 = load i8* %window_buf_2_1_val_1"   --->   Operation 44 'load' 'window_buf_2_1_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 45 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln324, label %.loopexit.loopexit, label %hls_label_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_3 = load i8* %window_buf_0_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 47 'load' 'window_buf_0_1_val_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%value_nms_load = load i8* %value_nms" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 48 'load' 'value_nms_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_3 = load i8* %window_buf_2_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375]   --->   Operation 49 'load' 'window_buf_2_1_val_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%grad_nms_load = load i2* %grad_nms" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374]   --->   Operation 50 'load' 'grad_nms_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%line_buf_value_load = load i24* %line_buf_value_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 51 'load' 'line_buf_value_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%window_buf_0_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 15)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 52 'partselect' 'window_buf_0_2_val' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%line_buf_grad_load = load i6* %line_buf_grad_addr, align 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 53 'load' 'line_buf_grad_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%window_buf_1_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 16, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 54 'partselect' 'window_buf_1_2_val' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%window_buf_1_2_gra = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %line_buf_grad_load, i32 4, i32 5)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 55 'partselect' 'window_buf_1_2_gra' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.63ns)   --->   "%window_buf_2_2_val = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo3_value)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 56 'read' 'window_buf_2_2_val' <Predicate = (!icmp_ln324)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %window_buf_2_2_val, i16 %tmp)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 58 'bitconcatenate' 'tmp_7_i' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "store i24 %tmp_7_i, i24* %line_buf_value_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 59 'store' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 60 [1/1] (3.63ns)   --->   "%fifo3_grad_read = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* @fifo3_grad)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 60 'read' 'fifo3_grad_read' <Predicate = (!icmp_ln324)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %line_buf_grad_load, i32 2, i32 5)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %fifo3_grad_read, i4 %tmp_1)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 62 'bitconcatenate' 'tmp_8_i' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "store i6 %tmp_8_i, i6* %line_buf_grad_addr, align 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 63 'store' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln353 = icmp eq i2 %grad_nms_load, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:353]   --->   Operation 64 'icmp' 'icmp_ln353' <Predicate = (!icmp_ln324)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln354 = icmp ult i8 %window_buf_1_1_val, %value_nms_load" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 65 'icmp' 'icmp_ln354' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln354_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_1_2_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 66 'icmp' 'icmp_ln354_1' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln353)   --->   "%or_ln354 = or i1 %icmp_ln354, %icmp_ln354_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 67 'or' 'or_ln354' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln353)   --->   "%select_ln354 = select i1 %or_ln354, i8 0, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 68 'select' 'select_ln354' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.95ns)   --->   "%icmp_ln360 = icmp eq i2 %grad_nms_load, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 69 'icmp' 'icmp_ln360' <Predicate = (!icmp_ln324)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.55ns)   --->   "%icmp_ln361 = icmp ult i8 %window_buf_1_1_val, %window_buf_0_1_val_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 70 'icmp' 'icmp_ln361' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.55ns)   --->   "%icmp_ln361_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_2_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 71 'icmp' 'icmp_ln361_1' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%or_ln361 = or i1 %icmp_ln361, %icmp_ln361_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 72 'or' 'or_ln361' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%select_ln361 = select i1 %or_ln361, i8 0, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 73 'select' 'select_ln361' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.95ns)   --->   "%icmp_ln367 = icmp eq i2 %grad_nms_load, -2" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 74 'icmp' 'icmp_ln367' <Predicate = (!icmp_ln324)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln368 = icmp ult i8 %window_buf_1_1_val, %window_buf_0_2_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368]   --->   Operation 75 'icmp' 'icmp_ln368' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.55ns)   --->   "%icmp_ln368_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_2" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368]   --->   Operation 76 'icmp' 'icmp_ln368_1' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln367)   --->   "%or_ln368 = or i1 %icmp_ln368, %icmp_ln368_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368]   --->   Operation 77 'or' 'or_ln368' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln367)   --->   "%select_ln368 = select i1 %or_ln368, i8 0, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368]   --->   Operation 78 'select' 'select_ln368' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.95ns)   --->   "%icmp_ln374 = icmp eq i2 %grad_nms_load, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374]   --->   Operation 79 'icmp' 'icmp_ln374' <Predicate = (!icmp_ln324)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln375 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375]   --->   Operation 80 'icmp' 'icmp_ln375' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln360 = or i1 %icmp_ln353, %icmp_ln360" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 81 'or' 'or_ln360' <Predicate = (!icmp_ln324)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln367)   --->   "%xor_ln360 = xor i1 %or_ln360, true" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 82 'xor' 'xor_ln360' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln367)   --->   "%and_ln367 = and i1 %icmp_ln367, %xor_ln360" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 83 'and' 'and_ln367' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln367 = select i1 %and_ln367, i8 %select_ln368, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 84 'select' 'select_ln367' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln353 = select i1 %icmp_ln353, i8 %select_ln354, i8 %select_ln367" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:353]   --->   Operation 85 'select' 'select_ln353' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%xor_ln353 = xor i1 %icmp_ln353, true" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:353]   --->   Operation 86 'xor' 'xor_ln353' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%and_ln360 = and i1 %icmp_ln360, %xor_ln353" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 87 'and' 'and_ln360' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln360 = select i1 %and_ln360, i8 %select_ln361, i8 %select_ln353" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 88 'select' 'select_ln360' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln374)   --->   "%or_ln367 = or i1 %or_ln360, %icmp_ln367" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 89 'or' 'or_ln367' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln374)   --->   "%xor_ln367 = xor i1 %or_ln367, true" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 90 'xor' 'xor_ln367' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln374 = and i1 %icmp_ln374, %xor_ln367" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374]   --->   Operation 91 'and' 'and_ln374' <Predicate = (!icmp_ln324)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "store i2 %window_buf_1_2_gra, i2* %grad_nms" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 92 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_2_val, i8* %window_buf_2_1_val_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 93 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_1_val_2, i8* %window_buf_2_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 94 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_2_val, i8* %value_nms_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 95 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_1_val, i8* %value_nms" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 96 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_2_val, i8* %window_buf_0_1_val_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 97 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_1_val_2, i8* %window_buf_0_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 98 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.13>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 99 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:325]   --->   Operation 100 'specpipeline' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln374)   --->   "%or_ln375 = or i1 %icmp_ln375, %icmp_ln368" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375]   --->   Operation 101 'or' 'or_ln375' <Predicate = (!icmp_ln324 & and_ln374)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln374)   --->   "%select_ln375 = select i1 %or_ln375, i8 0, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375]   --->   Operation 102 'select' 'select_ln375' <Predicate = (!icmp_ln324 & and_ln374)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln374 = select i1 %and_ln374, i8 %select_ln375, i8 %select_ln360" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374]   --->   Operation 103 'select' 'select_ln374' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln382)   --->   "%and_ln382 = and i1 %icmp_ln382_2, %icmp_ln382_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 104 'and' 'and_ln382' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln382)   --->   "%and_ln382_2 = and i1 %and_ln382_1, %and_ln382" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 105 'and' 'and_ln382_2' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln382 = select i1 %and_ln382_2, i8 %select_ln374, i8 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 106 'select' 'select_ln382' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo4, i8 %select_ln382)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:384]   --->   Operation 107 'write' <Predicate = (!icmp_ln324)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:389]   --->   Operation 108 'specregionend' 'empty_99' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 109 'br' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo3_value]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo3_grad]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window_buf_0_1_val   (alloca           ) [ 0011111]
window_buf_0_1_val_1 (alloca           ) [ 0011111]
value_nms            (alloca           ) [ 0011111]
value_nms_1          (alloca           ) [ 0011111]
window_buf_2_1_val   (alloca           ) [ 0011111]
window_buf_2_1_val_1 (alloca           ) [ 0011111]
grad_nms             (alloca           ) [ 0011111]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
line_buf_value       (alloca           ) [ 0011111]
line_buf_grad        (alloca           ) [ 0011111]
br_ln323             (br               ) [ 0111111]
yi_0_i               (phi              ) [ 0010000]
icmp_ln323           (icmp             ) [ 0011111]
empty                (speclooptripcount) [ 0000000]
yi                   (add              ) [ 0111111]
br_ln323             (br               ) [ 0000000]
tmp_8                (partselect       ) [ 0000000]
icmp_ln382           (icmp             ) [ 0000000]
icmp_ln382_1         (icmp             ) [ 0000000]
and_ln382_1          (and              ) [ 0001110]
br_ln324             (br               ) [ 0011111]
ret_ln0              (ret              ) [ 0000000]
xi_0_i               (phi              ) [ 0001000]
icmp_ln324           (icmp             ) [ 0011111]
xi                   (add              ) [ 0011111]
zext_ln334           (zext             ) [ 0000000]
line_buf_value_addr  (getelementptr    ) [ 0001100]
line_buf_grad_addr   (getelementptr    ) [ 0001100]
tmp_9                (partselect       ) [ 0000000]
icmp_ln382_2         (icmp             ) [ 0001110]
icmp_ln382_3         (icmp             ) [ 0001110]
window_buf_0_1_val_2 (load             ) [ 0000000]
window_buf_1_1_val   (load             ) [ 0001010]
window_buf_2_1_val_2 (load             ) [ 0000000]
empty_98             (speclooptripcount) [ 0000000]
br_ln324             (br               ) [ 0000000]
window_buf_0_1_val_3 (load             ) [ 0000000]
value_nms_load       (load             ) [ 0000000]
window_buf_2_1_val_3 (load             ) [ 0000000]
grad_nms_load        (load             ) [ 0000000]
line_buf_value_load  (load             ) [ 0000000]
window_buf_0_2_val   (partselect       ) [ 0000000]
line_buf_grad_load   (load             ) [ 0000000]
window_buf_1_2_val   (partselect       ) [ 0000000]
window_buf_1_2_gra   (partselect       ) [ 0000000]
window_buf_2_2_val   (read             ) [ 0000000]
tmp                  (partselect       ) [ 0000000]
tmp_7_i              (bitconcatenate   ) [ 0000000]
store_ln337          (store            ) [ 0000000]
fifo3_grad_read      (read             ) [ 0000000]
tmp_1                (partselect       ) [ 0000000]
tmp_8_i              (bitconcatenate   ) [ 0000000]
store_ln337          (store            ) [ 0000000]
icmp_ln353           (icmp             ) [ 0000000]
icmp_ln354           (icmp             ) [ 0000000]
icmp_ln354_1         (icmp             ) [ 0000000]
or_ln354             (or               ) [ 0000000]
select_ln354         (select           ) [ 0000000]
icmp_ln360           (icmp             ) [ 0000000]
icmp_ln361           (icmp             ) [ 0000000]
icmp_ln361_1         (icmp             ) [ 0000000]
or_ln361             (or               ) [ 0000000]
select_ln361         (select           ) [ 0000000]
icmp_ln367           (icmp             ) [ 0000000]
icmp_ln368           (icmp             ) [ 0001010]
icmp_ln368_1         (icmp             ) [ 0000000]
or_ln368             (or               ) [ 0000000]
select_ln368         (select           ) [ 0000000]
icmp_ln374           (icmp             ) [ 0000000]
icmp_ln375           (icmp             ) [ 0001010]
or_ln360             (or               ) [ 0000000]
xor_ln360            (xor              ) [ 0000000]
and_ln367            (and              ) [ 0000000]
select_ln367         (select           ) [ 0000000]
select_ln353         (select           ) [ 0000000]
xor_ln353            (xor              ) [ 0000000]
and_ln360            (and              ) [ 0000000]
select_ln360         (select           ) [ 0001010]
or_ln367             (or               ) [ 0000000]
xor_ln367            (xor              ) [ 0000000]
and_ln374            (and              ) [ 0001010]
store_ln324          (store            ) [ 0000000]
store_ln324          (store            ) [ 0000000]
store_ln324          (store            ) [ 0000000]
store_ln324          (store            ) [ 0000000]
store_ln324          (store            ) [ 0000000]
store_ln324          (store            ) [ 0000000]
store_ln324          (store            ) [ 0000000]
tmp_i                (specregionbegin  ) [ 0000000]
specpipeline_ln325   (specpipeline     ) [ 0000000]
or_ln375             (or               ) [ 0000000]
select_ln375         (select           ) [ 0000000]
select_ln374         (select           ) [ 0000000]
and_ln382            (and              ) [ 0000000]
and_ln382_2          (and              ) [ 0000000]
select_ln382         (select           ) [ 0000000]
write_ln384          (write            ) [ 0000000]
empty_99             (specregionend    ) [ 0000000]
br_ln324             (br               ) [ 0011111]
br_ln0               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo3_value">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_value"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo3_grad">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_grad"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="window_buf_0_1_val_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_val/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="window_buf_0_1_val_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_val_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="value_nms_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="value_nms/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="value_nms_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="value_nms_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="window_buf_2_1_val_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_val/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="window_buf_2_1_val_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_val_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grad_nms_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_nms/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="line_buf_value_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_value/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="line_buf_grad_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_grad/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="window_buf_2_2_val_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_buf_2_2_val/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="fifo3_grad_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo3_grad_read/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln384_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln384/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="line_buf_value_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_value_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="1"/>
<pin id="203" dir="0" index="4" bw="9" slack="0"/>
<pin id="204" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="24" slack="0"/>
<pin id="206" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_value_load/3 store_ln337/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="line_buf_grad_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_grad_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="1"/>
<pin id="207" dir="0" index="4" bw="9" slack="0"/>
<pin id="208" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
<pin id="210" dir="1" index="7" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_grad_load/3 store_ln337/4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="yi_0_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi_0_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="yi_0_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_0_i/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="xi_0_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="1"/>
<pin id="224" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi_0_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="xi_0_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_0_i/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln323_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="yi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_8_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="0" index="3" bw="5" slack="0"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln382_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln382_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="and_ln382_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln382_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln324_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln334_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_9_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="0" index="3" bw="5" slack="0"/>
<pin id="296" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln382_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln382_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382_3/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="window_buf_0_1_val_2_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="3"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_val_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="window_buf_1_1_val_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="3"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_val/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="window_buf_2_1_val_2_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="3"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_val_2/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="window_buf_0_1_val_3_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="3"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_val_3/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="value_nms_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="3"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="value_nms_load/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="window_buf_2_1_val_3_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="3"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_val_3/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grad_nms_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="3"/>
<pin id="333" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grad_nms_load/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="window_buf_0_2_val_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="0" index="3" bw="5" slack="0"/>
<pin id="339" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_0_2_val/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="window_buf_1_2_val_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="24" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_1_2_val/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="window_buf_1_2_gra_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="0" index="3" bw="4" slack="0"/>
<pin id="359" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_1_2_gra/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="24" slack="0"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_7_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="24" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="0" index="2" bw="3" slack="0"/>
<pin id="387" dir="0" index="3" bw="4" slack="0"/>
<pin id="388" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_8_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_i/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln353_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln353/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln354_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln354_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354_1/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln354_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln354/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln354_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="8" slack="0"/>
<pin id="430" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln354/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln360_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln360/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln361_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln361_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361_1/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_ln361_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln361/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln361_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln361/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln367_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln367/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln368_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln368_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368_1/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln368_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln368/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln368_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="0" index="2" bw="8" slack="0"/>
<pin id="494" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln374_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln374/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln375_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln375/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln360_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln360/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln360_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln360/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln367_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln367/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln367_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="0" index="2" bw="8" slack="0"/>
<pin id="532" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln367/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln353_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln353_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln353/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="and_ln360_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln360/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln360_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln360/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="or_ln367_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln367/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln367_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln367/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln374_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln324_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="3"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln324_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="3"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln324_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="3"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln324_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="3"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln324_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="3"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln324_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="3"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln324_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="3"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln375_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="1" slack="1"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln375/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln375_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="0" index="2" bw="8" slack="1"/>
<pin id="625" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln375/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln374_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="0" index="2" bw="8" slack="1"/>
<pin id="632" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln374/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln382_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="2"/>
<pin id="636" dir="0" index="1" bw="1" slack="2"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln382/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="and_ln382_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="3"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln382_2/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln382_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="0" index="2" bw="8" slack="0"/>
<pin id="647" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln382/5 "/>
</bind>
</comp>

<comp id="652" class="1005" name="window_buf_0_1_val_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="3"/>
<pin id="654" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_0_1_val "/>
</bind>
</comp>

<comp id="658" class="1005" name="window_buf_0_1_val_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="3"/>
<pin id="660" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_0_1_val_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="value_nms_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="3"/>
<pin id="666" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="value_nms "/>
</bind>
</comp>

<comp id="670" class="1005" name="value_nms_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="3"/>
<pin id="672" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="value_nms_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="window_buf_2_1_val_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="3"/>
<pin id="678" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_2_1_val "/>
</bind>
</comp>

<comp id="682" class="1005" name="window_buf_2_1_val_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="3"/>
<pin id="684" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_2_1_val_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="grad_nms_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="3"/>
<pin id="690" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="grad_nms "/>
</bind>
</comp>

<comp id="694" class="1005" name="icmp_ln323_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="698" class="1005" name="yi_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="703" class="1005" name="and_ln382_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="3"/>
<pin id="705" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln382_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln324_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln324 "/>
</bind>
</comp>

<comp id="712" class="1005" name="xi_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="717" class="1005" name="line_buf_value_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="9" slack="1"/>
<pin id="719" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_value_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="line_buf_grad_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="1"/>
<pin id="725" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_grad_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln382_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="2"/>
<pin id="731" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln382_2 "/>
</bind>
</comp>

<comp id="734" class="1005" name="icmp_ln382_3_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="2"/>
<pin id="736" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln382_3 "/>
</bind>
</comp>

<comp id="739" class="1005" name="window_buf_1_1_val_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="1"/>
<pin id="741" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_1_val "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln368_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln368 "/>
</bind>
</comp>

<comp id="749" class="1005" name="icmp_ln375_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln375 "/>
</bind>
</comp>

<comp id="754" class="1005" name="select_ln360_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="1"/>
<pin id="756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln360 "/>
</bind>
</comp>

<comp id="759" class="1005" name="and_ln374_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln374 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="90" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="96" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="120" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="74" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="215" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="215" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="215" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="68" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="259"><net_src comp="245" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="215" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="255" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="226" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="226" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="226" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="226" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="291" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="70" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="226" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="185" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="185" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="82" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="197" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="86" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="88" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="370"><net_src comp="92" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="185" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="82" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="379"><net_src comp="94" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="160" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="364" pin="4"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="374" pin="3"/><net_sink comp="185" pin=4"/></net>

<net id="389"><net_src comp="98" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="197" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="88" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="398"><net_src comp="100" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="166" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="383" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="393" pin="3"/><net_sink comp="197" pin=4"/></net>

<net id="406"><net_src comp="331" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="102" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="316" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="325" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="316" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="344" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="408" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="316" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="331" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="104" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="316" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="322" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="316" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="160" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="440" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="70" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="316" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="331" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="106" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="316" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="334" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="316" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="319" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="472" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="316" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="331" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="108" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="316" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="328" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="402" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="434" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="110" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="466" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="490" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="316" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="402" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="426" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="528" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="402" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="110" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="434" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="458" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="536" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="510" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="466" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="110" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="498" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="354" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="160" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="319" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="344" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="316" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="334" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="313" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="70" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="621" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="642"><net_src comp="634" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="628" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="70" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="643" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="655"><net_src comp="124" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="661"><net_src comp="128" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="667"><net_src comp="132" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="673"><net_src comp="136" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="679"><net_src comp="140" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="685"><net_src comp="144" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="691"><net_src comp="148" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="697"><net_src comp="233" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="239" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="706"><net_src comp="267" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="711"><net_src comp="273" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="279" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="720"><net_src comp="179" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="726"><net_src comp="191" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="732"><net_src comp="301" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="737"><net_src comp="307" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="742"><net_src comp="316" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="747"><net_src comp="472" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="752"><net_src comp="504" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="757"><net_src comp="556" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="762"><net_src comp="576" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="628" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo3_value | {}
	Port: fifo3_grad | {}
	Port: fifo4 | {5 }
 - Input state : 
	Port: NonMaxSuppression : fifo3_value | {4 }
	Port: NonMaxSuppression : fifo3_grad | {4 }
	Port: NonMaxSuppression : fifo4 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln323 : 1
		yi : 1
		br_ln323 : 2
		tmp_8 : 1
		icmp_ln382 : 2
		icmp_ln382_1 : 1
		and_ln382_1 : 3
	State 3
		icmp_ln324 : 1
		xi : 1
		zext_ln334 : 1
		line_buf_value_addr : 2
		line_buf_value_load : 3
		line_buf_grad_addr : 2
		line_buf_grad_load : 3
		tmp_9 : 1
		icmp_ln382_2 : 2
		icmp_ln382_3 : 1
	State 4
		window_buf_0_2_val : 1
		window_buf_1_2_val : 1
		window_buf_1_2_gra : 1
		tmp : 1
		tmp_7_i : 2
		store_ln337 : 3
		tmp_1 : 1
		tmp_8_i : 2
		store_ln337 : 3
		icmp_ln353 : 1
		icmp_ln354 : 1
		icmp_ln354_1 : 2
		or_ln354 : 3
		select_ln354 : 3
		icmp_ln360 : 1
		icmp_ln361 : 1
		or_ln361 : 1
		select_ln361 : 1
		icmp_ln367 : 1
		icmp_ln368 : 2
		icmp_ln368_1 : 1
		or_ln368 : 3
		select_ln368 : 3
		icmp_ln374 : 1
		icmp_ln375 : 1
		or_ln360 : 2
		xor_ln360 : 2
		and_ln367 : 2
		select_ln367 : 4
		select_ln353 : 5
		xor_ln353 : 2
		and_ln360 : 2
		select_ln360 : 6
		or_ln367 : 2
		xor_ln367 : 2
		and_ln374 : 2
		store_ln324 : 2
		store_ln324 : 1
		store_ln324 : 2
		store_ln324 : 1
		store_ln324 : 2
		store_ln324 : 1
	State 5
		select_ln374 : 1
		select_ln382 : 2
		write_ln384 : 3
		empty_99 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln323_fu_233       |    0    |    13   |
|          |        icmp_ln382_fu_255       |    0    |    11   |
|          |       icmp_ln382_1_fu_261      |    0    |    13   |
|          |        icmp_ln324_fu_273       |    0    |    13   |
|          |       icmp_ln382_2_fu_301      |    0    |    11   |
|          |       icmp_ln382_3_fu_307      |    0    |    13   |
|          |        icmp_ln353_fu_402       |    0    |    8    |
|          |        icmp_ln354_fu_408       |    0    |    11   |
|   icmp   |       icmp_ln354_1_fu_414      |    0    |    11   |
|          |        icmp_ln360_fu_434       |    0    |    8    |
|          |        icmp_ln361_fu_440       |    0    |    11   |
|          |       icmp_ln361_1_fu_446      |    0    |    11   |
|          |        icmp_ln367_fu_466       |    0    |    8    |
|          |        icmp_ln368_fu_472       |    0    |    11   |
|          |       icmp_ln368_1_fu_478      |    0    |    11   |
|          |        icmp_ln374_fu_498       |    0    |    8    |
|          |        icmp_ln375_fu_504       |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |       select_ln354_fu_426      |    0    |    8    |
|          |       select_ln361_fu_458      |    0    |    8    |
|          |       select_ln368_fu_490      |    0    |    8    |
|          |       select_ln367_fu_528      |    0    |    8    |
|  select  |       select_ln353_fu_536      |    0    |    8    |
|          |       select_ln360_fu_556      |    0    |    8    |
|          |       select_ln375_fu_621      |    0    |    8    |
|          |       select_ln374_fu_628      |    0    |    8    |
|          |       select_ln382_fu_643      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    add   |            yi_fu_239           |    0    |    14   |
|          |            xi_fu_279           |    0    |    14   |
|----------|--------------------------------|---------|---------|
|          |       and_ln382_1_fu_267       |    0    |    2    |
|          |        and_ln367_fu_522        |    0    |    2    |
|    and   |        and_ln360_fu_550        |    0    |    2    |
|          |        and_ln374_fu_576        |    0    |    2    |
|          |        and_ln382_fu_634        |    0    |    2    |
|          |       and_ln382_2_fu_638       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         or_ln354_fu_420        |    0    |    2    |
|          |         or_ln361_fu_452        |    0    |    2    |
|    or    |         or_ln368_fu_484        |    0    |    2    |
|          |         or_ln360_fu_510        |    0    |    2    |
|          |         or_ln367_fu_564        |    0    |    2    |
|          |         or_ln375_fu_617        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |        xor_ln360_fu_516        |    0    |    2    |
|    xor   |        xor_ln353_fu_544        |    0    |    2    |
|          |        xor_ln367_fu_570        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   | window_buf_2_2_val_read_fu_160 |    0    |    0    |
|          |   fifo3_grad_read_read_fu_166  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    write_ln384_write_fu_172    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_8_fu_245          |    0    |    0    |
|          |          tmp_9_fu_291          |    0    |    0    |
|          |    window_buf_0_2_val_fu_334   |    0    |    0    |
|partselect|    window_buf_1_2_val_fu_344   |    0    |    0    |
|          |    window_buf_1_2_gra_fu_354   |    0    |    0    |
|          |           tmp_fu_364           |    0    |    0    |
|          |          tmp_1_fu_383          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln334_fu_285       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|         tmp_7_i_fu_374         |    0    |    0    |
|          |         tmp_8_i_fu_393         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   313   |
|----------|--------------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
| line_buf_grad|    1   |    0   |    0   |    0   |
|line_buf_value|    1   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    2   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      and_ln374_reg_759     |    1   |
|     and_ln382_1_reg_703    |    1   |
|      grad_nms_reg_688      |    2   |
|     icmp_ln323_reg_694     |    1   |
|     icmp_ln324_reg_708     |    1   |
|     icmp_ln368_reg_744     |    1   |
|     icmp_ln375_reg_749     |    1   |
|    icmp_ln382_2_reg_729    |    1   |
|    icmp_ln382_3_reg_734    |    1   |
| line_buf_grad_addr_reg_723 |    9   |
| line_buf_value_addr_reg_717|    9   |
|    select_ln360_reg_754    |    8   |
|     value_nms_1_reg_670    |    8   |
|      value_nms_reg_664     |    8   |
|window_buf_0_1_val_1_reg_658|    8   |
| window_buf_0_1_val_reg_652 |    8   |
| window_buf_1_1_val_reg_739 |    8   |
|window_buf_2_1_val_1_reg_682|    8   |
| window_buf_2_1_val_reg_676 |    8   |
|       xi_0_i_reg_222       |   10   |
|         xi_reg_712         |   10   |
|       yi_0_i_reg_211       |   10   |
|         yi_reg_698         |   10   |
+----------------------------+--------+
|            Total           |   132  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   313  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |   132  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   132  |   331  |    0   |
+-----------+--------+--------+--------+--------+--------+
