###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       152706   # Number of WRITE/WRITEP commands
num_reads_done                 =       443277   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       367808   # Number of read row buffer hits
num_read_cmds                  =       443277   # Number of READ/READP commands
num_writes_done                =       152749   # Number of read requests issued
num_write_row_hits             =       104337   # Number of write row buffer hits
num_act_cmds                   =       124213   # Number of ACT commands
num_pre_cmds                   =       124184   # Number of PRE commands
num_ondemand_pres              =       100845   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9380841   # Cyles of rank active rank.0
rank_active_cycles.1           =      9104523   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       619159   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       895477   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       552099   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3321   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1108   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1533   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          795   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          598   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1011   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1742   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1807   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2344   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29740   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          605   # Write cmd latency (cycles)
write_latency[40-59]           =         1006   # Write cmd latency (cycles)
write_latency[60-79]           =         2705   # Write cmd latency (cycles)
write_latency[80-99]           =         5265   # Write cmd latency (cycles)
write_latency[100-119]         =         6963   # Write cmd latency (cycles)
write_latency[120-139]         =        11042   # Write cmd latency (cycles)
write_latency[140-159]         =        11266   # Write cmd latency (cycles)
write_latency[160-179]         =        10870   # Write cmd latency (cycles)
write_latency[180-199]         =        10903   # Write cmd latency (cycles)
write_latency[200-]            =        92068   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       209027   # Read request latency (cycles)
read_latency[40-59]            =        69602   # Read request latency (cycles)
read_latency[60-79]            =        56567   # Read request latency (cycles)
read_latency[80-99]            =        17982   # Read request latency (cycles)
read_latency[100-119]          =        12361   # Read request latency (cycles)
read_latency[120-139]          =         9736   # Read request latency (cycles)
read_latency[140-159]          =         6951   # Read request latency (cycles)
read_latency[160-179]          =         5611   # Read request latency (cycles)
read_latency[180-199]          =         4628   # Read request latency (cycles)
read_latency[200-]             =        50812   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.62308e+08   # Write energy
read_energy                    =  1.78729e+09   # Read energy
act_energy                     =  3.39847e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.97196e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.29829e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85364e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68122e+09   # Active standby energy rank.1
average_read_latency           =      98.1488   # Average read request latency (cycles)
average_interarrival           =      16.7756   # Average request interarrival latency (cycles)
total_energy                   =   1.5856e+10   # Total energy (pJ)
average_power                  =       1585.6   # Average power (mW)
average_bandwidth              =      5.08609   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145170   # Number of WRITE/WRITEP commands
num_reads_done                 =       433216   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       373225   # Number of read row buffer hits
num_read_cmds                  =       433216   # Number of READ/READP commands
num_writes_done                =       145211   # Number of read requests issued
num_write_row_hits             =       113480   # Number of write row buffer hits
num_act_cmds                   =        91954   # Number of ACT commands
num_pre_cmds                   =        91926   # Number of PRE commands
num_ondemand_pres              =        70368   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9262873   # Cyles of rank active rank.0
rank_active_cycles.1           =      9208353   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       737127   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       791647   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       533528   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4258   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1566   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          768   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          590   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          999   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1771   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1756   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2371   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29707   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          655   # Write cmd latency (cycles)
write_latency[40-59]           =         1599   # Write cmd latency (cycles)
write_latency[60-79]           =         4107   # Write cmd latency (cycles)
write_latency[80-99]           =         7427   # Write cmd latency (cycles)
write_latency[100-119]         =         8871   # Write cmd latency (cycles)
write_latency[120-139]         =        10047   # Write cmd latency (cycles)
write_latency[140-159]         =         9828   # Write cmd latency (cycles)
write_latency[160-179]         =         9053   # Write cmd latency (cycles)
write_latency[180-199]         =         8908   # Write cmd latency (cycles)
write_latency[200-]            =        84651   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       222730   # Read request latency (cycles)
read_latency[40-59]            =        68786   # Read request latency (cycles)
read_latency[60-79]            =        50103   # Read request latency (cycles)
read_latency[80-99]            =        16668   # Read request latency (cycles)
read_latency[100-119]          =        11526   # Read request latency (cycles)
read_latency[120-139]          =         8801   # Read request latency (cycles)
read_latency[140-159]          =         5668   # Read request latency (cycles)
read_latency[160-179]          =         4742   # Read request latency (cycles)
read_latency[180-199]          =         3781   # Read request latency (cycles)
read_latency[200-]             =        40411   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.24689e+08   # Write energy
read_energy                    =  1.74673e+09   # Read energy
act_energy                     =  2.51586e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.53821e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79991e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78003e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74601e+09   # Active standby energy rank.1
average_read_latency           =      87.3968   # Average read request latency (cycles)
average_interarrival           =      17.2863   # Average request interarrival latency (cycles)
total_energy                   =  1.56875e+10   # Total energy (pJ)
average_power                  =      1568.75   # Average power (mW)
average_bandwidth              =      4.93591   # Average bandwidth
