<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Projet automatique: C:/CooCox/CoIDE/workspace/projet_autom/cmsis_boot/system_stm32f4xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Projet automatique
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('system__stm32f4xx_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">system_stm32f4xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="system__stm32f4xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx_8h.html">stm32f4xx.h</a>&quot;</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/************************* Miscellaneous Configuration ************************/</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* #define DATA_IN_ExtSRAM */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* #define VECT_TAB_SRAM */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">  143</a></span>&#160;<span class="preprocessor">#define VECT_TAB_OFFSET  0x00 </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/************************* PLL Parameters *************************************/</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define PLL_M      8</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">  150</a></span>&#160;<span class="preprocessor">#define PLL_N      336</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga04586ea638d21afe558db4f2798c38a6">  151</a></span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PLL_P      2</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga290dcd27167e925d817e8334111c1c01">  154</a></span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PLL_Q      7</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">  157</a></span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  uint32_t <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 168000000;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">  177</a></span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">  179</a></span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f4xx___system___private___functions.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>); </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f4xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">  209</a></span>&#160;{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= ((3UL &lt;&lt; 10*2)|(3UL &lt;&lt; 11*2));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (uint32_t)0x00000001;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">/* Reset CFGR register */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = 0x00000000;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">/* Reset PLLCFGR register */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = 0x24003010;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">/* Disable all interrupts */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00000000;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  SystemInit_ExtMemCtl(); </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;         </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">/* Configure the System clock source, PLL Multiplier and Divider factors, </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">     AHB/APBx prescalers and Flash settings ----------------------------------*/</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___system___private___functions.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>();</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">/* Configure the Vector Table location add offset address ------------------*/</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a> | <a class="code" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> | <a class="code" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f4xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  287</a></span>&#160;{</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock source */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock source */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">         SYSCLK = PLL_VCO / PLL_P</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">         */</span>    </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      pllsource = (<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; 22;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      pllm = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="keywordflow">if</span> (pllsource != 0)</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <span class="comment">/* HSE used as PLL clock source */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        pllvco = (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      }</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="comment">/* HSI used as PLL clock source */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        pllvco = (<a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);      </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      pllp = (((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>) &gt;&gt;16) + 1 ) *2;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = pllvco/pllp;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">/* Compute HCLK frequency --------------------------------------------------*/</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  tmp = <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a>[((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; 4)];</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">/* HCLK frequency */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f4xx___system___private___functions.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___functions.html#ga1ee14ac28e60198cc998586807b51e4c">  343</a></span>&#160;{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/*            PLL (clocked by HSE) used as System clock source                */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Enable HSE */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160; </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    HSEStatus = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    StartUpCounter++;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  }</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">/* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">/* HCLK = SYSCLK / 1*/</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">/* PCLK2 = HCLK / 2*/</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="comment">/* PCLK1 = HCLK / 4*/</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="comment">/* Configure the main PLL */</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = <a class="code" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a> | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) |</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                   (<a class="code" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>) | (<a class="code" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a> &lt;&lt; 24);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">/* Enable the main PLL */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">/* Wait till the main PLL is ready */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;   </div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a> |<a class="code" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a> |<a class="code" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="comment">/* Select the main PLL as system clock source */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">/* Wait till the main PLL is used as system clock source */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a> ) != <a class="code" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  }</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;}</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/*-- GPIOs Configuration -----------------------------------------------------*/</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> +-------------------+--------------------+------------------+------------------+</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> +                       SRAM pins assignment                                   +</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> +-------------------+--------------------+------------------+------------------+</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> | PD0  &lt;-&gt; FSMC_D2  | PE0  &lt;-&gt; FSMC_NBL0 | PF0  &lt;-&gt; FSMC_A0 | PG0 &lt;-&gt; FSMC_A10 | </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> | PD1  &lt;-&gt; FSMC_D3  | PE1  &lt;-&gt; FSMC_NBL1 | PF1  &lt;-&gt; FSMC_A1 | PG1 &lt;-&gt; FSMC_A11 | </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> | PD4  &lt;-&gt; FSMC_NOE | PE3  &lt;-&gt; FSMC_A19  | PF2  &lt;-&gt; FSMC_A2 | PG2 &lt;-&gt; FSMC_A12 | </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> | PD5  &lt;-&gt; FSMC_NWE | PE4  &lt;-&gt; FSMC_A20  | PF3  &lt;-&gt; FSMC_A3 | PG3 &lt;-&gt; FSMC_A13 | </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> | PD8  &lt;-&gt; FSMC_D13 | PE7  &lt;-&gt; FSMC_D4   | PF4  &lt;-&gt; FSMC_A4 | PG4 &lt;-&gt; FSMC_A14 | </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> | PD9  &lt;-&gt; FSMC_D14 | PE8  &lt;-&gt; FSMC_D5   | PF5  &lt;-&gt; FSMC_A5 | PG5 &lt;-&gt; FSMC_A15 | </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> | PD10 &lt;-&gt; FSMC_D15 | PE9  &lt;-&gt; FSMC_D6   | PF12 &lt;-&gt; FSMC_A6 | PG9 &lt;-&gt; FSMC_NE2 | </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> | PD11 &lt;-&gt; FSMC_A16 | PE10 &lt;-&gt; FSMC_D7   | PF13 &lt;-&gt; FSMC_A7 |------------------+</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> | PD12 &lt;-&gt; FSMC_A17 | PE11 &lt;-&gt; FSMC_D8   | PF14 &lt;-&gt; FSMC_A8 | </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> | PD13 &lt;-&gt; FSMC_A18 | PE12 &lt;-&gt; FSMC_D9   | PF15 &lt;-&gt; FSMC_A9 | </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> | PD14 &lt;-&gt; FSMC_D0  | PE13 &lt;-&gt; FSMC_D10  |------------------+</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> | PD15 &lt;-&gt; FSMC_D1  | PE14 &lt;-&gt; FSMC_D11  |</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> |                   | PE15 &lt;-&gt; FSMC_D12  |</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> +-------------------+--------------------+</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;   <span class="comment">/* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR   = 0x00000078;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  </div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">/* Connect PDx pins to FSMC Alternate function */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[0]  = 0x00cc00cc;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[1]  = 0xcc0ccccc;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">/* Configure PDx pins in Alternate function mode */</span>  </div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;MODER   = 0xaaaa0a0a;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">/* Configure PDx pins speed to 100 MHz */</span>  </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OSPEEDR = 0xffff0f0f;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">/* Configure PDx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">/* No pull-up, pull-down for PDx pins */</span> </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">/* Connect PEx pins to FSMC Alternate function */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[0]  = 0xc00cc0cc;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[1]  = 0xcccccccc;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="comment">/* Configure PEx pins in Alternate function mode */</span> </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;MODER   = 0xaaaa828a;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="comment">/* Configure PEx pins speed to 100 MHz */</span> </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OSPEEDR = 0xffffc3cf;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="comment">/* Configure PEx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="comment">/* No pull-up, pull-down for PEx pins */</span> </div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="comment">/* Connect PFx pins to FSMC Alternate function */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[0]  = 0x00cccccc;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[1]  = 0xcccc0000;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="comment">/* Configure PFx pins in Alternate function mode */</span>   </div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;MODER   = 0xaa000aaa;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="comment">/* Configure PFx pins speed to 100 MHz */</span> </div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OSPEEDR = 0xff000fff;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="comment">/* Configure PFx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="comment">/* No pull-up, pull-down for PFx pins */</span> </div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="comment">/* Connect PGx pins to FSMC Alternate function */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[0]  = 0x00cccccc;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[1]  = 0x000000c0;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="comment">/* Configure PGx pins in Alternate function mode */</span> </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;MODER   = 0x00080aaa;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="comment">/* Configure PGx pins speed to 100 MHz */</span> </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OSPEEDR = 0x000c0fff;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="comment">/* Configure PGx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="comment">/* No pull-up, pull-down for PGx pins */</span> </div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  </div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/*-- FSMC Configuration ------------------------------------------------------*/</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="comment">/* Enable the FSMC interface clock */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR         = 0x00000001;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="comment">/* Configure and enable Bank1_SRAM2 */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[2]  = 0x00001015;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[3]  = 0x00010603;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[2] = 0x0fffffff;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  Bank1_SRAM2 is configured as follow:</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">  p.FSMC_AddressSetupTime = 3;</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">  p.FSMC_AddressHoldTime = 0;</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">  p.FSMC_DataSetupTime = 6;</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  p.FSMC_BusTurnAroundDuration = 1;</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  p.FSMC_CLKDivision = 0;</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">  p.FSMC_DataLatency = 0;</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">  p.FSMC_AccessMode = FSMC_AccessMode_A;</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM2;</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_PSRAM;</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;  </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &amp;p;</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &amp;p;</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  </div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;}</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04786">stm32f4xx.h:4786</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00104">stm32f4xx.h:104</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04830">stm32f4xx.h:4830</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga7580b1a929ea9df59725ba9c18eba6ac"><div class="ttname"><a href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></div><div class="ttdeci">#define GPIOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01179">stm32f4xx.h:1179</a></div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga05e8f3d2e5868754a7cd88614955aecc"><div class="ttname"><a href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a></div><div class="ttdeci">#define SRAM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01018">stm32f4xx.h:1018</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04803">stm32f4xx.h:4803</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaccc33f1ba4e374e116ffa50f3a503030"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a></div><div class="ttdeci">#define PWR_CR_VOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04744">stm32f4xx.h:4744</a></div></div>
<div class="ttc" id="core__cm4_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00204">core_cm4.h:204</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gae04bdb5e8acc47cab1d0532e6b0d0763"><div class="ttname"><a href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></div><div class="ttdeci">#define GPIOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01180">stm32f4xx.h:1180</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx_8c_source.html#l00287">system_stm32f4xx.c:287</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga99d9c91eaad122460d324a71cc939d1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04883">stm32f4xx.h:4883</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04845">stm32f4xx.h:4845</a></div></div>
<div class="ttc" id="stm32f4xx_8h_html"><div class="ttname"><a href="stm32f4xx_8h.html">stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="core__cm4_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00207">core_cm4.h:207</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01187">stm32f4xx.h:1187</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00100">stm32f4xx.h:100</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01186">stm32f4xx.h:1186</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx_8c_source.html#l00209">system_stm32f4xx.c:209</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00280">stm32f4xx.h:280</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___defines_html_gac958257ddb2537c539cffdb3a4543067"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a></div><div class="ttdeci">#define PLL_Q</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx_8c_source.html#l00157">system_stm32f4xx.c:157</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04814">stm32f4xx.h:4814</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae3a86c3918526efe2258ecbb34b91587"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04819">stm32f4xx.h:4819</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___defines_html_ga0fa5a868f5cd056a04b1c42e454b9617"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a></div><div class="ttdeci">#define PLL_M</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx_8c_source.html#l00150">system_stm32f4xx.c:150</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00092">stm32f4xx.h:92</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga51d8b1dd2c46942d377c579a38dce711"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a></div><div class="ttdeci">#define FLASH_ACR_ICEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03372">stm32f4xx.h:3372</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04795">stm32f4xx.h:4795</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04848">stm32f4xx.h:4848</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___variables_html_gacdc3ef54c0704c90e69a8a84fb2d970d"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a></div><div class="ttdeci">__I uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx_8c_source.html#l00179">system_stm32f4xx.c:179</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04818">stm32f4xx.h:4818</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0e340725f46e9462d9b02a079b9fa8ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04872">stm32f4xx.h:4872</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01368">core_cm4.h:1368</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01159">stm32f4xx.h:1159</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___functions_html_ga1ee14ac28e60198cc998586807b51e4c"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___functions.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a></div><div class="ttdeci">static void SetSysClock(void)</div><div class="ttdoc">Configures the System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx_8c_source.html#l00343">system_stm32f4xx.c:343</a></div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga23a9099a5f8fc9c6e253c0eecb2be8db"><div class="ttname"><a href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></div><div class="ttdeci">#define FLASH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01003">stm32f4xx.h:1003</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga43c3022dede7c9db7a58d3c3409dbc8d"><div class="ttname"><a href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a></div><div class="ttdeci">#define GPIOF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01181">stm32f4xx.h:1181</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04785">stm32f4xx.h:4785</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx_8c_source.html#l00143">system_stm32f4xx.c:143</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2b7d7f29b09a49c31404fc0d44645c84"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04854">stm32f4xx.h:4854</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01211">stm32f4xx.h:1211</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga02a2a23a32f9b02166a8c64012842414"><div class="ttname"><a href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a></div><div class="ttdeci">#define GPIOG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01182">stm32f4xx.h:1182</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx_8c_source.html#l00177">system_stm32f4xx.c:177</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga87389cacb2eaf53730da13a2a33cd487"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04836">stm32f4xx.h:4836</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04839">stm32f4xx.h:4839</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04790">stm32f4xx.h:4790</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5a9a5cc3aa05dc62264addab1008c896"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a></div><div class="ttdeci">#define FLASH_ACR_DCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03373">stm32f4xx.h:3373</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga422986101f42a8811ae89ac69deb2759"><div class="ttname"><a href="group___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a></div><div class="ttdeci">#define FSMC_Bank1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01212">stm32f4xx.h:1212</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5c19997ccd28464b80a7c3325da0ca60"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a></div><div class="ttdeci">#define RCC_APB1ENR_PWREN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l05059">stm32f4xx.h:5059</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga67e55ca49f028a701d0c81420a6e2918"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_5WS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03367">stm32f4xx.h:3367</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04789">stm32f4xx.h:4789</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_403716cd79a43e1e972b00df67b8492f.html">cmsis_boot</a></li><li class="navelem"><a class="el" href="system__stm32f4xx_8c.html">system_stm32f4xx.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
