INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/exwb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exwb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/idex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/ifid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/instructions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/0 BITS/Personal Projects/core1/core1/core1.srcs/sim_1/new/core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_tb
