Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3d0147e2d0ee4f7c86f7469ce5484359 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 24 for port switchrdata [E:/Gitrepo/CPU-project-of-Computer-Organization/zrh_test/project_2/project_2.srcs/sources_1/new/cpu.v:198]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [E:/Gitrepo/CPU-project-of-Computer-Organization/zrh_test/project_2/project_2.srcs/sources_1/new/SwitchIO.v:13]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
