{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612446563571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612446563571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 04 19:19:23 2021 " "Processing started: Thu Feb 04 19:19:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612446563571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612446563571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX_4_2 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX_4_2 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612446563571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612446563841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612446563842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 21 10 " "Found 21 design units, including 10 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Invert_1-Equations " "Found design unit 2: Invert_1-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 And_2-Equations " "Found design unit 3: And_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Nand_2-Equations " "Found design unit 4: Nand_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Or_2-Equations " "Found design unit 5: Or_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Nor_2-Equations " "Found design unit 6: Nor_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Xor_2-Equations " "Found design unit 7: Xor_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Xnor_2-Equations " "Found design unit 8: Xnor_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Half_Adder-Equations " "Found design unit 9: Half_Adder-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Full_Adder-Equations " "Found design unit 10: Full_Adder-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 Four_Bit_Adder-Struct " "Found design unit 11: Four_Bit_Adder-Struct" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Invert_1 " "Found entity 1: Invert_1" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "2 And_2 " "Found entity 2: And_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nand_2 " "Found entity 3: Nand_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "4 Or_2 " "Found entity 4: Or_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nor_2 " "Found entity 5: Nor_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "6 Xor_2 " "Found entity 6: Xor_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "7 Xnor_2 " "Found entity 7: Xnor_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "8 Half_Adder " "Found entity 8: Half_Adder" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "9 Full_Adder " "Found entity 9: Full_Adder" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""} { "Info" "ISGN_ENTITY_NAME" "10 Four_Bit_Adder " "Found entity 10: Four_Bit_Adder" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Gates.vhd" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612446572036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612446572037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUt.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/DUt.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572038 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUt.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/DUt.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612446572038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_2-Struct " "Found design unit 1: MUX_4_2-Struct" {  } { { "MUX_4_2.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/MUX_4_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572039 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_2 " "Found entity 1: MUX_4_2" {  } { { "MUX_4_2.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/MUX_4_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612446572039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612446572039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612446572065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_2 MUX_4_2:add_instance " "Elaborating entity \"MUX_4_2\" for hierarchy \"MUX_4_2:add_instance\"" {  } { { "DUt.vhd" "add_instance" { Text "E:/4. SPRING 2021/EE214/EXP 1/MUX_4_2/DUt.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612446572066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612446572296 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612446572296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612446572296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612446572296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612446572372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 04 19:19:32 2021 " "Processing ended: Thu Feb 04 19:19:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612446572372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612446572372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612446572372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612446572372 ""}
