xpm_memory.sv,systemverilog,xpm,../../../../../../../Program_Files/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Program_Files/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
fr_feature_map_buffer.v,verilog,xil_defaultlib,../../../../../project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/fr_feature_map_buffer/sim/fr_feature_map_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
