Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date             : Mon Nov 23 15:45:48 2015
| Host             : rafa_arch running 64-bit unknown
| Command          : 
| Design           : toplevel
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.211 |
| Dynamic (W)              | 0.113 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |       10 |       --- |             --- |
| Slice Logic              |     0.001 |     2479 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      814 |     63400 |            1.28 |
|   LUT as Distributed RAM |    <0.001 |      128 |     19000 |            0.67 |
|   Register               |    <0.001 |      846 |    126800 |            0.67 |
|   CARRY4                 |    <0.001 |       25 |     15850 |            0.16 |
|   LUT as Shift Register  |    <0.001 |       68 |     19000 |            0.36 |
|   F7/F8 Muxes            |    <0.001 |       32 |     63400 |            0.05 |
|   Others                 |     0.000 |      351 |       --- |             --- |
| Signals                  |     0.002 |     1708 |       --- |             --- |
| Block RAM                |     0.001 |        4 |       135 |            2.96 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |    <0.001 |       34 |       210 |           16.19 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.211 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.008 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------+----------------------------------------------------------+-----------------+
| Clock                                         | Domain                                                   | Constraint (ns) |
+-----------------------------------------------+----------------------------------------------------------+-----------------+
| clk                                           | clk                                                      |            10.0 |
| clk_out1_uc_GPIO_clk_wiz_1_0                  | u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1_uc_GPIO_clk_wiz_1_0 |            20.0 |
| clk_out1_uc_GPIO_clk_wiz_1_0_1                | u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1_uc_GPIO_clk_wiz_1_0 |            20.0 |
| clkfbout_uc_GPIO_clk_wiz_1_0                  | u1/uc_GPIO_i/clk_wiz_1/inst/clkfbout_uc_GPIO_clk_wiz_1_0 |            10.0 |
| clkfbout_uc_GPIO_clk_wiz_1_0_1                | u1/uc_GPIO_i/clk_wiz_1/inst/clkfbout_uc_GPIO_clk_wiz_1_0 |            10.0 |
| sys_clk_pin                                   | clk                                                      |            10.0 |
| u1/uc_GPIO_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | u1/uc_GPIO_i/mdm_1/U0/I                                  |            33.3 |
| u1/uc_GPIO_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0__0                    |            33.3 |
+-----------------------------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| toplevel                                                                                       |     0.113 |
|   u1                                                                                           |     0.113 |
|     uc_GPIO_i                                                                                  |     0.113 |
|       axi_gpio_LED                                                                             |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           AXI_LITE_IPIF_I                                                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|               I_DECODER                                                                        |    <0.001 |
|           gpio_core_1                                                                          |    <0.001 |
|       axi_gpio_SW                                                                              |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           AXI_LITE_IPIF_I                                                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|               I_DECODER                                                                        |    <0.001 |
|           gpio_core_1                                                                          |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                        |    <0.001 |
|       clk_wiz_1                                                                                |     0.106 |
|         inst                                                                                   |     0.106 |
|       mdm_1                                                                                    |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           MDM_Core_I1                                                                          |    <0.001 |
|             JTAG_CONTROL_I                                                                     |    <0.001 |
|               Use_UART.RX_FIFO_I                                                               |    <0.001 |
|               Use_UART.TX_FIFO_I                                                               |    <0.001 |
|           Use_AXI_IPIF.AXI_LITE_IPIF_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|               I_DECODER                                                                        |    <0.001 |
|       microblaze_0                                                                             |     0.003 |
|         U0                                                                                     |     0.003 |
|           MicroBlaze_Core_I                                                                    |     0.003 |
|             Area.Core                                                                          |     0.003 |
|               Byte_Doublet_Handle_I                                                            |    <0.001 |
|                 BYTE_0_1_I                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 BYTE_2_3_I                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I    |    <0.001 |
|                   GEN4_LOOP[0].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[1].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[2].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[3].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[4].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[5].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[6].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[7].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I             |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I             |    <0.001 |
|                 byte_selects_i_INST                                                            |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|               Data_Flow_I                                                                      |     0.002 |
|                 ALU_I                                                                          |    <0.001 |
|                   ALL_Bits[0].ALU_Bit_I1                                                       |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                       |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                      |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                        |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                       |    <0.001 |
|                   ALL_Bits[10].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[11].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[12].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[13].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[14].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[15].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[16].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[17].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[18].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[19].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[1].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[20].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[21].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[22].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[23].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[24].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[25].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[26].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[27].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[28].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[29].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[2].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[30].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[31].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[3].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[4].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[5].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[6].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[7].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[8].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[9].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   No_Carry_Decoding.CarryIn_MUXCY                                              |     0.000 |
|                   No_Carry_Decoding.MULT_AND_I                                                 |     0.000 |
|                   No_Carry_Decoding.alu_carry_select_LUT                                       |     0.000 |
|                 MSR_Reg_I                                                                      |    <0.001 |
|                   MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                   MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                   MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                 Operand_Select_I                                                               |    <0.001 |
|                   OpSelect_Bits[0].Operand_Select_Bit_I                                        |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[10].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[11].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[12].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[13].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[14].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[15].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[16].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[17].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[18].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[19].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[1].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[20].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[21].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[22].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[23].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[24].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[25].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[26].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[27].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[28].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[29].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[2].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[30].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[31].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[3].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[4].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[5].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[6].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[7].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[8].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[9].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                 PC_Module_I                                                                    |    <0.001 |
|                   All_Bits.PC_GEN[0].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[10].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[11].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[12].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[13].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[14].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[15].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[16].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[17].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[18].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[19].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[1].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[20].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[21].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[22].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[23].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[24].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[25].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[26].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[27].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[28].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[29].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |    <0.001 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[2].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[30].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     Reset_DFF.PC_IF_DFF                                                        |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                   All_Bits.PC_GEN[31].PC_Bit_I                                                 |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     Reset_DFF.PC_IF_DFF                                                        |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                   All_Bits.PC_GEN[3].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[4].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[5].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[6].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[7].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[8].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.PC_GEN[9].PC_Bit_I                                                  |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 Register_File_I                                                                |    <0.001 |
|                   Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                 Result_Mux_I                                                                   |    <0.001 |
|                   Result_Mux_Bits[0].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[10].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[11].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[12].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[13].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[14].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[15].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[16].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[17].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[18].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[19].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[1].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[20].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[21].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[22].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[23].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[24].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[25].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[26].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[27].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[28].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[29].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[2].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[30].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[31].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[3].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[4].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[5].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[6].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[7].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[8].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[9].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                 Shift_Logic_Module_I                                                           |    <0.001 |
|                   Shift_Logic_Bits[0].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[10].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[11].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[12].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[13].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[14].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[15].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[16].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[17].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[18].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[19].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[1].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[20].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[21].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[22].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[23].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[24].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[25].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[26].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[27].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[28].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[29].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[2].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[30].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[31].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[3].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[4].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[5].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[6].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[7].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[8].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[9].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                 Zero_Detect_I                                                                  |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                     |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                      |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |    <0.001 |
|               Decode_I                                                                         |    <0.001 |
|                 PreFetch_Buffer_I                                                              |    <0.001 |
|                   Buffer_DFFs[1].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[1].MUXCY_XOR_I                                                   |     0.000 |
|                   Buffer_DFFs[2].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[2].MUXCY_XOR_I                                                   |    <0.001 |
|                   Buffer_DFFs[3].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[3].MUXCY_XOR_I                                                   |     0.000 |
|                   PreFetch_Buffers[0].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[10].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[11].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[12].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[13].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[14].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[15].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[16].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[17].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[18].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[19].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[1].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[20].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[21].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[22].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[23].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[24].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[25].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[26].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[27].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[28].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[29].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[2].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[30].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[31].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[3].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[4].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[5].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[6].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[7].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[8].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[9].SRL16E_I                                                 |    <0.001 |
|                   of_valid_FDR_I                                                               |    <0.001 |
|                 Using_FPGA.ALU_Carry_FDRE                                                      |    <0.001 |
|                 Using_FPGA.ALU_Carry_MUXCY                                                     |    <0.001 |
|                 Using_FPGA.ALU_OP0_FDRE                                                        |    <0.001 |
|                 Using_FPGA.ALU_OP1_FDRE                                                        |    <0.001 |
|                 Using_FPGA.Correct_Carry_MUXCY                                                 |     0.000 |
|                 Using_FPGA.Force1_FDRE                                                         |    <0.001 |
|                 Using_FPGA.Force2_FDRE                                                         |    <0.001 |
|                 Using_FPGA.Force_Val1_FDRE                                                     |    <0.001 |
|                 Using_FPGA.Force_Val2_FDRSE                                                    |    <0.001 |
|                 Using_FPGA.I_correct_Carry_Select                                              |     0.000 |
|                 Using_FPGA.Intr_Carry_MUXCY                                                    |     0.000 |
|                 Using_FPGA.MULT_AND_I                                                          |    <0.001 |
|                 Using_FPGA.MUXCY_JUMP_CARRY                                                    |     0.000 |
|                 Using_FPGA.MUXCY_JUMP_CARRY2                                                   |    <0.001 |
|                 Using_FPGA.MUXCY_JUMP_CARRY3                                                   |     0.000 |
|                 Using_FPGA.New_Carry_MUXCY                                                     |     0.000 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_1                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_2                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_3                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_4                                             |    <0.001 |
|                 Using_FPGA.Reg_Test_Equal_FDSE                                                 |    <0.001 |
|                 Using_FPGA.Reg_Test_Equal_N_FDRE                                               |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT1                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT2                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT3                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT4                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT1                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT2                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT3                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT4                                                   |    <0.001 |
|                 Using_FPGA.Use_Reg_Neg_DI_FDRE                                                 |    <0.001 |
|                 Using_FPGA.Use_Reg_Neg_S_FDRE                                                  |    <0.001 |
|                 Using_FPGA.clean_iReady_MuxCY                                                  |     0.000 |
|                 Using_FPGA.force_di1_LUT3                                                      |    <0.001 |
|                 Using_FPGA.force_di2_LUT4                                                      |    <0.001 |
|                 Using_FPGA.force_jump1_LUT3                                                    |    <0.001 |
|                 Using_FPGA.force_jump2_LUT4                                                    |    <0.001 |
|                 Using_FPGA.iFetch_MuxCY_1                                                      |     0.000 |
|                 Using_FPGA.iFetch_MuxCY_2                                                      |     0.000 |
|                 Using_FPGA.of_PipeRun_MuxCY_1                                                  |    <0.001 |
|                 Using_FPGA.of_PipeRun_Select_LUT4                                              |    <0.001 |
|                 Using_FPGA.of_PipeRun_without_dready_LUT4                                      |    <0.001 |
|                 write_Reg_I_LUT                                                                |    <0.001 |
|               Using_Ext_Databus.DAXI_Interface_I1                                              |    <0.001 |
|             Reset_DFF                                                                          |    <0.001 |
|       microblaze_0_axi_periph                                                                  |    <0.001 |
|         xbar                                                                                   |    <0.001 |
|           inst                                                                                 |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                           |    <0.001 |
|               addr_arbiter_inst                                                                |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                     |    <0.001 |
|               reg_slice_r                                                                      |    <0.001 |
|               splitter_ar                                                                      |    <0.001 |
|               splitter_aw                                                                      |    <0.001 |
|       microblaze_0_local_memory                                                                |     0.001 |
|         dlmb_bram_if_cntlr                                                                     |    <0.001 |
|           U0                                                                                   |    <0.001 |
|         dlmb_v10                                                                               |     0.000 |
|           U0                                                                                   |     0.000 |
|         ilmb_bram_if_cntlr                                                                     |    <0.001 |
|           U0                                                                                   |    <0.001 |
|         ilmb_v10                                                                               |     0.000 |
|           U0                                                                                   |     0.000 |
|         lmb_bram                                                                               |     0.001 |
|           U0                                                                                   |     0.001 |
|             inst_blk_mem_gen                                                                   |     0.001 |
|               gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.001 |
|                 valid.cstr                                                                     |     0.001 |
|                   ramloop[0].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[1].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[2].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[3].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|       rst_clk_wiz_1_100M                                                                       |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           EXT_LPF                                                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|           SEQ                                                                                  |    <0.001 |
|             SEQ_COUNTER                                                                        |    <0.001 |
+------------------------------------------------------------------------------------------------+-----------+


