#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 21 15:28:25 2024
# Process ID: 14108
# Current directory: C:/Users/Ali/Pictures/Xilinx/new/pong_game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13468 C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.xpr
# Log file: C:/Users/Ali/Pictures/Xilinx/new/pong_game/vivado.log
# Journal file: C:/Users/Ali/Pictures/Xilinx/new/pong_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/VAYSSADET/Documents/Cours/HAE924_Systemes_puce/tuto_microblaze_OK/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 826.984 ; gain = 147.496
open_bd_design {C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:inv:1.0 - inv_0
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Successfully read diagram <design_1> from BD file <C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
add_files -norecurse C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/input_controller/input_controller.srcs/sources_1/new/input_controller.vhd
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/clk_div.vhd C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/7seg.vhd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference score_7seg score_7seg_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference input_controller input_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference input_controller input_controller_1
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins score_7seg_0/clk]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins score_7seg_0/reset]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins input_controller_0/clk]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins input_controller_1/clk]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_0/btn_up]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_rtl_0_0(rst) and /input_controller_0/btn_up(undef)
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_1/reset]
set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins input_controller_0/paddle_pos]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins input_controller_1/paddle_pos]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_2]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins score_7seg_0/score]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
startgroup
make_bd_pins_external  [get_bd_pins score_7seg_0/seg]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40010000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_2/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
</axi_gpio_2/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40020000 [ 64K ]>
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_0_0_1]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_0/reset]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets reset_rtl_0_0_1]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_rtl_0_0(rst) and /input_controller_0/btn_up(undef)
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_2/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins score_7seg_0/seg]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins score_7seg_0/score]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_2]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins input_controller_1/paddle_pos]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins input_controller_0/paddle_pos]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_1/reset]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_0/btn_up]'
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_0/reset]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_1/reset]
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_2]
connect_bd_net [get_bd_pins score_7seg_0/score] [get_bd_pins axi_gpio_2/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins input_controller_0/paddle_pos]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins input_controller_1/paddle_pos]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40010000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_2/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
</axi_gpio_2/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40020000 [ 64K ]>
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins score_7seg_0/seg]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells score_7seg_0]
make_bd_intf_pins_external  [get_bd_cells score_7seg_0]
INFO: [BD 5-409] No interface pins to be made external for /score_7seg_0
endgroup
set_property name seg [get_bd_ports seg_0]
set_property name an [get_bd_ports an_0]
startgroup
make_bd_pins_external  [get_bd_pins input_controller_0/btn_up]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins input_controller_0/btn_down]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins input_controller_1/btn_up]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins input_controller_1/btn_down]
endgroup
set_property name btn_up [get_bd_ports btn_up_0]
set_property name btn_right [get_bd_ports btn_down_0]
set_property name btn_left [get_bd_ports btn_up_1]
set_property name btn_down [get_bd_ports btn_down_1]
regenerate_bd_layout
set_property location {1821 394} [get_bd_ports uart_tx]
set_property location {1850 223} [get_bd_ports uart_tx]
set_property location {1821 385} [get_bd_ports uart_tx]
regenerate_bd_layout
set_property location {1879 422} [get_bd_ports uart_tx]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /inv_0/i_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /score_7seg_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_100MHz 
WARNING: [BD 41-927] Following properties on pin /input_controller_1/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block score_7seg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_controller_1 .
Exporting to file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Oct 21 15:37:18 2024] Launched design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_axi_gpio_2_0_synth_1, design_1_score_7seg_0_0_synth_1, design_1_input_controller_0_0_synth_1, design_1_input_controller_1_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_axi_gpio_2_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_axi_gpio_2_0_synth_1/runme.log
design_1_score_7seg_0_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_score_7seg_0_0_synth_1/runme.log
design_1_input_controller_0_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_0_0_synth_1/runme.log
design_1_input_controller_1_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_input_controller_1_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/design_1_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/synth_1/runme.log
[Mon Oct 21 15:37:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1229.574 ; gain = 108.066
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 15:54:16 2024...
