Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 17:31:27 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.58e-03    0.206 1.38e+07    0.226 100.0
  U0_CLK_GATE (CLK_GATE)               1.51e-03 1.20e-03 1.78e+04 2.73e-03   1.2
  U0_ALU (ALU)                            0.000 1.24e-02 4.20e+06 1.66e-02   7.3
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   0.7
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.1
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.5
  U0_RegFile (RegFile)                 1.92e-03    0.100 3.16e+06    0.105  46.6
  U0_SYS_CTRL (SYS_CTRL)                  0.000 1.83e-02 6.55e+05 1.90e-02   8.4
  U0_UART (UART)                       6.96e-04 2.43e-03 2.22e+06 5.35e-03   2.4
    U0_UART_RX (UART_RX)               4.91e-04 2.28e-03 1.59e+06 4.35e-03   1.9
      U0_stp_chk (stp_chk)                0.000 9.99e-05 2.83e+04 1.28e-04   0.1
      U0_par_chk (par_chk_DATA_WIDTH8)    0.000 9.99e-05 1.31e+05 2.31e-04   0.1
      U0_strt_chk (strt_chk)              0.000 6.13e-05 2.04e+04 8.17e-05   0.0
      U0_deserializer (deserializer_DATA_WIDTH8)
                                       2.12e-06 4.93e-04 2.39e+05 7.34e-04   0.3
      U0_data_sampling (data_sampling) 8.52e-06 2.75e-04 3.88e+05 6.71e-04   0.3
      U0_edge_bit_counter (edge_bit_counter)
                                       2.01e-04 8.49e-04 3.77e+05 1.43e-03   0.6
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8)
                                       1.28e-04 3.87e-04 3.97e+05 9.13e-04   0.4
    U0_UART_TX (UART_TX_DATA_WIDTH8)   1.92e-04 1.43e-04 6.31e+05 9.65e-04   0.4
      U0_parity_calc (parity_calc_WIDTH8)
                                          0.000 4.49e-05 2.59e+05 3.04e-04   0.1
      U0_mux (mux)                     1.78e-05 1.05e-05 3.58e+04 6.41e-05   0.0
      U0_Serializer (Serializer_WIDTH8)
                                          0.000 5.49e-05 2.29e+05 2.84e-04   0.1
      U0_fsm (uart_tx_fsm)                0.000 2.00e-05 1.01e+05 1.21e-04   0.1
  U1_ClkDiv (ClkDiv_1)                 2.43e-04 5.85e-04 5.39e+05 1.37e-03   0.6
    add_49 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.37e+04 8.37e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 4.49e+04 4.49e-05   0.0
  U0_ClkDiv (ClkDiv_0)                 2.63e-05 6.38e-04 4.99e+05 1.16e-03   0.5
    add_49 (ClkDiv_0_DW01_inc_0)       1.89e-06 6.61e-06 8.36e+04 9.21e-05   0.0
  U0_PULSE_GEN (PULSE_GEN)                0.000 9.99e-06 2.32e+04 3.32e-05   0.0
  U0_UART_FIFO (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                       1.15e-03 5.86e-02 2.16e+06 6.19e-02  27.4
    u_r2w_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1)
                                          0.000 5.83e-03 8.27e+04 5.91e-03   2.6
    u_fifo_wr (fifo_wr_P_SIZE4)           0.000 5.83e-03 2.35e+05 6.07e-03   2.7
    u_w2r_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0)
                                          0.000 4.00e-05 7.48e+04 1.15e-04   0.1
    u_fifo_rd (fifo_rd_P_SIZE4)           0.000 4.00e-05 2.28e+05 2.68e-04   0.1
    u_fifo_mem (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                       9.10e-04 4.68e-02 1.53e+06 4.93e-02  21.8
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 8.75e-03 1.72e+05 8.92e-03   3.9
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 1.30e-05 2.26e-03 2.53e+04 2.29e-03   1.0
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 6.46e-06 2.38e-04 2.40e+04 2.68e-04   0.1
1
