// Seed: 560162745
module module_0 #(
    parameter id_6 = 32'd27
) (
    output supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input supply0 id_3,
    input tri id_4
);
  wire _id_6;
  assign id_6 = id_2;
  integer id_7 = id_3;
  wire id_8;
  always @(posedge id_8 or negedge "") id_7 = id_3;
  logic [1 : id_6] id_9 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    output wor id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6
);
  assign id_2 = -1;
  wire [-1 : -1] id_8;
  xor primCall (id_3, id_0, id_4, id_1, id_8, id_5);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_0,
      id_6
  );
  assign modCall_1.id_9 = 0;
endmodule
