#ifndef DCACHE_H
#define DCACHE_H

#ifndef PROCESSOR_H
#error This file should be included in Processor.h
#endif

class DCache : public Object, public IMemoryCallback, public Inspect::Interface<Inspect::Read>
{
    friend class Processor;
    
public:
    /// The state of a cache-line
    enum LineState
    {
        LINE_EMPTY,      ///< Line is empty.
        LINE_LOADING,    ///< Line is being loaded.
        LINE_INVALID,    ///< Line is invalid.
        LINE_FULL        ///< Line is full.
    };

    struct Line
    {
        LineState   state;      ///< The line state.
        bool        processing; ///< Has the line been added to m_returned yet?
        MemAddr     tag;        ///< The address tag.
        char*       data;       ///< The data in this line.
        bool*       valid;      ///< A bitmap of valid bytes in this line.
        CycleNo     access;     ///< Last access time of this line (for LRU).
        RegAddr     waiting;    ///< First register waiting on this line.
        bool        create;
    };
    
    struct WCB_Line
    {
        MemAddr     tag;
        LFID        fid;
        char*       data;
        bool*       valid;
        bool        free;
    };

private:
    struct Request
    {
        MemAddr address;
        bool    write;
        bool    update;       
        MemData data;
        bool    mask[sizeof(data.data)];
        LFID    fid;
    };
    
    struct Response
    {
        bool write;
        union {
            LFID fid;
            CID cid;
        };
    };
    
    // Information for multi-register writes
    struct WritebackState
    {
        LFID         fid;    ///< FID of the thread's that's waiting on the register
        RegAddr      addr;   ///< Address of the next register to write
        unsigned int size;   ///< Number of registers remaining to write
        unsigned int offset; ///< Current offset in the multi-register operand
        uint64_t     value;  ///< Value to write
        RegAddr      next;   ///< Next register after this one
    };
    
    Result FindLine(MemAddr address, Line* &line, bool check_only);

    Processor&           m_parent;          ///< Parent processor.
    Allocator&			 m_allocator;       ///< Allocator component.
	FamilyTable&		 m_familyTable;     ///< Family table .
	RegisterFile&		 m_regFile;         ///< Register File.
	IMemory&             m_memory;          ///< Memory
	MCID                 m_mcid;            ///< Memory Client ID
    std::vector<Line>    m_lines;           ///< The cache-lines.
    size_t               m_assoc;           ///< Config: Cache associativity.
	size_t               m_sets;            ///< Config: Number of sets in the cace.
    size_t               m_wcbsize;         ///< Config: Numger of sets in the WCB
	size_t               m_lineSize;        ///< Config: Size of a cache line, in bytes.
    IBankSelector*       m_selector;        ///< Mapping of cache line addresses to tags and set indices.
    IBankSelector*       m_wcbselect;       ///< Mapping of wcb line addresses to tags and set indices.
    Buffer<CID>          m_completed;       ///< Completed cache-line reads waiting to be processed.
    Buffer<LFID>         m_famflush;        ///< WCB line of family to be flushed away.
    Buffer<Response>     m_incoming;        ///< Incoming buffer from memory bus.
    Buffer<Request>      m_outgoing;        ///< Outgoing buffer to memory bus.
    WritebackState       m_wbstate;         ///< Writeback state
    uint64_t             m_numRHits;         ///< Number of rhits so far.
  //  uint64_t             m_wcbRHits;        ///< Number of WCB rhits so far.
    uint64_t             m_numEmptyRMisses;  ///< Number of rmisses so far (rmiss to an empty cache line).
    uint64_t             m_numLoadingRMisses;///< Number of rmisses so far (rmiss to a loading cache line with same tag).
    uint64_t             m_numInvalidRMisses;///< Number of rmisses so far (rmiss to an invalid cache line with same tag).
    uint64_t             m_numHardConflicts;///< Number of conflicts so far (rmiss to a non-empty, non-reusable cache line with different tag).
    uint64_t             m_numResolvedConflicts;///< Number of resolved conflicts so far (rmiss to a non-empty, substitutable line with different tag).

    uint64_t             m_numWHits;          ///< Number of whits so far.
    uint64_t             m_wcbConflicts;      ///< Number of WCB whits so far.
    uint64_t             m_wcbFlushes;        ///< Number of WCB flushes so far.
    uint64_t             m_numLoadingWMisses;///< Number of wmisses so far (wmiss to an invalid/loading line)

    uint64_t             m_numStallingRMisses;///< Number of rmisses that cannot be serviced upstream
    uint64_t             m_numStallingWMisses;///< Number of mmisses that cannot be serviced upstream
    
    std::vector<WCB_Line>    m_wcblines; ///< The write combine buffer lines.
       
    Result DoCompletedReads();
    Result DoIncomingResponses();
    Result DoOutgoingRequests();
    Result DoFamFlush  ();
    bool   ReadWCB(MemAddr address, /*size_t size,*/ Line* &line);//, LFID fid);
    //bool   ReadWCB(MemAddr address, size_t size, void* data, LFID fid, Line* &line, bool check_only);
    bool   WriteWCB(MemAddr address, MemSize size, void* data, LFID fid);
    bool   FlushWCBLine(size_t index);
    
    //bool   FlushWCBInLine(size_t index);
    

public:
    DCache(const std::string& name, Processor& parent, Clock& clock, Allocator& allocator, FamilyTable& familyTable, RegisterFile& regFile, IMemory& memory, Config& config);
    ~DCache();
    
    // Processes
    Process p_CompletedReads;
    Process p_Incoming;
    Process p_Outgoing;
    Process p_FamFlush;

    ArbitratedService<> p_service;

    // Public interface
    Result Read (MemAddr address, void* data, MemSize size, /*LFID fid,*/ RegAddr* reg);
    Result Write(MemAddr address, void* data, MemSize size, LFID fid, TID tid);
    bool   FamtoFlush(LFID fid);
    
    
    bool   FlushWCBInFam   (LFID fid);

    size_t GetLineSize() const { return m_lineSize; }

    // Memory callbacks
    bool OnMemoryReadCompleted(MemAddr addr, const MemData& data);
    bool OnMemoryWriteCompleted(LFID fid);
    bool OnMemorySnooped(MemAddr addr, const MemData& data, bool* mask);
    bool OnMemoryInvalidated(MemAddr addr);
   
    Object& GetMemoryPeer() { return m_parent; }


    // Debugging
    void Cmd_Info(std::ostream& out, const std::vector<std::string>& arguments) const;
    void Cmd_Read(std::ostream& out, const std::vector<std::string>& arguments) const;

    size_t GetAssociativity() const { return m_assoc; }
    size_t GetNumLines()      const { return m_lines.size(); }
    size_t GetNumSets()       const { return m_sets; }
    size_t GetWCBSize()       const { return m_wcbsize;}

    const Line& GetLine(size_t i) const { return m_lines[i];  }
};

#endif

