<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1Circ2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="seqCirc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="seqCirc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PIN2UCF_REPORT" xil_pn:name="seqCirc.lck"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LOCKEDPIN_CONSTRAINTS" xil_pn:name="seqCirc.lpc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="seqCirc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seqCirc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="seqCirc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="seqCirc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seqCirc.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="seqCirc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="seqCirc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="seqCirc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seqCirc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="seqCirc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="seqCirc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="seqCirc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="seqCirc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="seqCirc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="seqCirc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seqCirc.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="seqCirc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="seqCirc.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seqCirc_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seqCirc_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="seqCirc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="seqCirc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="seqCirc_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seqCirc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seqCirc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seqCirc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="seqCirc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seqCirc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seqCirc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="seqCirc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="seqCirc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seqCirc_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seqCirc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="seqCirc_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="seqCirc_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seqCirc_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seqCirc_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seqcirc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="seqcirc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="seqcirc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1358547396" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1358547396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358884973" xil_pn:in_ck="-3535565644119187556" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1358884972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab1Circ2_Test.vhd"/>
      <outfile xil_pn:name="seqCirc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1358884973" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5530606611498856621" xil_pn:start_ts="1358884973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358884973" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6964237007714306065" xil_pn:start_ts="1358884973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358547463" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1759584762304489465" xil_pn:start_ts="1358547463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358884973" xil_pn:in_ck="-3535565644119187556" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1358884973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab1Circ2_Test.vhd"/>
      <outfile xil_pn:name="seqCirc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1358884977" xil_pn:in_ck="-3535565644119187556" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1371389100141270929" xil_pn:start_ts="1358884973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="seqCirc_beh.prj"/>
      <outfile xil_pn:name="seqCirc_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1358884977" xil_pn:in_ck="-2117273980077003111" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4148128607824082052" xil_pn:start_ts="1358884977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="seqCirc_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1358547710" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1358547710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358547710" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1521068132454759633" xil_pn:start_ts="1358547710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358547710" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1759584762304489465" xil_pn:start_ts="1358547710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358547710" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1358547710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358547710" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5530606611498856621" xil_pn:start_ts="1358547710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358547710" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1358547710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358547710" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2454879459033684669" xil_pn:start_ts="1358547710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358885046" xil_pn:in_ck="180981063024312442" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4081733967926862198" xil_pn:start_ts="1358885021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="seqCirc.lso"/>
      <outfile xil_pn:name="seqCirc.ngc"/>
      <outfile xil_pn:name="seqCirc.ngr"/>
      <outfile xil_pn:name="seqCirc.prj"/>
      <outfile xil_pn:name="seqCirc.stx"/>
      <outfile xil_pn:name="seqCirc.syr"/>
      <outfile xil_pn:name="seqCirc.xst"/>
      <outfile xil_pn:name="seqCirc_beh.prj"/>
      <outfile xil_pn:name="seqCirc_vhdl.prj"/>
      <outfile xil_pn:name="seqCirc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1358548210" xil_pn:in_ck="177180706189084467" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5371905849649264574" xil_pn:start_ts="1358548210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358548214" xil_pn:in_ck="4275547184115490723" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9054332962018033638" xil_pn:start_ts="1358548210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="seqCirc.bld"/>
      <outfile xil_pn:name="seqCirc.ngd"/>
      <outfile xil_pn:name="seqCirc_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1358548217" xil_pn:in_ck="4275547184115490724" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1358548214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="seqCirc.pcf"/>
      <outfile xil_pn:name="seqCirc_map.map"/>
      <outfile xil_pn:name="seqCirc_map.mrp"/>
      <outfile xil_pn:name="seqCirc_map.ncd"/>
      <outfile xil_pn:name="seqCirc_map.ngm"/>
      <outfile xil_pn:name="seqCirc_map.xrpt"/>
      <outfile xil_pn:name="seqCirc_summary.xml"/>
      <outfile xil_pn:name="seqCirc_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1358548233" xil_pn:in_ck="4648594969215639741" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1358548217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="seqCirc.ncd"/>
      <outfile xil_pn:name="seqCirc.pad"/>
      <outfile xil_pn:name="seqCirc.par"/>
      <outfile xil_pn:name="seqCirc.ptwx"/>
      <outfile xil_pn:name="seqCirc.unroutes"/>
      <outfile xil_pn:name="seqCirc.xpi"/>
      <outfile xil_pn:name="seqCirc_pad.csv"/>
      <outfile xil_pn:name="seqCirc_pad.txt"/>
      <outfile xil_pn:name="seqCirc_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1358548240" xil_pn:in_ck="180981063024303565" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1358548233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="seqCirc.ut"/>
      <outfile xil_pn:name="seqcirc.bgn"/>
      <outfile xil_pn:name="seqcirc.bit"/>
      <outfile xil_pn:name="seqcirc.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1358548046" xil_pn:in_ck="4275547184115490592" xil_pn:name="TRAN_backAnnoPinLocations" xil_pn:prop_ck="177180706189084467" xil_pn:start_ts="1358548044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="seqCirc.lck"/>
    </transform>
    <transform xil_pn:end_ts="1358548076" xil_pn:in_ck="180981063024303565" xil_pn:name="TRAN_genLockedPinConstraints" xil_pn:start_ts="1358548074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="seqCirc.lpc"/>
    </transform>
    <transform xil_pn:end_ts="1358548233" xil_pn:in_ck="4275547184115490592" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1358548230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="seqCirc.twr"/>
      <outfile xil_pn:name="seqCirc.twx"/>
    </transform>
  </transforms>

</generated_project>
