

================================================================
== Vitis HLS Report for 'maxp2d_6272u_2u_2u_s'
================================================================
* Date:           Tue Oct 18 21:03:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.112 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6279|     6279|  62.790 us|  62.790 us|  6279|  6279|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_390_1  |     6277|     6277|         7|          1|          1|  6272|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 10 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %maxp2d_32_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_f_map_out131, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %maxp2d_32_activations_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_feature_map_stream124, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln390 = store i13 0, i13 %w" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 15 'store' 'store_ln390' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln390 = br void %for.body8" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 16 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_1 = load i13 %w" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 17 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln390 = icmp_eq  i13 %w_1, i13 6272" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 18 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6272, i64 6272, i64 6272"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%w_2 = add i13 %w_1, i13 1" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 20 'add' 'w_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %for.body8.split, void %for.end56" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 21 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln390 = store i13 %w_2, i13 %w" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 22 'store' 'store_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 23 [1/1] (2.10ns)   --->   "%maxp2d_32_window_stream_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %maxp2d_32_window_stream" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'maxp2d_32_window_stream_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %maxp2d_32_window_stream_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %maxp2d_32_window_stream_read, i32 32, i32 63" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %maxp2d_32_window_stream_read, i32 64, i32 95" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %maxp2d_32_window_stream_read, i32 96, i32 127" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%temp_window_elements = bitcast i32 %trunc_ln145" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'bitcast' 'temp_window_elements' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.91ns)   --->   "%cmp = fcmp_ogt  i32 %temp_window_elements, i32 -inf" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 29 'fcmp' 'cmp' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%temp_window_elements_2 = bitcast i32 %trunc_ln145_9" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitcast' 'temp_window_elements_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.91ns)   --->   "%cmp = fcmp_ogt  i32 %temp_window_elements, i32 -inf" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 31 'fcmp' 'cmp' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.28ns)   --->   "%max_1 = select i1 %cmp, i32 %temp_window_elements, i32 -inf" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 32 'select' 'max_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [2/2] (1.91ns)   --->   "%cmp11_s = fcmp_ogt  i32 %temp_window_elements_2, i32 %max_1" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 33 'fcmp' 'cmp11_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%max_4 = bitcast i32 %trunc_ln145_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'bitcast' 'max_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (1.91ns)   --->   "%cmp11_s = fcmp_ogt  i32 %temp_window_elements_2, i32 %max_1" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 35 'fcmp' 'cmp11_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.28ns)   --->   "%max_3 = select i1 %cmp11_s, i32 %temp_window_elements_2, i32 %max_1" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 36 'select' 'max_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [2/2] (1.91ns)   --->   "%cmp11_1 = fcmp_ogt  i32 %max_4, i32 %max_3" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 37 'fcmp' 'cmp11_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.11>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%max_6 = bitcast i32 %trunc_ln145_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'bitcast' 'max_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (1.91ns)   --->   "%cmp11_1 = fcmp_ogt  i32 %max_4, i32 %max_3" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 39 'fcmp' 'cmp11_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.28ns)   --->   "%max_5 = select i1 %cmp11_1, i32 %max_4, i32 %max_3" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 40 'select' 'max_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [2/2] (1.91ns)   --->   "%cmp11_1_1 = fcmp_ogt  i32 %max_6, i32 %max_5" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 41 'fcmp' 'cmp11_1_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.11>
ST_6 : Operation 42 [1/2] (1.91ns)   --->   "%cmp11_1_1 = fcmp_ogt  i32 %max_6, i32 %max_5" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 42 'fcmp' 'cmp11_1_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.28ns)   --->   "%max_7 = select i1 %cmp11_1_1, i32 %max_6, i32 %max_5" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 43 'select' 'max_7' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [2/2] (1.91ns)   --->   "%activation_elements = fcmp_oeq  i32 %temp_window_elements, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 44 'fcmp' 'activation_elements' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [2/2] (1.91ns)   --->   "%activation_elements_1 = fcmp_oeq  i32 %temp_window_elements_2, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 45 'fcmp' 'activation_elements_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [2/2] (1.91ns)   --->   "%activation_elements_2 = fcmp_oeq  i32 %max_4, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 46 'fcmp' 'activation_elements_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [2/2] (1.91ns)   --->   "%activation_elements_3 = fcmp_oeq  i32 %max_6, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 47 'fcmp' 'activation_elements_3' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln414 = ret" [forward_prop/src/forward_prop.cpp:414]   --->   Operation 60 'ret' 'ret_ln414' <Predicate = (icmp_ln390)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln393 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_30" [forward_prop/src/forward_prop.cpp:393]   --->   Operation 48 'specpipeline' 'specpipeline_ln393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/2] (1.91ns)   --->   "%activation_elements = fcmp_oeq  i32 %temp_window_elements, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 50 'fcmp' 'activation_elements' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/2] (1.91ns)   --->   "%activation_elements_1 = fcmp_oeq  i32 %temp_window_elements_2, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 51 'fcmp' 'activation_elements_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/2] (1.91ns)   --->   "%activation_elements_2 = fcmp_oeq  i32 %max_4, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 52 'fcmp' 'activation_elements_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/2] (1.91ns)   --->   "%activation_elements_3 = fcmp_oeq  i32 %max_6, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 53 'fcmp' 'activation_elements_3' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %max_7" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %maxp2d_32_feature_map_stream124, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %activation_elements_3, i1 %activation_elements_2, i1 %activation_elements_1, i1 %activation_elements" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %maxp2d_32_activations_window_stream, i4 %tmp_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 6272> <FIFO>
ST_7 : Operation 58 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %maxp2d_32_f_map_out131, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6272> <FIFO>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln390 = br void %for.body8" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 59 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ maxp2d_32_window_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maxp2d_32_feature_map_stream124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maxp2d_32_activations_window_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maxp2d_32_f_map_out131]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                            (alloca           ) [ 01000000]
specinterface_ln0            (specinterface    ) [ 00000000]
specinterface_ln0            (specinterface    ) [ 00000000]
specinterface_ln0            (specinterface    ) [ 00000000]
specinterface_ln0            (specinterface    ) [ 00000000]
store_ln390                  (store            ) [ 00000000]
br_ln390                     (br               ) [ 00000000]
w_1                          (load             ) [ 00000000]
icmp_ln390                   (icmp             ) [ 01111110]
empty                        (speclooptripcount) [ 00000000]
w_2                          (add              ) [ 00000000]
br_ln390                     (br               ) [ 00000000]
store_ln390                  (store            ) [ 00000000]
maxp2d_32_window_stream_read (read             ) [ 00000000]
trunc_ln145                  (trunc            ) [ 00000000]
trunc_ln145_9                (partselect       ) [ 01010000]
trunc_ln145_s                (partselect       ) [ 01011000]
trunc_ln145_1                (partselect       ) [ 01011100]
temp_window_elements         (bitcast          ) [ 01011111]
temp_window_elements_2       (bitcast          ) [ 01001111]
cmp                          (fcmp             ) [ 00000000]
max_1                        (select           ) [ 01001000]
max_4                        (bitcast          ) [ 01000111]
cmp11_s                      (fcmp             ) [ 00000000]
max_3                        (select           ) [ 01000100]
max_6                        (bitcast          ) [ 01000011]
cmp11_1                      (fcmp             ) [ 00000000]
max_5                        (select           ) [ 01000010]
cmp11_1_1                    (fcmp             ) [ 00000000]
max_7                        (select           ) [ 01000001]
specpipeline_ln393           (specpipeline     ) [ 00000000]
specloopname_ln144           (specloopname     ) [ 00000000]
activation_elements          (fcmp             ) [ 00000000]
activation_elements_1        (fcmp             ) [ 00000000]
activation_elements_2        (fcmp             ) [ 00000000]
activation_elements_3        (fcmp             ) [ 00000000]
bitcast_ln174                (bitcast          ) [ 00000000]
write_ln174                  (write            ) [ 00000000]
tmp_s                        (bitconcatenate   ) [ 00000000]
write_ln174                  (write            ) [ 00000000]
write_ln174                  (write            ) [ 00000000]
br_ln390                     (br               ) [ 00000000]
ret_ln414                    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="maxp2d_32_window_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxp2d_32_window_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="maxp2d_32_feature_map_stream124">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxp2d_32_feature_map_stream124"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="maxp2d_32_activations_window_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxp2d_32_activations_window_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="maxp2d_32_f_map_out131">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxp2d_32_f_map_out131"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="w_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="maxp2d_32_window_stream_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="0"/>
<pin id="67" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maxp2d_32_window_stream_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln174_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln174_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln174_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp11_s/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp11_1/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp11_1_1/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="4"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="activation_elements/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="3"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="activation_elements_1/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="activation_elements_2/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="activation_elements_3/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln390_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="13" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln390/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="w_1_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln390_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln390/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="w_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln390_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="0" index="1" bw="13" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln390/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln145_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="128" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln145_9_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="128" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="7" slack="0"/>
<pin id="158" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_9/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln145_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="128" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="0" index="3" bw="8" slack="0"/>
<pin id="168" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln145_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="128" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="0" index="3" bw="8" slack="0"/>
<pin id="178" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="temp_window_elements_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_window_elements/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="temp_window_elements_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_window_elements_2/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="max_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="max_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_4/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="max_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_3/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="max_6_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="3"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_6/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="max_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_5/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="max_7_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_7/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bitcast_ln174_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="1" slack="0"/>
<pin id="242" dir="0" index="4" bw="1" slack="0"/>
<pin id="243" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="250" class="1005" name="w_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="0"/>
<pin id="252" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="257" class="1005" name="icmp_ln390_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="5"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln390 "/>
</bind>
</comp>

<comp id="261" class="1005" name="trunc_ln145_9_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_9 "/>
</bind>
</comp>

<comp id="266" class="1005" name="trunc_ln145_s_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_s "/>
</bind>
</comp>

<comp id="271" class="1005" name="trunc_ln145_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="3"/>
<pin id="273" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln145_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="temp_window_elements_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_window_elements "/>
</bind>
</comp>

<comp id="283" class="1005" name="temp_window_elements_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_window_elements_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="max_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="max_4_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_4 "/>
</bind>
</comp>

<comp id="303" class="1005" name="max_3_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_3 "/>
</bind>
</comp>

<comp id="309" class="1005" name="max_6_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_6 "/>
</bind>
</comp>

<comp id="316" class="1005" name="max_5_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_5 "/>
</bind>
</comp>

<comp id="322" class="1005" name="max_7_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="64" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="64" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="64" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="64" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="149" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="197"><net_src comp="91" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="209"><net_src comp="96" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="204" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="220"><net_src comp="100" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="215" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="227"><net_src comp="104" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="222" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="231"><net_src comp="222" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="120" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="116" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="112" pin="2"/><net_sink comp="237" pin=3"/></net>

<net id="248"><net_src comp="108" pin="2"/><net_sink comp="237" pin=4"/></net>

<net id="249"><net_src comp="237" pin="5"/><net_sink comp="77" pin=2"/></net>

<net id="253"><net_src comp="60" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="260"><net_src comp="132" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="153" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="269"><net_src comp="163" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="274"><net_src comp="173" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="279"><net_src comp="183" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="286"><net_src comp="188" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="293"><net_src comp="192" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="299"><net_src comp="200" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="306"><net_src comp="204" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="312"><net_src comp="211" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="319"><net_src comp="215" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="325"><net_src comp="222" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="232" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: maxp2d_32_feature_map_stream124 | {7 }
	Port: maxp2d_32_activations_window_stream | {7 }
	Port: maxp2d_32_f_map_out131 | {7 }
 - Input state : 
	Port: maxp2d<6272u, 2u, 2u> : maxp2d_32_window_stream | {2 }
  - Chain level:
	State 1
		store_ln390 : 1
		w_1 : 1
		icmp_ln390 : 2
		w_2 : 2
		br_ln390 : 3
		store_ln390 : 3
	State 2
		temp_window_elements : 1
		cmp : 2
	State 3
		max_1 : 1
		cmp11_s : 2
	State 4
		max_3 : 1
		cmp11_1 : 2
	State 5
		max_5 : 1
		cmp11_1_1 : 2
	State 6
		max_7 : 1
		activation_elements : 2
		activation_elements_1 : 2
		activation_elements_2 : 2
		activation_elements_3 : 2
	State 7
		write_ln174 : 1
		tmp_s : 1
		write_ln174 : 2
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|          |               max_1_fu_192              |    0    |    32   |
|  select  |               max_3_fu_204              |    0    |    32   |
|          |               max_5_fu_215              |    0    |    32   |
|          |               max_7_fu_222              |    0    |    32   |
|----------|-----------------------------------------|---------|---------|
|    add   |                w_2_fu_138               |    0    |    20   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |            icmp_ln390_fu_132            |    0    |    12   |
|----------|-----------------------------------------|---------|---------|
|   read   | maxp2d_32_window_stream_read_read_fu_64 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |         write_ln174_write_fu_70         |    0    |    0    |
|   write  |         write_ln174_write_fu_77         |    0    |    0    |
|          |         write_ln174_write_fu_84         |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |                grp_fu_91                |    0    |    0    |
|          |                grp_fu_96                |    0    |    0    |
|          |                grp_fu_100               |    0    |    0    |
|   fcmp   |                grp_fu_104               |    0    |    0    |
|          |                grp_fu_108               |    0    |    0    |
|          |                grp_fu_112               |    0    |    0    |
|          |                grp_fu_116               |    0    |    0    |
|          |                grp_fu_120               |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            trunc_ln145_fu_149           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |           trunc_ln145_9_fu_153          |    0    |    0    |
|partselect|           trunc_ln145_s_fu_163          |    0    |    0    |
|          |           trunc_ln145_1_fu_173          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|bitconcatenate|               tmp_s_fu_237              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   160   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      icmp_ln390_reg_257      |    1   |
|         max_1_reg_290        |   32   |
|         max_3_reg_303        |   32   |
|         max_4_reg_296        |   32   |
|         max_5_reg_316        |   32   |
|         max_6_reg_309        |   32   |
|         max_7_reg_322        |   32   |
|temp_window_elements_2_reg_283|   32   |
| temp_window_elements_reg_276 |   32   |
|     trunc_ln145_1_reg_271    |   32   |
|     trunc_ln145_9_reg_261    |   32   |
|     trunc_ln145_s_reg_266    |   32   |
|           w_reg_250          |   13   |
+------------------------------+--------+
|             Total            |   366  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_91 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_96 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_100 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_108 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_112 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_116 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   704  ||   5.06  ||    99   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   99   |
|  Register |    -   |   366  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   366  |   259  |
+-----------+--------+--------+--------+
