library ieee;
use ieee.std_logic_1164.all;

entity LAB04 is
port(
	A3, A2, A1, A0: in bit;
	DECODER: out bit
);
end LAB04;