{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 22:04:13 2009 " "Info: Processing started: Tue Mar 24 22:04:13 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~505 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~505\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 722 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[11\]~1056 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[11\]~1056\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~500 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~500\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 469 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~501 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~501\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 470 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 722 27 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 469 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 470 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 640 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[9\]~1060 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[9\]~1060\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 630 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 632 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 640 27 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 630 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 632 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~459 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~459\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 625 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[8\]~1061 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[8\]~1061\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~454 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~454\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 610 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~455 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~455\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 611 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 625 27 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 610 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 611 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[2\]~1052 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[2\]~1052\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 883 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 884 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 885 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 883 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 884 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 885 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[1\]~1051 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[1\]~1051\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 738 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 739 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 743 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 738 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 739 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 743 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[3\]~1053 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[3\]~1053\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~932 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~932\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 752 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~933 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~933\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 754 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~937 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~937\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 755 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 752 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 754 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 755 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[4\]~1046 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[4\]~1046\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~438 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~438\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 496 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 700 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 701 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 496 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 700 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 701 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[5\]~1047 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[5\]~1047\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~438 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~438\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 551 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 552 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 561 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 551 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 552 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 561 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[0\]~1050 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[0\]~1050\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 870 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 873 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 874 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 870 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 873 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 874 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[15\]~1055 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[15\]~1055\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~854 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~854\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 928 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~858 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~858\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 932 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~859 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~859\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 933 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 928 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 932 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 933 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[12\]~1057 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[12\]~1057\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~436 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~436\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 390 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 919 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 920 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 390 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 919 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 920 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[14\]~1059 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[14\]~1059\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~415 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~415\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 525 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~419 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~419\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 529 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~420 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~420\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 530 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 525 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 529 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 530 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[13\]~1058 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[13\]~1058\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~415 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~415\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 498 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~419 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~419\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 502 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~420 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~420\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 503 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 498 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 502 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 503 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[7\]~1049 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[7\]~1049\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~438 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~438\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 593 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 595 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 596 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 593 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 595 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 596 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[6\]~1048 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[6\]~1048\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~438 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~438\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 575 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 577 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 578 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 575 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 577 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 578 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[10\]~1054 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[10\]~1054\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 603 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 605 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 652 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 603 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 605 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 652 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clockStepMode " "Info: Assuming node \"clockStepMode\" is an undefined clock" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instructionStepMode " "Info: Assuming node \"instructionStepMode\" is an undefined clock" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 160 360 544 176 "instructionStepMode" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instructionStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 112 376 544 128 "reset_in" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 939 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 359 33 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 186 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123 " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 183 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120 " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 168 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 173 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122 " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 178 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 185 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 163 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 940 36 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 942 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 270 30 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 282 28 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 271 29 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a2~porta_datain_reg0 19.8 MHz 50.508 ns Internal " "Info: Clock \"clk\" has Internal fmax of 19.8 MHz between source register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a2~porta_datain_reg0\" (period= 50.508 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.735 ns + Longest register memory " "Info: + Longest register to memory delay is 11.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 1 REG LC_X19_Y10_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.522 ns) 1.263 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~15 2 COMB LC_X18_Y10_N0 13 " "Info: 2: + IC(0.741 ns) + CELL(0.522 ns) = 1.263 ns; Loc. = LC_X18_Y10_N0; Fanout = 13; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~15'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~15 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 290 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.258 ns) 2.582 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~232 3 COMB LC_X18_Y10_N6 33 " "Info: 3: + IC(1.061 ns) + CELL(0.258 ns) = 2.582 ns; Loc. = LC_X18_Y10_N6; Fanout = 33; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~232'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~15 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 293 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.390 ns) 4.119 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~938 4 COMB LC_X18_Y9_N2 36 " "Info: 4: + IC(1.147 ns) + CELL(0.390 ns) = 4.119 ns; Loc. = LC_X18_Y9_N2; Fanout = 36; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~938'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~938 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 443 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.018 ns) 9.137 ns lpm_ram_io:inst1\|datatri\[2\]~1052 5 COMB LOOP LC_X20_Y9_N7 5 " "Info: 5: + IC(0.000 ns) + CELL(5.018 ns) = 9.137 ns; Loc. = LC_X20_Y9_N7; Fanout = 5; COMB LOOP Node = 'lpm_ram_io:inst1\|datatri\[2\]~1052'" { { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst1\|datatri\[2\]~1052 LC_X20_Y9_N7 " "Info: Loc. = LC_X20_Y9_N7; Node \"lpm_ram_io:inst1\|datatri\[2\]~1052\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[2]~1052 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~444 LC_X19_Y7_N8 " "Info: Loc. = LC_X19_Y7_N8; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~444\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~444 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~440 LC_X19_Y7_N3 " "Info: Loc. = LC_X19_Y7_N3; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~440\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~440 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~439 LC_X19_Y7_N2 " "Info: Loc. = LC_X19_Y7_N2; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~439\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~439 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[2]~1052 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~444 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 885 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~440 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 884 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~439 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 883 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~938 lpm_ram_io:inst1|datatri[2]~1052 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.315 ns) 11.735 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a2~porta_datain_reg0 6 MEM M4K_X15_Y3 1 " "Info: 6: + IC(2.283 ns) + CELL(0.315 ns) = 11.735 ns; Loc. = M4K_X15_Y3; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { lpm_ram_io:inst1|datatri[2]~1052 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/db/altsyncram_2891.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.503 ns ( 55.42 % ) " "Info: Total cell delay = 6.503 ns ( 55.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.232 ns ( 44.58 % ) " "Info: Total interconnect delay = 5.232 ns ( 44.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.735 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~15 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~938 lpm_ram_io:inst1|datatri[2]~1052 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.735 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~15 {} DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~938 {} lpm_ram_io:inst1|datatri[2]~1052 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.741ns 1.061ns 1.147ns 0.000ns 2.283ns } { 0.000ns 0.522ns 0.258ns 0.390ns 5.018ns 0.315ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-13.239 ns - Smallest " "Info: - Smallest clock skew is -13.239 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.781 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.639 ns) 2.781 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a2~porta_datain_reg0 2 MEM M4K_X15_Y3 1 " "Info: 2: + IC(0.843 ns) + CELL(0.639 ns) = 2.781 ns; Loc. = M4K_X15_Y3; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { clk lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/db/altsyncram_2891.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 69.69 % ) " "Info: Total cell delay = 1.938 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.843 ns ( 30.31 % ) " "Info: Total interconnect delay = 0.843 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~out0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.639ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.020 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 16.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.827 ns) 2.998 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X21_Y8_N6 2 " "Info: 2: + IC(0.872 ns) + CELL(0.827 ns) = 2.998 ns; Loc. = LC_X21_Y8_N6; Fanout = 2; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 939 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.101 ns) 3.568 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X21_Y8_N4 1 " "Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.568 ns; Loc. = LC_X21_Y8_N4; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 940 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 3.970 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X21_Y8_N5 7 " "Info: 4: + IC(0.301 ns) + CELL(0.101 ns) = 3.970 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.352 ns) + CELL(0.827 ns) 9.149 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N1 128 " "Info: 5: + IC(4.352 ns) + CELL(0.827 ns) = 9.149 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.179 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.390 ns) 11.667 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 6 COMB LC_X21_Y9_N0 5 " "Info: 6: + IC(2.128 ns) + CELL(0.390 ns) = 11.667 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.629 ns) 16.020 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 7 REG LC_X19_Y10_N1 17 " "Info: 7: + IC(3.724 ns) + CELL(0.629 ns) = 16.020 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.174 ns ( 26.05 % ) " "Info: Total cell delay = 4.174 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.846 ns ( 73.95 % ) " "Info: Total interconnect delay = 11.846 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.020 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.020 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 0.872ns 0.469ns 0.301ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~out0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.020 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.020 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 0.872ns 0.469ns 0.301ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.082 ns + " "Info: + Micro setup delay of destination is 0.082 ns" {  } { { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/db/altsyncram_2891.tdf" 78 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/db/altsyncram_2891.tdf" 78 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.735 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~15 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~938 lpm_ram_io:inst1|datatri[2]~1052 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.735 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~15 {} DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~938 {} lpm_ram_io:inst1|datatri[2]~1052 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.741ns 1.061ns 1.147ns 0.000ns 2.283ns } { 0.000ns 0.522ns 0.258ns 0.390ns 5.018ns 0.315ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~out0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.020 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.020 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 0.872ns 0.469ns 0.301ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockStepMode register DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\] register DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[1\] 32.98 MHz 30.32 ns Internal " "Info: Clock \"clockStepMode\" has Internal fmax of 32.98 MHz between source register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\]\" and destination register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[1\]\" (period= 30.32 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.812 ns + Longest register register " "Info: + Longest register to register delay is 11.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\] 1 REG LC_X19_Y10_N0 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N0; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.258 ns) 1.039 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux10~27 2 COMB LC_X19_Y10_N8 6 " "Info: 2: + IC(0.781 ns) + CELL(0.258 ns) = 1.039 ns; Loc. = LC_X19_Y10_N8; Fanout = 6; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux10~27'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 296 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.258 ns) 2.471 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[1\] 3 COMB LC_X18_Y8_N0 17 " "Info: 3: + IC(1.174 ns) + CELL(0.258 ns) = 2.471 ns; Loc. = LC_X18_Y8_N0; Fanout = 17; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1137 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.101 ns) 3.670 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~501 4 COMB LC_X18_Y10_N8 1 " "Info: 4: + IC(1.098 ns) + CELL(0.101 ns) = 3.670 ns; Loc. = LC_X18_Y10_N8; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~501'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[1] DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~501 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 935 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.932 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~502 5 COMB LC_X18_Y10_N9 48 " "Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 3.932 ns; Loc. = LC_X18_Y10_N9; Fanout = 48; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~502'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~501 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~502 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 936 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.320 ns) 10.252 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~444 6 COMB LOOP LC_X17_Y7_N8 4 " "Info: 6: + IC(0.000 ns) + CELL(6.320 ns) = 10.252 ns; Loc. = LC_X17_Y7_N8; Fanout = 4; COMB LOOP Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~444'" { { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~444 LC_X17_Y7_N8 " "Info: Loc. = LC_X17_Y7_N8; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~444\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~440 LC_X17_Y7_N1 " "Info: Loc. = LC_X17_Y7_N1; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~440\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~440 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~439 LC_X17_Y7_N0 " "Info: Loc. = LC_X17_Y7_N0; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~439\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~439 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst1\|datatri\[1\]~1051 LC_X18_Y5_N6 " "Info: Loc. = LC_X18_Y5_N6; Node \"lpm_ram_io:inst1\|datatri\[1\]~1051\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[1]~1051 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 743 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~440 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 739 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~439 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 738 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[1]~1051 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.320 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~502 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.102 ns) 11.812 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[1\] 7 REG LC_X21_Y11_N9 6 " "Info: 7: + IC(1.458 ns) + CELL(0.102 ns) = 11.812 ns; Loc. = LC_X21_Y11_N9; Fanout = 6; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1135 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.140 ns ( 60.45 % ) " "Info: Total cell delay = 7.140 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.672 ns ( 39.55 % ) " "Info: Total interconnect delay = 4.672 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.812 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[1] DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~501 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~502 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.812 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 {} DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~501 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~502 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] {} } { 0.000ns 0.781ns 1.174ns 1.098ns 0.161ns 0.000ns 1.458ns } { 0.000ns 0.258ns 0.258ns 0.101ns 0.101ns 6.320ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.117 ns - Smallest " "Info: - Smallest clock skew is -3.117 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 12.342 ns + Shortest register " "Info: + Shortest clock path from clock \"clockStepMode\" to destination register is 12.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.390 ns) 3.409 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X21_Y8_N5 7 " "Info: 2: + IC(1.720 ns) + CELL(0.390 ns) = 3.409 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.352 ns) + CELL(0.827 ns) 8.588 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N1 128 " "Info: 3: + IC(4.352 ns) + CELL(0.827 ns) = 8.588 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.179 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.125 ns) + CELL(0.629 ns) 12.342 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[1\] 4 REG LC_X21_Y11_N9 6 " "Info: 4: + IC(3.125 ns) + CELL(0.629 ns) = 12.342 ns; Loc. = LC_X21_Y11_N9; Fanout = 6; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.754 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1135 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 25.48 % ) " "Info: Total cell delay = 3.145 ns ( 25.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.197 ns ( 74.52 % ) " "Info: Total interconnect delay = 9.197 ns ( 74.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.342 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.342 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 3.125ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 15.459 ns - Longest register " "Info: - Longest clock path from clock \"clockStepMode\" to source register is 15.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.390 ns) 3.409 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X21_Y8_N5 7 " "Info: 2: + IC(1.720 ns) + CELL(0.390 ns) = 3.409 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.352 ns) + CELL(0.827 ns) 8.588 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N1 128 " "Info: 3: + IC(4.352 ns) + CELL(0.827 ns) = 8.588 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.179 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.390 ns) 11.106 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X21_Y9_N0 5 " "Info: 4: + IC(2.128 ns) + CELL(0.390 ns) = 11.106 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.629 ns) 15.459 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\] 5 REG LC_X19_Y10_N0 17 " "Info: 5: + IC(3.724 ns) + CELL(0.629 ns) = 15.459 ns; Loc. = LC_X19_Y10_N0; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 22.87 % ) " "Info: Total cell delay = 3.535 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.924 ns ( 77.13 % ) " "Info: Total interconnect delay = 11.924 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.459 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.459 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.342 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.342 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 3.125ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.459 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.459 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1135 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1135 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.812 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[1] DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~501 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~502 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.812 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 {} DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~501 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~502 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] {} } { 0.000ns 0.781ns 1.174ns 1.098ns 0.161ns 0.000ns 1.458ns } { 0.000ns 0.258ns 0.258ns 0.101ns 0.101ns 6.320ns 0.102ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.342 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.342 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 3.125ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.459 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.459 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "instructionStepMode register register DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 320.1 MHz Internal " "Info: Clock \"instructionStepMode\" Internal fmax is restricted to 320.1 MHz between source register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" and destination register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.865 ns + Longest register register " "Info: + Longest register to register delay is 1.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 1 REG LC_X19_Y10_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.509 ns) 1.027 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~111COUT1 2 COMB LC_X19_Y10_N1 2 " "Info: 2: + IC(0.518 ns) + CELL(0.509 ns) = 1.027 ns; Loc. = LC_X19_Y10_N1; Fanout = 2; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~111COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.098 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~107COUT1 3 COMB LC_X19_Y10_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.098 ns; Loc. = LC_X19_Y10_N2; Fanout = 2; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~107COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.169 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~113COUT1 4 COMB LC_X19_Y10_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.169 ns; Loc. = LC_X19_Y10_N3; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~113COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.696 ns) 1.865 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 5 REG LC_X19_Y10_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.696 ns) = 1.865 ns; Loc. = LC_X19_Y10_N4; Fanout = 2; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 72.23 % ) " "Info: Total cell delay = 1.347 ns ( 72.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.518 ns ( 27.77 % ) " "Info: Total interconnect delay = 0.518 ns ( 27.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.865 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.518ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.071ns 0.071ns 0.696ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode destination 7.480 ns + Shortest register " "Info: + Shortest clock path from clock \"instructionStepMode\" to destination register is 7.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instructionStepMode 1 CLK PIN_L15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 160 360 544 176 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.101 ns) 3.127 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X21_Y9_N0 5 " "Info: 2: + IC(1.727 ns) + CELL(0.101 ns) = 3.127 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.629 ns) 7.480 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 3 REG LC_X19_Y10_N4 2 " "Info: 3: + IC(3.724 ns) + CELL(0.629 ns) = 7.480 ns; Loc. = LC_X19_Y10_N4; Fanout = 2; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 27.13 % ) " "Info: Total cell delay = 2.029 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.451 ns ( 72.87 % ) " "Info: Total interconnect delay = 5.451 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.480 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.480 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.727ns 3.724ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode source 7.480 ns - Longest register " "Info: - Longest clock path from clock \"instructionStepMode\" to source register is 7.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instructionStepMode 1 CLK PIN_L15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 160 360 544 176 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.101 ns) 3.127 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X21_Y9_N0 5 " "Info: 2: + IC(1.727 ns) + CELL(0.101 ns) = 3.127 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.629 ns) 7.480 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 3 REG LC_X19_Y10_N1 17 " "Info: 3: + IC(3.724 ns) + CELL(0.629 ns) = 7.480 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 27.13 % ) " "Info: Total cell delay = 2.029 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.451 ns ( 72.87 % ) " "Info: Total interconnect delay = 5.451 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.480 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.480 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.727ns 3.724ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.480 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.480 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.727ns 3.724ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.480 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.480 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.727ns 3.724ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.865 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.518ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.071ns 0.071ns 0.696ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.480 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.480 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.727ns 3.724ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.480 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.480 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.727ns 3.724ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } {  } {  } "" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2 DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] clk 8.467 ns " "Info: Found hold time violation between source  pin or register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2\" and destination pin or register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]\" for clock \"clk\" (Hold time is 8.467 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.087 ns + Largest " "Info: + Largest clock skew is 10.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.903 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.827 ns) 2.998 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X21_Y8_N6 2 " "Info: 2: + IC(0.872 ns) + CELL(0.827 ns) = 2.998 ns; Loc. = LC_X21_Y8_N6; Fanout = 2; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 939 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.101 ns) 3.568 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X21_Y8_N4 1 " "Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.568 ns; Loc. = LC_X21_Y8_N4; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 940 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 3.970 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X21_Y8_N5 7 " "Info: 4: + IC(0.301 ns) + CELL(0.101 ns) = 3.970 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.352 ns) + CELL(0.827 ns) 9.149 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N1 128 " "Info: 5: + IC(4.352 ns) + CELL(0.827 ns) = 9.149 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.179 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.125 ns) + CELL(0.629 ns) 12.903 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] 6 REG LC_X20_Y12_N7 4 " "Info: 6: + IC(3.125 ns) + CELL(0.629 ns) = 12.903 ns; Loc. = LC_X20_Y12_N7; Fanout = 4; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.754 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1129 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.784 ns ( 29.33 % ) " "Info: Total cell delay = 3.784 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.119 ns ( 70.67 % ) " "Info: Total interconnect delay = 9.119 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.903 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.903 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.872ns 0.469ns 0.301ns 4.352ns 3.125ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.816 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2 2 REG LC_X20_Y12_N9 3 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X20_Y12_N9; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 524 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.903 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.903 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.872ns 0.469ns 0.301ns 4.352ns 3.125ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 524 27 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.435 ns - Shortest register register " "Info: - Shortest register to register delay is 1.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2 1 REG LC_X20_Y12_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y12_N9; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 524 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.522 ns) 1.001 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac~4750 2 COMB LC_X20_Y12_N6 1 " "Info: 2: + IC(0.479 ns) + CELL(0.522 ns) = 1.001 ns; Loc. = LC_X20_Y12_N6; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac~4750'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 542 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.273 ns) 1.435 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] 3 REG LC_X20_Y12_N7 4 " "Info: 3: + IC(0.161 ns) + CELL(0.273 ns) = 1.435 ns; Loc. = LC_X20_Y12_N7; Fanout = 4; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1129 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.795 ns ( 55.40 % ) " "Info: Total cell delay = 0.795 ns ( 55.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.640 ns ( 44.60 % ) " "Info: Total interconnect delay = 0.640 ns ( 44.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.435 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.479ns 0.161ns } { 0.000ns 0.522ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1129 28 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 524 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1129 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.903 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.903 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.872ns 0.469ns 0.301ns 4.352ns 3.125ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.435 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.479ns 0.161ns } { 0.000ns 0.522ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clockStepMode 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clockStepMode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] clockStepMode 4.341 ns " "Info: Found hold time violation between source  pin or register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\" and destination pin or register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" for clock \"clockStepMode\" (Hold time is 4.341 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.038 ns + Largest " "Info: + Largest clock skew is 7.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 15.459 ns + Longest register " "Info: + Longest clock path from clock \"clockStepMode\" to destination register is 15.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.390 ns) 3.409 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X21_Y8_N5 7 " "Info: 2: + IC(1.720 ns) + CELL(0.390 ns) = 3.409 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.352 ns) + CELL(0.827 ns) 8.588 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N1 128 " "Info: 3: + IC(4.352 ns) + CELL(0.827 ns) = 8.588 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.179 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.390 ns) 11.106 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X21_Y9_N0 5 " "Info: 4: + IC(2.128 ns) + CELL(0.390 ns) = 11.106 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.629 ns) 15.459 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 5 REG LC_X19_Y10_N1 17 " "Info: 5: + IC(3.724 ns) + CELL(0.629 ns) = 15.459 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 22.87 % ) " "Info: Total cell delay = 3.535 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.924 ns ( 77.13 % ) " "Info: Total interconnect delay = 11.924 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.459 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.459 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 8.421 ns - Shortest register " "Info: - Shortest clock path from clock \"clockStepMode\" to source register is 8.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.390 ns) 3.409 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X21_Y8_N5 7 " "Info: 2: + IC(1.720 ns) + CELL(0.390 ns) = 3.409 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.629 ns) 8.421 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 3 REG LC_X23_Y12_N9 5 " "Info: 3: + IC(4.383 ns) + CELL(0.629 ns) = 8.421 ns; Loc. = LC_X23_Y12_N9; Fanout = 5; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 368 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 27.53 % ) " "Info: Total cell delay = 2.318 ns ( 27.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.103 ns ( 72.47 % ) " "Info: Total interconnect delay = 6.103 ns ( 72.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.720ns 4.383ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.459 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.459 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.720ns 4.383ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 368 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.512 ns - Shortest register register " "Info: - Shortest register to register delay is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 1 REG LC_X23_Y12_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y12_N9; Fanout = 5; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 368 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(1.084 ns) 2.512 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 2 REG LC_X19_Y10_N1 17 " "Info: 2: + IC(1.428 ns) + CELL(1.084 ns) = 2.512 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 43.15 % ) " "Info: Total cell delay = 1.084 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.428 ns ( 56.85 % ) " "Info: Total interconnect delay = 1.428 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 1.428ns } { 0.000ns 1.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.459 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.459 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.720ns 4.352ns 2.128ns 3.724ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.720ns 4.383ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 1.428ns } { 0.000ns 1.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr instructionStepMode clk 7.029 ns register " "Info: tsu for register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr\" (data pin = \"instructionStepMode\", clock pin = \"clk\") is 7.029 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.812 ns + Longest pin register " "Info: + Longest pin to register delay is 9.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instructionStepMode 1 CLK PIN_L15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 160 360 544 176 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.942 ns) + CELL(0.522 ns) 7.763 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[4\]~1326 2 COMB LC_X21_Y9_N5 8 " "Info: 2: + IC(5.942 ns) + CELL(0.522 ns) = 7.763 ns; Loc. = LC_X21_Y9_N5; Fanout = 8; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[4\]~1326'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 360 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.653 ns) 9.812 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr 3 REG LC_X23_Y12_N7 1 " "Info: 3: + IC(1.396 ns) + CELL(0.653 ns) = 9.812 ns; Loc. = LC_X23_Y12_N7; Fanout = 1; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 355 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 25.21 % ) " "Info: Total cell delay = 2.474 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.338 ns ( 74.79 % ) " "Info: Total interconnect delay = 7.338 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.812 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.812 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 5.942ns 1.396ns } { 0.000ns 1.299ns 0.522ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 355 36 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.816 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr 2 REG LC_X23_Y12_N7 1 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X23_Y12_N7; Fanout = 1; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 355 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.812 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.812 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 5.942ns 1.396ns } { 0.000ns 1.299ns 0.522ns 0.653ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SelectedReg\[25\] DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 29.496 ns register " "Info: tco from clock \"clk\" to destination pin \"SelectedReg\[25\]\" through register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]\" is 29.496 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.342 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.827 ns) 2.969 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 2 REG LC_X23_Y6_N2 20 " "Info: 2: + IC(0.843 ns) + CELL(0.827 ns) = 2.969 ns; Loc. = LC_X23_Y6_N2; Fanout = 20; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 185 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.803 ns) + CELL(0.827 ns) 7.599 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node 3 REG LC_X27_Y4_N2 3 " "Info: 3: + IC(3.803 ns) + CELL(0.827 ns) = 7.599 ns; Loc. = LC_X27_Y4_N2; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.630 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 163 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.114 ns) + CELL(0.629 ns) 12.342 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 4 REG LC_X21_Y1_N2 42 " "Info: 4: + IC(4.114 ns) + CELL(0.629 ns) = 12.342 ns; Loc. = LC_X21_Y1_N2; Fanout = 42; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.743 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1122 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.582 ns ( 29.02 % ) " "Info: Total cell delay = 3.582 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.760 ns ( 70.98 % ) " "Info: Total interconnect delay = 8.760 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.342 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.342 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} } { 0.000ns 0.000ns 0.843ns 3.803ns 4.114ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1122 39 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.956 ns + Longest register pin " "Info: + Longest register to pin delay is 16.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 1 REG LC_X21_Y1_N2 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N2; Fanout = 42; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1122 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.258 ns) 2.424 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[12\]~1884 2 COMB LC_X18_Y5_N3 4 " "Info: 2: + IC(2.166 ns) + CELL(0.258 ns) = 2.424 ns; Loc. = LC_X18_Y5_N3; Fanout = 4; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[12\]~1884'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[12]~1884 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1003 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.390 ns) 4.625 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1889 3 COMB LC_X20_Y6_N1 1 " "Info: 3: + IC(1.811 ns) + CELL(0.390 ns) = 4.625 ns; Loc. = LC_X20_Y6_N1; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1889'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[12]~1884 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1889 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1004 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.101 ns) 6.138 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1890 4 COMB LC_X20_Y1_N9 1 " "Info: 4: + IC(1.412 ns) + CELL(0.101 ns) = 6.138 ns; Loc. = LC_X20_Y1_N9; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1890'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1889 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1890 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1007 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.522 ns) 9.591 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1891 5 COMB LC_X14_Y12_N8 7 " "Info: 5: + IC(2.931 ns) + CELL(0.522 ns) = 9.591 ns; Loc. = LC_X14_Y12_N8; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1891'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1890 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1891 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1008 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.522 ns) 12.047 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux30~31 6 COMB LC_X17_Y5_N6 1 " "Info: 6: + IC(1.934 ns) + CELL(0.522 ns) = 12.047 ns; Loc. = LC_X17_Y5_N6; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux30~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1891 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1030 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.044 ns) + CELL(1.865 ns) 16.956 ns SelectedReg\[25\] 7 PIN PIN_A9 0 " "Info: 7: + IC(3.044 ns) + CELL(1.865 ns) = 16.956 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'SelectedReg\[25\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 SelectedReg[25] } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.658 ns ( 21.57 % ) " "Info: Total cell delay = 3.658 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.298 ns ( 78.43 % ) " "Info: Total interconnect delay = 13.298 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.956 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[12]~1884 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1889 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1890 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1891 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 SelectedReg[25] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.956 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[12]~1884 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1889 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1890 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1891 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 {} SelectedReg[25] {} } { 0.000ns 2.166ns 1.811ns 1.412ns 2.931ns 1.934ns 3.044ns } { 0.000ns 0.258ns 0.390ns 0.101ns 0.522ns 0.522ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.342 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.342 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} } { 0.000ns 0.000ns 0.843ns 3.803ns 4.114ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.956 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[12]~1884 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1889 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1890 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1891 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 SelectedReg[25] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.956 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[12]~1884 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1889 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1890 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1891 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 {} SelectedReg[25] {} } { 0.000ns 2.166ns 1.811ns 1.412ns 2.931ns 1.934ns 3.044ns } { 0.000ns 0.258ns 0.390ns 0.101ns 0.522ns 0.522ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset_in SelectedReg\[15\] 14.666 ns Longest " "Info: Longest tpd from source pin \"reset_in\" to destination pin \"SelectedReg\[15\]\" is 14.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns reset_in 1 CLK PIN_D15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_D15; Fanout = 6; CLK Node = 'reset_in'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 112 376 544 128 "reset_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.590 ns) + CELL(0.101 ns) 7.990 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1959 2 COMB LC_X19_Y5_N8 7 " "Info: 2: + IC(6.590 ns) + CELL(0.101 ns) = 7.990 ns; Loc. = LC_X19_Y5_N8; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1959'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.691 ns" { reset_in DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1959 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1079 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.883 ns) + CELL(0.522 ns) 11.395 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux38~27 3 COMB LC_X23_Y17_N8 1 " "Info: 3: + IC(2.883 ns) + CELL(0.522 ns) = 11.395 ns; Loc. = LC_X23_Y17_N8; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux38~27'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1959 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1086 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(1.865 ns) 14.666 ns SelectedReg\[15\] 4 PIN PIN_F11 0 " "Info: 4: + IC(1.406 ns) + CELL(1.865 ns) = 14.666 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'SelectedReg\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 SelectedReg[15] } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.787 ns ( 25.82 % ) " "Info: Total cell delay = 3.787 ns ( 25.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.879 ns ( 74.18 % ) " "Info: Total interconnect delay = 10.879 ns ( 74.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.666 ns" { reset_in DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1959 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 SelectedReg[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.666 ns" { reset_in {} reset_in~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1959 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 {} SelectedReg[15] {} } { 0.000ns 0.000ns 6.590ns 2.883ns 1.406ns } { 0.000ns 1.299ns 0.101ns 0.522ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] keyIn\[13\] clk 6.743 ns register " "Info: th for register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]\" (data pin = \"keyIn\[13\]\", clock pin = \"clk\") is 6.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.792 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.827 ns) 2.969 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 2 REG LC_X23_Y6_N2 20 " "Info: 2: + IC(0.843 ns) + CELL(0.827 ns) = 2.969 ns; Loc. = LC_X23_Y6_N2; Fanout = 20; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 185 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.804 ns) + CELL(0.827 ns) 7.600 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\] 3 REG LC_X28_Y6_N2 1 " "Info: 3: + IC(3.804 ns) + CELL(0.827 ns) = 7.600 ns; Loc. = LC_X28_Y6_N2; Fanout = 1; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1127 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.522 ns) 9.106 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 4 COMB LC_X27_Y7_N3 1 " "Info: 4: + IC(0.984 ns) + CELL(0.522 ns) = 9.106 ns; Loc. = LC_X27_Y7_N3; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 173 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.390 ns) 9.860 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk 5 COMB LC_X27_Y7_N8 5 " "Info: 5: + IC(0.364 ns) + CELL(0.390 ns) = 9.860 ns; Loc. = LC_X27_Y7_N8; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 184 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.303 ns) + CELL(0.629 ns) 14.792 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] 6 REG LC_X24_Y7_N6 3 " "Info: 6: + IC(4.303 ns) + CELL(0.629 ns) = 14.792 ns; Loc. = LC_X24_Y7_N6; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1126 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 30.38 % ) " "Info: Total cell delay = 4.494 ns ( 30.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.298 ns ( 69.62 % ) " "Info: Total interconnect delay = 10.298 ns ( 69.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.792 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.792 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10] {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 0.843ns 3.804ns 0.984ns 0.364ns 4.303ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1126 34 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.062 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[13\] 1 PIN PIN_G18 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G18; Fanout = 5; PIN Node = 'keyIn\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[13] } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 224 376 544 240 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.357 ns) + CELL(0.101 ns) 6.757 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Equal14~77 2 COMB LC_X24_Y7_N4 2 " "Info: 2: + IC(5.357 ns) + CELL(0.101 ns) = 6.757 ns; Loc. = LC_X24_Y7_N4; Fanout = 2; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Equal14~77'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { keyIn[13] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 321 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 7.159 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Selector0~47 3 COMB LC_X24_Y7_N5 2 " "Info: 3: + IC(0.301 ns) + CELL(0.101 ns) = 7.159 ns; Loc. = LC_X24_Y7_N5; Fanout = 2; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Selector0~47'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 759 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.537 ns) 8.062 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] 4 REG LC_X24_Y7_N6 3 " "Info: 4: + IC(0.366 ns) + CELL(0.537 ns) = 8.062 ns; Loc. = LC_X24_Y7_N6; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 1126 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.038 ns ( 25.28 % ) " "Info: Total cell delay = 2.038 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.024 ns ( 74.72 % ) " "Info: Total interconnect delay = 6.024 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.062 ns" { keyIn[13] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.062 ns" { keyIn[13] {} keyIn[13]~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 5.357ns 0.301ns 0.366ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.792 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.792 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10] {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 0.843ns 3.804ns 0.984ns 0.364ns 4.303ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.062 ns" { keyIn[13] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.062 ns" { keyIn[13] {} keyIn[13]~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 5.357ns 0.301ns 0.366ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.537ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 93 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 22:04:16 2009 " "Info: Processing ended: Tue Mar 24 22:04:16 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
