{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 16:45:46 2015 " "Info: Processing started: Tue Dec 01 16:45:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register InsSetOp:ISO\|Register:A_reg\|Output\[7\] 145.99 MHz 6.85 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 145.99 MHz between source memory \"MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"InsSetOp:ISO\|Register:A_reg\|Output\[7\]\" (period= 6.85 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.541 ns + Longest memory register " "Info: + Longest memory to register delay is 6.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y22; Fanout = 8; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X41_Y22 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y22; Fanout = 3; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.178 ns) 4.340 ns InsSetOp:ISO\|AddSub:AS\|Add0~5 3 COMB LCCOMB_X43_Y22_N12 2 " "Info: 3: + IC(0.788 ns) + CELL(0.178 ns) = 4.340 ns; Loc. = LCCOMB_X43_Y22_N12; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.495 ns) 5.354 ns InsSetOp:ISO\|AddSub:AS\|Add0~21 4 COMB LCCOMB_X42_Y22_N24 2 " "Info: 4: + IC(0.519 ns) + CELL(0.495 ns) = 5.354 ns; Loc. = LCCOMB_X42_Y22_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.434 ns InsSetOp:ISO\|AddSub:AS\|Add0~23 5 COMB LCCOMB_X42_Y22_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.434 ns; Loc. = LCCOMB_X42_Y22_N26; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.514 ns InsSetOp:ISO\|AddSub:AS\|Add0~25 6 COMB LCCOMB_X42_Y22_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.514 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.972 ns InsSetOp:ISO\|AddSub:AS\|Add0~26 7 COMB LCCOMB_X42_Y22_N30 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 5.972 ns; Loc. = LCCOMB_X42_Y22_N30; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 6.445 ns InsSetOp:ISO\|AddSub:AS\|Add0~28 8 COMB LCCOMB_X42_Y22_N0 1 " "Info: 8: + IC(0.295 ns) + CELL(0.178 ns) = 6.445 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.541 ns InsSetOp:ISO\|Register:A_reg\|Output\[7\] 9 REG LCFF_X42_Y22_N1 5 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.541 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.939 ns ( 75.51 % ) " "Info: Total cell delay = 4.939 ns ( 75.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 24.49 % ) " "Info: Total interconnect delay = 1.602 ns ( 24.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.541 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.541 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~25 {} InsSetOp:ISO|AddSub:AS|Add0~26 {} InsSetOp:ISO|AddSub:AS|Add0~28 {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.788ns 0.519ns 0.000ns 0.000ns 0.000ns 0.295ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.113 ns - Smallest " "Info: - Smallest clock skew is -0.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns InsSetOp:ISO\|Register:A_reg\|Output\[7\] 3 REG LCFF_X42_Y22_N1 5 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.969 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.783 ns) 2.969 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y22 8 " "Info: 3: + IC(0.922 ns) + CELL(0.783 ns) = 2.969 ns; Loc. = M4K_X41_Y22; Fanout = 8; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.93 % ) " "Info: Total cell delay = 1.809 ns ( 60.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.07 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.541 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.541 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~25 {} InsSetOp:ISO|AddSub:AS|Add0~26 {} InsSetOp:ISO|AddSub:AS|Add0~28 {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.788ns 0.519ns 0.000ns 0.000ns 0.000ns 0.295ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "InsSetOp:ISO\|Register:A_reg\|Output\[7\] Sub Clock 7.622 ns register " "Info: tsu for register \"InsSetOp:ISO\|Register:A_reg\|Output\[7\]\" (data pin = \"Sub\", clock pin = \"Clock\") is 7.622 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.516 ns + Longest pin register " "Info: + Longest pin to register delay is 10.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Sub 1 PIN PIN_Y19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_Y19; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.897 ns) + CELL(0.322 ns) 8.093 ns InsSetOp:ISO\|AddSub:AS\|Add0~4 2 COMB LCCOMB_X40_Y22_N12 2 " "Info: 2: + IC(6.897 ns) + CELL(0.322 ns) = 8.093 ns; Loc. = LCCOMB_X40_Y22_N12; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.219 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~4 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.495 ns) 9.409 ns InsSetOp:ISO\|AddSub:AS\|Add0~23 3 COMB LCCOMB_X42_Y22_N26 2 " "Info: 3: + IC(0.821 ns) + CELL(0.495 ns) = 9.409 ns; Loc. = LCCOMB_X42_Y22_N26; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { InsSetOp:ISO|AddSub:AS|Add0~4 InsSetOp:ISO|AddSub:AS|Add0~23 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.489 ns InsSetOp:ISO\|AddSub:AS\|Add0~25 4 COMB LCCOMB_X42_Y22_N28 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.489 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.947 ns InsSetOp:ISO\|AddSub:AS\|Add0~26 5 COMB LCCOMB_X42_Y22_N30 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 9.947 ns; Loc. = LCCOMB_X42_Y22_N30; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 10.420 ns InsSetOp:ISO\|AddSub:AS\|Add0~28 6 COMB LCCOMB_X42_Y22_N0 1 " "Info: 6: + IC(0.295 ns) + CELL(0.178 ns) = 10.420 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.516 ns InsSetOp:ISO\|Register:A_reg\|Output\[7\] 7 REG LCFF_X42_Y22_N1 5 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 10.516 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.503 ns ( 23.80 % ) " "Info: Total cell delay = 2.503 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.013 ns ( 76.20 % ) " "Info: Total interconnect delay = 8.013 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.516 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~4 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.516 ns" { Sub {} Sub~combout {} InsSetOp:ISO|AddSub:AS|Add0~4 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~25 {} InsSetOp:ISO|AddSub:AS|Add0~26 {} InsSetOp:ISO|AddSub:AS|Add0~28 {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 6.897ns 0.821ns 0.000ns 0.000ns 0.295ns 0.000ns } { 0.000ns 0.874ns 0.322ns 0.495ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.856 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns InsSetOp:ISO\|Register:A_reg\|Output\[7\] 3 REG LCFF_X42_Y22_N1 5 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.516 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~4 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.516 ns" { Sub {} Sub~combout {} InsSetOp:ISO|AddSub:AS|Add0~4 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~25 {} InsSetOp:ISO|AddSub:AS|Add0~26 {} InsSetOp:ISO|AddSub:AS|Add0~28 {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 6.897ns 0.821ns 0.000ns 0.000ns 0.295ns 0.000ns } { 0.000ns 0.874ns 0.322ns 0.495ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock outputMux2\[3\] InsCycOp:ICO\|Register:PC_reg\|Output\[3\] 12.608 ns register " "Info: tco from clock \"Clock\" to destination pin \"outputMux2\[3\]\" through register \"InsCycOp:ICO\|Register:PC_reg\|Output\[3\]\" is 12.608 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.863 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns InsCycOp:ICO\|Register:PC_reg\|Output\[3\] 3 REG LCFF_X42_Y16_N11 3 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X42_Y16_N11; Fanout = 3; REG Node = 'InsCycOp:ICO\|Register:PC_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clock~clkctrl InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsCycOp:ICO|Register:PC_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.468 ns + Longest register pin " "Info: + Longest register to pin delay is 9.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InsCycOp:ICO\|Register:PC_reg\|Output\[3\] 1 REG LCFF_X42_Y16_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y16_N11; Fanout = 3; REG Node = 'InsCycOp:ICO\|Register:PC_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.178 ns) 1.746 ns InsCycOp:ICO\|Multiplexer:mux2\|oDat\[3\]~3 2 COMB LCCOMB_X43_Y22_N16 3 " "Info: 2: + IC(1.568 ns) + CELL(0.178 ns) = 1.746 ns; Loc. = LCCOMB_X43_Y22_N16; Fanout = 3; COMB Node = 'InsCycOp:ICO\|Multiplexer:mux2\|oDat\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { InsCycOp:ICO|Register:PC_reg|Output[3] InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.862 ns) + CELL(2.860 ns) 9.468 ns outputMux2\[3\] 3 PIN PIN_D2 0 " "Info: 3: + IC(4.862 ns) + CELL(2.860 ns) = 9.468 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'outputMux2\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.722 ns" { InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 outputMux2[3] } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.038 ns ( 32.09 % ) " "Info: Total cell delay = 3.038 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.430 ns ( 67.91 % ) " "Info: Total interconnect delay = 6.430 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.468 ns" { InsCycOp:ICO|Register:PC_reg|Output[3] InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 outputMux2[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.468 ns" { InsCycOp:ICO|Register:PC_reg|Output[3] {} InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 {} outputMux2[3] {} } { 0.000ns 1.568ns 4.862ns } { 0.000ns 0.178ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsCycOp:ICO|Register:PC_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.468 ns" { InsCycOp:ICO|Register:PC_reg|Output[3] InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 outputMux2[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.468 ns" { InsCycOp:ICO|Register:PC_reg|Output[3] {} InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 {} outputMux2[3] {} } { 0.000ns 1.568ns 4.862ns } { 0.000ns 0.178ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Meminst outputMux2\[3\] 15.363 ns Longest " "Info: Longest tpd from source pin \"Meminst\" to destination pin \"outputMux2\[3\]\" is 15.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Meminst 1 PIN PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 5; PIN Node = 'Meminst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meminst } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.256 ns) + CELL(0.521 ns) 7.641 ns InsCycOp:ICO\|Multiplexer:mux2\|oDat\[3\]~3 2 COMB LCCOMB_X43_Y22_N16 3 " "Info: 2: + IC(6.256 ns) + CELL(0.521 ns) = 7.641 ns; Loc. = LCCOMB_X43_Y22_N16; Fanout = 3; COMB Node = 'InsCycOp:ICO\|Multiplexer:mux2\|oDat\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { Meminst InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.862 ns) + CELL(2.860 ns) 15.363 ns outputMux2\[3\] 3 PIN PIN_D2 0 " "Info: 3: + IC(4.862 ns) + CELL(2.860 ns) = 15.363 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'outputMux2\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.722 ns" { InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 outputMux2[3] } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.245 ns ( 27.63 % ) " "Info: Total cell delay = 4.245 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.118 ns ( 72.37 % ) " "Info: Total interconnect delay = 11.118 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.363 ns" { Meminst InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 outputMux2[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.363 ns" { Meminst {} Meminst~combout {} InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 {} outputMux2[3] {} } { 0.000ns 0.000ns 6.256ns 4.862ns } { 0.000ns 0.864ns 0.521ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg MemWr Clock -3.806 ns memory " "Info: th for memory \"MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"MemWr\", clock pin = \"Clock\") is -3.806 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.933 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to destination memory is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.747 ns) 2.933 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X41_Y22 0 " "Info: 3: + IC(0.922 ns) + CELL(0.747 ns) = 2.933 ns; Loc. = M4K_X41_Y22; Fanout = 0; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.45 % ) " "Info: Total cell delay = 1.773 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.55 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.989 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns MemWr 1 PIN PIN_E22 20 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_E22; Fanout = 20; PIN Node = 'MemWr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWr } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.769 ns) + CELL(0.346 ns) 6.989 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X41_Y22 0 " "Info: 2: + IC(5.769 ns) + CELL(0.346 ns) = 6.989 ns; Loc. = M4K_X41_Y22; Fanout = 0; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.115 ns" { MemWr MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 17.46 % ) " "Info: Total cell delay = 1.220 ns ( 17.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.769 ns ( 82.54 % ) " "Info: Total interconnect delay = 5.769 ns ( 82.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { MemWr MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { MemWr {} MemWr~combout {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.769ns } { 0.000ns 0.874ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { MemWr MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { MemWr {} MemWr~combout {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.769ns } { 0.000ns 0.874ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 16:45:46 2015 " "Info: Processing ended: Tue Dec 01 16:45:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
