# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jan 16 2024 20:01:38

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 150.72 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            33365       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3564         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_LED_1    i_Clk       8649          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -127        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_LED_1    i_Clk       8230                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 150.72 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_0_LC_5_6_7/sr
Capture Clock    : Debounce_Inst.r_Count_0_LC_5_6_7/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__176/I                                                   SRMux                          0              8350  33365  RISE       1
I__176/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_0_LC_5_6_7/sr
Capture Clock    : Debounce_Inst.r_Count_0_LC_5_6_7/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__176/I                                                   SRMux                          0              8350  33365  RISE       1
I__176/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3564


Data Path Delay                5742
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3564

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                 Debounce_Project_Top       0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                                 IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__91/I                                                    Odrv4                      0      1127               RISE  1       
I__91/O                                                    Odrv4                      351    1478               RISE  1       
I__93/I                                                    Span4Mux_h                 0      1478               RISE  1       
I__93/O                                                    Span4Mux_h                 302    1779               RISE  1       
I__95/I                                                    Span4Mux_v                 0      1779               RISE  1       
I__95/O                                                    Span4Mux_v                 351    2130               RISE  1       
I__97/I                                                    LocalMux                   0      2130               RISE  1       
I__97/O                                                    LocalMux                   330    2460               RISE  1       
I__99/I                                                    InMux                      0      2460               RISE  1       
I__99/O                                                    InMux                      259    2719               RISE  1       
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in1                LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000  400    3119               RISE  1       
I__85/I                                                    Odrv4                      0      3119               RISE  1       
I__85/O                                                    Odrv4                      351    3470               RISE  1       
I__86/I                                                    Span4Mux_h                 0      3470               RISE  1       
I__86/O                                                    Span4Mux_h                 302    3771               RISE  1       
I__87/I                                                    Span4Mux_s0_h              0      3771               RISE  1       
I__87/O                                                    Span4Mux_s0_h              147    3919               RISE  1       
I__88/I                                                    LocalMux                   0      3919               RISE  1       
I__88/O                                                    LocalMux                   330    4248               RISE  1       
I__89/I                                                    IoInMux                    0      4248               RISE  1       
I__89/O                                                    IoInMux                    259    4508               RISE  1       
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4508               RISE  1       
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5125               RISE  18      
I__174/I                                                   gio2CtrlBuf                0      5125               RISE  1       
I__174/O                                                   gio2CtrlBuf                0      5125               RISE  1       
I__175/I                                                   GlobalMux                  0      5125               RISE  1       
I__175/O                                                   GlobalMux                  154    5279               RISE  1       
I__176/I                                                   SRMux                      0      5279               RISE  1       
I__176/O                                                   SRMux                      463    5742               RISE  1       
Debounce_Inst.r_Count_0_LC_5_6_7/sr                        LogicCell40_SEQ_MODE_1000  0      5742               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Debounce_Project_Top       0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__149/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__149/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__150/I                                            GlobalMux                  0      1918               RISE  1       
I__150/O                                            GlobalMux                  154    2073               RISE  1       
I__151/I                                            ClkMux                     0      2073               RISE  1       
I__151/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8649


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5728
---------------------------- ------
Clock To Out Delay             8649

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Debounce_Project_Top       0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__149/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__149/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__150/I                                            GlobalMux                  0      1918               RISE  1       
I__150/O                                            GlobalMux                  154    2073               RISE  1       
I__156/I                                            ClkMux                     0      2073               RISE  1       
I__156/O                                            ClkMux                     309    2381               RISE  1       
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__158/I                                Odrv4                      0      2921               RISE  1       
I__158/O                                Odrv4                      351    3272               RISE  1       
I__160/I                                Span4Mux_s1_h              0      3272               RISE  1       
I__160/O                                Span4Mux_s1_h              175    3447               RISE  1       
I__161/I                                IoSpan4Mux                 0      3447               RISE  1       
I__161/O                                IoSpan4Mux                 288    3735               RISE  1       
I__162/I                                LocalMux                   0      3735               RISE  1       
I__162/O                                LocalMux                   330    4065               RISE  1       
I__163/I                                IoInMux                    0      4065               RISE  1       
I__163/O                                IoInMux                    259    4324               RISE  1       
o_LED_1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4324               RISE  1       
o_LED_1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   6561               FALL  1       
o_LED_1_obuf_iopad/DIN                  IO_PAD                     0      6561               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2088   8649               FALL  1       
o_LED_1                                 Debounce_Project_Top       0      8649               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -127


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2508
---------------------------- ------
Hold Time                      -127

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           Debounce_Project_Top       0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__91/I                              Odrv4                      0      923                FALL  1       
I__91/O                              Odrv4                      372    1295               FALL  1       
I__92/I                              Span4Mux_h                 0      1295               FALL  1       
I__92/O                              Span4Mux_h                 316    1610               FALL  1       
I__94/I                              Span4Mux_v                 0      1610               FALL  1       
I__94/O                              Span4Mux_v                 372    1982               FALL  1       
I__96/I                              LocalMux                   0      1982               FALL  1       
I__96/O                              LocalMux                   309    2291               FALL  1       
I__98/I                              InMux                      0      2291               FALL  1       
I__98/O                              InMux                      217    2508               FALL  1       
Debounce_Inst.r_State_LC_5_5_3/in0   LogicCell40_SEQ_MODE_1000  0      2508               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Debounce_Project_Top       0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__149/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__149/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__150/I                                            GlobalMux                  0      1918               RISE  1       
I__150/O                                            GlobalMux                  154    2073               RISE  1       
I__153/I                                            ClkMux                     0      2073               RISE  1       
I__153/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8230


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5309
---------------------------- ------
Clock To Out Delay             8230

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Debounce_Project_Top       0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__149/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__149/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__150/I                                            GlobalMux                  0      1918               RISE  1       
I__150/O                                            GlobalMux                  154    2073               RISE  1       
I__156/I                                            ClkMux                     0      2073               RISE  1       
I__156/O                                            ClkMux                     309    2381               RISE  1       
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__158/I                                Odrv4                      0      2921               FALL  1       
I__158/O                                Odrv4                      372    3293               FALL  1       
I__160/I                                Span4Mux_s1_h              0      3293               FALL  1       
I__160/O                                Span4Mux_s1_h              168    3461               FALL  1       
I__161/I                                IoSpan4Mux                 0      3461               FALL  1       
I__161/O                                IoSpan4Mux                 323    3784               FALL  1       
I__162/I                                LocalMux                   0      3784               FALL  1       
I__162/O                                LocalMux                   309    4093               FALL  1       
I__163/I                                IoInMux                    0      4093               FALL  1       
I__163/O                                IoInMux                    217    4310               FALL  1       
o_LED_1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4310               FALL  1       
o_LED_1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   6316               RISE  1       
o_LED_1_obuf_iopad/DIN                  IO_PAD                     0      6316               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out       IO_PAD                     1914   8230               RISE  1       
o_LED_1                                 Debounce_Project_Top       0      8230               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_0_LC_5_6_7/sr
Capture Clock    : Debounce_Inst.r_Count_0_LC_5_6_7/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__176/I                                                   SRMux                          0              8350  33365  RISE       1
I__176/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_1_LC_5_6_6/sr
Capture Clock    : Debounce_Inst.r_Count_1_LC_5_6_6/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__176/I                                                   SRMux                          0              8350  33365  RISE       1
I__176/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_17_LC_6_7_0/sr
Capture Clock    : Debounce_Inst.r_Count_17_LC_6_7_0/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__177/I                                                   SRMux                          0              8350  33365  RISE       1
I__177/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__152/I                                            ClkMux                         0              2073  RISE       1
I__152/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_16_LC_6_6_7/sr
Capture Clock    : Debounce_Inst.r_Count_16_LC_6_6_7/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__178/I                                                   SRMux                          0              8350  33365  RISE       1
I__178/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/sr                       LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_15_LC_6_6_6/sr
Capture Clock    : Debounce_Inst.r_Count_15_LC_6_6_6/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__178/I                                                   SRMux                          0              8350  33365  RISE       1
I__178/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/sr                       LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_14_LC_6_6_5/sr
Capture Clock    : Debounce_Inst.r_Count_14_LC_6_6_5/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__178/I                                                   SRMux                          0              8350  33365  RISE       1
I__178/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/sr                       LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_13_LC_6_6_4/sr
Capture Clock    : Debounce_Inst.r_Count_13_LC_6_6_4/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__178/I                                                   SRMux                          0              8350  33365  RISE       1
I__178/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/sr                       LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_12_LC_6_6_3/sr
Capture Clock    : Debounce_Inst.r_Count_12_LC_6_6_3/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__178/I                                                   SRMux                          0              8350  33365  RISE       1
I__178/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/sr                       LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_11_LC_6_6_2/sr
Capture Clock    : Debounce_Inst.r_Count_11_LC_6_6_2/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__178/I                                                   SRMux                          0              8350  33365  RISE       1
I__178/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/sr                       LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_10_LC_6_6_1/sr
Capture Clock    : Debounce_Inst.r_Count_10_LC_6_6_1/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__178/I                                                   SRMux                          0              8350  33365  RISE       1
I__178/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/sr                       LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_9_LC_6_6_0/sr
Capture Clock    : Debounce_Inst.r_Count_9_LC_6_6_0/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__178/I                                                   SRMux                          0              8350  33365  RISE       1
I__178/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_8_LC_6_5_7/sr
Capture Clock    : Debounce_Inst.r_Count_8_LC_6_5_7/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__179/I                                                   SRMux                          0              8350  33365  RISE       1
I__179/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_7_LC_6_5_6/sr
Capture Clock    : Debounce_Inst.r_Count_7_LC_6_5_6/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__179/I                                                   SRMux                          0              8350  33365  RISE       1
I__179/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_6_LC_6_5_5/sr
Capture Clock    : Debounce_Inst.r_Count_6_LC_6_5_5/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__179/I                                                   SRMux                          0              8350  33365  RISE       1
I__179/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_5_LC_6_5_4/sr
Capture Clock    : Debounce_Inst.r_Count_5_LC_6_5_4/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__179/I                                                   SRMux                          0              8350  33365  RISE       1
I__179/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_4_LC_6_5_3/sr
Capture Clock    : Debounce_Inst.r_Count_4_LC_6_5_3/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__179/I                                                   SRMux                          0              8350  33365  RISE       1
I__179/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_3_LC_6_5_2/sr
Capture Clock    : Debounce_Inst.r_Count_3_LC_6_5_2/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__179/I                                                   SRMux                          0              8350  33365  RISE       1
I__179/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_2_LC_6_5_1/sr
Capture Clock    : Debounce_Inst.r_Count_2_LC_6_5_1/clk
Setup Constraint : 40000p
Path slack       : 33365p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                                   LocalMux                       0              2921  33365  RISE       1
I__145/O                                                   LocalMux                     330              3251  33365  RISE       1
I__147/I                                                   InMux                          0              3251  33365  RISE       1
I__147/O                                                   InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1               LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout             LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__79/I                                                    LocalMux                       0              3910  33365  RISE       1
I__79/O                                                    LocalMux                     330              4240  33365  RISE       1
I__81/I                                                    InMux                          0              4240  33365  RISE       1
I__81/O                                                    InMux                        259              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/in0              LogicCell40_SEQ_MODE_0000      0              4499  33365  RISE       1
Debounce_Inst.r_Count_RNICPDG3_6_LC_5_6_3/lcout            LogicCell40_SEQ_MODE_0000    449              4948  33365  RISE       1
I__76/I                                                    LocalMux                       0              4948  33365  RISE       1
I__76/O                                                    LocalMux                     330              5278  33365  RISE       1
I__77/I                                                    InMux                          0              5278  33365  RISE       1
I__77/O                                                    InMux                        259              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/in3             LogicCell40_SEQ_MODE_0000      0              5537  33365  RISE       1
Debounce_Inst.r_Count_RNIJ85B6_12_LC_5_6_0/ltout           LogicCell40_SEQ_MODE_0000    274              5811  33365  FALL       1
I__90/I                                                    CascadeMux                     0              5811  33365  FALL       1
I__90/O                                                    CascadeMux                     0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5811  33365  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              6190  33365  RISE       1
I__85/I                                                    Odrv4                          0              6190  33365  RISE       1
I__85/O                                                    Odrv4                        351              6540  33365  RISE       1
I__86/I                                                    Span4Mux_h                     0              6540  33365  RISE       1
I__86/O                                                    Span4Mux_h                   302              6842  33365  RISE       1
I__87/I                                                    Span4Mux_s0_h                  0              6842  33365  RISE       1
I__87/O                                                    Span4Mux_s0_h                147              6989  33365  RISE       1
I__88/I                                                    LocalMux                       0              6989  33365  RISE       1
I__88/O                                                    LocalMux                     330              7319  33365  RISE       1
I__89/I                                                    IoInMux                        0              7319  33365  RISE       1
I__89/O                                                    IoInMux                      259              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7578  33365  RISE       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              8195  33365  RISE      18
I__174/I                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__174/O                                                   gio2CtrlBuf                    0              8195  33365  RISE       1
I__175/I                                                   GlobalMux                      0              8195  33365  RISE       1
I__175/O                                                   GlobalMux                    154              8350  33365  RISE       1
I__179/I                                                   SRMux                          0              8350  33365  RISE       1
I__179/O                                                   SRMux                        463              8813  33365  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              8813  33365  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_17_LC_6_7_0/in3
Capture Clock    : Debounce_Inst.r_Count_17_LC_6_7_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_Count_9_LC_6_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_Count_10_LC_6_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_Count_11_LC_6_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_Count_12_LC_6_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Inst.r_Count_13_LC_6_6_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Inst.r_Count_14_LC_6_6_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Inst.r_Count_15_LC_6_6_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
Debounce_Inst.r_Count_16_LC_6_6_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                        ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                       ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__188/I                                             InMux                          0              6056  35792  RISE       1
I__188/O                                             InMux                        259              6316  35792  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/in3                LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__152/I                                            ClkMux                         0              2073  RISE       1
I__152/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_16_LC_6_6_7/in3
Capture Clock    : Debounce_Inst.r_Count_16_LC_6_6_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_Count_9_LC_6_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_Count_10_LC_6_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_Count_11_LC_6_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_Count_12_LC_6_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Inst.r_Count_13_LC_6_6_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Inst.r_Count_14_LC_6_6_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Inst.r_Count_15_LC_6_6_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__189/I                                             InMux                          0              5734  36115  RISE       1
I__189/O                                             InMux                        259              5993  36115  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/in3                LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_1_LC_5_6_6/lcout
Path End         : Debounce_Inst.r_State_LC_5_5_3/in3
Capture Clock    : Debounce_Inst.r_State_LC_5_5_3/clk
Setup Constraint : 40000p
Path slack       : 36220p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_1_LC_5_6_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       3
I__61/I                                          Odrv4                          0              2921  33688  RISE       1
I__61/O                                          Odrv4                        351              3272  33688  RISE       1
I__63/I                                          LocalMux                       0              3272  33688  RISE       1
I__63/O                                          LocalMux                     330              3602  33688  RISE       1
I__65/I                                          InMux                          0              3602  33688  RISE       1
I__65/O                                          InMux                        259              3861  33688  RISE       1
Debounce_Inst.r_Count_RNIEK6O1_1_LC_5_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Inst.r_Count_RNIEK6O1_1_LC_5_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36220  RISE       1
I__83/I                                          LocalMux                       0              4310  36220  RISE       1
I__83/O                                          LocalMux                     330              4640  36220  RISE       1
I__84/I                                          InMux                          0              4640  36220  RISE       1
I__84/O                                          InMux                        259              4899  36220  RISE       1
Debounce_Inst.r_State_RNO_1_LC_5_5_7/in1         LogicCell40_SEQ_MODE_0000      0              4899  36220  RISE       1
Debounce_Inst.r_State_RNO_1_LC_5_5_7/lcout       LogicCell40_SEQ_MODE_0000    400              5299  36220  RISE       1
I__45/I                                          LocalMux                       0              5299  36220  RISE       1
I__45/O                                          LocalMux                     330              5629  36220  RISE       1
I__46/I                                          InMux                          0              5629  36220  RISE       1
I__46/O                                          InMux                        259              5888  36220  RISE       1
Debounce_Inst.r_State_LC_5_5_3/in3               LogicCell40_SEQ_MODE_1000      0              5888  36220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_15_LC_6_6_6/in3
Capture Clock    : Debounce_Inst.r_Count_15_LC_6_6_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_Count_9_LC_6_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_Count_10_LC_6_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_Count_11_LC_6_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_Count_12_LC_6_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Inst.r_Count_13_LC_6_6_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Inst.r_Count_14_LC_6_6_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__198/I                                             InMux                          0              5608  36241  RISE       1
I__198/O                                             InMux                        259              5867  36241  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/in3                LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_14_LC_6_6_5/in3
Capture Clock    : Debounce_Inst.r_Count_14_LC_6_6_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_Count_9_LC_6_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_Count_10_LC_6_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_Count_11_LC_6_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_Count_12_LC_6_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Inst.r_Count_13_LC_6_6_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__206/I                                             InMux                          0              5481  36367  RISE       1
I__206/O                                             InMux                        259              5741  36367  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/in3                LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_13_LC_6_6_4/in3
Capture Clock    : Debounce_Inst.r_Count_13_LC_6_6_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_Count_9_LC_6_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_Count_10_LC_6_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_Count_11_LC_6_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_Count_12_LC_6_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__213/I                                             InMux                          0              5355  36493  RISE       1
I__213/O                                             InMux                        259              5615  36493  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/in3                LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_12_LC_6_6_3/in3
Capture Clock    : Debounce_Inst.r_Count_12_LC_6_6_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_Count_9_LC_6_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_Count_10_LC_6_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_Count_11_LC_6_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__221/I                                             InMux                          0              5229  36620  RISE       1
I__221/O                                             InMux                        259              5488  36620  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/in3                LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_11_LC_6_6_2/in3
Capture Clock    : Debounce_Inst.r_Count_11_LC_6_6_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_Count_9_LC_6_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_Count_10_LC_6_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__100/I                                             InMux                          0              5103  36746  RISE       1
I__100/O                                             InMux                        259              5362  36746  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/in3                LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_10_LC_6_6_1/in3
Capture Clock    : Debounce_Inst.r_Count_10_LC_6_6_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_Count_9_LC_6_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__107/I                                             InMux                          0              4976  36872  RISE       1
I__107/O                                             InMux                        259              5236  36872  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/in3                LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_9_LC_6_6_0/in3
Capture Clock    : Debounce_Inst.r_Count_9_LC_6_6_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_Count_8_LC_6_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__113/I                                             InMux                          0              4850  36998  RISE       1
I__113/O                                             InMux                        259              5110  36998  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/in3                 LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_State_LC_5_5_3/in2
Capture Clock    : Debounce_Inst.r_State_LC_5_5_3/clk
Setup Constraint : 40000p
Path slack       : 37244p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__145/I                                        LocalMux                       0              2921  33365  RISE       1
I__145/O                                        LocalMux                     330              3251  33365  RISE       1
I__147/I                                        InMux                          0              3251  33365  RISE       1
I__147/O                                        InMux                        259              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  33365  RISE       1
Debounce_Inst.r_Count_RNIDG3S_4_LC_5_5_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910  33365  RISE       2
I__80/I                                         LocalMux                       0              3910  37244  RISE       1
I__80/O                                         LocalMux                     330              4240  37244  RISE       1
I__82/I                                         InMux                          0              4240  37244  RISE       1
I__82/O                                         InMux                        259              4499  37244  RISE       1
Debounce_Inst.r_State_RNO_0_LC_5_5_2/in3        LogicCell40_SEQ_MODE_0000      0              4499  37244  RISE       1
Debounce_Inst.r_State_RNO_0_LC_5_5_2/ltout      LogicCell40_SEQ_MODE_0000    267              4766  37244  RISE       1
I__48/I                                         CascadeMux                     0              4766  37244  RISE       1
I__48/O                                         CascadeMux                     0              4766  37244  RISE       1
Debounce_Inst.r_State_LC_5_5_3/in2              LogicCell40_SEQ_MODE_1000      0              4766  37244  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_8_LC_6_5_7/in3
Capture Clock    : Debounce_Inst.r_Count_8_LC_6_5_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_Count_7_LC_6_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__119/I                                             InMux                          0              4527  37321  RISE       1
I__119/O                                             InMux                        259              4787  37321  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/in3                 LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_7_LC_6_5_6/in3
Capture Clock    : Debounce_Inst.r_Count_7_LC_6_5_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_Count_6_LC_6_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__125/I                                             InMux                          0              4401  37447  RISE       1
I__125/O                                             InMux                        259              4661  37447  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/in3                 LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_6_LC_6_5_5/in3
Capture Clock    : Debounce_Inst.r_Count_6_LC_6_5_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_Count_5_LC_6_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__132/I                                             InMux                          0              4275  37573  RISE       1
I__132/O                                             InMux                        259              4534  37573  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/in3                 LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_5_LC_6_5_4/in3
Capture Clock    : Debounce_Inst.r_Count_5_LC_6_5_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_Count_4_LC_6_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__139/I                                             InMux                          0              4149  37700  RISE       1
I__139/O                                             InMux                        259              4408  37700  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/in3                 LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_4_LC_6_5_3/in3
Capture Clock    : Debounce_Inst.r_Count_4_LC_6_5_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_Count_3_LC_6_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__144/I                                             InMux                          0              4022  37826  RISE       1
I__144/O                                             InMux                        259              4282  37826  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/in3                 LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_3_LC_6_5_2/in3
Capture Clock    : Debounce_Inst.r_Count_3_LC_6_5_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__50/I                                              InMux                          0              3896  37952  RISE       1
I__50/O                                              InMux                        259              4156  37952  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_1_LC_5_6_6/lcout
Path End         : Debounce_Inst.r_Count_1_LC_5_6_6/in0
Capture Clock    : Debounce_Inst.r_Count_1_LC_5_6_6/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_1_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       3
I__61/I                                 Odrv4                          0              2921  33688  RISE       1
I__61/O                                 Odrv4                        351              3272  33688  RISE       1
I__63/I                                 LocalMux                       0              3272  33688  RISE       1
I__63/O                                 LocalMux                     330              3602  33688  RISE       1
I__66/I                                 InMux                          0              3602  38050  RISE       1
I__66/O                                 InMux                        259              3861  38050  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/in0    LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_2_LC_6_5_1/in3
Capture Clock    : Debounce_Inst.r_Count_2_LC_6_5_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__69/I                                              LocalMux                       0              2921  35792  RISE       1
I__69/O                                              LocalMux                     330              3251  35792  RISE       1
I__73/I                                              InMux                          0              3251  35792  RISE       1
I__73/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__55/I                                              InMux                          0              3770  38078  RISE       1
I__55/O                                              InMux                        259              4029  38078  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_State_LC_5_5_3/in1
Capture Clock    : Debounce_Inst.r_State_LC_5_5_3/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       4
I__165/I                              Odrv4                          0              2921  38120  RISE       1
I__165/O                              Odrv4                        351              3272  38120  RISE       1
I__168/I                              LocalMux                       0              3272  38120  RISE       1
I__168/O                              LocalMux                     330              3602  38120  RISE       1
I__171/I                              InMux                          0              3602  38120  RISE       1
I__171/O                              InMux                        259              3861  38120  RISE       1
Debounce_Inst.r_State_LC_5_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : LED_Toggle_Inst.r_LED_1_LC_7_5_5/in3
Capture Clock    : LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       4
I__165/I                              Odrv4                          0              2921  38120  RISE       1
I__165/O                              Odrv4                        351              3272  38120  RISE       1
I__167/I                              LocalMux                       0              3272  38247  RISE       1
I__167/O                              LocalMux                     330              3602  38247  RISE       1
I__169/I                              InMux                          0              3602  38247  RISE       1
I__169/O                              InMux                        259              3861  38247  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : LED_Toggle_Inst.r_Switch_1_LC_7_5_3/in3
Capture Clock    : LED_Toggle_Inst.r_Switch_1_LC_7_5_3/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       4
I__165/I                                 Odrv4                          0              2921  38120  RISE       1
I__165/O                                 Odrv4                        351              3272  38120  RISE       1
I__167/I                                 LocalMux                       0              3272  38247  RISE       1
I__167/O                                 LocalMux                     330              3602  38247  RISE       1
I__170/I                                 InMux                          0              3602  38247  RISE       1
I__170/O                                 InMux                        259              3861  38247  RISE       1
LED_Toggle_Inst.r_Switch_1_LC_7_5_3/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_Switch_1_LC_7_5_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout
Path End         : LED_Toggle_Inst.r_LED_1_LC_7_5_5/in0
Capture Clock    : LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38401  RISE       2
I__157/I                                LocalMux                       0              2921  38401  RISE       1
I__157/O                                LocalMux                     330              3251  38401  RISE       1
I__159/I                                InMux                          0              3251  38401  RISE       1
I__159/O                                InMux                        259              3510  38401  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_0_LC_5_6_7/in0
Capture Clock    : Debounce_Inst.r_Count_0_LC_5_6_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__68/I                                 LocalMux                       0              2921  34046  RISE       1
I__68/O                                 LocalMux                     330              3251  34046  RISE       1
I__71/I                                 InMux                          0              3251  38401  RISE       1
I__71/O                                 InMux                        259              3510  38401  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_Toggle_Inst.r_Switch_1_LC_7_5_3/lcout
Path End         : LED_Toggle_Inst.r_LED_1_LC_7_5_5/in1
Capture Clock    : LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_Switch_1_LC_7_5_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_Toggle_Inst.r_Switch_1_LC_7_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       1
I__172/I                                   LocalMux                       0              2921  38471  RISE       1
I__172/O                                   LocalMux                     330              3251  38471  RISE       1
I__173/I                                   InMux                          0              3251  38471  RISE       1
I__173/O                                   InMux                        259              3510  38471  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_17_LC_6_7_0/lcout
Path End         : Debounce_Inst.r_Count_17_LC_6_7_0/in1
Capture Clock    : Debounce_Inst.r_Count_17_LC_6_7_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__152/I                                            ClkMux                         0              2073  RISE       1
I__152/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_17_LC_6_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34628  RISE       3
I__182/I                                 LocalMux                       0              2921  38471  RISE       1
I__182/O                                 LocalMux                     330              3251  38471  RISE       1
I__185/I                                 InMux                          0              3251  38471  RISE       1
I__185/O                                 InMux                        259              3510  38471  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__152/I                                            ClkMux                         0              2073  RISE       1
I__152/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_16_LC_6_6_7/lcout
Path End         : Debounce_Inst.r_Count_16_LC_6_6_7/in1
Capture Clock    : Debounce_Inst.r_Count_16_LC_6_6_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_16_LC_6_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34207  RISE       3
I__192/I                                 LocalMux                       0              2921  37882  RISE       1
I__192/O                                 LocalMux                     330              3251  37882  RISE       1
I__195/I                                 InMux                          0              3251  37882  RISE       1
I__195/O                                 InMux                        259              3510  37882  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_15_LC_6_6_6/lcout
Path End         : Debounce_Inst.r_Count_15_LC_6_6_6/in1
Capture Clock    : Debounce_Inst.r_Count_15_LC_6_6_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_15_LC_6_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34607  RISE       3
I__201/I                                 LocalMux                       0              2921  37756  RISE       1
I__201/O                                 LocalMux                     330              3251  37756  RISE       1
I__204/I                                 InMux                          0              3251  37756  RISE       1
I__204/O                                 InMux                        259              3510  37756  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_14_LC_6_6_5/lcout
Path End         : Debounce_Inst.r_Count_14_LC_6_6_5/in1
Capture Clock    : Debounce_Inst.r_Count_14_LC_6_6_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_14_LC_6_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34691  RISE       3
I__209/I                                 LocalMux                       0              2921  37629  RISE       1
I__209/O                                 LocalMux                     330              3251  37629  RISE       1
I__212/I                                 InMux                          0              3251  37629  RISE       1
I__212/O                                 InMux                        259              3510  37629  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_13_LC_6_6_4/lcout
Path End         : Debounce_Inst.r_Count_13_LC_6_6_4/in1
Capture Clock    : Debounce_Inst.r_Count_13_LC_6_6_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_13_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35322  RISE       3
I__216/I                                 LocalMux                       0              2921  37503  RISE       1
I__216/O                                 LocalMux                     330              3251  37503  RISE       1
I__219/I                                 InMux                          0              3251  37503  RISE       1
I__219/O                                 InMux                        259              3510  37503  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_12_LC_6_6_3/lcout
Path End         : Debounce_Inst.r_Count_12_LC_6_6_3/in1
Capture Clock    : Debounce_Inst.r_Count_12_LC_6_6_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_12_LC_6_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35280  RISE       3
I__224/I                                 LocalMux                       0              2921  37377  RISE       1
I__224/O                                 LocalMux                     330              3251  37377  RISE       1
I__227/I                                 InMux                          0              3251  37377  RISE       1
I__227/O                                 InMux                        259              3510  37377  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_11_LC_6_6_2/lcout
Path End         : Debounce_Inst.r_Count_11_LC_6_6_2/in1
Capture Clock    : Debounce_Inst.r_Count_11_LC_6_6_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_11_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34319  RISE       3
I__102/I                                 LocalMux                       0              2921  37251  RISE       1
I__102/O                                 LocalMux                     330              3251  37251  RISE       1
I__105/I                                 InMux                          0              3251  37251  RISE       1
I__105/O                                 InMux                        259              3510  37251  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_10_LC_6_6_1/lcout
Path End         : Debounce_Inst.r_Count_10_LC_6_6_1/in1
Capture Clock    : Debounce_Inst.r_Count_10_LC_6_6_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_10_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34249  RISE       3
I__109/I                                 LocalMux                       0              2921  37124  RISE       1
I__109/O                                 LocalMux                     330              3251  37124  RISE       1
I__112/I                                 InMux                          0              3251  37124  RISE       1
I__112/O                                 InMux                        259              3510  37124  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_9_LC_6_6_0/lcout
Path End         : Debounce_Inst.r_Count_9_LC_6_6_0/in1
Capture Clock    : Debounce_Inst.r_Count_9_LC_6_6_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_9_LC_6_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34298  RISE       3
I__115/I                                LocalMux                       0              2921  36998  RISE       1
I__115/O                                LocalMux                     330              3251  36998  RISE       1
I__118/I                                InMux                          0              3251  36998  RISE       1
I__118/O                                InMux                        259              3510  36998  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_8_LC_6_5_7/lcout
Path End         : Debounce_Inst.r_Count_8_LC_6_5_7/in1
Capture Clock    : Debounce_Inst.r_Count_8_LC_6_5_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_8_LC_6_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__121/I                                LocalMux                       0              2921  36676  RISE       1
I__121/O                                LocalMux                     330              3251  36676  RISE       1
I__124/I                                InMux                          0              3251  36676  RISE       1
I__124/O                                InMux                        259              3510  36676  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_7_LC_6_5_6/lcout
Path End         : Debounce_Inst.r_Count_7_LC_6_5_6/in1
Capture Clock    : Debounce_Inst.r_Count_7_LC_6_5_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_7_LC_6_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34403  RISE       3
I__128/I                                LocalMux                       0              2921  36549  RISE       1
I__128/O                                LocalMux                     330              3251  36549  RISE       1
I__131/I                                InMux                          0              3251  36549  RISE       1
I__131/O                                InMux                        259              3510  36549  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_6_LC_6_5_5/lcout
Path End         : Debounce_Inst.r_Count_6_LC_6_5_5/in1
Capture Clock    : Debounce_Inst.r_Count_6_LC_6_5_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_6_LC_6_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34487  RISE       3
I__134/I                                LocalMux                       0              2921  36423  RISE       1
I__134/O                                LocalMux                     330              3251  36423  RISE       1
I__137/I                                InMux                          0              3251  36423  RISE       1
I__137/O                                InMux                        259              3510  36423  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_5_LC_6_5_4/lcout
Path End         : Debounce_Inst.r_Count_5_LC_6_5_4/in1
Capture Clock    : Debounce_Inst.r_Count_5_LC_6_5_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_5_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33449  RISE       2
I__141/I                                LocalMux                       0              2921  36297  RISE       1
I__141/O                                LocalMux                     330              3251  36297  RISE       1
I__143/I                                InMux                          0              3251  36297  RISE       1
I__143/O                                InMux                        259              3510  36297  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_3_LC_6_5_2/lcout
Path End         : Debounce_Inst.r_Count_3_LC_6_5_2/in1
Capture Clock    : Debounce_Inst.r_Count_3_LC_6_5_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_3_LC_6_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34151  RISE       2
I__52/I                                 LocalMux                       0              2921  36044  RISE       1
I__52/O                                 LocalMux                     330              3251  36044  RISE       1
I__54/I                                 InMux                          0              3251  36044  RISE       1
I__54/O                                 InMux                        259              3510  36044  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_2_LC_6_5_1/lcout
Path End         : Debounce_Inst.r_Count_2_LC_6_5_1/in1
Capture Clock    : Debounce_Inst.r_Count_2_LC_6_5_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_2_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34081  RISE       2
I__57/I                                 LocalMux                       0              2921  35918  RISE       1
I__57/O                                 LocalMux                     330              3251  35918  RISE       1
I__59/I                                 InMux                          0              3251  35918  RISE       1
I__59/O                                 InMux                        259              3510  35918  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_4_LC_6_5_3/in1
Capture Clock    : Debounce_Inst.r_Count_4_LC_6_5_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33365  RISE       2
I__146/I                                LocalMux                       0              2921  36171  RISE       1
I__146/O                                LocalMux                     330              3251  36171  RISE       1
I__148/I                                InMux                          0              3251  36171  RISE       1
I__148/O                                InMux                        259              3510  36171  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_1_LC_5_6_6/in3
Capture Clock    : Debounce_Inst.r_Count_1_LC_5_6_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34046  RISE       4
I__68/I                                 LocalMux                       0              2921  34046  RISE       1
I__68/O                                 LocalMux                     330              3251  34046  RISE       1
I__72/I                                 InMux                          0              3251  38597  RISE       1
I__72/O                                 InMux                        259              3510  38597  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Inst.r_State_LC_5_5_3/in0
Capture Clock    : Debounce_Inst.r_State_LC_5_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Debounce_Project_Top           0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__91/I                              Odrv4                          0               973   +INF  FALL       1
I__91/O                              Odrv4                        372              1345   +INF  FALL       1
I__92/I                              Span4Mux_h                     0              1345   +INF  FALL       1
I__92/O                              Span4Mux_h                   316              1660   +INF  FALL       1
I__94/I                              Span4Mux_v                     0              1660   +INF  FALL       1
I__94/O                              Span4Mux_v                   372              2032   +INF  FALL       1
I__96/I                              LocalMux                       0              2032   +INF  FALL       1
I__96/O                              LocalMux                     309              2341   +INF  FALL       1
I__98/I                              InMux                          0              2341   +INF  FALL       1
I__98/O                              InMux                        217              2558   +INF  FALL       1
Debounce_Inst.r_State_LC_5_5_3/in0   LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__158/I                                Odrv4                          0              2921   +INF  RISE       1
I__158/O                                Odrv4                        351              3272   +INF  RISE       1
I__160/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__160/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__161/I                                IoSpan4Mux                     0              3447   +INF  RISE       1
I__161/O                                IoSpan4Mux                   288              3735   +INF  RISE       1
I__162/I                                LocalMux                       0              3735   +INF  RISE       1
I__162/O                                LocalMux                     330              4065   +INF  RISE       1
I__163/I                                IoInMux                        0              4065   +INF  RISE       1
I__163/O                                IoInMux                      259              4324   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              4324   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_LED_1_obuf_iopad/DIN                  IO_PAD                         0              6561   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2088              8649   +INF  FALL       1
o_LED_1                                 Debounce_Project_Top           0              8649   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout
Path End         : LED_Toggle_Inst.r_LED_1_LC_7_5_5/in0
Capture Clock    : LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__157/I                                LocalMux                       0              2921   1066  FALL       1
I__157/O                                LocalMux                     309              3230   1066  FALL       1
I__159/I                                InMux                          0              3230   1066  FALL       1
I__159/O                                InMux                        217              3447   1066  FALL       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_Toggle_Inst.r_Switch_1_LC_7_5_3/lcout
Path End         : LED_Toggle_Inst.r_LED_1_LC_7_5_5/in1
Capture Clock    : LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_Switch_1_LC_7_5_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_Toggle_Inst.r_Switch_1_LC_7_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__172/I                                   LocalMux                       0              2921   1066  FALL       1
I__172/O                                   LocalMux                     309              3230   1066  FALL       1
I__173/I                                   InMux                          0              3230   1066  FALL       1
I__173/O                                   InMux                        217              3447   1066  FALL       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_17_LC_6_7_0/lcout
Path End         : Debounce_Inst.r_Count_17_LC_6_7_0/in1
Capture Clock    : Debounce_Inst.r_Count_17_LC_6_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__152/I                                            ClkMux                         0              2073  RISE       1
I__152/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_17_LC_6_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__182/I                                 LocalMux                       0              2921   1066  FALL       1
I__182/O                                 LocalMux                     309              3230   1066  FALL       1
I__185/I                                 InMux                          0              3230   1066  FALL       1
I__185/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_17_LC_6_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__152/I                                            ClkMux                         0              2073  RISE       1
I__152/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_16_LC_6_6_7/lcout
Path End         : Debounce_Inst.r_Count_16_LC_6_6_7/in1
Capture Clock    : Debounce_Inst.r_Count_16_LC_6_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_16_LC_6_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__192/I                                 LocalMux                       0              2921   1066  FALL       1
I__192/O                                 LocalMux                     309              3230   1066  FALL       1
I__195/I                                 InMux                          0              3230   1066  FALL       1
I__195/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_16_LC_6_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_15_LC_6_6_6/lcout
Path End         : Debounce_Inst.r_Count_15_LC_6_6_6/in1
Capture Clock    : Debounce_Inst.r_Count_15_LC_6_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_15_LC_6_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__201/I                                 LocalMux                       0              2921   1066  FALL       1
I__201/O                                 LocalMux                     309              3230   1066  FALL       1
I__204/I                                 InMux                          0              3230   1066  FALL       1
I__204/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_15_LC_6_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_14_LC_6_6_5/lcout
Path End         : Debounce_Inst.r_Count_14_LC_6_6_5/in1
Capture Clock    : Debounce_Inst.r_Count_14_LC_6_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_14_LC_6_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__209/I                                 LocalMux                       0              2921   1066  FALL       1
I__209/O                                 LocalMux                     309              3230   1066  FALL       1
I__212/I                                 InMux                          0              3230   1066  FALL       1
I__212/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_14_LC_6_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_13_LC_6_6_4/lcout
Path End         : Debounce_Inst.r_Count_13_LC_6_6_4/in1
Capture Clock    : Debounce_Inst.r_Count_13_LC_6_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_13_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__216/I                                 LocalMux                       0              2921   1066  FALL       1
I__216/O                                 LocalMux                     309              3230   1066  FALL       1
I__219/I                                 InMux                          0              3230   1066  FALL       1
I__219/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_13_LC_6_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_12_LC_6_6_3/lcout
Path End         : Debounce_Inst.r_Count_12_LC_6_6_3/in1
Capture Clock    : Debounce_Inst.r_Count_12_LC_6_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_12_LC_6_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__224/I                                 LocalMux                       0              2921   1066  FALL       1
I__224/O                                 LocalMux                     309              3230   1066  FALL       1
I__227/I                                 InMux                          0              3230   1066  FALL       1
I__227/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_12_LC_6_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_11_LC_6_6_2/lcout
Path End         : Debounce_Inst.r_Count_11_LC_6_6_2/in1
Capture Clock    : Debounce_Inst.r_Count_11_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_11_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__102/I                                 LocalMux                       0              2921   1066  FALL       1
I__102/O                                 LocalMux                     309              3230   1066  FALL       1
I__105/I                                 InMux                          0              3230   1066  FALL       1
I__105/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_11_LC_6_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_10_LC_6_6_1/lcout
Path End         : Debounce_Inst.r_Count_10_LC_6_6_1/in1
Capture Clock    : Debounce_Inst.r_Count_10_LC_6_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_10_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__109/I                                 LocalMux                       0              2921   1066  FALL       1
I__109/O                                 LocalMux                     309              3230   1066  FALL       1
I__112/I                                 InMux                          0              3230   1066  FALL       1
I__112/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_10_LC_6_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_9_LC_6_6_0/lcout
Path End         : Debounce_Inst.r_Count_9_LC_6_6_0/in1
Capture Clock    : Debounce_Inst.r_Count_9_LC_6_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_9_LC_6_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__115/I                                LocalMux                       0              2921   1066  FALL       1
I__115/O                                LocalMux                     309              3230   1066  FALL       1
I__118/I                                InMux                          0              3230   1066  FALL       1
I__118/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_9_LC_6_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_8_LC_6_5_7/lcout
Path End         : Debounce_Inst.r_Count_8_LC_6_5_7/in1
Capture Clock    : Debounce_Inst.r_Count_8_LC_6_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_8_LC_6_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__121/I                                LocalMux                       0              2921   1066  FALL       1
I__121/O                                LocalMux                     309              3230   1066  FALL       1
I__124/I                                InMux                          0              3230   1066  FALL       1
I__124/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_8_LC_6_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_7_LC_6_5_6/lcout
Path End         : Debounce_Inst.r_Count_7_LC_6_5_6/in1
Capture Clock    : Debounce_Inst.r_Count_7_LC_6_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_7_LC_6_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__128/I                                LocalMux                       0              2921   1066  FALL       1
I__128/O                                LocalMux                     309              3230   1066  FALL       1
I__131/I                                InMux                          0              3230   1066  FALL       1
I__131/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_7_LC_6_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_6_LC_6_5_5/lcout
Path End         : Debounce_Inst.r_Count_6_LC_6_5_5/in1
Capture Clock    : Debounce_Inst.r_Count_6_LC_6_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_6_LC_6_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__134/I                                LocalMux                       0              2921   1066  FALL       1
I__134/O                                LocalMux                     309              3230   1066  FALL       1
I__137/I                                InMux                          0              3230   1066  FALL       1
I__137/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_6_LC_6_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_5_LC_6_5_4/lcout
Path End         : Debounce_Inst.r_Count_5_LC_6_5_4/in1
Capture Clock    : Debounce_Inst.r_Count_5_LC_6_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_5_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__141/I                                LocalMux                       0              2921   1066  FALL       1
I__141/O                                LocalMux                     309              3230   1066  FALL       1
I__143/I                                InMux                          0              3230   1066  FALL       1
I__143/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_5_LC_6_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_4_LC_6_5_3/in1
Capture Clock    : Debounce_Inst.r_Count_4_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__146/I                                LocalMux                       0              2921   1066  FALL       1
I__146/O                                LocalMux                     309              3230   1066  FALL       1
I__148/I                                InMux                          0              3230   1066  FALL       1
I__148/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_4_LC_6_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_3_LC_6_5_2/lcout
Path End         : Debounce_Inst.r_Count_3_LC_6_5_2/in1
Capture Clock    : Debounce_Inst.r_Count_3_LC_6_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_3_LC_6_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__52/I                                 LocalMux                       0              2921   1066  FALL       1
I__52/O                                 LocalMux                     309              3230   1066  FALL       1
I__54/I                                 InMux                          0              3230   1066  FALL       1
I__54/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_3_LC_6_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_2_LC_6_5_1/lcout
Path End         : Debounce_Inst.r_Count_2_LC_6_5_1/in1
Capture Clock    : Debounce_Inst.r_Count_2_LC_6_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_2_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__57/I                                 LocalMux                       0              2921   1066  FALL       1
I__57/O                                 LocalMux                     309              3230   1066  FALL       1
I__59/I                                 InMux                          0              3230   1066  FALL       1
I__59/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_2_LC_6_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_0_LC_5_6_7/in0
Capture Clock    : Debounce_Inst.r_Count_0_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__68/I                                 LocalMux                       0              2921   1066  FALL       1
I__68/O                                 LocalMux                     309              3230   1066  FALL       1
I__71/I                                 InMux                          0              3230   1066  FALL       1
I__71/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_0_LC_5_6_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_0_LC_5_6_7/lcout
Path End         : Debounce_Inst.r_Count_1_LC_5_6_6/in3
Capture Clock    : Debounce_Inst.r_Count_1_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_0_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__68/I                                 LocalMux                       0              2921   1066  FALL       1
I__68/O                                 LocalMux                     309              3230   1066  FALL       1
I__72/I                                 InMux                          0              3230   1066  FALL       1
I__72/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_1_LC_5_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_6_LC_6_5_5/lcout
Path End         : Debounce_Inst.r_State_LC_5_5_3/in2
Capture Clock    : Debounce_Inst.r_State_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_6_LC_6_5_5/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__135/I                                    LocalMux                       0              2921   1389  FALL       1
I__135/O                                    LocalMux                     309              3230   1389  FALL       1
I__138/I                                    InMux                          0              3230   1389  FALL       1
I__138/O                                    InMux                        217              3447   1389  FALL       1
Debounce_Inst.r_State_RNO_0_LC_5_5_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
Debounce_Inst.r_State_RNO_0_LC_5_5_2/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__48/I                                     CascadeMux                     0              3770   1389  RISE       1
I__48/O                                     CascadeMux                     0              3770   1389  RISE       1
Debounce_Inst.r_State_LC_5_5_3/in2          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_1_LC_5_6_6/lcout
Path End         : Debounce_Inst.r_Count_2_LC_6_5_1/in3
Capture Clock    : Debounce_Inst.r_Count_2_LC_6_5_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_1_LC_5_6_6/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       3
I__62/I                                              LocalMux                       0              2921   1417  FALL       1
I__62/O                                              LocalMux                     309              3230   1417  FALL       1
I__64/I                                              InMux                          0              3230   1417  FALL       1
I__64/O                                              InMux                        217              3447   1417  FALL       1
I__67/I                                              CascadeMux                     0              3447   1417  FALL       1
I__67/O                                              CascadeMux                     0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__55/I                                              InMux                          0              3581   1417  FALL       1
I__55/O                                              InMux                        217              3798   1417  FALL       1
Debounce_Inst.r_Count_2_LC_6_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : LED_Toggle_Inst.r_LED_1_LC_7_5_5/in3
Capture Clock    : LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__165/I                              Odrv4                          0              2921   1438  FALL       1
I__165/O                              Odrv4                        372              3293   1438  FALL       1
I__167/I                              LocalMux                       0              3293   1438  FALL       1
I__167/O                              LocalMux                     309              3602   1438  FALL       1
I__169/I                              InMux                          0              3602   1438  FALL       1
I__169/O                              InMux                        217              3819   1438  FALL       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_1_LC_5_6_6/lcout
Path End         : Debounce_Inst.r_Count_1_LC_5_6_6/in0
Capture Clock    : Debounce_Inst.r_Count_1_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_1_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       3
I__61/I                                 Odrv4                          0              2921   1438  FALL       1
I__61/O                                 Odrv4                        372              3293   1438  FALL       1
I__63/I                                 LocalMux                       0              3293   1438  FALL       1
I__63/O                                 LocalMux                     309              3602   1438  FALL       1
I__66/I                                 InMux                          0              3602   1438  FALL       1
I__66/O                                 InMux                        217              3819   1438  FALL       1
Debounce_Inst.r_Count_1_LC_5_6_6/in0    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_State_LC_5_5_3/in1
Capture Clock    : Debounce_Inst.r_State_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__165/I                              Odrv4                          0              2921   1438  FALL       1
I__165/O                              Odrv4                        372              3293   1438  FALL       1
I__168/I                              LocalMux                       0              3293   1438  FALL       1
I__168/O                              LocalMux                     309              3602   1438  FALL       1
I__171/I                              InMux                          0              3602   1438  FALL       1
I__171/O                              InMux                        217              3819   1438  FALL       1
Debounce_Inst.r_State_LC_5_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : LED_Toggle_Inst.r_Switch_1_LC_7_5_3/in3
Capture Clock    : LED_Toggle_Inst.r_Switch_1_LC_7_5_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__165/I                                 Odrv4                          0              2921   1438  FALL       1
I__165/O                                 Odrv4                        372              3293   1438  FALL       1
I__167/I                                 LocalMux                       0              3293   1438  FALL       1
I__167/O                                 LocalMux                     309              3602   1438  FALL       1
I__170/I                                 InMux                          0              3602   1438  FALL       1
I__170/O                                 InMux                        217              3819   1438  FALL       1
LED_Toggle_Inst.r_Switch_1_LC_7_5_3/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_Switch_1_LC_7_5_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_1_LC_5_6_6/lcout
Path End         : Debounce_Inst.r_Count_3_LC_6_5_2/in3
Capture Clock    : Debounce_Inst.r_Count_3_LC_6_5_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_1_LC_5_6_6/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       3
I__62/I                                              LocalMux                       0              2921   1417  FALL       1
I__62/O                                              LocalMux                     309              3230   1417  FALL       1
I__64/I                                              InMux                          0              3230   1417  FALL       1
I__64/O                                              InMux                        217              3447   1417  FALL       1
I__67/I                                              CascadeMux                     0              3447   1417  FALL       1
I__67/O                                              CascadeMux                     0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_6_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
Debounce_Inst.r_Count_2_LC_6_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
Debounce_Inst.r_Count_2_LC_6_5_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__50/I                                              InMux                          0              3686   1522  FALL       1
I__50/O                                              InMux                        217              3903   1522  FALL       1
Debounce_Inst.r_Count_3_LC_6_5_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_15_LC_6_6_6/lcout
Path End         : Debounce_Inst.r_Count_16_LC_6_6_7/in3
Capture Clock    : Debounce_Inst.r_Count_16_LC_6_6_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_15_LC_6_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__201/I                                    LocalMux                       0              2921   1066  FALL       1
I__201/O                                    LocalMux                     309              3230   1066  FALL       1
I__204/I                                    InMux                          0              3230   1066  FALL       1
I__204/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_15_LC_6_6_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_15_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__189/I                                    InMux                          0              3693   1529  FALL       1
I__189/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_16_LC_6_6_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_14_LC_6_6_5/lcout
Path End         : Debounce_Inst.r_Count_15_LC_6_6_6/in3
Capture Clock    : Debounce_Inst.r_Count_15_LC_6_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_14_LC_6_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__209/I                                    LocalMux                       0              2921   1066  FALL       1
I__209/O                                    LocalMux                     309              3230   1066  FALL       1
I__212/I                                    InMux                          0              3230   1066  FALL       1
I__212/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_14_LC_6_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_14_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__198/I                                    InMux                          0              3693   1529  FALL       1
I__198/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_15_LC_6_6_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_13_LC_6_6_4/lcout
Path End         : Debounce_Inst.r_Count_14_LC_6_6_5/in3
Capture Clock    : Debounce_Inst.r_Count_14_LC_6_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_13_LC_6_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__216/I                                    LocalMux                       0              2921   1066  FALL       1
I__216/O                                    LocalMux                     309              3230   1066  FALL       1
I__219/I                                    InMux                          0              3230   1066  FALL       1
I__219/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_13_LC_6_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_13_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__206/I                                    InMux                          0              3693   1529  FALL       1
I__206/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_14_LC_6_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_12_LC_6_6_3/lcout
Path End         : Debounce_Inst.r_Count_13_LC_6_6_4/in3
Capture Clock    : Debounce_Inst.r_Count_13_LC_6_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_12_LC_6_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__224/I                                    LocalMux                       0              2921   1066  FALL       1
I__224/O                                    LocalMux                     309              3230   1066  FALL       1
I__227/I                                    InMux                          0              3230   1066  FALL       1
I__227/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_12_LC_6_6_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_12_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__213/I                                    InMux                          0              3693   1529  FALL       1
I__213/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_13_LC_6_6_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_11_LC_6_6_2/lcout
Path End         : Debounce_Inst.r_Count_12_LC_6_6_3/in3
Capture Clock    : Debounce_Inst.r_Count_12_LC_6_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_11_LC_6_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__102/I                                    LocalMux                       0              2921   1066  FALL       1
I__102/O                                    LocalMux                     309              3230   1066  FALL       1
I__105/I                                    InMux                          0              3230   1066  FALL       1
I__105/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_11_LC_6_6_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_11_LC_6_6_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__221/I                                    InMux                          0              3693   1529  FALL       1
I__221/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_12_LC_6_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_10_LC_6_6_1/lcout
Path End         : Debounce_Inst.r_Count_11_LC_6_6_2/in3
Capture Clock    : Debounce_Inst.r_Count_11_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_10_LC_6_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__109/I                                    LocalMux                       0              2921   1066  FALL       1
I__109/O                                    LocalMux                     309              3230   1066  FALL       1
I__112/I                                    InMux                          0              3230   1066  FALL       1
I__112/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_10_LC_6_6_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_10_LC_6_6_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__100/I                                    InMux                          0              3693   1529  FALL       1
I__100/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_11_LC_6_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_9_LC_6_6_0/lcout
Path End         : Debounce_Inst.r_Count_10_LC_6_6_1/in3
Capture Clock    : Debounce_Inst.r_Count_10_LC_6_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_9_LC_6_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__115/I                                   LocalMux                       0              2921   1066  FALL       1
I__115/O                                   LocalMux                     309              3230   1066  FALL       1
I__118/I                                   InMux                          0              3230   1066  FALL       1
I__118/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_9_LC_6_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_9_LC_6_6_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__107/I                                   InMux                          0              3693   1529  FALL       1
I__107/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_10_LC_6_6_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_7_LC_6_5_6/lcout
Path End         : Debounce_Inst.r_Count_8_LC_6_5_7/in3
Capture Clock    : Debounce_Inst.r_Count_8_LC_6_5_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_7_LC_6_5_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__128/I                                   LocalMux                       0              2921   1066  FALL       1
I__128/O                                   LocalMux                     309              3230   1066  FALL       1
I__131/I                                   InMux                          0              3230   1066  FALL       1
I__131/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_7_LC_6_5_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_7_LC_6_5_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__119/I                                   InMux                          0              3693   1529  FALL       1
I__119/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_8_LC_6_5_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_6_LC_6_5_5/lcout
Path End         : Debounce_Inst.r_Count_7_LC_6_5_6/in3
Capture Clock    : Debounce_Inst.r_Count_7_LC_6_5_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_6_LC_6_5_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__134/I                                   LocalMux                       0              2921   1066  FALL       1
I__134/O                                   LocalMux                     309              3230   1066  FALL       1
I__137/I                                   InMux                          0              3230   1066  FALL       1
I__137/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_6_LC_6_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_6_LC_6_5_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__125/I                                   InMux                          0              3693   1529  FALL       1
I__125/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_7_LC_6_5_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_5_LC_6_5_4/lcout
Path End         : Debounce_Inst.r_Count_6_LC_6_5_5/in3
Capture Clock    : Debounce_Inst.r_Count_6_LC_6_5_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_5_LC_6_5_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__141/I                                   LocalMux                       0              2921   1066  FALL       1
I__141/O                                   LocalMux                     309              3230   1066  FALL       1
I__143/I                                   InMux                          0              3230   1066  FALL       1
I__143/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_5_LC_6_5_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_5_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__132/I                                   InMux                          0              3693   1529  FALL       1
I__132/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_6_LC_6_5_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_4_LC_6_5_3/lcout
Path End         : Debounce_Inst.r_Count_5_LC_6_5_4/in3
Capture Clock    : Debounce_Inst.r_Count_5_LC_6_5_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_4_LC_6_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__146/I                                   LocalMux                       0              2921   1066  FALL       1
I__146/O                                   LocalMux                     309              3230   1066  FALL       1
I__148/I                                   InMux                          0              3230   1066  FALL       1
I__148/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_4_LC_6_5_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_4_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__139/I                                   InMux                          0              3693   1529  FALL       1
I__139/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_5_LC_6_5_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_3_LC_6_5_2/lcout
Path End         : Debounce_Inst.r_Count_4_LC_6_5_3/in3
Capture Clock    : Debounce_Inst.r_Count_4_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_3_LC_6_5_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__52/I                                    LocalMux                       0              2921   1066  FALL       1
I__52/O                                    LocalMux                     309              3230   1066  FALL       1
I__54/I                                    InMux                          0              3230   1066  FALL       1
I__54/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_3_LC_6_5_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_Count_3_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__144/I                                   InMux                          0              3693   1529  FALL       1
I__144/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_Count_4_LC_6_5_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_16_LC_6_6_7/lcout
Path End         : Debounce_Inst.r_Count_17_LC_6_7_0/in3
Capture Clock    : Debounce_Inst.r_Count_17_LC_6_7_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_16_LC_6_6_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__192/I                                    LocalMux                       0              2921   1066  FALL       1
I__192/O                                    LocalMux                     309              3230   1066  FALL       1
I__195/I                                    InMux                          0              3230   1066  FALL       1
I__195/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_16_LC_6_6_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Inst.r_Count_16_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_6_7_0_/carryinitin               ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_6_7_0_/carryinitout              ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__188/I                                    InMux                          0              3868   1704  FALL       1
I__188/O                                    InMux                        217              4086   1704  FALL       1
Debounce_Inst.r_Count_17_LC_6_7_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__152/I                                            ClkMux                         0              2073  RISE       1
I__152/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_8_LC_6_5_7/lcout
Path End         : Debounce_Inst.r_Count_9_LC_6_6_0/in3
Capture Clock    : Debounce_Inst.r_Count_9_LC_6_6_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_8_LC_6_5_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__121/I                                   LocalMux                       0              2921   1066  FALL       1
I__121/O                                   LocalMux                     309              3230   1066  FALL       1
I__124/I                                   InMux                          0              3230   1066  FALL       1
I__124/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_Count_8_LC_6_5_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Inst.r_Count_8_LC_6_5_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_6_6_0_/carryinitin              ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_6_6_0_/carryinitout             ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__113/I                                   InMux                          0              3868   1704  FALL       1
I__113/O                                   InMux                        217              4086   1704  FALL       1
Debounce_Inst.r_Count_9_LC_6_6_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_Count_9_LC_6_6_0/lcout
Path End         : Debounce_Inst.r_State_LC_5_5_3/in3
Capture Clock    : Debounce_Inst.r_State_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_Count_9_LC_6_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__114/I                                    LocalMux                       0              2921   1880  FALL       1
I__114/O                                    LocalMux                     309              3230   1880  FALL       1
I__117/I                                    InMux                          0              3230   1880  FALL       1
I__117/O                                    InMux                        217              3447   1880  FALL       1
Debounce_Inst.r_State_RNO_1_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Debounce_Inst.r_State_RNO_1_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__45/I                                     LocalMux                       0              3735   1880  FALL       1
I__45/O                                     LocalMux                     309              4044   1880  FALL       1
I__46/I                                     InMux                          0              4044   1880  FALL       1
I__46/O                                     InMux                        217              4261   1880  FALL       1
Debounce_Inst.r_State_LC_5_5_3/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_0_LC_5_6_7/sr
Capture Clock    : Debounce_Inst.r_Count_0_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__176/I                                                   SRMux                          0              5727   3901  FALL       1
I__176/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_0_LC_5_6_7/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_0_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_1_LC_5_6_6/sr
Capture Clock    : Debounce_Inst.r_Count_1_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__176/I                                                   SRMux                          0              5727   3901  FALL       1
I__176/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_1_LC_5_6_6/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__151/I                                            ClkMux                         0              2073  RISE       1
I__151/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_1_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_17_LC_6_7_0/sr
Capture Clock    : Debounce_Inst.r_Count_17_LC_6_7_0/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__177/I                                                   SRMux                          0              5727   3901  FALL       1
I__177/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_17_LC_6_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__152/I                                            ClkMux                         0              2073  RISE       1
I__152/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_17_LC_6_7_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_16_LC_6_6_7/sr
Capture Clock    : Debounce_Inst.r_Count_16_LC_6_6_7/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__178/I                                                   SRMux                          0              5727   3901  FALL       1
I__178/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_16_LC_6_6_7/sr                       LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_16_LC_6_6_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_15_LC_6_6_6/sr
Capture Clock    : Debounce_Inst.r_Count_15_LC_6_6_6/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__178/I                                                   SRMux                          0              5727   3901  FALL       1
I__178/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_15_LC_6_6_6/sr                       LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_15_LC_6_6_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_14_LC_6_6_5/sr
Capture Clock    : Debounce_Inst.r_Count_14_LC_6_6_5/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__178/I                                                   SRMux                          0              5727   3901  FALL       1
I__178/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_14_LC_6_6_5/sr                       LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_14_LC_6_6_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_13_LC_6_6_4/sr
Capture Clock    : Debounce_Inst.r_Count_13_LC_6_6_4/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__178/I                                                   SRMux                          0              5727   3901  FALL       1
I__178/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_13_LC_6_6_4/sr                       LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_13_LC_6_6_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_12_LC_6_6_3/sr
Capture Clock    : Debounce_Inst.r_Count_12_LC_6_6_3/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__178/I                                                   SRMux                          0              5727   3901  FALL       1
I__178/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_12_LC_6_6_3/sr                       LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_12_LC_6_6_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_11_LC_6_6_2/sr
Capture Clock    : Debounce_Inst.r_Count_11_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__178/I                                                   SRMux                          0              5727   3901  FALL       1
I__178/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_11_LC_6_6_2/sr                       LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_11_LC_6_6_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_10_LC_6_6_1/sr
Capture Clock    : Debounce_Inst.r_Count_10_LC_6_6_1/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__178/I                                                   SRMux                          0              5727   3901  FALL       1
I__178/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_10_LC_6_6_1/sr                       LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_10_LC_6_6_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_9_LC_6_6_0/sr
Capture Clock    : Debounce_Inst.r_Count_9_LC_6_6_0/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__178/I                                                   SRMux                          0              5727   3901  FALL       1
I__178/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_9_LC_6_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__154/I                                            ClkMux                         0              2073  RISE       1
I__154/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_9_LC_6_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_8_LC_6_5_7/sr
Capture Clock    : Debounce_Inst.r_Count_8_LC_6_5_7/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__179/I                                                   SRMux                          0              5727   3901  FALL       1
I__179/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_8_LC_6_5_7/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_8_LC_6_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_7_LC_6_5_6/sr
Capture Clock    : Debounce_Inst.r_Count_7_LC_6_5_6/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__179/I                                                   SRMux                          0              5727   3901  FALL       1
I__179/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_7_LC_6_5_6/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_7_LC_6_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_6_LC_6_5_5/sr
Capture Clock    : Debounce_Inst.r_Count_6_LC_6_5_5/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__179/I                                                   SRMux                          0              5727   3901  FALL       1
I__179/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_6_LC_6_5_5/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_6_LC_6_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_5_LC_6_5_4/sr
Capture Clock    : Debounce_Inst.r_Count_5_LC_6_5_4/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__179/I                                                   SRMux                          0              5727   3901  FALL       1
I__179/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_5_LC_6_5_4/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_5_LC_6_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_4_LC_6_5_3/sr
Capture Clock    : Debounce_Inst.r_Count_4_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__179/I                                                   SRMux                          0              5727   3901  FALL       1
I__179/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_4_LC_6_5_3/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_4_LC_6_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_3_LC_6_5_2/sr
Capture Clock    : Debounce_Inst.r_Count_3_LC_6_5_2/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__179/I                                                   SRMux                          0              5727   3901  FALL       1
I__179/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_3_LC_6_5_2/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_3_LC_6_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_State_LC_5_5_3/lcout
Path End         : Debounce_Inst.r_Count_2_LC_6_5_1/sr
Capture Clock    : Debounce_Inst.r_Count_2_LC_6_5_1/clk
Hold Constraint  : 0p
Path slack       : 3900p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_State_LC_5_5_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__164/I                                                   LocalMux                       0              2921   3901  FALL       1
I__164/O                                                   LocalMux                     309              3230   3901  FALL       1
I__166/I                                                   InMux                          0              3230   3901  FALL       1
I__166/O                                                   InMux                        217              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/in3                LogicCell40_SEQ_MODE_0000      0              3447   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_LC_5_6_1/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3901  FALL       1
I__85/I                                                    Odrv4                          0              3735   3901  FALL       1
I__85/O                                                    Odrv4                        372              4107   3901  FALL       1
I__86/I                                                    Span4Mux_h                     0              4107   3901  FALL       1
I__86/O                                                    Span4Mux_h                   316              4422   3901  FALL       1
I__87/I                                                    Span4Mux_s0_h                  0              4422   3901  FALL       1
I__87/O                                                    Span4Mux_s0_h                140              4563   3901  FALL       1
I__88/I                                                    LocalMux                       0              4563   3901  FALL       1
I__88/O                                                    LocalMux                     309              4871   3901  FALL       1
I__89/I                                                    IoInMux                        0              4871   3901  FALL       1
I__89/O                                                    IoInMux                      217              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5089   3901  FALL       1
Debounce_Inst.r_State_RNI62LO8_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5650   3901  FALL      18
I__174/I                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__174/O                                                   gio2CtrlBuf                    0              5650   3901  FALL       1
I__175/I                                                   GlobalMux                      0              5650   3901  FALL       1
I__175/O                                                   GlobalMux                     77              5727   3901  FALL       1
I__179/I                                                   SRMux                          0              5727   3901  FALL       1
I__179/O                                                   SRMux                        358              6084   3901  FALL       1
Debounce_Inst.r_Count_2_LC_6_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              6084   3901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__155/I                                            ClkMux                         0              2073  RISE       1
I__155/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_Count_2_LC_6_5_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Inst.r_State_LC_5_5_3/in0
Capture Clock    : Debounce_Inst.r_State_LC_5_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Debounce_Project_Top           0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__91/I                              Odrv4                          0               973   +INF  FALL       1
I__91/O                              Odrv4                        372              1345   +INF  FALL       1
I__92/I                              Span4Mux_h                     0              1345   +INF  FALL       1
I__92/O                              Span4Mux_h                   316              1660   +INF  FALL       1
I__94/I                              Span4Mux_v                     0              1660   +INF  FALL       1
I__94/O                              Span4Mux_v                   372              2032   +INF  FALL       1
I__96/I                              LocalMux                       0              2032   +INF  FALL       1
I__96/O                              LocalMux                     309              2341   +INF  FALL       1
I__98/I                              InMux                          0              2341   +INF  FALL       1
I__98/O                              InMux                        217              2558   +INF  FALL       1
Debounce_Inst.r_State_LC_5_5_3/in0   LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__153/I                                            ClkMux                         0              2073  RISE       1
I__153/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_State_LC_5_5_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Debounce_Project_Top           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__149/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__149/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__150/I                                            GlobalMux                      0              1918  RISE       1
I__150/O                                            GlobalMux                    154              2073  RISE       1
I__156/I                                            ClkMux                         0              2073  RISE       1
I__156/O                                            ClkMux                       309              2381  RISE       1
LED_Toggle_Inst.r_LED_1_LC_7_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_Toggle_Inst.r_LED_1_LC_7_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__158/I                                Odrv4                          0              2921   +INF  RISE       1
I__158/O                                Odrv4                        351              3272   +INF  RISE       1
I__160/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__160/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__161/I                                IoSpan4Mux                     0              3447   +INF  RISE       1
I__161/O                                IoSpan4Mux                   288              3735   +INF  RISE       1
I__162/I                                LocalMux                       0              3735   +INF  RISE       1
I__162/O                                LocalMux                     330              4065   +INF  RISE       1
I__163/I                                IoInMux                        0              4065   +INF  RISE       1
I__163/O                                IoInMux                      259              4324   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              4324   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_LED_1_obuf_iopad/DIN                  IO_PAD                         0              6561   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2088              8649   +INF  FALL       1
o_LED_1                                 Debounce_Project_Top           0              8649   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

