onerror {resume}
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[15][0]~q , \REG_MUX0|SR_9k[14][0]~q , \REG_MUX0|SR_9k[13][0]~q , \REG_MUX0|SR_9k[12][0]~q , \REG_MUX0|SR_9k[11][0]~q , \REG_MUX0|SR_9k[10][0]~q , \REG_MUX0|SR_9k[9][0]~q , \REG_MUX0|SR_9k[8][0]~q , \REG_MUX0|SR_9k[7][0]~q , \REG_MUX0|SR_9k[6][0]~q , \REG_MUX0|SR_9k[5][0]~q , \REG_MUX0|SR_9k[4][0]~q , \REG_MUX0|SR_9k[3][0]~q , \REG_MUX0|SR_9k[2][0]~q , \REG_MUX0|SR_9k[1][0]~q , \REG_MUX0|SR_9k[0][0]~q }} SR0
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[0][15]~q , \REG_MUX0|SR_9k[0][14]~q , \REG_MUX0|SR_9k[0][13]~q , \REG_MUX0|SR_9k[0][12]~q , \REG_MUX0|SR_9k[0][11]~q , \REG_MUX0|SR_9k[0][10]~q , \REG_MUX0|SR_9k[0][9]~q , \REG_MUX0|SR_9k[0][8]~q , \REG_MUX0|SR_9k[0][7]~q , \REG_MUX0|SR_9k[0][6]~q , \REG_MUX0|SR_9k[0][5]~q , \REG_MUX0|SR_9k[0][4]~q , \REG_MUX0|SR_9k[0][3]~q , \REG_MUX0|SR_9k[0][2]~q , \REG_MUX0|SR_9k[0][1]~q , \REG_MUX0|SR_9k[0][0]~q }} SR0001
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[1][15]~q , \REG_MUX0|SR_9k[1][14]~q , \REG_MUX0|SR_9k[1][13]~q , \REG_MUX0|SR_9k[1][12]~q , \REG_MUX0|SR_9k[1][11]~q , \REG_MUX0|SR_9k[1][10]~q , \REG_MUX0|SR_9k[1][9]~q , \REG_MUX0|SR_9k[1][8]~q , \REG_MUX0|SR_9k[1][7]~q , \REG_MUX0|SR_9k[1][6]~q , \REG_MUX0|SR_9k[1][5]~q , \REG_MUX0|SR_9k[1][4]~q , \REG_MUX0|SR_9k[1][3]~q , \REG_MUX0|SR_9k[1][2]~q , \REG_MUX0|SR_9k[1][1]~q , \REG_MUX0|SR_9k[1][0]~q }} SR1
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[2][15]~q , \REG_MUX0|SR_9k[2][14]~q , \REG_MUX0|SR_9k[2][13]~q , \REG_MUX0|SR_9k[2][12]~q , \REG_MUX0|SR_9k[2][11]~q , \REG_MUX0|SR_9k[2][10]~q , \REG_MUX0|SR_9k[2][9]~q , \REG_MUX0|SR_9k[2][8]~q , \REG_MUX0|SR_9k[2][7]~q , \REG_MUX0|SR_9k[2][6]~q , \REG_MUX0|SR_9k[2][5]~q , \REG_MUX0|SR_9k[2][4]~q , \REG_MUX0|SR_9k[2][3]~q , \REG_MUX0|SR_9k[2][2]~q , \REG_MUX0|SR_9k[2][1]~q , \REG_MUX0|SR_9k[2][0]~q }} SR2
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[3][0]~q , \REG_MUX0|SR_9k[3][1]~q , \REG_MUX0|SR_9k[3][2]~q , \REG_MUX0|SR_9k[3][3]~q , \REG_MUX0|SR_9k[3][4]~q , \REG_MUX0|SR_9k[3][5]~q , \REG_MUX0|SR_9k[3][6]~q , \REG_MUX0|SR_9k[3][7]~q , \REG_MUX0|SR_9k[3][8]~q , \REG_MUX0|SR_9k[3][9]~q , \REG_MUX0|SR_9k[3][10]~q , \REG_MUX0|SR_9k[3][11]~q , \REG_MUX0|SR_9k[3][12]~q , \REG_MUX0|SR_9k[3][13]~q , \REG_MUX0|SR_9k[3][14]~q , \REG_MUX0|SR_9k[3][15]~q }} SR3
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[3][15]~q , \REG_MUX0|SR_9k[3][14]~q , \REG_MUX0|SR_9k[3][13]~q , \REG_MUX0|SR_9k[3][12]~q , \REG_MUX0|SR_9k[3][11]~q , \REG_MUX0|SR_9k[3][10]~q , \REG_MUX0|SR_9k[3][9]~q , \REG_MUX0|SR_9k[3][8]~q , \REG_MUX0|SR_9k[3][7]~q , \REG_MUX0|SR_9k[3][6]~q , \REG_MUX0|SR_9k[3][5]~q , \REG_MUX0|SR_9k[3][4]~q , \REG_MUX0|SR_9k[3][3]~q , \REG_MUX0|SR_9k[3][2]~q , \REG_MUX0|SR_9k[3][1]~q , \REG_MUX0|SR_9k[3][0]~q }} SR3_1
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[4][15]~q , \REG_MUX0|SR_9k[4][14]~q , \REG_MUX0|SR_9k[4][13]~q , \REG_MUX0|SR_9k[4][12]~q , \REG_MUX0|SR_9k[4][11]~q , \REG_MUX0|SR_9k[4][10]~q , \REG_MUX0|SR_9k[4][9]~q , \REG_MUX0|SR_9k[4][8]~q , \REG_MUX0|SR_9k[4][7]~q , \REG_MUX0|SR_9k[4][6]~q , \REG_MUX0|SR_9k[4][5]~q , \REG_MUX0|SR_9k[4][4]~q , \REG_MUX0|SR_9k[4][3]~q , \REG_MUX0|SR_9k[4][2]~q , \REG_MUX0|SR_9k[4][1]~q , \REG_MUX0|SR_9k[4][0]~q }} SR4
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[5][15]~q , \REG_MUX0|SR_9k[5][14]~q , \REG_MUX0|SR_9k[5][13]~q , \REG_MUX0|SR_9k[5][12]~q , \REG_MUX0|SR_9k[5][11]~q , \REG_MUX0|SR_9k[5][10]~q , \REG_MUX0|SR_9k[5][9]~q , \REG_MUX0|SR_9k[5][8]~q , \REG_MUX0|SR_9k[5][7]~q , \REG_MUX0|SR_9k[5][6]~q , \REG_MUX0|SR_9k[5][5]~q , \REG_MUX0|SR_9k[5][4]~q , \REG_MUX0|SR_9k[5][3]~q , \REG_MUX0|SR_9k[5][2]~q , \REG_MUX0|SR_9k[5][1]~q , \REG_MUX0|SR_9k[5][0]~q }} SR5
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[6][0]~q , \REG_MUX0|SR_9k[6][1]~q , \REG_MUX0|SR_9k[6][2]~q , \REG_MUX0|SR_9k[6][3]~q , \REG_MUX0|SR_9k[6][4]~q , \REG_MUX0|SR_9k[6][5]~q , \REG_MUX0|SR_9k[6][6]~q , \REG_MUX0|SR_9k[6][7]~q , \REG_MUX0|SR_9k[6][8]~q , \REG_MUX0|SR_9k[6][9]~q , \REG_MUX0|SR_9k[6][10]~q , \REG_MUX0|SR_9k[6][11]~q , \REG_MUX0|SR_9k[6][12]~q , \REG_MUX0|SR_9k[6][13]~q , \REG_MUX0|SR_9k[6][14]~q , \REG_MUX0|SR_9k[6][15]~q }} SR6
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[6][15]~q , \REG_MUX0|SR_9k[6][14]~q , \REG_MUX0|SR_9k[6][13]~q , \REG_MUX0|SR_9k[6][12]~q , \REG_MUX0|SR_9k[6][11]~q , \REG_MUX0|SR_9k[6][10]~q , \REG_MUX0|SR_9k[6][9]~q , \REG_MUX0|SR_9k[6][8]~q , \REG_MUX0|SR_9k[6][7]~q , \REG_MUX0|SR_9k[6][6]~q , \REG_MUX0|SR_9k[6][5]~q , \REG_MUX0|SR_9k[6][4]~q , \REG_MUX0|SR_9k[6][3]~q , \REG_MUX0|SR_9k[6][2]~q , \REG_MUX0|SR_9k[6][1]~q , \REG_MUX0|SR_9k[6][0]~q }} SR6001
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[7][15]~q , \REG_MUX0|SR_9k[7][14]~q , \REG_MUX0|SR_9k[7][13]~q , \REG_MUX0|SR_9k[7][12]~q , \REG_MUX0|SR_9k[7][11]~q , \REG_MUX0|SR_9k[7][10]~q , \REG_MUX0|SR_9k[7][9]~q , \REG_MUX0|SR_9k[7][8]~q , \REG_MUX0|SR_9k[7][7]~q , \REG_MUX0|SR_9k[7][6]~q , \REG_MUX0|SR_9k[7][5]~q , \REG_MUX0|SR_9k[7][4]~q , \REG_MUX0|SR_9k[7][3]~q , \REG_MUX0|SR_9k[7][2]~q , \REG_MUX0|SR_9k[7][1]~q , \REG_MUX0|SR_9k[7][0]~q }} SR7
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[8][15]~q , \REG_MUX0|SR_9k[8][14]~q , \REG_MUX0|SR_9k[8][13]~q , \REG_MUX0|SR_9k[8][12]~q , \REG_MUX0|SR_9k[8][11]~q , \REG_MUX0|SR_9k[8][10]~q , \REG_MUX0|SR_9k[8][9]~q , \REG_MUX0|SR_9k[8][8]~q , \REG_MUX0|SR_9k[8][7]~q , \REG_MUX0|SR_9k[8][6]~q , \REG_MUX0|SR_9k[8][5]~q , \REG_MUX0|SR_9k[8][4]~q , \REG_MUX0|SR_9k[8][3]~q , \REG_MUX0|SR_9k[8][2]~q , \REG_MUX0|SR_9k[8][1]~q , \REG_MUX0|SR_9k[8][0]~q }} SR8
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[9][15]~q , \REG_MUX0|SR_9k[9][14]~q , \REG_MUX0|SR_9k[9][13]~q , \REG_MUX0|SR_9k[9][12]~q , \REG_MUX0|SR_9k[9][11]~q , \REG_MUX0|SR_9k[9][10]~q , \REG_MUX0|SR_9k[9][9]~q , \REG_MUX0|SR_9k[9][8]~q , \REG_MUX0|SR_9k[9][7]~q , \REG_MUX0|SR_9k[9][6]~q , \REG_MUX0|SR_9k[9][5]~q , \REG_MUX0|SR_9k[9][4]~q , \REG_MUX0|SR_9k[9][3]~q , \REG_MUX0|SR_9k[9][2]~q , \REG_MUX0|SR_9k[9][1]~q , \REG_MUX0|SR_9k[9][0]~q }} SR9
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[10][15]~q , \REG_MUX0|SR_9k[10][14]~q , \REG_MUX0|SR_9k[10][13]~q , \REG_MUX0|SR_9k[10][12]~q , \REG_MUX0|SR_9k[10][11]~q , \REG_MUX0|SR_9k[10][10]~q , \REG_MUX0|SR_9k[10][9]~q , \REG_MUX0|SR_9k[10][8]~q , \REG_MUX0|SR_9k[10][7]~q , \REG_MUX0|SR_9k[10][6]~q , \REG_MUX0|SR_9k[10][5]~q , \REG_MUX0|SR_9k[10][4]~q , \REG_MUX0|SR_9k[10][3]~q , \REG_MUX0|SR_9k[10][2]~q , \REG_MUX0|SR_9k[10][1]~q , \REG_MUX0|SR_9k[10][0]~q }} SR10
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[11][15]~q , \REG_MUX0|SR_9k[11][14]~q , \REG_MUX0|SR_9k[11][13]~q , \REG_MUX0|SR_9k[11][12]~q , \REG_MUX0|SR_9k[11][11]~q , \REG_MUX0|SR_9k[11][10]~q , \REG_MUX0|SR_9k[11][9]~q , \REG_MUX0|SR_9k[11][8]~q , \REG_MUX0|SR_9k[11][7]~q , \REG_MUX0|SR_9k[11][6]~q , \REG_MUX0|SR_9k[11][5]~q , \REG_MUX0|SR_9k[11][4]~q , \REG_MUX0|SR_9k[11][3]~q , \REG_MUX0|SR_9k[11][2]~q , \REG_MUX0|SR_9k[11][1]~q , \REG_MUX0|SR_9k[11][0]~q }} SR11
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[12][15]~q , \REG_MUX0|SR_9k[12][14]~q , \REG_MUX0|SR_9k[12][13]~q , \REG_MUX0|SR_9k[12][12]~q , \REG_MUX0|SR_9k[12][11]~q , \REG_MUX0|SR_9k[12][10]~q , \REG_MUX0|SR_9k[12][9]~q , \REG_MUX0|SR_9k[12][8]~q , \REG_MUX0|SR_9k[12][7]~q , \REG_MUX0|SR_9k[12][6]~q , \REG_MUX0|SR_9k[12][5]~q , \REG_MUX0|SR_9k[12][4]~q , \REG_MUX0|SR_9k[12][3]~q , \REG_MUX0|SR_9k[12][2]~q , \REG_MUX0|SR_9k[12][1]~q , \REG_MUX0|SR_9k[12][0]~q }} SR12
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[13][15]~q , \REG_MUX0|SR_9k[13][14]~q , \REG_MUX0|SR_9k[13][13]~q , \REG_MUX0|SR_9k[13][12]~q , \REG_MUX0|SR_9k[13][11]~q , \REG_MUX0|SR_9k[13][10]~q , \REG_MUX0|SR_9k[13][9]~q , \REG_MUX0|SR_9k[13][8]~q , \REG_MUX0|SR_9k[13][7]~q , \REG_MUX0|SR_9k[13][6]~q , \REG_MUX0|SR_9k[13][5]~q , \REG_MUX0|SR_9k[13][4]~q , \REG_MUX0|SR_9k[13][3]~q , \REG_MUX0|SR_9k[13][2]~q , \REG_MUX0|SR_9k[13][1]~q , \REG_MUX0|SR_9k[13][0]~q }} SR13
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[14][15]~q , \REG_MUX0|SR_9k[14][14]~q , \REG_MUX0|SR_9k[14][13]~q , \REG_MUX0|SR_9k[14][12]~q , \REG_MUX0|SR_9k[14][11]~q , \REG_MUX0|SR_9k[14][10]~q , \REG_MUX0|SR_9k[14][9]~q , \REG_MUX0|SR_9k[14][8]~q , \REG_MUX0|SR_9k[14][7]~q , \REG_MUX0|SR_9k[14][6]~q , \REG_MUX0|SR_9k[14][5]~q , \REG_MUX0|SR_9k[14][4]~q , \REG_MUX0|SR_9k[14][3]~q , \REG_MUX0|SR_9k[14][2]~q , \REG_MUX0|SR_9k[14][1]~q , \REG_MUX0|SR_9k[14][0]~q }} SR14
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[15][15]~q , \REG_MUX0|SR_9k[15][14]~q , \REG_MUX0|SR_9k[15][13]~q , \REG_MUX0|SR_9k[15][12]~q , \REG_MUX0|SR_9k[15][11]~q , \REG_MUX0|SR_9k[15][10]~q , \REG_MUX0|SR_9k[15][9]~q , \REG_MUX0|SR_9k[15][8]~q , \REG_MUX0|SR_9k[15][7]~q , \REG_MUX0|SR_9k[15][6]~q , \REG_MUX0|SR_9k[15][5]~q , \REG_MUX0|SR_9k[15][4]~q , \REG_MUX0|SR_9k[15][3]~q , \REG_MUX0|SR_9k[15][2]~q , \REG_MUX0|SR_9k[15][1]~q , \REG_MUX0|SR_9k[15][0]~q }} SR15
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\REG_MUX0|SR_9k[16][15]~q , \REG_MUX0|SR_9k[16][14]~q , \REG_MUX0|SR_9k[16][13]~q , \REG_MUX0|SR_9k[16][12]~q , \REG_MUX0|SR_9k[16][11]~q , \REG_MUX0|SR_9k[16][10]~q , \REG_MUX0|SR_9k[16][9]~q , \REG_MUX0|SR_9k[16][8]~q , \REG_MUX0|SR_9k[16][7]~q , \REG_MUX0|SR_9k[16][6]~q , \REG_MUX0|SR_9k[16][5]~q , \REG_MUX0|SR_9k[16][4]~q , \REG_MUX0|SR_9k[16][3]~q , \REG_MUX0|SR_9k[16][2]~q , \REG_MUX0|SR_9k[16][1]~q , \REG_MUX0|SR_9k[16][0]~q }} SR16
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\ROM0|ROM_rtl_0|auto_generated|ram_block1a0~portadataout , \ROM0|ROM_rtl_0|auto_generated|ram_block1a1 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a2 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a3 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a4 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a5 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a6 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a7 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a8 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a9 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a10 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a11 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a12 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a13 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a14 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a15 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a16 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a17 }} ROM_1
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\ROM0|ROM_rtl_0|auto_generated|ram_block1a0~portadataout , \ROM0|ROM_rtl_0|auto_generated|ram_block1a1 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a2 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a3 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a4 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a5 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a6 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a7 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a8 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a9 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a10 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a11 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a12 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a13 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a14 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a15 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a16 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a17 }} Rom1
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\ROM0|ROM_rtl_0|auto_generated|ram_block1a17 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a16 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a15 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a14 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a13 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a12 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a11 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a10 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a9 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a8 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a7 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a6 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a5 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a4 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a3 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a2 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a1 , \ROM0|ROM_rtl_0|auto_generated|ram_block1a0~portadataout }} ROM1
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\MULT_ACC0|Add0~0_combout , \MULT_ACC0|Add0~1 , \MULT_ACC0|Add0~2_combout , \MULT_ACC0|Add0~3 , \MULT_ACC0|Add0~4_combout , \MULT_ACC0|Add0~5 , \MULT_ACC0|Add0~6_combout , \MULT_ACC0|Add0~7 , \MULT_ACC0|Add0~8_combout , \MULT_ACC0|Add0~9 , \MULT_ACC0|Add0~10_combout , \MULT_ACC0|Add0~11 , \MULT_ACC0|Add0~12_combout , \MULT_ACC0|Add0~13 , \MULT_ACC0|Add0~14_combout , \MULT_ACC0|Add0~15 , \MULT_ACC0|Add0~16_combout , \MULT_ACC0|Add0~17 , \MULT_ACC0|Add0~18_combout , \MULT_ACC0|Add0~19 , \MULT_ACC0|Add0~20_combout , \MULT_ACC0|Add0~21 , \MULT_ACC0|Add0~22_combout , \MULT_ACC0|Add0~23 , \MULT_ACC0|Add0~24_combout , \MULT_ACC0|Add0~25 , \MULT_ACC0|Add0~26_combout , \MULT_ACC0|Add0~27 , \MULT_ACC0|Add0~28_combout , \MULT_ACC0|Add0~29 , \MULT_ACC0|Add0~30_combout , \MULT_ACC0|Add0~31 , \MULT_ACC0|Add0~32_combout , \MULT_ACC0|Add0~33 , \MULT_ACC0|Add0~34_combout , \MULT_ACC0|Add0~35 , \MULT_ACC0|Add0~36_combout , \MULT_ACC0|Add0~37 , \MULT_ACC0|Add0~38_combout , \MULT_ACC0|Add0~39 , \MULT_ACC0|Add0~40_combout , \MULT_ACC0|Add0~41 , \MULT_ACC0|Add0~42_combout , \MULT_ACC0|Add0~43 , \MULT_ACC0|Add0~44_combout , \MULT_ACC0|Add0~45 , \MULT_ACC0|Add0~46_combout , \MULT_ACC0|Add0~47 , \MULT_ACC0|Add0~48_combout , \MULT_ACC0|Add0~49 , \MULT_ACC0|Add0~50_combout , \MULT_ACC0|Add0~51 , \MULT_ACC0|Add0~52_combout , \MULT_ACC0|Add0~53 , \MULT_ACC0|Add0~54_combout , \MULT_ACC0|Add0~55 , \MULT_ACC0|Add0~56_combout , \MULT_ACC0|Add0~57 , \MULT_ACC0|Add0~58_combout , \MULT_ACC0|Add0~59 , \MULT_ACC0|Add0~60_combout , \MULT_ACC0|Add0~61 , \MULT_ACC0|Add0~62_combout , \MULT_ACC0|Add0~63 , \MULT_ACC0|Add0~64_combout , \MULT_ACC0|Add0~65 , \MULT_ACC0|Add0~66_combout }} SUM
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\CONTROL0|timer[0]~7 , \CONTROL0|timer[1]~9 , \CONTROL0|timer[2]~11 , \CONTROL0|timer[3]~13 , \CONTROL0|timer[4]~14_combout }} TIMER
quietly virtual signal -install /TB_SEC_FILTER/uut { (context /TB_SEC_FILTER/uut )&{\CONTROL0|timer[4]~14_combout , \CONTROL0|timer[3]~13 , \CONTROL0|timer[2]~11 , \CONTROL0|timer[1]~9 , \CONTROL0|timer[0]~7 }} Timer
quietly WaveActivateNextPane {} 0
add wave -noupdate /TB_SEC_FILTER/clk
add wave -noupdate /TB_SEC_FILTER/din
add wave -noupdate /TB_SEC_FILTER/dout_M
add wave -noupdate /TB_SEC_FILTER/dout_F
add wave -noupdate /TB_SEC_FILTER/error_cnt
add wave -noupdate -divider CONTROL
add wave -noupdate -label ce_REG {/TB_SEC_FILTER/uut/\CONTROL0|ce_Reg~q }
add wave -noupdate -label val_out {/TB_SEC_FILTER/uut/\val_out~reg0_q }
add wave -noupdate -label ce_Acc {/TB_SEC_FILTER/uut/\CONTROL0|ce_Acc~q }
add wave -noupdate -divider SR
add wave -noupdate -group SR -label SR1 -radix unsigned /TB_SEC_FILTER/uut/SR1
add wave -noupdate -group SR -label SR2 -radix unsigned /TB_SEC_FILTER/uut/SR2
add wave -noupdate -group SR -label SR3 -radix unsigned /TB_SEC_FILTER/uut/SR3_1
add wave -noupdate -group SR -label SR4 -radix unsigned /TB_SEC_FILTER/uut/SR4
add wave -noupdate -group SR -label SR5 -radix unsigned /TB_SEC_FILTER/uut/SR5
add wave -noupdate -group SR -label SR6 -radix unsigned /TB_SEC_FILTER/uut/SR6001
add wave -noupdate -group SR -label SR7 -radix unsigned /TB_SEC_FILTER/uut/SR7
add wave -noupdate -group SR -label SR8 -radix unsigned /TB_SEC_FILTER/uut/SR8
add wave -noupdate -group SR -label SR9 -radix unsigned /TB_SEC_FILTER/uut/SR9
add wave -noupdate -group SR -label SR10 -radix unsigned /TB_SEC_FILTER/uut/SR10
add wave -noupdate -group SR -label SR11 -radix unsigned /TB_SEC_FILTER/uut/SR11
add wave -noupdate -group SR -label SR12 -radix unsigned /TB_SEC_FILTER/uut/SR12
add wave -noupdate -group SR -label SR13 -radix unsigned /TB_SEC_FILTER/uut/SR13
add wave -noupdate -group SR -label SR14 -radix unsigned /TB_SEC_FILTER/uut/SR14
add wave -noupdate -group SR -label SR15 -radix unsigned /TB_SEC_FILTER/uut/SR15
add wave -noupdate -group SR -label SR16 -radix unsigned /TB_SEC_FILTER/uut/SR16
add wave -noupdate -divider ROM
add wave -noupdate -label ROM -radix decimal -childformat {{{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1]} -radix unsigned} {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0]} -radix unsigned}} -subitemconfig {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0]} {-height 15 -radix unsigned}} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus }
add wave -noupdate -divider MULT_ACC
add wave -noupdate -label Suma -radix decimal -childformat {{{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [33]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [32]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [31]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [30]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [29]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [28]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [27]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [26]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [25]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [24]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [23]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [22]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [21]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [20]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [19]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [18]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [17]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [16]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [15]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [14]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [13]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [12]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [11]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [10]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [9]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [8]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [7]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [6]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [5]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [4]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [3]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [2]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [1]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [0]} -radix unsigned}} -subitemconfig {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [33]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [32]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [31]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [30]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [29]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [28]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [27]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [26]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [25]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [24]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [23]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [22]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [21]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [20]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [19]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [18]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [17]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [16]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [15]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [14]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [13]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [12]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [11]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [10]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [9]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [8]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [7]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [6]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [5]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [4]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [3]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [2]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [1]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [0]} {-height 15 -radix unsigned}} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res }
add wave -noupdate -label Accumuador_reg -radix decimal -childformat {{{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [33]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [32]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [31]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [30]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [29]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [28]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [27]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [26]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [25]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [24]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [23]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [22]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [21]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [20]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [19]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [18]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [17]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [16]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [15]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [14]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [13]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [12]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [11]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [10]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [9]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [8]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [7]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [6]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [5]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [4]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [3]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [2]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [1]} -radix decimal} {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [0]} -radix decimal}} -subitemconfig {{/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [33]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [32]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [31]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [30]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [29]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [28]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [27]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [26]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [25]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [24]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [23]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [22]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [21]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [20]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [19]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [18]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [17]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [16]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [15]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [14]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [13]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [12]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [11]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [10]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [9]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [8]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [7]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [6]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [5]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [4]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [3]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [2]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [1]} {-height 15 -radix decimal} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res [0]} {-height 15 -radix decimal}} {/TB_SEC_FILTER/uut/\MULT_ACC0|acc_res }
add wave -noupdate -label salida -radix decimal -childformat {{{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [33]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [32]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [31]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [30]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [29]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [28]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [27]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [26]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [25]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [24]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [23]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [22]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [21]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [20]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [19]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [18]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [17]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [16]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [15]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [14]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [13]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [12]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [11]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [10]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [9]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [8]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [7]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [6]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [5]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [4]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [3]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [2]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [1]} -radix unsigned} {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [0]} -radix unsigned}} -subitemconfig {{/TB_SEC_FILTER/uut/\MULT_ACC0|dout [33]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [32]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [31]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [30]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [29]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [28]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [27]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [26]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [25]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [24]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [23]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [22]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [21]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [20]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [19]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [18]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [17]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [16]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [15]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [14]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [13]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [12]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [11]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [10]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [9]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [8]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [7]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [6]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [5]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [4]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [3]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [2]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [1]} {-height 15 -radix unsigned} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout [0]} {-height 15 -radix unsigned}} {/TB_SEC_FILTER/uut/\MULT_ACC0|dout }
add wave -noupdate /TB_SEC_FILTER/dout_wire
add wave -noupdate -radix unsigned -childformat {{{/TB_SEC_FILTER/uut/ROM1[17]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[16]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[15]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[14]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[13]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[12]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[11]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[10]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[9]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[8]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[7]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[6]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[5]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[4]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[3]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[2]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[1]} -radix unsigned} {{/TB_SEC_FILTER/uut/ROM1[0]} -radix unsigned}} -subitemconfig {{/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a17 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a16 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a15 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a14 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a13 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a12 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a11 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a10 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a9 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a8 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a7 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a6 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a5 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a4 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a3 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a2 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a1 } {-radix unsigned} {/TB_SEC_FILTER/uut/\ROM0|ROM_rtl_0|auto_generated|ram_block1a0~portadataout } {-radix unsigned}} /TB_SEC_FILTER/uut/ROM1
add wave -noupdate -radix unsigned {/TB_SEC_FILTER/uut/\CONTROL0|timer }
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {293483 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 473
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {78483 ps} {356083 ps}
