
Midterm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029ec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002af8  08002af8  00012af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b18  08002b18  00020044  2**0
                  CONTENTS
  4 .ARM          00000000  08002b18  08002b18  00020044  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b18  08002b18  00020044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b18  08002b18  00012b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b1c  08002b1c  00012b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  08002b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000044  08002b64  00020044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  08002b64  000200dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b9a  00000000  00000000  0002006d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001899  00000000  00000000  00028c07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a00  00000000  00000000  0002a4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000918  00000000  00000000  0002aea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001683e  00000000  00000000  0002b7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000af68  00000000  00000000  00041ff6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081f97  00000000  00000000  0004cf5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ceef5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027dc  00000000  00000000  000cef48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000044 	.word	0x20000044
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ae0 	.word	0x08002ae0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000048 	.word	0x20000048
 8000148:	08002ae0 	.word	0x08002ae0

0800014c <RST>:
int DEC_flag = 0;

int INC_long_flag = 0;
int DEC_long_flag = 0;

int RST() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if (RESET_flag == 1) {
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <RST+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <RST+0x16>
		RESET_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <RST+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <RST+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000064 	.word	0x20000064

08000170 <INC>:

int INC() {
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if (INC_flag == 1) {
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <INC+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <INC+0x16>
		INC_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <INC+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <INC+0x18>
	}
	return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000060 	.word	0x20000060

08000194 <DEC>:

int DEC() {
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if (DEC_flag == 1) {
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <DEC+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <DEC+0x16>
		DEC_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <DEC+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <DEC+0x18>
	}
	return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000068 	.word	0x20000068

080001b8 <INC_long>:



int INC_long() {
 80001b8:	b480      	push	{r7}
 80001ba:	af00      	add	r7, sp, #0
	if (INC_long_flag == 1) {
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <INC_long+0x1c>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	2b01      	cmp	r3, #1
 80001c2:	d101      	bne.n	80001c8 <INC_long+0x10>
		return 1;
 80001c4:	2301      	movs	r3, #1
 80001c6:	e000      	b.n	80001ca <INC_long+0x12>
	}
	return 0;
 80001c8:	2300      	movs	r3, #0
}
 80001ca:	4618      	mov	r0, r3
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bc80      	pop	{r7}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	2000006c 	.word	0x2000006c

080001d8 <DEC_long>:


int DEC_long() {
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	if (DEC_long_flag == 1) {
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <DEC_long+0x1c>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	2b01      	cmp	r3, #1
 80001e2:	d101      	bne.n	80001e8 <DEC_long+0x10>
		return 1;
 80001e4:	2301      	movs	r3, #1
 80001e6:	e000      	b.n	80001ea <DEC_long+0x12>
	}
	return 0;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bc80      	pop	{r7}
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	20000070 	.word	0x20000070

080001f8 <getKeyInputRST>:




void getKeyInputRST() {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	af00      	add	r7, sp, #0
	KeyReg0_RST = KeyReg1_RST;
 80001fc:	4b17      	ldr	r3, [pc, #92]	; (800025c <getKeyInputRST+0x64>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a17      	ldr	r2, [pc, #92]	; (8000260 <getKeyInputRST+0x68>)
 8000202:	6013      	str	r3, [r2, #0]
	KeyReg1_RST = KeyReg2_RST;
 8000204:	4b17      	ldr	r3, [pc, #92]	; (8000264 <getKeyInputRST+0x6c>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a14      	ldr	r2, [pc, #80]	; (800025c <getKeyInputRST+0x64>)
 800020a:	6013      	str	r3, [r2, #0]
	KeyReg2_RST = HAL_GPIO_ReadPin(RESET_GPIO_Port, RESET_Pin);
 800020c:	2140      	movs	r1, #64	; 0x40
 800020e:	4816      	ldr	r0, [pc, #88]	; (8000268 <getKeyInputRST+0x70>)
 8000210:	f001 fc26 	bl	8001a60 <HAL_GPIO_ReadPin>
 8000214:	4603      	mov	r3, r0
 8000216:	461a      	mov	r2, r3
 8000218:	4b12      	ldr	r3, [pc, #72]	; (8000264 <getKeyInputRST+0x6c>)
 800021a:	601a      	str	r2, [r3, #0]
	if ((KeyReg0_RST == KeyReg1_RST) && (KeyReg1_RST == KeyReg2_RST)) {
 800021c:	4b10      	ldr	r3, [pc, #64]	; (8000260 <getKeyInputRST+0x68>)
 800021e:	681a      	ldr	r2, [r3, #0]
 8000220:	4b0e      	ldr	r3, [pc, #56]	; (800025c <getKeyInputRST+0x64>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	429a      	cmp	r2, r3
 8000226:	d116      	bne.n	8000256 <getKeyInputRST+0x5e>
 8000228:	4b0c      	ldr	r3, [pc, #48]	; (800025c <getKeyInputRST+0x64>)
 800022a:	681a      	ldr	r2, [r3, #0]
 800022c:	4b0d      	ldr	r3, [pc, #52]	; (8000264 <getKeyInputRST+0x6c>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	429a      	cmp	r2, r3
 8000232:	d110      	bne.n	8000256 <getKeyInputRST+0x5e>
		if (KeyReg3_RST != KeyReg2_RST) {
 8000234:	4b0d      	ldr	r3, [pc, #52]	; (800026c <getKeyInputRST+0x74>)
 8000236:	681a      	ldr	r2, [r3, #0]
 8000238:	4b0a      	ldr	r3, [pc, #40]	; (8000264 <getKeyInputRST+0x6c>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	429a      	cmp	r2, r3
 800023e:	d00a      	beq.n	8000256 <getKeyInputRST+0x5e>
			KeyReg3_RST = KeyReg2_RST;
 8000240:	4b08      	ldr	r3, [pc, #32]	; (8000264 <getKeyInputRST+0x6c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a09      	ldr	r2, [pc, #36]	; (800026c <getKeyInputRST+0x74>)
 8000246:	6013      	str	r3, [r2, #0]

			if (KeyReg2_RST == PRESSED_STATE) {
 8000248:	4b06      	ldr	r3, [pc, #24]	; (8000264 <getKeyInputRST+0x6c>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d102      	bne.n	8000256 <getKeyInputRST+0x5e>
				RESET_flag = 1;
 8000250:	4b07      	ldr	r3, [pc, #28]	; (8000270 <getKeyInputRST+0x78>)
 8000252:	2201      	movs	r2, #1
 8000254:	601a      	str	r2, [r3, #0]
			}
		}
	}
}
 8000256:	bf00      	nop
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	20000014 	.word	0x20000014
 8000260:	20000010 	.word	0x20000010
 8000264:	20000018 	.word	0x20000018
 8000268:	40010800 	.word	0x40010800
 800026c:	2000001c 	.word	0x2000001c
 8000270:	20000064 	.word	0x20000064

08000274 <getKeyInputINC>:





void getKeyInputINC() {
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	KeyReg0_INC = KeyReg1_INC;
 8000278:	4b2b      	ldr	r3, [pc, #172]	; (8000328 <getKeyInputINC+0xb4>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a2b      	ldr	r2, [pc, #172]	; (800032c <getKeyInputINC+0xb8>)
 800027e:	6013      	str	r3, [r2, #0]
	KeyReg1_INC = KeyReg2_INC;
 8000280:	4b2b      	ldr	r3, [pc, #172]	; (8000330 <getKeyInputINC+0xbc>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a28      	ldr	r2, [pc, #160]	; (8000328 <getKeyInputINC+0xb4>)
 8000286:	6013      	str	r3, [r2, #0]
	KeyReg2_INC = HAL_GPIO_ReadPin(INC_GPIO_Port, INC_Pin);
 8000288:	2180      	movs	r1, #128	; 0x80
 800028a:	482a      	ldr	r0, [pc, #168]	; (8000334 <getKeyInputINC+0xc0>)
 800028c:	f001 fbe8 	bl	8001a60 <HAL_GPIO_ReadPin>
 8000290:	4603      	mov	r3, r0
 8000292:	461a      	mov	r2, r3
 8000294:	4b26      	ldr	r3, [pc, #152]	; (8000330 <getKeyInputINC+0xbc>)
 8000296:	601a      	str	r2, [r3, #0]
	if ((KeyReg0_INC == KeyReg1_INC) && (KeyReg1_INC == KeyReg2_INC)) {
 8000298:	4b24      	ldr	r3, [pc, #144]	; (800032c <getKeyInputINC+0xb8>)
 800029a:	681a      	ldr	r2, [r3, #0]
 800029c:	4b22      	ldr	r3, [pc, #136]	; (8000328 <getKeyInputINC+0xb4>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	429a      	cmp	r2, r3
 80002a2:	d13f      	bne.n	8000324 <getKeyInputINC+0xb0>
 80002a4:	4b20      	ldr	r3, [pc, #128]	; (8000328 <getKeyInputINC+0xb4>)
 80002a6:	681a      	ldr	r2, [r3, #0]
 80002a8:	4b21      	ldr	r3, [pc, #132]	; (8000330 <getKeyInputINC+0xbc>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	429a      	cmp	r2, r3
 80002ae:	d139      	bne.n	8000324 <getKeyInputINC+0xb0>
		if (KeyReg3_INC != KeyReg2_INC) {
 80002b0:	4b21      	ldr	r3, [pc, #132]	; (8000338 <getKeyInputINC+0xc4>)
 80002b2:	681a      	ldr	r2, [r3, #0]
 80002b4:	4b1e      	ldr	r3, [pc, #120]	; (8000330 <getKeyInputINC+0xbc>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	429a      	cmp	r2, r3
 80002ba:	d01b      	beq.n	80002f4 <getKeyInputINC+0x80>
			KeyReg3_INC = KeyReg2_INC;
 80002bc:	4b1c      	ldr	r3, [pc, #112]	; (8000330 <getKeyInputINC+0xbc>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a1d      	ldr	r2, [pc, #116]	; (8000338 <getKeyInputINC+0xc4>)
 80002c2:	6013      	str	r3, [r2, #0]

			if (KeyReg2_INC == PRESSED_STATE) {
 80002c4:	4b1a      	ldr	r3, [pc, #104]	; (8000330 <getKeyInputINC+0xbc>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d104      	bne.n	80002d6 <getKeyInputINC+0x62>
				TimerForKeyPressed_INC = 300;
 80002cc:	4b1b      	ldr	r3, [pc, #108]	; (800033c <getKeyInputINC+0xc8>)
 80002ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80002d2:	601a      	str	r2, [r3, #0]
					TimerForKeyPressed_INC = 300;
				}
			}
		}
	}
}
 80002d4:	e026      	b.n	8000324 <getKeyInputINC+0xb0>
				if (INC_long_flag == 1) {
 80002d6:	4b1a      	ldr	r3, [pc, #104]	; (8000340 <getKeyInputINC+0xcc>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	2b01      	cmp	r3, #1
 80002dc:	d103      	bne.n	80002e6 <getKeyInputINC+0x72>
					INC_flag = 0;
 80002de:	4b19      	ldr	r3, [pc, #100]	; (8000344 <getKeyInputINC+0xd0>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	601a      	str	r2, [r3, #0]
 80002e4:	e002      	b.n	80002ec <getKeyInputINC+0x78>
					INC_flag = 1;
 80002e6:	4b17      	ldr	r3, [pc, #92]	; (8000344 <getKeyInputINC+0xd0>)
 80002e8:	2201      	movs	r2, #1
 80002ea:	601a      	str	r2, [r3, #0]
				INC_long_flag = 0;
 80002ec:	4b14      	ldr	r3, [pc, #80]	; (8000340 <getKeyInputINC+0xcc>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
}
 80002f2:	e017      	b.n	8000324 <getKeyInputINC+0xb0>
			if (TimerForKeyPressed_INC > 0) {
 80002f4:	4b11      	ldr	r3, [pc, #68]	; (800033c <getKeyInputINC+0xc8>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	dd13      	ble.n	8000324 <getKeyInputINC+0xb0>
				TimerForKeyPressed_INC--;
 80002fc:	4b0f      	ldr	r3, [pc, #60]	; (800033c <getKeyInputINC+0xc8>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	3b01      	subs	r3, #1
 8000302:	4a0e      	ldr	r2, [pc, #56]	; (800033c <getKeyInputINC+0xc8>)
 8000304:	6013      	str	r3, [r2, #0]
				if (TimerForKeyPressed_INC <= 0) {
 8000306:	4b0d      	ldr	r3, [pc, #52]	; (800033c <getKeyInputINC+0xc8>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	2b00      	cmp	r3, #0
 800030c:	dc0a      	bgt.n	8000324 <getKeyInputINC+0xb0>
					if (KeyReg2_INC == PRESSED_STATE) {
 800030e:	4b08      	ldr	r3, [pc, #32]	; (8000330 <getKeyInputINC+0xbc>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d102      	bne.n	800031c <getKeyInputINC+0xa8>
						INC_long_flag = 1;
 8000316:	4b0a      	ldr	r3, [pc, #40]	; (8000340 <getKeyInputINC+0xcc>)
 8000318:	2201      	movs	r2, #1
 800031a:	601a      	str	r2, [r3, #0]
					TimerForKeyPressed_INC = 300;
 800031c:	4b07      	ldr	r3, [pc, #28]	; (800033c <getKeyInputINC+0xc8>)
 800031e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000322:	601a      	str	r2, [r3, #0]
}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000004 	.word	0x20000004
 800032c:	20000000 	.word	0x20000000
 8000330:	20000008 	.word	0x20000008
 8000334:	40010800 	.word	0x40010800
 8000338:	2000000c 	.word	0x2000000c
 800033c:	20000030 	.word	0x20000030
 8000340:	2000006c 	.word	0x2000006c
 8000344:	20000060 	.word	0x20000060

08000348 <getKeyInputDEC>:





void getKeyInputDEC() {
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	KeyReg0_DEC = KeyReg1_DEC;
 800034c:	4b2c      	ldr	r3, [pc, #176]	; (8000400 <getKeyInputDEC+0xb8>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a2c      	ldr	r2, [pc, #176]	; (8000404 <getKeyInputDEC+0xbc>)
 8000352:	6013      	str	r3, [r2, #0]
	KeyReg1_DEC = KeyReg2_DEC;
 8000354:	4b2c      	ldr	r3, [pc, #176]	; (8000408 <getKeyInputDEC+0xc0>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a29      	ldr	r2, [pc, #164]	; (8000400 <getKeyInputDEC+0xb8>)
 800035a:	6013      	str	r3, [r2, #0]
	KeyReg2_DEC = HAL_GPIO_ReadPin(DEC_GPIO_Port, DEC_Pin);
 800035c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000360:	482a      	ldr	r0, [pc, #168]	; (800040c <getKeyInputDEC+0xc4>)
 8000362:	f001 fb7d 	bl	8001a60 <HAL_GPIO_ReadPin>
 8000366:	4603      	mov	r3, r0
 8000368:	461a      	mov	r2, r3
 800036a:	4b27      	ldr	r3, [pc, #156]	; (8000408 <getKeyInputDEC+0xc0>)
 800036c:	601a      	str	r2, [r3, #0]
	if ((KeyReg0_DEC == KeyReg1_DEC) && (KeyReg1_DEC == KeyReg2_DEC)) {
 800036e:	4b25      	ldr	r3, [pc, #148]	; (8000404 <getKeyInputDEC+0xbc>)
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	4b23      	ldr	r3, [pc, #140]	; (8000400 <getKeyInputDEC+0xb8>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	429a      	cmp	r2, r3
 8000378:	d13f      	bne.n	80003fa <getKeyInputDEC+0xb2>
 800037a:	4b21      	ldr	r3, [pc, #132]	; (8000400 <getKeyInputDEC+0xb8>)
 800037c:	681a      	ldr	r2, [r3, #0]
 800037e:	4b22      	ldr	r3, [pc, #136]	; (8000408 <getKeyInputDEC+0xc0>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	429a      	cmp	r2, r3
 8000384:	d139      	bne.n	80003fa <getKeyInputDEC+0xb2>
		if (KeyReg3_DEC != KeyReg2_DEC) {
 8000386:	4b22      	ldr	r3, [pc, #136]	; (8000410 <getKeyInputDEC+0xc8>)
 8000388:	681a      	ldr	r2, [r3, #0]
 800038a:	4b1f      	ldr	r3, [pc, #124]	; (8000408 <getKeyInputDEC+0xc0>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	429a      	cmp	r2, r3
 8000390:	d01b      	beq.n	80003ca <getKeyInputDEC+0x82>
			KeyReg3_DEC = KeyReg2_DEC;
 8000392:	4b1d      	ldr	r3, [pc, #116]	; (8000408 <getKeyInputDEC+0xc0>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	4a1e      	ldr	r2, [pc, #120]	; (8000410 <getKeyInputDEC+0xc8>)
 8000398:	6013      	str	r3, [r2, #0]

			if (KeyReg2_DEC == PRESSED_STATE) {
 800039a:	4b1b      	ldr	r3, [pc, #108]	; (8000408 <getKeyInputDEC+0xc0>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d104      	bne.n	80003ac <getKeyInputDEC+0x64>
				TimerForKeyPressed_DEC = 300;
 80003a2:	4b1c      	ldr	r3, [pc, #112]	; (8000414 <getKeyInputDEC+0xcc>)
 80003a4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003a8:	601a      	str	r2, [r3, #0]
					TimerForKeyPressed_DEC = 300;
				}
			}
		}
	}
}
 80003aa:	e026      	b.n	80003fa <getKeyInputDEC+0xb2>
				if (DEC_long_flag == 1) {
 80003ac:	4b1a      	ldr	r3, [pc, #104]	; (8000418 <getKeyInputDEC+0xd0>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d103      	bne.n	80003bc <getKeyInputDEC+0x74>
					DEC_flag = 0;
 80003b4:	4b19      	ldr	r3, [pc, #100]	; (800041c <getKeyInputDEC+0xd4>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	e002      	b.n	80003c2 <getKeyInputDEC+0x7a>
					DEC_flag = 1;
 80003bc:	4b17      	ldr	r3, [pc, #92]	; (800041c <getKeyInputDEC+0xd4>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
				DEC_long_flag = 0;
 80003c2:	4b15      	ldr	r3, [pc, #84]	; (8000418 <getKeyInputDEC+0xd0>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	601a      	str	r2, [r3, #0]
}
 80003c8:	e017      	b.n	80003fa <getKeyInputDEC+0xb2>
			if (TimerForKeyPressed_DEC > 0) {
 80003ca:	4b12      	ldr	r3, [pc, #72]	; (8000414 <getKeyInputDEC+0xcc>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	dd13      	ble.n	80003fa <getKeyInputDEC+0xb2>
				TimerForKeyPressed_DEC--;
 80003d2:	4b10      	ldr	r3, [pc, #64]	; (8000414 <getKeyInputDEC+0xcc>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	3b01      	subs	r3, #1
 80003d8:	4a0e      	ldr	r2, [pc, #56]	; (8000414 <getKeyInputDEC+0xcc>)
 80003da:	6013      	str	r3, [r2, #0]
				if (TimerForKeyPressed_DEC <= 0) {
 80003dc:	4b0d      	ldr	r3, [pc, #52]	; (8000414 <getKeyInputDEC+0xcc>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dc0a      	bgt.n	80003fa <getKeyInputDEC+0xb2>
					if (KeyReg2_DEC == PRESSED_STATE) {
 80003e4:	4b08      	ldr	r3, [pc, #32]	; (8000408 <getKeyInputDEC+0xc0>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d102      	bne.n	80003f2 <getKeyInputDEC+0xaa>
						DEC_long_flag = 1;
 80003ec:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <getKeyInputDEC+0xd0>)
 80003ee:	2201      	movs	r2, #1
 80003f0:	601a      	str	r2, [r3, #0]
					TimerForKeyPressed_DEC = 300;
 80003f2:	4b08      	ldr	r3, [pc, #32]	; (8000414 <getKeyInputDEC+0xcc>)
 80003f4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003f8:	601a      	str	r2, [r3, #0]
}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000024 	.word	0x20000024
 8000404:	20000020 	.word	0x20000020
 8000408:	20000028 	.word	0x20000028
 800040c:	40010800 	.word	0x40010800
 8000410:	2000002c 	.word	0x2000002c
 8000414:	20000034 	.word	0x20000034
 8000418:	20000070 	.word	0x20000070
 800041c:	20000068 	.word	0x20000068

08000420 <fsm_midterm_run>:
 *      Author: User
 */

#include "fsm_midterm.h"

void fsm_midterm_run() {
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	switch (status){
 8000424:	4ba0      	ldr	r3, [pc, #640]	; (80006a8 <fsm_midterm_run+0x288>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	2b0a      	cmp	r3, #10
 800042a:	f200 83e8 	bhi.w	8000bfe <fsm_midterm_run+0x7de>
 800042e:	a201      	add	r2, pc, #4	; (adr r2, 8000434 <fsm_midterm_run+0x14>)
 8000430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000434:	0800047f 	.word	0x0800047f
 8000438:	08000523 	.word	0x08000523
 800043c:	080005e5 	.word	0x080005e5
 8000440:	080006b5 	.word	0x080006b5
 8000444:	08000777 	.word	0x08000777
 8000448:	08000839 	.word	0x08000839
 800044c:	080008fb 	.word	0x080008fb
 8000450:	080009c9 	.word	0x080009c9
 8000454:	08000a8b 	.word	0x08000a8b
 8000458:	08000b49 	.word	0x08000b49
 800045c:	08000461 	.word	0x08000461
	case RESET:
		display7SEG(0);
 8000460:	2000      	movs	r0, #0
 8000462:	f000 fbe9 	bl	8000c38 <display7SEG>

		status = STATE_0;
 8000466:	4b90      	ldr	r3, [pc, #576]	; (80006a8 <fsm_midterm_run+0x288>)
 8000468:	2200      	movs	r2, #0
 800046a:	601a      	str	r2, [r3, #0]
		setTimer0(1000);
 800046c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000470:	f000 fec2 	bl	80011f8 <setTimer0>
		setTimer1(10000);
 8000474:	f242 7010 	movw	r0, #10000	; 0x2710
 8000478:	f000 feda 	bl	8001230 <setTimer1>

		break;
 800047c:	e3d4      	b.n	8000c28 <fsm_midterm_run+0x808>
	case STATE_0:
		display7SEG(0);
 800047e:	2000      	movs	r0, #0
 8000480:	f000 fbda 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 8000484:	f7ff fe62 	bl	800014c <RST>
 8000488:	4603      	mov	r3, r0
 800048a:	2b01      	cmp	r3, #1
 800048c:	d106      	bne.n	800049c <fsm_midterm_run+0x7c>
			status = RESET;
 800048e:	4b86      	ldr	r3, [pc, #536]	; (80006a8 <fsm_midterm_run+0x288>)
 8000490:	220a      	movs	r2, #10
 8000492:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000494:	f242 7010 	movw	r0, #10000	; 0x2710
 8000498:	f000 feca 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 800049c:	f7ff fe7a 	bl	8000194 <DEC>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	d106      	bne.n	80004b4 <fsm_midterm_run+0x94>
			status = STATE_9;
 80004a6:	4b80      	ldr	r3, [pc, #512]	; (80006a8 <fsm_midterm_run+0x288>)
 80004a8:	2209      	movs	r2, #9
 80004aa:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80004ac:	f242 7010 	movw	r0, #10000	; 0x2710
 80004b0:	f000 febe 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 80004b4:	f7ff fe5c 	bl	8000170 <INC>
 80004b8:	4603      	mov	r3, r0
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d106      	bne.n	80004cc <fsm_midterm_run+0xac>
			status = STATE_1;
 80004be:	4b7a      	ldr	r3, [pc, #488]	; (80006a8 <fsm_midterm_run+0x288>)
 80004c0:	2201      	movs	r2, #1
 80004c2:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80004c4:	f242 7010 	movw	r0, #10000	; 0x2710
 80004c8:	f000 feb2 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 80004cc:	4b77      	ldr	r3, [pc, #476]	; (80006ac <fsm_midterm_run+0x28c>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b01      	cmp	r3, #1
 80004d2:	d10f      	bne.n	80004f4 <fsm_midterm_run+0xd4>
 80004d4:	f7ff fe70 	bl	80001b8 <INC_long>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b01      	cmp	r3, #1
 80004dc:	d10a      	bne.n	80004f4 <fsm_midterm_run+0xd4>
			status = STATE_1;
 80004de:	4b72      	ldr	r3, [pc, #456]	; (80006a8 <fsm_midterm_run+0x288>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 80004e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004e8:	f000 fe86 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 80004ec:	f242 7010 	movw	r0, #10000	; 0x2710
 80004f0:	f000 fe9e 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 80004f4:	4b6d      	ldr	r3, [pc, #436]	; (80006ac <fsm_midterm_run+0x28c>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	2b01      	cmp	r3, #1
 80004fa:	f040 8382 	bne.w	8000c02 <fsm_midterm_run+0x7e2>
 80004fe:	f7ff fe6b 	bl	80001d8 <DEC_long>
 8000502:	4603      	mov	r3, r0
 8000504:	2b01      	cmp	r3, #1
 8000506:	f040 837c 	bne.w	8000c02 <fsm_midterm_run+0x7e2>
			status = STATE_9;
 800050a:	4b67      	ldr	r3, [pc, #412]	; (80006a8 <fsm_midterm_run+0x288>)
 800050c:	2209      	movs	r2, #9
 800050e:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000510:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000514:	f000 fe70 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000518:	f242 7010 	movw	r0, #10000	; 0x2710
 800051c:	f000 fe88 	bl	8001230 <setTimer1>
		}

		break;
 8000520:	e36f      	b.n	8000c02 <fsm_midterm_run+0x7e2>
	case STATE_1:
		display7SEG(1);
 8000522:	2001      	movs	r0, #1
 8000524:	f000 fb88 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 8000528:	f7ff fe10 	bl	800014c <RST>
 800052c:	4603      	mov	r3, r0
 800052e:	2b01      	cmp	r3, #1
 8000530:	d106      	bne.n	8000540 <fsm_midterm_run+0x120>
			status = RESET;
 8000532:	4b5d      	ldr	r3, [pc, #372]	; (80006a8 <fsm_midterm_run+0x288>)
 8000534:	220a      	movs	r2, #10
 8000536:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000538:	f242 7010 	movw	r0, #10000	; 0x2710
 800053c:	f000 fe78 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 8000540:	f7ff fe28 	bl	8000194 <DEC>
 8000544:	4603      	mov	r3, r0
 8000546:	2b01      	cmp	r3, #1
 8000548:	d106      	bne.n	8000558 <fsm_midterm_run+0x138>
			status = STATE_0;
 800054a:	4b57      	ldr	r3, [pc, #348]	; (80006a8 <fsm_midterm_run+0x288>)
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000550:	f242 7010 	movw	r0, #10000	; 0x2710
 8000554:	f000 fe6c 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 8000558:	f7ff fe0a 	bl	8000170 <INC>
 800055c:	4603      	mov	r3, r0
 800055e:	2b01      	cmp	r3, #1
 8000560:	d106      	bne.n	8000570 <fsm_midterm_run+0x150>
			status = STATE_2;
 8000562:	4b51      	ldr	r3, [pc, #324]	; (80006a8 <fsm_midterm_run+0x288>)
 8000564:	2202      	movs	r2, #2
 8000566:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000568:	f242 7010 	movw	r0, #10000	; 0x2710
 800056c:	f000 fe60 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 8000570:	4b4e      	ldr	r3, [pc, #312]	; (80006ac <fsm_midterm_run+0x28c>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2b01      	cmp	r3, #1
 8000576:	d10f      	bne.n	8000598 <fsm_midterm_run+0x178>
 8000578:	f7ff fe1e 	bl	80001b8 <INC_long>
 800057c:	4603      	mov	r3, r0
 800057e:	2b01      	cmp	r3, #1
 8000580:	d10a      	bne.n	8000598 <fsm_midterm_run+0x178>
			status = STATE_2;
 8000582:	4b49      	ldr	r3, [pc, #292]	; (80006a8 <fsm_midterm_run+0x288>)
 8000584:	2202      	movs	r2, #2
 8000586:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000588:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800058c:	f000 fe34 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000590:	f242 7010 	movw	r0, #10000	; 0x2710
 8000594:	f000 fe4c 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 8000598:	4b44      	ldr	r3, [pc, #272]	; (80006ac <fsm_midterm_run+0x28c>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2b01      	cmp	r3, #1
 800059e:	d10f      	bne.n	80005c0 <fsm_midterm_run+0x1a0>
 80005a0:	f7ff fe1a 	bl	80001d8 <DEC_long>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d10a      	bne.n	80005c0 <fsm_midterm_run+0x1a0>
			status = STATE_0;
 80005aa:	4b3f      	ldr	r3, [pc, #252]	; (80006a8 <fsm_midterm_run+0x288>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 80005b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005b4:	f000 fe20 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 80005b8:	f242 7010 	movw	r0, #10000	; 0x2710
 80005bc:	f000 fe38 	bl	8001230 <setTimer1>
		}

		if ((timer1_flag == 1) && (timer0_flag == 1)) {
 80005c0:	4b3b      	ldr	r3, [pc, #236]	; (80006b0 <fsm_midterm_run+0x290>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b01      	cmp	r3, #1
 80005c6:	f040 831e 	bne.w	8000c06 <fsm_midterm_run+0x7e6>
 80005ca:	4b38      	ldr	r3, [pc, #224]	; (80006ac <fsm_midterm_run+0x28c>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	f040 8319 	bne.w	8000c06 <fsm_midterm_run+0x7e6>
			status = STATE_0;
 80005d4:	4b34      	ldr	r3, [pc, #208]	; (80006a8 <fsm_midterm_run+0x288>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 80005da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005de:	f000 fe0b 	bl	80011f8 <setTimer0>
		}

		break;
 80005e2:	e310      	b.n	8000c06 <fsm_midterm_run+0x7e6>
	case STATE_2:
		display7SEG(2);
 80005e4:	2002      	movs	r0, #2
 80005e6:	f000 fb27 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 80005ea:	f7ff fdaf 	bl	800014c <RST>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b01      	cmp	r3, #1
 80005f2:	d106      	bne.n	8000602 <fsm_midterm_run+0x1e2>
			status = RESET;
 80005f4:	4b2c      	ldr	r3, [pc, #176]	; (80006a8 <fsm_midterm_run+0x288>)
 80005f6:	220a      	movs	r2, #10
 80005f8:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80005fa:	f242 7010 	movw	r0, #10000	; 0x2710
 80005fe:	f000 fe17 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 8000602:	f7ff fdc7 	bl	8000194 <DEC>
 8000606:	4603      	mov	r3, r0
 8000608:	2b01      	cmp	r3, #1
 800060a:	d106      	bne.n	800061a <fsm_midterm_run+0x1fa>
			status = STATE_1;
 800060c:	4b26      	ldr	r3, [pc, #152]	; (80006a8 <fsm_midterm_run+0x288>)
 800060e:	2201      	movs	r2, #1
 8000610:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000612:	f242 7010 	movw	r0, #10000	; 0x2710
 8000616:	f000 fe0b 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 800061a:	f7ff fda9 	bl	8000170 <INC>
 800061e:	4603      	mov	r3, r0
 8000620:	2b01      	cmp	r3, #1
 8000622:	d106      	bne.n	8000632 <fsm_midterm_run+0x212>
			status = STATE_3;
 8000624:	4b20      	ldr	r3, [pc, #128]	; (80006a8 <fsm_midterm_run+0x288>)
 8000626:	2203      	movs	r2, #3
 8000628:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 800062a:	f242 7010 	movw	r0, #10000	; 0x2710
 800062e:	f000 fdff 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 8000632:	4b1e      	ldr	r3, [pc, #120]	; (80006ac <fsm_midterm_run+0x28c>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b01      	cmp	r3, #1
 8000638:	d10f      	bne.n	800065a <fsm_midterm_run+0x23a>
 800063a:	f7ff fdbd 	bl	80001b8 <INC_long>
 800063e:	4603      	mov	r3, r0
 8000640:	2b01      	cmp	r3, #1
 8000642:	d10a      	bne.n	800065a <fsm_midterm_run+0x23a>
			status = STATE_3;
 8000644:	4b18      	ldr	r3, [pc, #96]	; (80006a8 <fsm_midterm_run+0x288>)
 8000646:	2203      	movs	r2, #3
 8000648:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 800064a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800064e:	f000 fdd3 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000652:	f242 7010 	movw	r0, #10000	; 0x2710
 8000656:	f000 fdeb 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 800065a:	4b14      	ldr	r3, [pc, #80]	; (80006ac <fsm_midterm_run+0x28c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b01      	cmp	r3, #1
 8000660:	d10f      	bne.n	8000682 <fsm_midterm_run+0x262>
 8000662:	f7ff fdb9 	bl	80001d8 <DEC_long>
 8000666:	4603      	mov	r3, r0
 8000668:	2b01      	cmp	r3, #1
 800066a:	d10a      	bne.n	8000682 <fsm_midterm_run+0x262>
			status = STATE_1;
 800066c:	4b0e      	ldr	r3, [pc, #56]	; (80006a8 <fsm_midterm_run+0x288>)
 800066e:	2201      	movs	r2, #1
 8000670:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000672:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000676:	f000 fdbf 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 800067a:	f242 7010 	movw	r0, #10000	; 0x2710
 800067e:	f000 fdd7 	bl	8001230 <setTimer1>
		}

		if ((timer1_flag == 1) && (timer0_flag == 1)) {
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <fsm_midterm_run+0x290>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	2b01      	cmp	r3, #1
 8000688:	f040 82bf 	bne.w	8000c0a <fsm_midterm_run+0x7ea>
 800068c:	4b07      	ldr	r3, [pc, #28]	; (80006ac <fsm_midterm_run+0x28c>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b01      	cmp	r3, #1
 8000692:	f040 82ba 	bne.w	8000c0a <fsm_midterm_run+0x7ea>
			status = STATE_1;
 8000696:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <fsm_midterm_run+0x288>)
 8000698:	2201      	movs	r2, #1
 800069a:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 800069c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006a0:	f000 fdaa 	bl	80011f8 <setTimer0>
		}

		break;
 80006a4:	e2b1      	b.n	8000c0a <fsm_midterm_run+0x7ea>
 80006a6:	bf00      	nop
 80006a8:	20000074 	.word	0x20000074
 80006ac:	2000007c 	.word	0x2000007c
 80006b0:	20000084 	.word	0x20000084
	case STATE_3:
		display7SEG(3);
 80006b4:	2003      	movs	r0, #3
 80006b6:	f000 fabf 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 80006ba:	f7ff fd47 	bl	800014c <RST>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d106      	bne.n	80006d2 <fsm_midterm_run+0x2b2>
			status = RESET;
 80006c4:	4bbd      	ldr	r3, [pc, #756]	; (80009bc <fsm_midterm_run+0x59c>)
 80006c6:	220a      	movs	r2, #10
 80006c8:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80006ca:	f242 7010 	movw	r0, #10000	; 0x2710
 80006ce:	f000 fdaf 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 80006d2:	f7ff fd5f 	bl	8000194 <DEC>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d106      	bne.n	80006ea <fsm_midterm_run+0x2ca>
			status = STATE_2;
 80006dc:	4bb7      	ldr	r3, [pc, #732]	; (80009bc <fsm_midterm_run+0x59c>)
 80006de:	2202      	movs	r2, #2
 80006e0:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80006e2:	f242 7010 	movw	r0, #10000	; 0x2710
 80006e6:	f000 fda3 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 80006ea:	f7ff fd41 	bl	8000170 <INC>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d106      	bne.n	8000702 <fsm_midterm_run+0x2e2>
			status = STATE_4;
 80006f4:	4bb1      	ldr	r3, [pc, #708]	; (80009bc <fsm_midterm_run+0x59c>)
 80006f6:	2204      	movs	r2, #4
 80006f8:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80006fa:	f242 7010 	movw	r0, #10000	; 0x2710
 80006fe:	f000 fd97 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 8000702:	4baf      	ldr	r3, [pc, #700]	; (80009c0 <fsm_midterm_run+0x5a0>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d10f      	bne.n	800072a <fsm_midterm_run+0x30a>
 800070a:	f7ff fd55 	bl	80001b8 <INC_long>
 800070e:	4603      	mov	r3, r0
 8000710:	2b01      	cmp	r3, #1
 8000712:	d10a      	bne.n	800072a <fsm_midterm_run+0x30a>
			status = STATE_4;
 8000714:	4ba9      	ldr	r3, [pc, #676]	; (80009bc <fsm_midterm_run+0x59c>)
 8000716:	2204      	movs	r2, #4
 8000718:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 800071a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800071e:	f000 fd6b 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000722:	f242 7010 	movw	r0, #10000	; 0x2710
 8000726:	f000 fd83 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 800072a:	4ba5      	ldr	r3, [pc, #660]	; (80009c0 <fsm_midterm_run+0x5a0>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d10f      	bne.n	8000752 <fsm_midterm_run+0x332>
 8000732:	f7ff fd51 	bl	80001d8 <DEC_long>
 8000736:	4603      	mov	r3, r0
 8000738:	2b01      	cmp	r3, #1
 800073a:	d10a      	bne.n	8000752 <fsm_midterm_run+0x332>
			status = STATE_2;
 800073c:	4b9f      	ldr	r3, [pc, #636]	; (80009bc <fsm_midterm_run+0x59c>)
 800073e:	2202      	movs	r2, #2
 8000740:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000742:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000746:	f000 fd57 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 800074a:	f242 7010 	movw	r0, #10000	; 0x2710
 800074e:	f000 fd6f 	bl	8001230 <setTimer1>
		}

		if ((timer1_flag == 1) && (timer0_flag == 1)) {
 8000752:	4b9c      	ldr	r3, [pc, #624]	; (80009c4 <fsm_midterm_run+0x5a4>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b01      	cmp	r3, #1
 8000758:	f040 8259 	bne.w	8000c0e <fsm_midterm_run+0x7ee>
 800075c:	4b98      	ldr	r3, [pc, #608]	; (80009c0 <fsm_midterm_run+0x5a0>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2b01      	cmp	r3, #1
 8000762:	f040 8254 	bne.w	8000c0e <fsm_midterm_run+0x7ee>
			status = STATE_2;
 8000766:	4b95      	ldr	r3, [pc, #596]	; (80009bc <fsm_midterm_run+0x59c>)
 8000768:	2202      	movs	r2, #2
 800076a:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 800076c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000770:	f000 fd42 	bl	80011f8 <setTimer0>
		}

		break;
 8000774:	e24b      	b.n	8000c0e <fsm_midterm_run+0x7ee>
	case STATE_4:
		display7SEG(4);
 8000776:	2004      	movs	r0, #4
 8000778:	f000 fa5e 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 800077c:	f7ff fce6 	bl	800014c <RST>
 8000780:	4603      	mov	r3, r0
 8000782:	2b01      	cmp	r3, #1
 8000784:	d106      	bne.n	8000794 <fsm_midterm_run+0x374>
			status = RESET;
 8000786:	4b8d      	ldr	r3, [pc, #564]	; (80009bc <fsm_midterm_run+0x59c>)
 8000788:	220a      	movs	r2, #10
 800078a:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 800078c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000790:	f000 fd4e 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 8000794:	f7ff fcfe 	bl	8000194 <DEC>
 8000798:	4603      	mov	r3, r0
 800079a:	2b01      	cmp	r3, #1
 800079c:	d106      	bne.n	80007ac <fsm_midterm_run+0x38c>
			status = STATE_3;
 800079e:	4b87      	ldr	r3, [pc, #540]	; (80009bc <fsm_midterm_run+0x59c>)
 80007a0:	2203      	movs	r2, #3
 80007a2:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80007a4:	f242 7010 	movw	r0, #10000	; 0x2710
 80007a8:	f000 fd42 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 80007ac:	f7ff fce0 	bl	8000170 <INC>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d106      	bne.n	80007c4 <fsm_midterm_run+0x3a4>
			status = STATE_5;
 80007b6:	4b81      	ldr	r3, [pc, #516]	; (80009bc <fsm_midterm_run+0x59c>)
 80007b8:	2205      	movs	r2, #5
 80007ba:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80007bc:	f242 7010 	movw	r0, #10000	; 0x2710
 80007c0:	f000 fd36 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 80007c4:	4b7e      	ldr	r3, [pc, #504]	; (80009c0 <fsm_midterm_run+0x5a0>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d10f      	bne.n	80007ec <fsm_midterm_run+0x3cc>
 80007cc:	f7ff fcf4 	bl	80001b8 <INC_long>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d10a      	bne.n	80007ec <fsm_midterm_run+0x3cc>
			status = STATE_5;
 80007d6:	4b79      	ldr	r3, [pc, #484]	; (80009bc <fsm_midterm_run+0x59c>)
 80007d8:	2205      	movs	r2, #5
 80007da:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 80007dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007e0:	f000 fd0a 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 80007e4:	f242 7010 	movw	r0, #10000	; 0x2710
 80007e8:	f000 fd22 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 80007ec:	4b74      	ldr	r3, [pc, #464]	; (80009c0 <fsm_midterm_run+0x5a0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d10f      	bne.n	8000814 <fsm_midterm_run+0x3f4>
 80007f4:	f7ff fcf0 	bl	80001d8 <DEC_long>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d10a      	bne.n	8000814 <fsm_midterm_run+0x3f4>
			status = STATE_3;
 80007fe:	4b6f      	ldr	r3, [pc, #444]	; (80009bc <fsm_midterm_run+0x59c>)
 8000800:	2203      	movs	r2, #3
 8000802:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000804:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000808:	f000 fcf6 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 800080c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000810:	f000 fd0e 	bl	8001230 <setTimer1>
		}

		if ((timer1_flag == 1) && (timer0_flag == 1)) {
 8000814:	4b6b      	ldr	r3, [pc, #428]	; (80009c4 <fsm_midterm_run+0x5a4>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2b01      	cmp	r3, #1
 800081a:	f040 81fa 	bne.w	8000c12 <fsm_midterm_run+0x7f2>
 800081e:	4b68      	ldr	r3, [pc, #416]	; (80009c0 <fsm_midterm_run+0x5a0>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2b01      	cmp	r3, #1
 8000824:	f040 81f5 	bne.w	8000c12 <fsm_midterm_run+0x7f2>
			status = STATE_3;
 8000828:	4b64      	ldr	r3, [pc, #400]	; (80009bc <fsm_midterm_run+0x59c>)
 800082a:	2203      	movs	r2, #3
 800082c:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 800082e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000832:	f000 fce1 	bl	80011f8 <setTimer0>
		}

		break;
 8000836:	e1ec      	b.n	8000c12 <fsm_midterm_run+0x7f2>
	case STATE_5:
		display7SEG(5);
 8000838:	2005      	movs	r0, #5
 800083a:	f000 f9fd 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 800083e:	f7ff fc85 	bl	800014c <RST>
 8000842:	4603      	mov	r3, r0
 8000844:	2b01      	cmp	r3, #1
 8000846:	d106      	bne.n	8000856 <fsm_midterm_run+0x436>
			status = RESET;
 8000848:	4b5c      	ldr	r3, [pc, #368]	; (80009bc <fsm_midterm_run+0x59c>)
 800084a:	220a      	movs	r2, #10
 800084c:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 800084e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000852:	f000 fced 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 8000856:	f7ff fc9d 	bl	8000194 <DEC>
 800085a:	4603      	mov	r3, r0
 800085c:	2b01      	cmp	r3, #1
 800085e:	d106      	bne.n	800086e <fsm_midterm_run+0x44e>
			status = STATE_4;
 8000860:	4b56      	ldr	r3, [pc, #344]	; (80009bc <fsm_midterm_run+0x59c>)
 8000862:	2204      	movs	r2, #4
 8000864:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000866:	f242 7010 	movw	r0, #10000	; 0x2710
 800086a:	f000 fce1 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 800086e:	f7ff fc7f 	bl	8000170 <INC>
 8000872:	4603      	mov	r3, r0
 8000874:	2b01      	cmp	r3, #1
 8000876:	d106      	bne.n	8000886 <fsm_midterm_run+0x466>
			status = STATE_6;
 8000878:	4b50      	ldr	r3, [pc, #320]	; (80009bc <fsm_midterm_run+0x59c>)
 800087a:	2206      	movs	r2, #6
 800087c:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 800087e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000882:	f000 fcd5 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 8000886:	4b4e      	ldr	r3, [pc, #312]	; (80009c0 <fsm_midterm_run+0x5a0>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	2b01      	cmp	r3, #1
 800088c:	d10f      	bne.n	80008ae <fsm_midterm_run+0x48e>
 800088e:	f7ff fc93 	bl	80001b8 <INC_long>
 8000892:	4603      	mov	r3, r0
 8000894:	2b01      	cmp	r3, #1
 8000896:	d10a      	bne.n	80008ae <fsm_midterm_run+0x48e>
			status = STATE_6;
 8000898:	4b48      	ldr	r3, [pc, #288]	; (80009bc <fsm_midterm_run+0x59c>)
 800089a:	2206      	movs	r2, #6
 800089c:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 800089e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008a2:	f000 fca9 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 80008a6:	f242 7010 	movw	r0, #10000	; 0x2710
 80008aa:	f000 fcc1 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 80008ae:	4b44      	ldr	r3, [pc, #272]	; (80009c0 <fsm_midterm_run+0x5a0>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d10f      	bne.n	80008d6 <fsm_midterm_run+0x4b6>
 80008b6:	f7ff fc8f 	bl	80001d8 <DEC_long>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d10a      	bne.n	80008d6 <fsm_midterm_run+0x4b6>
			status = STATE_4;
 80008c0:	4b3e      	ldr	r3, [pc, #248]	; (80009bc <fsm_midterm_run+0x59c>)
 80008c2:	2204      	movs	r2, #4
 80008c4:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 80008c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008ca:	f000 fc95 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 80008ce:	f242 7010 	movw	r0, #10000	; 0x2710
 80008d2:	f000 fcad 	bl	8001230 <setTimer1>
		}

		if ((timer1_flag == 1) && (timer0_flag == 1)) {
 80008d6:	4b3b      	ldr	r3, [pc, #236]	; (80009c4 <fsm_midterm_run+0x5a4>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2b01      	cmp	r3, #1
 80008dc:	f040 819b 	bne.w	8000c16 <fsm_midterm_run+0x7f6>
 80008e0:	4b37      	ldr	r3, [pc, #220]	; (80009c0 <fsm_midterm_run+0x5a0>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	f040 8196 	bne.w	8000c16 <fsm_midterm_run+0x7f6>
			status = STATE_4;
 80008ea:	4b34      	ldr	r3, [pc, #208]	; (80009bc <fsm_midterm_run+0x59c>)
 80008ec:	2204      	movs	r2, #4
 80008ee:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 80008f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008f4:	f000 fc80 	bl	80011f8 <setTimer0>
		}

		break;
 80008f8:	e18d      	b.n	8000c16 <fsm_midterm_run+0x7f6>
	case STATE_6:
		display7SEG(6);
 80008fa:	2006      	movs	r0, #6
 80008fc:	f000 f99c 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 8000900:	f7ff fc24 	bl	800014c <RST>
 8000904:	4603      	mov	r3, r0
 8000906:	2b01      	cmp	r3, #1
 8000908:	d106      	bne.n	8000918 <fsm_midterm_run+0x4f8>
			status = RESET;
 800090a:	4b2c      	ldr	r3, [pc, #176]	; (80009bc <fsm_midterm_run+0x59c>)
 800090c:	220a      	movs	r2, #10
 800090e:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000910:	f242 7010 	movw	r0, #10000	; 0x2710
 8000914:	f000 fc8c 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 8000918:	f7ff fc3c 	bl	8000194 <DEC>
 800091c:	4603      	mov	r3, r0
 800091e:	2b01      	cmp	r3, #1
 8000920:	d106      	bne.n	8000930 <fsm_midterm_run+0x510>
			status = STATE_5;
 8000922:	4b26      	ldr	r3, [pc, #152]	; (80009bc <fsm_midterm_run+0x59c>)
 8000924:	2205      	movs	r2, #5
 8000926:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000928:	f242 7010 	movw	r0, #10000	; 0x2710
 800092c:	f000 fc80 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 8000930:	f7ff fc1e 	bl	8000170 <INC>
 8000934:	4603      	mov	r3, r0
 8000936:	2b01      	cmp	r3, #1
 8000938:	d106      	bne.n	8000948 <fsm_midterm_run+0x528>
			status = STATE_7;
 800093a:	4b20      	ldr	r3, [pc, #128]	; (80009bc <fsm_midterm_run+0x59c>)
 800093c:	2207      	movs	r2, #7
 800093e:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000940:	f242 7010 	movw	r0, #10000	; 0x2710
 8000944:	f000 fc74 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 8000948:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <fsm_midterm_run+0x5a0>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b01      	cmp	r3, #1
 800094e:	d10f      	bne.n	8000970 <fsm_midterm_run+0x550>
 8000950:	f7ff fc32 	bl	80001b8 <INC_long>
 8000954:	4603      	mov	r3, r0
 8000956:	2b01      	cmp	r3, #1
 8000958:	d10a      	bne.n	8000970 <fsm_midterm_run+0x550>
			status = STATE_7;
 800095a:	4b18      	ldr	r3, [pc, #96]	; (80009bc <fsm_midterm_run+0x59c>)
 800095c:	2207      	movs	r2, #7
 800095e:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000960:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000964:	f000 fc48 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000968:	f242 7010 	movw	r0, #10000	; 0x2710
 800096c:	f000 fc60 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 8000970:	4b13      	ldr	r3, [pc, #76]	; (80009c0 <fsm_midterm_run+0x5a0>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b01      	cmp	r3, #1
 8000976:	d10f      	bne.n	8000998 <fsm_midterm_run+0x578>
 8000978:	f7ff fc2e 	bl	80001d8 <DEC_long>
 800097c:	4603      	mov	r3, r0
 800097e:	2b01      	cmp	r3, #1
 8000980:	d10a      	bne.n	8000998 <fsm_midterm_run+0x578>
			status = STATE_5;
 8000982:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <fsm_midterm_run+0x59c>)
 8000984:	2205      	movs	r2, #5
 8000986:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000988:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800098c:	f000 fc34 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000990:	f242 7010 	movw	r0, #10000	; 0x2710
 8000994:	f000 fc4c 	bl	8001230 <setTimer1>
		}

		if ((timer1_flag == 1) && (timer0_flag == 1)) {
 8000998:	4b0a      	ldr	r3, [pc, #40]	; (80009c4 <fsm_midterm_run+0x5a4>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b01      	cmp	r3, #1
 800099e:	f040 813c 	bne.w	8000c1a <fsm_midterm_run+0x7fa>
 80009a2:	4b07      	ldr	r3, [pc, #28]	; (80009c0 <fsm_midterm_run+0x5a0>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	f040 8137 	bne.w	8000c1a <fsm_midterm_run+0x7fa>
			status = STATE_5;
 80009ac:	4b03      	ldr	r3, [pc, #12]	; (80009bc <fsm_midterm_run+0x59c>)
 80009ae:	2205      	movs	r2, #5
 80009b0:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 80009b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009b6:	f000 fc1f 	bl	80011f8 <setTimer0>
		}

		break;
 80009ba:	e12e      	b.n	8000c1a <fsm_midterm_run+0x7fa>
 80009bc:	20000074 	.word	0x20000074
 80009c0:	2000007c 	.word	0x2000007c
 80009c4:	20000084 	.word	0x20000084
	case STATE_7:
		display7SEG(7);
 80009c8:	2007      	movs	r0, #7
 80009ca:	f000 f935 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 80009ce:	f7ff fbbd 	bl	800014c <RST>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d106      	bne.n	80009e6 <fsm_midterm_run+0x5c6>
			status = RESET;
 80009d8:	4b94      	ldr	r3, [pc, #592]	; (8000c2c <fsm_midterm_run+0x80c>)
 80009da:	220a      	movs	r2, #10
 80009dc:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80009de:	f242 7010 	movw	r0, #10000	; 0x2710
 80009e2:	f000 fc25 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 80009e6:	f7ff fbd5 	bl	8000194 <DEC>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d106      	bne.n	80009fe <fsm_midterm_run+0x5de>
			status = STATE_6;
 80009f0:	4b8e      	ldr	r3, [pc, #568]	; (8000c2c <fsm_midterm_run+0x80c>)
 80009f2:	2206      	movs	r2, #6
 80009f4:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 80009f6:	f242 7010 	movw	r0, #10000	; 0x2710
 80009fa:	f000 fc19 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 80009fe:	f7ff fbb7 	bl	8000170 <INC>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d106      	bne.n	8000a16 <fsm_midterm_run+0x5f6>
			status = STATE_8;
 8000a08:	4b88      	ldr	r3, [pc, #544]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000a0a:	2208      	movs	r2, #8
 8000a0c:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000a0e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000a12:	f000 fc0d 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 8000a16:	4b86      	ldr	r3, [pc, #536]	; (8000c30 <fsm_midterm_run+0x810>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d10f      	bne.n	8000a3e <fsm_midterm_run+0x61e>
 8000a1e:	f7ff fbcb 	bl	80001b8 <INC_long>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d10a      	bne.n	8000a3e <fsm_midterm_run+0x61e>
			status = STATE_8;
 8000a28:	4b80      	ldr	r3, [pc, #512]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000a2a:	2208      	movs	r2, #8
 8000a2c:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000a2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a32:	f000 fbe1 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000a36:	f242 7010 	movw	r0, #10000	; 0x2710
 8000a3a:	f000 fbf9 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 8000a3e:	4b7c      	ldr	r3, [pc, #496]	; (8000c30 <fsm_midterm_run+0x810>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d10f      	bne.n	8000a66 <fsm_midterm_run+0x646>
 8000a46:	f7ff fbc7 	bl	80001d8 <DEC_long>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b01      	cmp	r3, #1
 8000a4e:	d10a      	bne.n	8000a66 <fsm_midterm_run+0x646>
			status = STATE_6;
 8000a50:	4b76      	ldr	r3, [pc, #472]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000a52:	2206      	movs	r2, #6
 8000a54:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000a56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a5a:	f000 fbcd 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000a5e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000a62:	f000 fbe5 	bl	8001230 <setTimer1>
		}

		if ((timer1_flag == 1) && (timer0_flag == 1)) {
 8000a66:	4b73      	ldr	r3, [pc, #460]	; (8000c34 <fsm_midterm_run+0x814>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	f040 80d7 	bne.w	8000c1e <fsm_midterm_run+0x7fe>
 8000a70:	4b6f      	ldr	r3, [pc, #444]	; (8000c30 <fsm_midterm_run+0x810>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	f040 80d2 	bne.w	8000c1e <fsm_midterm_run+0x7fe>
			status = STATE_6;
 8000a7a:	4b6c      	ldr	r3, [pc, #432]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000a7c:	2206      	movs	r2, #6
 8000a7e:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000a80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a84:	f000 fbb8 	bl	80011f8 <setTimer0>
		}

		break;
 8000a88:	e0c9      	b.n	8000c1e <fsm_midterm_run+0x7fe>
	case STATE_8:
		display7SEG(8);
 8000a8a:	2008      	movs	r0, #8
 8000a8c:	f000 f8d4 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 8000a90:	f7ff fb5c 	bl	800014c <RST>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d106      	bne.n	8000aa8 <fsm_midterm_run+0x688>
			status = RESET;
 8000a9a:	4b64      	ldr	r3, [pc, #400]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000a9c:	220a      	movs	r2, #10
 8000a9e:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000aa0:	f242 7010 	movw	r0, #10000	; 0x2710
 8000aa4:	f000 fbc4 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 8000aa8:	f7ff fb74 	bl	8000194 <DEC>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d106      	bne.n	8000ac0 <fsm_midterm_run+0x6a0>
			status = STATE_7;
 8000ab2:	4b5e      	ldr	r3, [pc, #376]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000ab4:	2207      	movs	r2, #7
 8000ab6:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000ab8:	f242 7010 	movw	r0, #10000	; 0x2710
 8000abc:	f000 fbb8 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 8000ac0:	f7ff fb56 	bl	8000170 <INC>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d106      	bne.n	8000ad8 <fsm_midterm_run+0x6b8>
			status = STATE_9;
 8000aca:	4b58      	ldr	r3, [pc, #352]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000acc:	2209      	movs	r2, #9
 8000ace:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000ad0:	f242 7010 	movw	r0, #10000	; 0x2710
 8000ad4:	f000 fbac 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 8000ad8:	4b55      	ldr	r3, [pc, #340]	; (8000c30 <fsm_midterm_run+0x810>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d10f      	bne.n	8000b00 <fsm_midterm_run+0x6e0>
 8000ae0:	f7ff fb6a 	bl	80001b8 <INC_long>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d10a      	bne.n	8000b00 <fsm_midterm_run+0x6e0>
			status = STATE_9;
 8000aea:	4b50      	ldr	r3, [pc, #320]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000aec:	2209      	movs	r2, #9
 8000aee:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000af0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000af4:	f000 fb80 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000af8:	f242 7010 	movw	r0, #10000	; 0x2710
 8000afc:	f000 fb98 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 8000b00:	4b4b      	ldr	r3, [pc, #300]	; (8000c30 <fsm_midterm_run+0x810>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d10f      	bne.n	8000b28 <fsm_midterm_run+0x708>
 8000b08:	f7ff fb66 	bl	80001d8 <DEC_long>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d10a      	bne.n	8000b28 <fsm_midterm_run+0x708>
			status = STATE_7;
 8000b12:	4b46      	ldr	r3, [pc, #280]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000b14:	2207      	movs	r2, #7
 8000b16:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000b18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b1c:	f000 fb6c 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000b20:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b24:	f000 fb84 	bl	8001230 <setTimer1>
		}

		if ((timer1_flag == 1) && (timer0_flag == 1)) {
 8000b28:	4b42      	ldr	r3, [pc, #264]	; (8000c34 <fsm_midterm_run+0x814>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d178      	bne.n	8000c22 <fsm_midterm_run+0x802>
 8000b30:	4b3f      	ldr	r3, [pc, #252]	; (8000c30 <fsm_midterm_run+0x810>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d174      	bne.n	8000c22 <fsm_midterm_run+0x802>
			status = STATE_7;
 8000b38:	4b3c      	ldr	r3, [pc, #240]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000b3a:	2207      	movs	r2, #7
 8000b3c:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000b3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b42:	f000 fb59 	bl	80011f8 <setTimer0>
		}

		break;
 8000b46:	e06c      	b.n	8000c22 <fsm_midterm_run+0x802>
	case STATE_9:
		display7SEG(9);
 8000b48:	2009      	movs	r0, #9
 8000b4a:	f000 f875 	bl	8000c38 <display7SEG>

		if (RST() == 1) {
 8000b4e:	f7ff fafd 	bl	800014c <RST>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d106      	bne.n	8000b66 <fsm_midterm_run+0x746>
			status = RESET;
 8000b58:	4b34      	ldr	r3, [pc, #208]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000b5a:	220a      	movs	r2, #10
 8000b5c:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000b5e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b62:	f000 fb65 	bl	8001230 <setTimer1>
		}

		if (DEC() == 1) {
 8000b66:	f7ff fb15 	bl	8000194 <DEC>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d106      	bne.n	8000b7e <fsm_midterm_run+0x75e>
			status = STATE_8;
 8000b70:	4b2e      	ldr	r3, [pc, #184]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000b72:	2208      	movs	r2, #8
 8000b74:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000b76:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b7a:	f000 fb59 	bl	8001230 <setTimer1>
		}

		if (INC() == 1) {
 8000b7e:	f7ff faf7 	bl	8000170 <INC>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d106      	bne.n	8000b96 <fsm_midterm_run+0x776>
			status = STATE_0;
 8000b88:	4b28      	ldr	r3, [pc, #160]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
			setTimer1(10000);
 8000b8e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b92:	f000 fb4d 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (INC_long() == 1)) {
 8000b96:	4b26      	ldr	r3, [pc, #152]	; (8000c30 <fsm_midterm_run+0x810>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d10f      	bne.n	8000bbe <fsm_midterm_run+0x79e>
 8000b9e:	f7ff fb0b 	bl	80001b8 <INC_long>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d10a      	bne.n	8000bbe <fsm_midterm_run+0x79e>
			status = STATE_0;
 8000ba8:	4b20      	ldr	r3, [pc, #128]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000bae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bb2:	f000 fb21 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000bb6:	f242 7010 	movw	r0, #10000	; 0x2710
 8000bba:	f000 fb39 	bl	8001230 <setTimer1>
		}

		if ((timer0_flag == 1) && (DEC_long() == 1)) {
 8000bbe:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <fsm_midterm_run+0x810>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d10f      	bne.n	8000be6 <fsm_midterm_run+0x7c6>
 8000bc6:	f7ff fb07 	bl	80001d8 <DEC_long>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d10a      	bne.n	8000be6 <fsm_midterm_run+0x7c6>
			status = STATE_8;
 8000bd0:	4b16      	ldr	r3, [pc, #88]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000bd2:	2208      	movs	r2, #8
 8000bd4:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000bd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bda:	f000 fb0d 	bl	80011f8 <setTimer0>
			setTimer1(10000);
 8000bde:	f242 7010 	movw	r0, #10000	; 0x2710
 8000be2:	f000 fb25 	bl	8001230 <setTimer1>
		}

		if (timer1_flag == 1) {
 8000be6:	4b13      	ldr	r3, [pc, #76]	; (8000c34 <fsm_midterm_run+0x814>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d11b      	bne.n	8000c26 <fsm_midterm_run+0x806>
			status = STATE_8;
 8000bee:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <fsm_midterm_run+0x80c>)
 8000bf0:	2208      	movs	r2, #8
 8000bf2:	601a      	str	r2, [r3, #0]
			setTimer0(1000);
 8000bf4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bf8:	f000 fafe 	bl	80011f8 <setTimer0>
		}

		break;
 8000bfc:	e013      	b.n	8000c26 <fsm_midterm_run+0x806>
	default:
		break;
 8000bfe:	bf00      	nop
 8000c00:	e012      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c02:	bf00      	nop
 8000c04:	e010      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c06:	bf00      	nop
 8000c08:	e00e      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c0a:	bf00      	nop
 8000c0c:	e00c      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c0e:	bf00      	nop
 8000c10:	e00a      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c12:	bf00      	nop
 8000c14:	e008      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c16:	bf00      	nop
 8000c18:	e006      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c1a:	bf00      	nop
 8000c1c:	e004      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c1e:	bf00      	nop
 8000c20:	e002      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c22:	bf00      	nop
 8000c24:	e000      	b.n	8000c28 <fsm_midterm_run+0x808>
		break;
 8000c26:	bf00      	nop
	}
}
 8000c28:	bf00      	nop
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000074 	.word	0x20000074
 8000c30:	2000007c 	.word	0x2000007c
 8000c34:	20000084 	.word	0x20000084

08000c38 <display7SEG>:
 *      Author: User
 */

#include "global.h"

void display7SEG(int num) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d123      	bne.n	8000c8e <display7SEG+0x56>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 0);
 8000c46:	2200      	movs	r2, #0
 8000c48:	2101      	movs	r1, #1
 8000c4a:	48c0      	ldr	r0, [pc, #768]	; (8000f4c <display7SEG+0x314>)
 8000c4c:	f000 ff1f 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 0);
 8000c50:	2200      	movs	r2, #0
 8000c52:	2102      	movs	r1, #2
 8000c54:	48bd      	ldr	r0, [pc, #756]	; (8000f4c <display7SEG+0x314>)
 8000c56:	f000 ff1a 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2104      	movs	r1, #4
 8000c5e:	48bb      	ldr	r0, [pc, #748]	; (8000f4c <display7SEG+0x314>)
 8000c60:	f000 ff15 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 0);
 8000c64:	2200      	movs	r2, #0
 8000c66:	2108      	movs	r1, #8
 8000c68:	48b8      	ldr	r0, [pc, #736]	; (8000f4c <display7SEG+0x314>)
 8000c6a:	f000 ff10 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2110      	movs	r1, #16
 8000c72:	48b6      	ldr	r0, [pc, #728]	; (8000f4c <display7SEG+0x314>)
 8000c74:	f000 ff0b 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2120      	movs	r1, #32
 8000c7c:	48b3      	ldr	r0, [pc, #716]	; (8000f4c <display7SEG+0x314>)
 8000c7e:	f000 ff06 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 1);
 8000c82:	2201      	movs	r2, #1
 8000c84:	2140      	movs	r1, #64	; 0x40
 8000c86:	48b1      	ldr	r0, [pc, #708]	; (8000f4c <display7SEG+0x314>)
 8000c88:	f000 ff01 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 1);
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 1);
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 1);
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 1);
	}
}
 8000c8c:	e183      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 1) {
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d123      	bne.n	8000cdc <display7SEG+0xa4>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 1);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2101      	movs	r1, #1
 8000c98:	48ac      	ldr	r0, [pc, #688]	; (8000f4c <display7SEG+0x314>)
 8000c9a:	f000 fef8 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2102      	movs	r1, #2
 8000ca2:	48aa      	ldr	r0, [pc, #680]	; (8000f4c <display7SEG+0x314>)
 8000ca4:	f000 fef3 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2104      	movs	r1, #4
 8000cac:	48a7      	ldr	r0, [pc, #668]	; (8000f4c <display7SEG+0x314>)
 8000cae:	f000 feee 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 1);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	2108      	movs	r1, #8
 8000cb6:	48a5      	ldr	r0, [pc, #660]	; (8000f4c <display7SEG+0x314>)
 8000cb8:	f000 fee9 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 1);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2110      	movs	r1, #16
 8000cc0:	48a2      	ldr	r0, [pc, #648]	; (8000f4c <display7SEG+0x314>)
 8000cc2:	f000 fee4 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 1);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	2120      	movs	r1, #32
 8000cca:	48a0      	ldr	r0, [pc, #640]	; (8000f4c <display7SEG+0x314>)
 8000ccc:	f000 fedf 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 1);
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	2140      	movs	r1, #64	; 0x40
 8000cd4:	489d      	ldr	r0, [pc, #628]	; (8000f4c <display7SEG+0x314>)
 8000cd6:	f000 feda 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000cda:	e15c      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 2) {
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b02      	cmp	r3, #2
 8000ce0:	d123      	bne.n	8000d2a <display7SEG+0xf2>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 0);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	4899      	ldr	r0, [pc, #612]	; (8000f4c <display7SEG+0x314>)
 8000ce8:	f000 fed1 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 0);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2102      	movs	r1, #2
 8000cf0:	4896      	ldr	r0, [pc, #600]	; (8000f4c <display7SEG+0x314>)
 8000cf2:	f000 fecc 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 1);
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	2104      	movs	r1, #4
 8000cfa:	4894      	ldr	r0, [pc, #592]	; (8000f4c <display7SEG+0x314>)
 8000cfc:	f000 fec7 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 0);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2108      	movs	r1, #8
 8000d04:	4891      	ldr	r0, [pc, #580]	; (8000f4c <display7SEG+0x314>)
 8000d06:	f000 fec2 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2110      	movs	r1, #16
 8000d0e:	488f      	ldr	r0, [pc, #572]	; (8000f4c <display7SEG+0x314>)
 8000d10:	f000 febd 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 1);
 8000d14:	2201      	movs	r2, #1
 8000d16:	2120      	movs	r1, #32
 8000d18:	488c      	ldr	r0, [pc, #560]	; (8000f4c <display7SEG+0x314>)
 8000d1a:	f000 feb8 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 0);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2140      	movs	r1, #64	; 0x40
 8000d22:	488a      	ldr	r0, [pc, #552]	; (8000f4c <display7SEG+0x314>)
 8000d24:	f000 feb3 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000d28:	e135      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 3) {
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b03      	cmp	r3, #3
 8000d2e:	d123      	bne.n	8000d78 <display7SEG+0x140>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 0);
 8000d30:	2200      	movs	r2, #0
 8000d32:	2101      	movs	r1, #1
 8000d34:	4885      	ldr	r0, [pc, #532]	; (8000f4c <display7SEG+0x314>)
 8000d36:	f000 feaa 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 0);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2102      	movs	r1, #2
 8000d3e:	4883      	ldr	r0, [pc, #524]	; (8000f4c <display7SEG+0x314>)
 8000d40:	f000 fea5 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000d44:	2200      	movs	r2, #0
 8000d46:	2104      	movs	r1, #4
 8000d48:	4880      	ldr	r0, [pc, #512]	; (8000f4c <display7SEG+0x314>)
 8000d4a:	f000 fea0 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 0);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2108      	movs	r1, #8
 8000d52:	487e      	ldr	r0, [pc, #504]	; (8000f4c <display7SEG+0x314>)
 8000d54:	f000 fe9b 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 1);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	2110      	movs	r1, #16
 8000d5c:	487b      	ldr	r0, [pc, #492]	; (8000f4c <display7SEG+0x314>)
 8000d5e:	f000 fe96 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 1);
 8000d62:	2201      	movs	r2, #1
 8000d64:	2120      	movs	r1, #32
 8000d66:	4879      	ldr	r0, [pc, #484]	; (8000f4c <display7SEG+0x314>)
 8000d68:	f000 fe91 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2140      	movs	r1, #64	; 0x40
 8000d70:	4876      	ldr	r0, [pc, #472]	; (8000f4c <display7SEG+0x314>)
 8000d72:	f000 fe8c 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000d76:	e10e      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 4) {
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2b04      	cmp	r3, #4
 8000d7c:	d123      	bne.n	8000dc6 <display7SEG+0x18e>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 1);
 8000d7e:	2201      	movs	r2, #1
 8000d80:	2101      	movs	r1, #1
 8000d82:	4872      	ldr	r0, [pc, #456]	; (8000f4c <display7SEG+0x314>)
 8000d84:	f000 fe83 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 0);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2102      	movs	r1, #2
 8000d8c:	486f      	ldr	r0, [pc, #444]	; (8000f4c <display7SEG+0x314>)
 8000d8e:	f000 fe7e 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2104      	movs	r1, #4
 8000d96:	486d      	ldr	r0, [pc, #436]	; (8000f4c <display7SEG+0x314>)
 8000d98:	f000 fe79 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 1);
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	2108      	movs	r1, #8
 8000da0:	486a      	ldr	r0, [pc, #424]	; (8000f4c <display7SEG+0x314>)
 8000da2:	f000 fe74 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 1);
 8000da6:	2201      	movs	r2, #1
 8000da8:	2110      	movs	r1, #16
 8000daa:	4868      	ldr	r0, [pc, #416]	; (8000f4c <display7SEG+0x314>)
 8000dac:	f000 fe6f 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 0);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2120      	movs	r1, #32
 8000db4:	4865      	ldr	r0, [pc, #404]	; (8000f4c <display7SEG+0x314>)
 8000db6:	f000 fe6a 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 0);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2140      	movs	r1, #64	; 0x40
 8000dbe:	4863      	ldr	r0, [pc, #396]	; (8000f4c <display7SEG+0x314>)
 8000dc0:	f000 fe65 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000dc4:	e0e7      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 5) {
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b05      	cmp	r3, #5
 8000dca:	d123      	bne.n	8000e14 <display7SEG+0x1dc>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 0);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2101      	movs	r1, #1
 8000dd0:	485e      	ldr	r0, [pc, #376]	; (8000f4c <display7SEG+0x314>)
 8000dd2:	f000 fe5c 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 1);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	2102      	movs	r1, #2
 8000dda:	485c      	ldr	r0, [pc, #368]	; (8000f4c <display7SEG+0x314>)
 8000ddc:	f000 fe57 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000de0:	2200      	movs	r2, #0
 8000de2:	2104      	movs	r1, #4
 8000de4:	4859      	ldr	r0, [pc, #356]	; (8000f4c <display7SEG+0x314>)
 8000de6:	f000 fe52 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 0);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2108      	movs	r1, #8
 8000dee:	4857      	ldr	r0, [pc, #348]	; (8000f4c <display7SEG+0x314>)
 8000df0:	f000 fe4d 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 1);
 8000df4:	2201      	movs	r2, #1
 8000df6:	2110      	movs	r1, #16
 8000df8:	4854      	ldr	r0, [pc, #336]	; (8000f4c <display7SEG+0x314>)
 8000dfa:	f000 fe48 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2120      	movs	r1, #32
 8000e02:	4852      	ldr	r0, [pc, #328]	; (8000f4c <display7SEG+0x314>)
 8000e04:	f000 fe43 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 0);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2140      	movs	r1, #64	; 0x40
 8000e0c:	484f      	ldr	r0, [pc, #316]	; (8000f4c <display7SEG+0x314>)
 8000e0e:	f000 fe3e 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000e12:	e0c0      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 6) {
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2b06      	cmp	r3, #6
 8000e18:	d123      	bne.n	8000e62 <display7SEG+0x22a>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 0);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	484b      	ldr	r0, [pc, #300]	; (8000f4c <display7SEG+0x314>)
 8000e20:	f000 fe35 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 1);
 8000e24:	2201      	movs	r2, #1
 8000e26:	2102      	movs	r1, #2
 8000e28:	4848      	ldr	r0, [pc, #288]	; (8000f4c <display7SEG+0x314>)
 8000e2a:	f000 fe30 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2104      	movs	r1, #4
 8000e32:	4846      	ldr	r0, [pc, #280]	; (8000f4c <display7SEG+0x314>)
 8000e34:	f000 fe2b 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 0);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2108      	movs	r1, #8
 8000e3c:	4843      	ldr	r0, [pc, #268]	; (8000f4c <display7SEG+0x314>)
 8000e3e:	f000 fe26 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 0);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2110      	movs	r1, #16
 8000e46:	4841      	ldr	r0, [pc, #260]	; (8000f4c <display7SEG+0x314>)
 8000e48:	f000 fe21 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 0);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2120      	movs	r1, #32
 8000e50:	483e      	ldr	r0, [pc, #248]	; (8000f4c <display7SEG+0x314>)
 8000e52:	f000 fe1c 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2140      	movs	r1, #64	; 0x40
 8000e5a:	483c      	ldr	r0, [pc, #240]	; (8000f4c <display7SEG+0x314>)
 8000e5c:	f000 fe17 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000e60:	e099      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 7) {
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2b07      	cmp	r3, #7
 8000e66:	d123      	bne.n	8000eb0 <display7SEG+0x278>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 0);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	4837      	ldr	r0, [pc, #220]	; (8000f4c <display7SEG+0x314>)
 8000e6e:	f000 fe0e 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 0);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2102      	movs	r1, #2
 8000e76:	4835      	ldr	r0, [pc, #212]	; (8000f4c <display7SEG+0x314>)
 8000e78:	f000 fe09 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2104      	movs	r1, #4
 8000e80:	4832      	ldr	r0, [pc, #200]	; (8000f4c <display7SEG+0x314>)
 8000e82:	f000 fe04 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 1);
 8000e86:	2201      	movs	r2, #1
 8000e88:	2108      	movs	r1, #8
 8000e8a:	4830      	ldr	r0, [pc, #192]	; (8000f4c <display7SEG+0x314>)
 8000e8c:	f000 fdff 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 1);
 8000e90:	2201      	movs	r2, #1
 8000e92:	2110      	movs	r1, #16
 8000e94:	482d      	ldr	r0, [pc, #180]	; (8000f4c <display7SEG+0x314>)
 8000e96:	f000 fdfa 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 1);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	2120      	movs	r1, #32
 8000e9e:	482b      	ldr	r0, [pc, #172]	; (8000f4c <display7SEG+0x314>)
 8000ea0:	f000 fdf5 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 1);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2140      	movs	r1, #64	; 0x40
 8000ea8:	4828      	ldr	r0, [pc, #160]	; (8000f4c <display7SEG+0x314>)
 8000eaa:	f000 fdf0 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000eae:	e072      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 8) {
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2b08      	cmp	r3, #8
 8000eb4:	d123      	bne.n	8000efe <display7SEG+0x2c6>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 0);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2101      	movs	r1, #1
 8000eba:	4824      	ldr	r0, [pc, #144]	; (8000f4c <display7SEG+0x314>)
 8000ebc:	f000 fde7 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 0);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2102      	movs	r1, #2
 8000ec4:	4821      	ldr	r0, [pc, #132]	; (8000f4c <display7SEG+0x314>)
 8000ec6:	f000 fde2 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2104      	movs	r1, #4
 8000ece:	481f      	ldr	r0, [pc, #124]	; (8000f4c <display7SEG+0x314>)
 8000ed0:	f000 fddd 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 0);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2108      	movs	r1, #8
 8000ed8:	481c      	ldr	r0, [pc, #112]	; (8000f4c <display7SEG+0x314>)
 8000eda:	f000 fdd8 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2110      	movs	r1, #16
 8000ee2:	481a      	ldr	r0, [pc, #104]	; (8000f4c <display7SEG+0x314>)
 8000ee4:	f000 fdd3 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 0);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2120      	movs	r1, #32
 8000eec:	4817      	ldr	r0, [pc, #92]	; (8000f4c <display7SEG+0x314>)
 8000eee:	f000 fdce 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2140      	movs	r1, #64	; 0x40
 8000ef6:	4815      	ldr	r0, [pc, #84]	; (8000f4c <display7SEG+0x314>)
 8000ef8:	f000 fdc9 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000efc:	e04b      	b.n	8000f96 <display7SEG+0x35e>
	else if (num == 9) {
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2b09      	cmp	r3, #9
 8000f02:	d125      	bne.n	8000f50 <display7SEG+0x318>
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 0);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2101      	movs	r1, #1
 8000f08:	4810      	ldr	r0, [pc, #64]	; (8000f4c <display7SEG+0x314>)
 8000f0a:	f000 fdc0 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2102      	movs	r1, #2
 8000f12:	480e      	ldr	r0, [pc, #56]	; (8000f4c <display7SEG+0x314>)
 8000f14:	f000 fdbb 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 0);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2104      	movs	r1, #4
 8000f1c:	480b      	ldr	r0, [pc, #44]	; (8000f4c <display7SEG+0x314>)
 8000f1e:	f000 fdb6 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2108      	movs	r1, #8
 8000f26:	4809      	ldr	r0, [pc, #36]	; (8000f4c <display7SEG+0x314>)
 8000f28:	f000 fdb1 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 1);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	2110      	movs	r1, #16
 8000f30:	4806      	ldr	r0, [pc, #24]	; (8000f4c <display7SEG+0x314>)
 8000f32:	f000 fdac 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 0);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2120      	movs	r1, #32
 8000f3a:	4804      	ldr	r0, [pc, #16]	; (8000f4c <display7SEG+0x314>)
 8000f3c:	f000 fda7 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 0);
 8000f40:	2200      	movs	r2, #0
 8000f42:	2140      	movs	r1, #64	; 0x40
 8000f44:	4801      	ldr	r0, [pc, #4]	; (8000f4c <display7SEG+0x314>)
 8000f46:	f000 fda2 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000f4a:	e024      	b.n	8000f96 <display7SEG+0x35e>
 8000f4c:	40010c00 	.word	0x40010c00
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, 1);
 8000f50:	2201      	movs	r2, #1
 8000f52:	2101      	movs	r1, #1
 8000f54:	4812      	ldr	r0, [pc, #72]	; (8000fa0 <display7SEG+0x368>)
 8000f56:	f000 fd9a 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, 1);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	2102      	movs	r1, #2
 8000f5e:	4810      	ldr	r0, [pc, #64]	; (8000fa0 <display7SEG+0x368>)
 8000f60:	f000 fd95 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, 1);
 8000f64:	2201      	movs	r2, #1
 8000f66:	2104      	movs	r1, #4
 8000f68:	480d      	ldr	r0, [pc, #52]	; (8000fa0 <display7SEG+0x368>)
 8000f6a:	f000 fd90 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, 1);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	2108      	movs	r1, #8
 8000f72:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <display7SEG+0x368>)
 8000f74:	f000 fd8b 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, 1);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	2110      	movs	r1, #16
 8000f7c:	4808      	ldr	r0, [pc, #32]	; (8000fa0 <display7SEG+0x368>)
 8000f7e:	f000 fd86 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, 1);
 8000f82:	2201      	movs	r2, #1
 8000f84:	2120      	movs	r1, #32
 8000f86:	4806      	ldr	r0, [pc, #24]	; (8000fa0 <display7SEG+0x368>)
 8000f88:	f000 fd81 	bl	8001a8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, 1);
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	2140      	movs	r1, #64	; 0x40
 8000f90:	4803      	ldr	r0, [pc, #12]	; (8000fa0 <display7SEG+0x368>)
 8000f92:	f000 fd7c 	bl	8001a8e <HAL_GPIO_WritePin>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40010c00 	.word	0x40010c00

08000fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa8:	f000 fa70 	bl	800148c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fac:	f000 f826 	bl	8000ffc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb0:	f000 f8ac 	bl	800110c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fb4:	f000 f85e 	bl	8001074 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fb8:	480c      	ldr	r0, [pc, #48]	; (8000fec <main+0x48>)
 8000fba:	f001 f9d1 	bl	8002360 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = 10;
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <main+0x4c>)
 8000fc0:	220a      	movs	r2, #10
 8000fc2:	601a      	str	r2, [r3, #0]
  setTimer2(500);
 8000fc4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fc8:	f000 f94e 	bl	8001268 <setTimer2>
  while (1)
  {
	  if (timer2_flag == 1) {
 8000fcc:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <main+0x50>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d107      	bne.n	8000fe4 <main+0x40>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000fd4:	2120      	movs	r1, #32
 8000fd6:	4808      	ldr	r0, [pc, #32]	; (8000ff8 <main+0x54>)
 8000fd8:	f000 fd71 	bl	8001abe <HAL_GPIO_TogglePin>
		  setTimer2(500);
 8000fdc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fe0:	f000 f942 	bl	8001268 <setTimer2>
	  }
	  fsm_midterm_run();
 8000fe4:	f7ff fa1c 	bl	8000420 <fsm_midterm_run>
	  if (timer2_flag == 1) {
 8000fe8:	e7f0      	b.n	8000fcc <main+0x28>
 8000fea:	bf00      	nop
 8000fec:	20000090 	.word	0x20000090
 8000ff0:	20000074 	.word	0x20000074
 8000ff4:	2000008c 	.word	0x2000008c
 8000ff8:	40010800 	.word	0x40010800

08000ffc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b090      	sub	sp, #64	; 0x40
 8001000:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001002:	f107 0318 	add.w	r3, r7, #24
 8001006:	2228      	movs	r2, #40	; 0x28
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f001 fd60 	bl	8002ad0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]
 800101c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800101e:	2302      	movs	r3, #2
 8001020:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001022:	2301      	movs	r3, #1
 8001024:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001026:	2310      	movs	r3, #16
 8001028:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800102a:	2300      	movs	r3, #0
 800102c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102e:	f107 0318 	add.w	r3, r7, #24
 8001032:	4618      	mov	r0, r3
 8001034:	f000 fd5c 	bl	8001af0 <HAL_RCC_OscConfig>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800103e:	f000 f8d5 	bl	80011ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001042:	230f      	movs	r3, #15
 8001044:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800104e:	2300      	movs	r3, #0
 8001050:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001052:	2300      	movs	r3, #0
 8001054:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f000 ffc8 	bl	8001ff0 <HAL_RCC_ClockConfig>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001066:	f000 f8c1 	bl	80011ec <Error_Handler>
  }
}
 800106a:	bf00      	nop
 800106c:	3740      	adds	r7, #64	; 0x40
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800107a:	f107 0308 	add.w	r3, r7, #8
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]
 8001084:	609a      	str	r2, [r3, #8]
 8001086:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001088:	463b      	mov	r3, r7
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001090:	4b1d      	ldr	r3, [pc, #116]	; (8001108 <MX_TIM2_Init+0x94>)
 8001092:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001096:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001098:	4b1b      	ldr	r3, [pc, #108]	; (8001108 <MX_TIM2_Init+0x94>)
 800109a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800109e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a0:	4b19      	ldr	r3, [pc, #100]	; (8001108 <MX_TIM2_Init+0x94>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010a6:	4b18      	ldr	r3, [pc, #96]	; (8001108 <MX_TIM2_Init+0x94>)
 80010a8:	2209      	movs	r2, #9
 80010aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ac:	4b16      	ldr	r3, [pc, #88]	; (8001108 <MX_TIM2_Init+0x94>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b2:	4b15      	ldr	r3, [pc, #84]	; (8001108 <MX_TIM2_Init+0x94>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010b8:	4813      	ldr	r0, [pc, #76]	; (8001108 <MX_TIM2_Init+0x94>)
 80010ba:	f001 f901 	bl	80022c0 <HAL_TIM_Base_Init>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010c4:	f000 f892 	bl	80011ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010ce:	f107 0308 	add.w	r3, r7, #8
 80010d2:	4619      	mov	r1, r3
 80010d4:	480c      	ldr	r0, [pc, #48]	; (8001108 <MX_TIM2_Init+0x94>)
 80010d6:	f001 fa97 	bl	8002608 <HAL_TIM_ConfigClockSource>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010e0:	f000 f884 	bl	80011ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010e4:	2300      	movs	r3, #0
 80010e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010ec:	463b      	mov	r3, r7
 80010ee:	4619      	mov	r1, r3
 80010f0:	4805      	ldr	r0, [pc, #20]	; (8001108 <MX_TIM2_Init+0x94>)
 80010f2:	f001 fc5f 	bl	80029b4 <HAL_TIMEx_MasterConfigSynchronization>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010fc:	f000 f876 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001100:	bf00      	nop
 8001102:	3718      	adds	r7, #24
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000090 	.word	0x20000090

0800110c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	f107 0308 	add.w	r3, r7, #8
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001120:	4b27      	ldr	r3, [pc, #156]	; (80011c0 <MX_GPIO_Init+0xb4>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a26      	ldr	r2, [pc, #152]	; (80011c0 <MX_GPIO_Init+0xb4>)
 8001126:	f043 0304 	orr.w	r3, r3, #4
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b24      	ldr	r3, [pc, #144]	; (80011c0 <MX_GPIO_Init+0xb4>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0304 	and.w	r3, r3, #4
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001138:	4b21      	ldr	r3, [pc, #132]	; (80011c0 <MX_GPIO_Init+0xb4>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a20      	ldr	r2, [pc, #128]	; (80011c0 <MX_GPIO_Init+0xb4>)
 800113e:	f043 0308 	orr.w	r3, r3, #8
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b1e      	ldr	r3, [pc, #120]	; (80011c0 <MX_GPIO_Init+0xb4>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f003 0308 	and.w	r3, r3, #8
 800114c:	603b      	str	r3, [r7, #0]
 800114e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2120      	movs	r1, #32
 8001154:	481b      	ldr	r0, [pc, #108]	; (80011c4 <MX_GPIO_Init+0xb8>)
 8001156:	f000 fc9a 	bl	8001a8e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 800115a:	2200      	movs	r2, #0
 800115c:	217f      	movs	r1, #127	; 0x7f
 800115e:	481a      	ldr	r0, [pc, #104]	; (80011c8 <MX_GPIO_Init+0xbc>)
 8001160:	f000 fc95 	bl	8001a8e <HAL_GPIO_WritePin>
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8001164:	2320      	movs	r3, #32
 8001166:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001168:	2301      	movs	r3, #1
 800116a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	2302      	movs	r3, #2
 8001172:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8001174:	f107 0308 	add.w	r3, r7, #8
 8001178:	4619      	mov	r1, r3
 800117a:	4812      	ldr	r0, [pc, #72]	; (80011c4 <MX_GPIO_Init+0xb8>)
 800117c:	f000 faf6 	bl	800176c <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin INC_Pin DEC_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|INC_Pin|DEC_Pin;
 8001180:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001184:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001186:	2300      	movs	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800118a:	2301      	movs	r3, #1
 800118c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118e:	f107 0308 	add.w	r3, r7, #8
 8001192:	4619      	mov	r1, r3
 8001194:	480b      	ldr	r0, [pc, #44]	; (80011c4 <MX_GPIO_Init+0xb8>)
 8001196:	f000 fae9 	bl	800176c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_A_Pin SEG_B_Pin SEG_C_Pin SEG_D_Pin
                           SEG_E_Pin SEG_F_Pin SEG_G_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 800119a:	237f      	movs	r3, #127	; 0x7f
 800119c:	60bb      	str	r3, [r7, #8]
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119e:	2301      	movs	r3, #1
 80011a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a6:	2302      	movs	r3, #2
 80011a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	f107 0308 	add.w	r3, r7, #8
 80011ae:	4619      	mov	r1, r3
 80011b0:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_GPIO_Init+0xbc>)
 80011b2:	f000 fadb 	bl	800176c <HAL_GPIO_Init>

}
 80011b6:	bf00      	nop
 80011b8:	3718      	adds	r7, #24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40010800 	.word	0x40010800
 80011c8:	40010c00 	.word	0x40010c00

080011cc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	timerRun();
 80011d4:	f000 f864 	bl	80012a0 <timerRun>
	getKeyInputINC();
 80011d8:	f7ff f84c 	bl	8000274 <getKeyInputINC>
	getKeyInputDEC();
 80011dc:	f7ff f8b4 	bl	8000348 <getKeyInputDEC>
	getKeyInputRST();
 80011e0:	f7ff f80a 	bl	80001f8 <getKeyInputRST>
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f0:	b672      	cpsid	i
}
 80011f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f4:	e7fe      	b.n	80011f4 <Error_Handler+0x8>
	...

080011f8 <setTimer0>:

int timer2_counter = 0;
int timer2_flag = 0;


void setTimer0(int duration) {
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	timer0_counter = duration/TICK;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a08      	ldr	r2, [pc, #32]	; (8001224 <setTimer0+0x2c>)
 8001204:	fb82 1203 	smull	r1, r2, r2, r3
 8001208:	1092      	asrs	r2, r2, #2
 800120a:	17db      	asrs	r3, r3, #31
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	4a06      	ldr	r2, [pc, #24]	; (8001228 <setTimer0+0x30>)
 8001210:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8001212:	4b06      	ldr	r3, [pc, #24]	; (800122c <setTimer0+0x34>)
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	bc80      	pop	{r7}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	66666667 	.word	0x66666667
 8001228:	20000078 	.word	0x20000078
 800122c:	2000007c 	.word	0x2000007c

08001230 <setTimer1>:

void setTimer1(int duration) {
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TICK;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a08      	ldr	r2, [pc, #32]	; (800125c <setTimer1+0x2c>)
 800123c:	fb82 1203 	smull	r1, r2, r2, r3
 8001240:	1092      	asrs	r2, r2, #2
 8001242:	17db      	asrs	r3, r3, #31
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	4a06      	ldr	r2, [pc, #24]	; (8001260 <setTimer1+0x30>)
 8001248:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800124a:	4b06      	ldr	r3, [pc, #24]	; (8001264 <setTimer1+0x34>)
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	66666667 	.word	0x66666667
 8001260:	20000080 	.word	0x20000080
 8001264:	20000084 	.word	0x20000084

08001268 <setTimer2>:

void setTimer2(int duration) {
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TICK;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4a08      	ldr	r2, [pc, #32]	; (8001294 <setTimer2+0x2c>)
 8001274:	fb82 1203 	smull	r1, r2, r2, r3
 8001278:	1092      	asrs	r2, r2, #2
 800127a:	17db      	asrs	r3, r3, #31
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	4a06      	ldr	r2, [pc, #24]	; (8001298 <setTimer2+0x30>)
 8001280:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001282:	4b06      	ldr	r3, [pc, #24]	; (800129c <setTimer2+0x34>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	bc80      	pop	{r7}
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	66666667 	.word	0x66666667
 8001298:	20000088 	.word	0x20000088
 800129c:	2000008c 	.word	0x2000008c

080012a0 <timerRun>:


void timerRun() {
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 80012a4:	4b19      	ldr	r3, [pc, #100]	; (800130c <timerRun+0x6c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	dd0b      	ble.n	80012c4 <timerRun+0x24>
		timer0_counter--;
 80012ac:	4b17      	ldr	r3, [pc, #92]	; (800130c <timerRun+0x6c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	4a16      	ldr	r2, [pc, #88]	; (800130c <timerRun+0x6c>)
 80012b4:	6013      	str	r3, [r2, #0]
		if (timer0_counter <= 0) {
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <timerRun+0x6c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	dc02      	bgt.n	80012c4 <timerRun+0x24>
			timer0_flag = 1;
 80012be:	4b14      	ldr	r3, [pc, #80]	; (8001310 <timerRun+0x70>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer1_counter > 0) {
 80012c4:	4b13      	ldr	r3, [pc, #76]	; (8001314 <timerRun+0x74>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	dd0b      	ble.n	80012e4 <timerRun+0x44>
		timer1_counter--;
 80012cc:	4b11      	ldr	r3, [pc, #68]	; (8001314 <timerRun+0x74>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	3b01      	subs	r3, #1
 80012d2:	4a10      	ldr	r2, [pc, #64]	; (8001314 <timerRun+0x74>)
 80012d4:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 80012d6:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <timerRun+0x74>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	dc02      	bgt.n	80012e4 <timerRun+0x44>
			timer1_flag = 1;
 80012de:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <timerRun+0x78>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer2_counter > 0) {
 80012e4:	4b0d      	ldr	r3, [pc, #52]	; (800131c <timerRun+0x7c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	dd0b      	ble.n	8001304 <timerRun+0x64>
		timer2_counter--;
 80012ec:	4b0b      	ldr	r3, [pc, #44]	; (800131c <timerRun+0x7c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	3b01      	subs	r3, #1
 80012f2:	4a0a      	ldr	r2, [pc, #40]	; (800131c <timerRun+0x7c>)
 80012f4:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <timerRun+0x7c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	dc02      	bgt.n	8001304 <timerRun+0x64>
			timer2_flag = 1;
 80012fe:	4b08      	ldr	r3, [pc, #32]	; (8001320 <timerRun+0x80>)
 8001300:	2201      	movs	r2, #1
 8001302:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	20000078 	.word	0x20000078
 8001310:	2000007c 	.word	0x2000007c
 8001314:	20000080 	.word	0x20000080
 8001318:	20000084 	.word	0x20000084
 800131c:	20000088 	.word	0x20000088
 8001320:	2000008c 	.word	0x2000008c

08001324 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800132a:	4b15      	ldr	r3, [pc, #84]	; (8001380 <HAL_MspInit+0x5c>)
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	4a14      	ldr	r2, [pc, #80]	; (8001380 <HAL_MspInit+0x5c>)
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	6193      	str	r3, [r2, #24]
 8001336:	4b12      	ldr	r3, [pc, #72]	; (8001380 <HAL_MspInit+0x5c>)
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	60bb      	str	r3, [r7, #8]
 8001340:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001342:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <HAL_MspInit+0x5c>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	4a0e      	ldr	r2, [pc, #56]	; (8001380 <HAL_MspInit+0x5c>)
 8001348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800134c:	61d3      	str	r3, [r2, #28]
 800134e:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <HAL_MspInit+0x5c>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800135a:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_MspInit+0x60>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	4a04      	ldr	r2, [pc, #16]	; (8001384 <HAL_MspInit+0x60>)
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	40021000 	.word	0x40021000
 8001384:	40010000 	.word	0x40010000

08001388 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001398:	d113      	bne.n	80013c2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800139a:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <HAL_TIM_Base_MspInit+0x44>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	4a0b      	ldr	r2, [pc, #44]	; (80013cc <HAL_TIM_Base_MspInit+0x44>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	61d3      	str	r3, [r2, #28]
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <HAL_TIM_Base_MspInit+0x44>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013b2:	2200      	movs	r2, #0
 80013b4:	2100      	movs	r1, #0
 80013b6:	201c      	movs	r0, #28
 80013b8:	f000 f9a1 	bl	80016fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013bc:	201c      	movs	r0, #28
 80013be:	f000 f9ba 	bl	8001736 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013c2:	bf00      	nop
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000

080013d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013d4:	e7fe      	b.n	80013d4 <NMI_Handler+0x4>

080013d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013da:	e7fe      	b.n	80013da <HardFault_Handler+0x4>

080013dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e0:	e7fe      	b.n	80013e0 <MemManage_Handler+0x4>

080013e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e2:	b480      	push	{r7}
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e6:	e7fe      	b.n	80013e6 <BusFault_Handler+0x4>

080013e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ec:	e7fe      	b.n	80013ec <UsageFault_Handler+0x4>

080013ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ee:	b480      	push	{r7}
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr

080013fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013fa:	b480      	push	{r7}
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr

08001406 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001406:	b480      	push	{r7}
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr

08001412 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001416:	f000 f87f 	bl	8001518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001424:	4802      	ldr	r0, [pc, #8]	; (8001430 <TIM2_IRQHandler+0x10>)
 8001426:	f000 ffe7 	bl	80023f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000090 	.word	0x20000090

08001434 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001440:	480c      	ldr	r0, [pc, #48]	; (8001474 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001442:	490d      	ldr	r1, [pc, #52]	; (8001478 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001444:	4a0d      	ldr	r2, [pc, #52]	; (800147c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001448:	e002      	b.n	8001450 <LoopCopyDataInit>

0800144a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800144a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800144c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800144e:	3304      	adds	r3, #4

08001450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001454:	d3f9      	bcc.n	800144a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001456:	4a0a      	ldr	r2, [pc, #40]	; (8001480 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001458:	4c0a      	ldr	r4, [pc, #40]	; (8001484 <LoopFillZerobss+0x22>)
  movs r3, #0
 800145a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800145c:	e001      	b.n	8001462 <LoopFillZerobss>

0800145e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800145e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001460:	3204      	adds	r2, #4

08001462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001464:	d3fb      	bcc.n	800145e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001466:	f7ff ffe5 	bl	8001434 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800146a:	f001 fb0d 	bl	8002a88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800146e:	f7ff fd99 	bl	8000fa4 <main>
  bx lr
 8001472:	4770      	bx	lr
  ldr r0, =_sdata
 8001474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001478:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 800147c:	08002b20 	.word	0x08002b20
  ldr r2, =_sbss
 8001480:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 8001484:	200000dc 	.word	0x200000dc

08001488 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001488:	e7fe      	b.n	8001488 <ADC1_2_IRQHandler>
	...

0800148c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <HAL_Init+0x28>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a07      	ldr	r2, [pc, #28]	; (80014b4 <HAL_Init+0x28>)
 8001496:	f043 0310 	orr.w	r3, r3, #16
 800149a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800149c:	2003      	movs	r0, #3
 800149e:	f000 f923 	bl	80016e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014a2:	200f      	movs	r0, #15
 80014a4:	f000 f808 	bl	80014b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a8:	f7ff ff3c 	bl	8001324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40022000 	.word	0x40022000

080014b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c0:	4b12      	ldr	r3, [pc, #72]	; (800150c <HAL_InitTick+0x54>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b12      	ldr	r3, [pc, #72]	; (8001510 <HAL_InitTick+0x58>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	4619      	mov	r1, r3
 80014ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80014d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 f93b 	bl	8001752 <HAL_SYSTICK_Config>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e00e      	b.n	8001504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2b0f      	cmp	r3, #15
 80014ea:	d80a      	bhi.n	8001502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ec:	2200      	movs	r2, #0
 80014ee:	6879      	ldr	r1, [r7, #4]
 80014f0:	f04f 30ff 	mov.w	r0, #4294967295
 80014f4:	f000 f903 	bl	80016fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f8:	4a06      	ldr	r2, [pc, #24]	; (8001514 <HAL_InitTick+0x5c>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
 8001500:	e000      	b.n	8001504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
}
 8001504:	4618      	mov	r0, r3
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000038 	.word	0x20000038
 8001510:	20000040 	.word	0x20000040
 8001514:	2000003c 	.word	0x2000003c

08001518 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <HAL_IncTick+0x1c>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	461a      	mov	r2, r3
 8001522:	4b05      	ldr	r3, [pc, #20]	; (8001538 <HAL_IncTick+0x20>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4413      	add	r3, r2
 8001528:	4a03      	ldr	r2, [pc, #12]	; (8001538 <HAL_IncTick+0x20>)
 800152a:	6013      	str	r3, [r2, #0]
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr
 8001534:	20000040 	.word	0x20000040
 8001538:	200000d8 	.word	0x200000d8

0800153c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  return uwTick;
 8001540:	4b02      	ldr	r3, [pc, #8]	; (800154c <HAL_GetTick+0x10>)
 8001542:	681b      	ldr	r3, [r3, #0]
}
 8001544:	4618      	mov	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr
 800154c:	200000d8 	.word	0x200000d8

08001550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800156c:	4013      	ands	r3, r2
 800156e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001578:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800157c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	; (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800159c:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <__NVIC_GetPriorityGrouping+0x18>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	0a1b      	lsrs	r3, r3, #8
 80015a2:	f003 0307 	and.w	r3, r3, #7
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	db0b      	blt.n	80015de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	f003 021f 	and.w	r2, r3, #31
 80015cc:	4906      	ldr	r1, [pc, #24]	; (80015e8 <__NVIC_EnableIRQ+0x34>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	095b      	lsrs	r3, r3, #5
 80015d4:	2001      	movs	r0, #1
 80015d6:	fa00 f202 	lsl.w	r2, r0, r2
 80015da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	e000e100 	.word	0xe000e100

080015ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	6039      	str	r1, [r7, #0]
 80015f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	db0a      	blt.n	8001616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	b2da      	uxtb	r2, r3
 8001604:	490c      	ldr	r1, [pc, #48]	; (8001638 <__NVIC_SetPriority+0x4c>)
 8001606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160a:	0112      	lsls	r2, r2, #4
 800160c:	b2d2      	uxtb	r2, r2
 800160e:	440b      	add	r3, r1
 8001610:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001614:	e00a      	b.n	800162c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	b2da      	uxtb	r2, r3
 800161a:	4908      	ldr	r1, [pc, #32]	; (800163c <__NVIC_SetPriority+0x50>)
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	f003 030f 	and.w	r3, r3, #15
 8001622:	3b04      	subs	r3, #4
 8001624:	0112      	lsls	r2, r2, #4
 8001626:	b2d2      	uxtb	r2, r2
 8001628:	440b      	add	r3, r1
 800162a:	761a      	strb	r2, [r3, #24]
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	e000e100 	.word	0xe000e100
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001640:	b480      	push	{r7}
 8001642:	b089      	sub	sp, #36	; 0x24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	f1c3 0307 	rsb	r3, r3, #7
 800165a:	2b04      	cmp	r3, #4
 800165c:	bf28      	it	cs
 800165e:	2304      	movcs	r3, #4
 8001660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3304      	adds	r3, #4
 8001666:	2b06      	cmp	r3, #6
 8001668:	d902      	bls.n	8001670 <NVIC_EncodePriority+0x30>
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3b03      	subs	r3, #3
 800166e:	e000      	b.n	8001672 <NVIC_EncodePriority+0x32>
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001674:	f04f 32ff 	mov.w	r2, #4294967295
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43da      	mvns	r2, r3
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	401a      	ands	r2, r3
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001688:	f04f 31ff 	mov.w	r1, #4294967295
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	fa01 f303 	lsl.w	r3, r1, r3
 8001692:	43d9      	mvns	r1, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	4313      	orrs	r3, r2
         );
}
 800169a:	4618      	mov	r0, r3
 800169c:	3724      	adds	r7, #36	; 0x24
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3b01      	subs	r3, #1
 80016b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b4:	d301      	bcc.n	80016ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016b6:	2301      	movs	r3, #1
 80016b8:	e00f      	b.n	80016da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ba:	4a0a      	ldr	r2, [pc, #40]	; (80016e4 <SysTick_Config+0x40>)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3b01      	subs	r3, #1
 80016c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016c2:	210f      	movs	r1, #15
 80016c4:	f04f 30ff 	mov.w	r0, #4294967295
 80016c8:	f7ff ff90 	bl	80015ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016cc:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <SysTick_Config+0x40>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016d2:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <SysTick_Config+0x40>)
 80016d4:	2207      	movs	r2, #7
 80016d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	e000e010 	.word	0xe000e010

080016e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff ff2d 	bl	8001550 <__NVIC_SetPriorityGrouping>
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016fe:	b580      	push	{r7, lr}
 8001700:	b086      	sub	sp, #24
 8001702:	af00      	add	r7, sp, #0
 8001704:	4603      	mov	r3, r0
 8001706:	60b9      	str	r1, [r7, #8]
 8001708:	607a      	str	r2, [r7, #4]
 800170a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001710:	f7ff ff42 	bl	8001598 <__NVIC_GetPriorityGrouping>
 8001714:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	68b9      	ldr	r1, [r7, #8]
 800171a:	6978      	ldr	r0, [r7, #20]
 800171c:	f7ff ff90 	bl	8001640 <NVIC_EncodePriority>
 8001720:	4602      	mov	r2, r0
 8001722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001726:	4611      	mov	r1, r2
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff5f 	bl	80015ec <__NVIC_SetPriority>
}
 800172e:	bf00      	nop
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff35 	bl	80015b4 <__NVIC_EnableIRQ>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ffa2 	bl	80016a4 <SysTick_Config>
 8001760:	4603      	mov	r3, r0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800176c:	b480      	push	{r7}
 800176e:	b08b      	sub	sp, #44	; 0x2c
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001776:	2300      	movs	r3, #0
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800177a:	2300      	movs	r3, #0
 800177c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800177e:	e148      	b.n	8001a12 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001780:	2201      	movs	r2, #1
 8001782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	69fa      	ldr	r2, [r7, #28]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	429a      	cmp	r2, r3
 800179a:	f040 8137 	bne.w	8001a0c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	4aa3      	ldr	r2, [pc, #652]	; (8001a30 <HAL_GPIO_Init+0x2c4>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d05e      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017a8:	4aa1      	ldr	r2, [pc, #644]	; (8001a30 <HAL_GPIO_Init+0x2c4>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d875      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017ae:	4aa1      	ldr	r2, [pc, #644]	; (8001a34 <HAL_GPIO_Init+0x2c8>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d058      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017b4:	4a9f      	ldr	r2, [pc, #636]	; (8001a34 <HAL_GPIO_Init+0x2c8>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d86f      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017ba:	4a9f      	ldr	r2, [pc, #636]	; (8001a38 <HAL_GPIO_Init+0x2cc>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d052      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017c0:	4a9d      	ldr	r2, [pc, #628]	; (8001a38 <HAL_GPIO_Init+0x2cc>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d869      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017c6:	4a9d      	ldr	r2, [pc, #628]	; (8001a3c <HAL_GPIO_Init+0x2d0>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d04c      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017cc:	4a9b      	ldr	r2, [pc, #620]	; (8001a3c <HAL_GPIO_Init+0x2d0>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d863      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017d2:	4a9b      	ldr	r2, [pc, #620]	; (8001a40 <HAL_GPIO_Init+0x2d4>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d046      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017d8:	4a99      	ldr	r2, [pc, #612]	; (8001a40 <HAL_GPIO_Init+0x2d4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d85d      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017de:	2b12      	cmp	r3, #18
 80017e0:	d82a      	bhi.n	8001838 <HAL_GPIO_Init+0xcc>
 80017e2:	2b12      	cmp	r3, #18
 80017e4:	d859      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017e6:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <HAL_GPIO_Init+0x80>)
 80017e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ec:	08001867 	.word	0x08001867
 80017f0:	08001841 	.word	0x08001841
 80017f4:	08001853 	.word	0x08001853
 80017f8:	08001895 	.word	0x08001895
 80017fc:	0800189b 	.word	0x0800189b
 8001800:	0800189b 	.word	0x0800189b
 8001804:	0800189b 	.word	0x0800189b
 8001808:	0800189b 	.word	0x0800189b
 800180c:	0800189b 	.word	0x0800189b
 8001810:	0800189b 	.word	0x0800189b
 8001814:	0800189b 	.word	0x0800189b
 8001818:	0800189b 	.word	0x0800189b
 800181c:	0800189b 	.word	0x0800189b
 8001820:	0800189b 	.word	0x0800189b
 8001824:	0800189b 	.word	0x0800189b
 8001828:	0800189b 	.word	0x0800189b
 800182c:	0800189b 	.word	0x0800189b
 8001830:	08001849 	.word	0x08001849
 8001834:	0800185d 	.word	0x0800185d
 8001838:	4a82      	ldr	r2, [pc, #520]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d013      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800183e:	e02c      	b.n	800189a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	623b      	str	r3, [r7, #32]
          break;
 8001846:	e029      	b.n	800189c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	3304      	adds	r3, #4
 800184e:	623b      	str	r3, [r7, #32]
          break;
 8001850:	e024      	b.n	800189c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	3308      	adds	r3, #8
 8001858:	623b      	str	r3, [r7, #32]
          break;
 800185a:	e01f      	b.n	800189c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	330c      	adds	r3, #12
 8001862:	623b      	str	r3, [r7, #32]
          break;
 8001864:	e01a      	b.n	800189c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d102      	bne.n	8001874 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800186e:	2304      	movs	r3, #4
 8001870:	623b      	str	r3, [r7, #32]
          break;
 8001872:	e013      	b.n	800189c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d105      	bne.n	8001888 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800187c:	2308      	movs	r3, #8
 800187e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	69fa      	ldr	r2, [r7, #28]
 8001884:	611a      	str	r2, [r3, #16]
          break;
 8001886:	e009      	b.n	800189c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001888:	2308      	movs	r3, #8
 800188a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	69fa      	ldr	r2, [r7, #28]
 8001890:	615a      	str	r2, [r3, #20]
          break;
 8001892:	e003      	b.n	800189c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001894:	2300      	movs	r3, #0
 8001896:	623b      	str	r3, [r7, #32]
          break;
 8001898:	e000      	b.n	800189c <HAL_GPIO_Init+0x130>
          break;
 800189a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	2bff      	cmp	r3, #255	; 0xff
 80018a0:	d801      	bhi.n	80018a6 <HAL_GPIO_Init+0x13a>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	e001      	b.n	80018aa <HAL_GPIO_Init+0x13e>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3304      	adds	r3, #4
 80018aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	2bff      	cmp	r3, #255	; 0xff
 80018b0:	d802      	bhi.n	80018b8 <HAL_GPIO_Init+0x14c>
 80018b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	e002      	b.n	80018be <HAL_GPIO_Init+0x152>
 80018b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ba:	3b08      	subs	r3, #8
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	210f      	movs	r1, #15
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	fa01 f303 	lsl.w	r3, r1, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	401a      	ands	r2, r3
 80018d0:	6a39      	ldr	r1, [r7, #32]
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	fa01 f303 	lsl.w	r3, r1, r3
 80018d8:	431a      	orrs	r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 8090 	beq.w	8001a0c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018ec:	4b56      	ldr	r3, [pc, #344]	; (8001a48 <HAL_GPIO_Init+0x2dc>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	4a55      	ldr	r2, [pc, #340]	; (8001a48 <HAL_GPIO_Init+0x2dc>)
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	6193      	str	r3, [r2, #24]
 80018f8:	4b53      	ldr	r3, [pc, #332]	; (8001a48 <HAL_GPIO_Init+0x2dc>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	f003 0301 	and.w	r3, r3, #1
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001904:	4a51      	ldr	r2, [pc, #324]	; (8001a4c <HAL_GPIO_Init+0x2e0>)
 8001906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001908:	089b      	lsrs	r3, r3, #2
 800190a:	3302      	adds	r3, #2
 800190c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001910:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001914:	f003 0303 	and.w	r3, r3, #3
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	220f      	movs	r2, #15
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	43db      	mvns	r3, r3
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	4013      	ands	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a49      	ldr	r2, [pc, #292]	; (8001a50 <HAL_GPIO_Init+0x2e4>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d00d      	beq.n	800194c <HAL_GPIO_Init+0x1e0>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a48      	ldr	r2, [pc, #288]	; (8001a54 <HAL_GPIO_Init+0x2e8>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d007      	beq.n	8001948 <HAL_GPIO_Init+0x1dc>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a47      	ldr	r2, [pc, #284]	; (8001a58 <HAL_GPIO_Init+0x2ec>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d101      	bne.n	8001944 <HAL_GPIO_Init+0x1d8>
 8001940:	2302      	movs	r3, #2
 8001942:	e004      	b.n	800194e <HAL_GPIO_Init+0x1e2>
 8001944:	2303      	movs	r3, #3
 8001946:	e002      	b.n	800194e <HAL_GPIO_Init+0x1e2>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <HAL_GPIO_Init+0x1e2>
 800194c:	2300      	movs	r3, #0
 800194e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001950:	f002 0203 	and.w	r2, r2, #3
 8001954:	0092      	lsls	r2, r2, #2
 8001956:	4093      	lsls	r3, r2
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	4313      	orrs	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800195e:	493b      	ldr	r1, [pc, #236]	; (8001a4c <HAL_GPIO_Init+0x2e0>)
 8001960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001962:	089b      	lsrs	r3, r3, #2
 8001964:	3302      	adds	r3, #2
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d006      	beq.n	8001986 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001978:	4b38      	ldr	r3, [pc, #224]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4937      	ldr	r1, [pc, #220]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	4313      	orrs	r3, r2
 8001982:	600b      	str	r3, [r1, #0]
 8001984:	e006      	b.n	8001994 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001986:	4b35      	ldr	r3, [pc, #212]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	43db      	mvns	r3, r3
 800198e:	4933      	ldr	r1, [pc, #204]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 8001990:	4013      	ands	r3, r2
 8001992:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d006      	beq.n	80019ae <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019a0:	4b2e      	ldr	r3, [pc, #184]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019a2:	685a      	ldr	r2, [r3, #4]
 80019a4:	492d      	ldr	r1, [pc, #180]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	604b      	str	r3, [r1, #4]
 80019ac:	e006      	b.n	80019bc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019ae:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	43db      	mvns	r3, r3
 80019b6:	4929      	ldr	r1, [pc, #164]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019b8:	4013      	ands	r3, r2
 80019ba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d006      	beq.n	80019d6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019c8:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	4923      	ldr	r1, [pc, #140]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	608b      	str	r3, [r1, #8]
 80019d4:	e006      	b.n	80019e4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019d6:	4b21      	ldr	r3, [pc, #132]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	43db      	mvns	r3, r3
 80019de:	491f      	ldr	r1, [pc, #124]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019e0:	4013      	ands	r3, r2
 80019e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d006      	beq.n	80019fe <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019f0:	4b1a      	ldr	r3, [pc, #104]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019f2:	68da      	ldr	r2, [r3, #12]
 80019f4:	4919      	ldr	r1, [pc, #100]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	60cb      	str	r3, [r1, #12]
 80019fc:	e006      	b.n	8001a0c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019fe:	4b17      	ldr	r3, [pc, #92]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 8001a00:	68da      	ldr	r2, [r3, #12]
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	4915      	ldr	r1, [pc, #84]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0e:	3301      	adds	r3, #1
 8001a10:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	fa22 f303 	lsr.w	r3, r2, r3
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f47f aeaf 	bne.w	8001780 <HAL_GPIO_Init+0x14>
  }
}
 8001a22:	bf00      	nop
 8001a24:	bf00      	nop
 8001a26:	372c      	adds	r7, #44	; 0x2c
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	10320000 	.word	0x10320000
 8001a34:	10310000 	.word	0x10310000
 8001a38:	10220000 	.word	0x10220000
 8001a3c:	10210000 	.word	0x10210000
 8001a40:	10120000 	.word	0x10120000
 8001a44:	10110000 	.word	0x10110000
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40010000 	.word	0x40010000
 8001a50:	40010800 	.word	0x40010800
 8001a54:	40010c00 	.word	0x40010c00
 8001a58:	40011000 	.word	0x40011000
 8001a5c:	40010400 	.word	0x40010400

08001a60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	887b      	ldrh	r3, [r7, #2]
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d002      	beq.n	8001a7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	73fb      	strb	r3, [r7, #15]
 8001a7c:	e001      	b.n	8001a82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr

08001a8e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b083      	sub	sp, #12
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
 8001a96:	460b      	mov	r3, r1
 8001a98:	807b      	strh	r3, [r7, #2]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a9e:	787b      	ldrb	r3, [r7, #1]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aa4:	887a      	ldrh	r2, [r7, #2]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001aaa:	e003      	b.n	8001ab4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001aac:	887b      	ldrh	r3, [r7, #2]
 8001aae:	041a      	lsls	r2, r3, #16
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	611a      	str	r2, [r3, #16]
}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bc80      	pop	{r7}
 8001abc:	4770      	bx	lr

08001abe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b085      	sub	sp, #20
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ad0:	887a      	ldrh	r2, [r7, #2]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	041a      	lsls	r2, r3, #16
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	43d9      	mvns	r1, r3
 8001adc:	887b      	ldrh	r3, [r7, #2]
 8001ade:	400b      	ands	r3, r1
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	611a      	str	r2, [r3, #16]
}
 8001ae6:	bf00      	nop
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e26c      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f000 8087 	beq.w	8001c1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b10:	4b92      	ldr	r3, [pc, #584]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d00c      	beq.n	8001b36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b1c:	4b8f      	ldr	r3, [pc, #572]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 030c 	and.w	r3, r3, #12
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d112      	bne.n	8001b4e <HAL_RCC_OscConfig+0x5e>
 8001b28:	4b8c      	ldr	r3, [pc, #560]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b34:	d10b      	bne.n	8001b4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b36:	4b89      	ldr	r3, [pc, #548]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d06c      	beq.n	8001c1c <HAL_RCC_OscConfig+0x12c>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d168      	bne.n	8001c1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e246      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b56:	d106      	bne.n	8001b66 <HAL_RCC_OscConfig+0x76>
 8001b58:	4b80      	ldr	r3, [pc, #512]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a7f      	ldr	r2, [pc, #508]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	e02e      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10c      	bne.n	8001b88 <HAL_RCC_OscConfig+0x98>
 8001b6e:	4b7b      	ldr	r3, [pc, #492]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a7a      	ldr	r2, [pc, #488]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	4b78      	ldr	r3, [pc, #480]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a77      	ldr	r2, [pc, #476]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	e01d      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0xbc>
 8001b92:	4b72      	ldr	r3, [pc, #456]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a71      	ldr	r2, [pc, #452]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b6f      	ldr	r3, [pc, #444]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a6e      	ldr	r2, [pc, #440]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001bac:	4b6b      	ldr	r3, [pc, #428]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a6a      	ldr	r2, [pc, #424]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	4b68      	ldr	r3, [pc, #416]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a67      	ldr	r2, [pc, #412]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d013      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff fcb6 	bl	800153c <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd4:	f7ff fcb2 	bl	800153c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b64      	cmp	r3, #100	; 0x64
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e1fa      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be6:	4b5d      	ldr	r3, [pc, #372]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0xe4>
 8001bf2:	e014      	b.n	8001c1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf4:	f7ff fca2 	bl	800153c <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bfc:	f7ff fc9e 	bl	800153c <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b64      	cmp	r3, #100	; 0x64
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e1e6      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0e:	4b53      	ldr	r3, [pc, #332]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0x10c>
 8001c1a:	e000      	b.n	8001c1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d063      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c2a:	4b4c      	ldr	r3, [pc, #304]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00b      	beq.n	8001c4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c36:	4b49      	ldr	r3, [pc, #292]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d11c      	bne.n	8001c7c <HAL_RCC_OscConfig+0x18c>
 8001c42:	4b46      	ldr	r3, [pc, #280]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d116      	bne.n	8001c7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4e:	4b43      	ldr	r3, [pc, #268]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d005      	beq.n	8001c66 <HAL_RCC_OscConfig+0x176>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d001      	beq.n	8001c66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e1ba      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c66:	4b3d      	ldr	r3, [pc, #244]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4939      	ldr	r1, [pc, #228]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c7a:	e03a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d020      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c84:	4b36      	ldr	r3, [pc, #216]	; (8001d60 <HAL_RCC_OscConfig+0x270>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8a:	f7ff fc57 	bl	800153c <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c92:	f7ff fc53 	bl	800153c <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e19b      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca4:	4b2d      	ldr	r3, [pc, #180]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	4927      	ldr	r1, [pc, #156]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]
 8001cc4:	e015      	b.n	8001cf2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cc6:	4b26      	ldr	r3, [pc, #152]	; (8001d60 <HAL_RCC_OscConfig+0x270>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7ff fc36 	bl	800153c <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd4:	f7ff fc32 	bl	800153c <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e17a      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce6:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d03a      	beq.n	8001d74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d019      	beq.n	8001d3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d06:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0c:	f7ff fc16 	bl	800153c <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d14:	f7ff fc12 	bl	800153c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e15a      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d26:	4b0d      	ldr	r3, [pc, #52]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0f0      	beq.n	8001d14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d32:	2001      	movs	r0, #1
 8001d34:	f000 faa6 	bl	8002284 <RCC_Delay>
 8001d38:	e01c      	b.n	8001d74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d3a:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d40:	f7ff fbfc 	bl	800153c <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d46:	e00f      	b.n	8001d68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d48:	f7ff fbf8 	bl	800153c <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d908      	bls.n	8001d68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e140      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	42420000 	.word	0x42420000
 8001d64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d68:	4b9e      	ldr	r3, [pc, #632]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1e9      	bne.n	8001d48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 80a6 	beq.w	8001ece <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d86:	4b97      	ldr	r3, [pc, #604]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d10d      	bne.n	8001dae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d92:	4b94      	ldr	r3, [pc, #592]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	4a93      	ldr	r2, [pc, #588]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d9c:	61d3      	str	r3, [r2, #28]
 8001d9e:	4b91      	ldr	r3, [pc, #580]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001daa:	2301      	movs	r3, #1
 8001dac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dae:	4b8e      	ldr	r3, [pc, #568]	; (8001fe8 <HAL_RCC_OscConfig+0x4f8>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d118      	bne.n	8001dec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dba:	4b8b      	ldr	r3, [pc, #556]	; (8001fe8 <HAL_RCC_OscConfig+0x4f8>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a8a      	ldr	r2, [pc, #552]	; (8001fe8 <HAL_RCC_OscConfig+0x4f8>)
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc6:	f7ff fbb9 	bl	800153c <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dce:	f7ff fbb5 	bl	800153c <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b64      	cmp	r3, #100	; 0x64
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e0fd      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de0:	4b81      	ldr	r3, [pc, #516]	; (8001fe8 <HAL_RCC_OscConfig+0x4f8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d106      	bne.n	8001e02 <HAL_RCC_OscConfig+0x312>
 8001df4:	4b7b      	ldr	r3, [pc, #492]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	4a7a      	ldr	r2, [pc, #488]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6213      	str	r3, [r2, #32]
 8001e00:	e02d      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d10c      	bne.n	8001e24 <HAL_RCC_OscConfig+0x334>
 8001e0a:	4b76      	ldr	r3, [pc, #472]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	4a75      	ldr	r2, [pc, #468]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e10:	f023 0301 	bic.w	r3, r3, #1
 8001e14:	6213      	str	r3, [r2, #32]
 8001e16:	4b73      	ldr	r3, [pc, #460]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	6a1b      	ldr	r3, [r3, #32]
 8001e1a:	4a72      	ldr	r2, [pc, #456]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e1c:	f023 0304 	bic.w	r3, r3, #4
 8001e20:	6213      	str	r3, [r2, #32]
 8001e22:	e01c      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	2b05      	cmp	r3, #5
 8001e2a:	d10c      	bne.n	8001e46 <HAL_RCC_OscConfig+0x356>
 8001e2c:	4b6d      	ldr	r3, [pc, #436]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	4a6c      	ldr	r2, [pc, #432]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e32:	f043 0304 	orr.w	r3, r3, #4
 8001e36:	6213      	str	r3, [r2, #32]
 8001e38:	4b6a      	ldr	r3, [pc, #424]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4a69      	ldr	r2, [pc, #420]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6213      	str	r3, [r2, #32]
 8001e44:	e00b      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e46:	4b67      	ldr	r3, [pc, #412]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	4a66      	ldr	r2, [pc, #408]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e4c:	f023 0301 	bic.w	r3, r3, #1
 8001e50:	6213      	str	r3, [r2, #32]
 8001e52:	4b64      	ldr	r3, [pc, #400]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	4a63      	ldr	r2, [pc, #396]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e58:	f023 0304 	bic.w	r3, r3, #4
 8001e5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d015      	beq.n	8001e92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e66:	f7ff fb69 	bl	800153c <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6c:	e00a      	b.n	8001e84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6e:	f7ff fb65 	bl	800153c <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e0ab      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e84:	4b57      	ldr	r3, [pc, #348]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d0ee      	beq.n	8001e6e <HAL_RCC_OscConfig+0x37e>
 8001e90:	e014      	b.n	8001ebc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e92:	f7ff fb53 	bl	800153c <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e98:	e00a      	b.n	8001eb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e9a:	f7ff fb4f 	bl	800153c <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e095      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb0:	4b4c      	ldr	r3, [pc, #304]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001eb2:	6a1b      	ldr	r3, [r3, #32]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1ee      	bne.n	8001e9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ebc:	7dfb      	ldrb	r3, [r7, #23]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d105      	bne.n	8001ece <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec2:	4b48      	ldr	r3, [pc, #288]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	4a47      	ldr	r2, [pc, #284]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001ec8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 8081 	beq.w	8001fda <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed8:	4b42      	ldr	r3, [pc, #264]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f003 030c 	and.w	r3, r3, #12
 8001ee0:	2b08      	cmp	r3, #8
 8001ee2:	d061      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d146      	bne.n	8001f7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eec:	4b3f      	ldr	r3, [pc, #252]	; (8001fec <HAL_RCC_OscConfig+0x4fc>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef2:	f7ff fb23 	bl	800153c <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001efa:	f7ff fb1f 	bl	800153c <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e067      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f0c:	4b35      	ldr	r3, [pc, #212]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d1f0      	bne.n	8001efa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f20:	d108      	bne.n	8001f34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f22:	4b30      	ldr	r3, [pc, #192]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	492d      	ldr	r1, [pc, #180]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f34:	4b2b      	ldr	r3, [pc, #172]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a19      	ldr	r1, [r3, #32]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	430b      	orrs	r3, r1
 8001f46:	4927      	ldr	r1, [pc, #156]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f4c:	4b27      	ldr	r3, [pc, #156]	; (8001fec <HAL_RCC_OscConfig+0x4fc>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f52:	f7ff faf3 	bl	800153c <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f5a:	f7ff faef 	bl	800153c <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e037      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d0f0      	beq.n	8001f5a <HAL_RCC_OscConfig+0x46a>
 8001f78:	e02f      	b.n	8001fda <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <HAL_RCC_OscConfig+0x4fc>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f80:	f7ff fadc 	bl	800153c <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f86:	e008      	b.n	8001f9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f88:	f7ff fad8 	bl	800153c <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e020      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f9a:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1f0      	bne.n	8001f88 <HAL_RCC_OscConfig+0x498>
 8001fa6:	e018      	b.n	8001fda <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e013      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d106      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d001      	beq.n	8001fda <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e000      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40007000 	.word	0x40007000
 8001fec:	42420060 	.word	0x42420060

08001ff0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d101      	bne.n	8002004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e0d0      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002004:	4b6a      	ldr	r3, [pc, #424]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	429a      	cmp	r2, r3
 8002010:	d910      	bls.n	8002034 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002012:	4b67      	ldr	r3, [pc, #412]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f023 0207 	bic.w	r2, r3, #7
 800201a:	4965      	ldr	r1, [pc, #404]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	4313      	orrs	r3, r2
 8002020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002022:	4b63      	ldr	r3, [pc, #396]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	429a      	cmp	r2, r3
 800202e:	d001      	beq.n	8002034 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e0b8      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d020      	beq.n	8002082 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b00      	cmp	r3, #0
 800204a:	d005      	beq.n	8002058 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800204c:	4b59      	ldr	r3, [pc, #356]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	4a58      	ldr	r2, [pc, #352]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002052:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002056:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0308 	and.w	r3, r3, #8
 8002060:	2b00      	cmp	r3, #0
 8002062:	d005      	beq.n	8002070 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002064:	4b53      	ldr	r3, [pc, #332]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	4a52      	ldr	r2, [pc, #328]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800206a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800206e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002070:	4b50      	ldr	r3, [pc, #320]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	494d      	ldr	r1, [pc, #308]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800207e:	4313      	orrs	r3, r2
 8002080:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d040      	beq.n	8002110 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d107      	bne.n	80020a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002096:	4b47      	ldr	r3, [pc, #284]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d115      	bne.n	80020ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e07f      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d107      	bne.n	80020be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ae:	4b41      	ldr	r3, [pc, #260]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d109      	bne.n	80020ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e073      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020be:	4b3d      	ldr	r3, [pc, #244]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e06b      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ce:	4b39      	ldr	r3, [pc, #228]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f023 0203 	bic.w	r2, r3, #3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	4936      	ldr	r1, [pc, #216]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020e0:	f7ff fa2c 	bl	800153c <HAL_GetTick>
 80020e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e6:	e00a      	b.n	80020fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e8:	f7ff fa28 	bl	800153c <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e053      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fe:	4b2d      	ldr	r3, [pc, #180]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f003 020c 	and.w	r2, r3, #12
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	429a      	cmp	r2, r3
 800210e:	d1eb      	bne.n	80020e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002110:	4b27      	ldr	r3, [pc, #156]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d210      	bcs.n	8002140 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211e:	4b24      	ldr	r3, [pc, #144]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 0207 	bic.w	r2, r3, #7
 8002126:	4922      	ldr	r1, [pc, #136]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	4313      	orrs	r3, r2
 800212c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800212e:	4b20      	ldr	r3, [pc, #128]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	429a      	cmp	r2, r3
 800213a:	d001      	beq.n	8002140 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e032      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0304 	and.w	r3, r3, #4
 8002148:	2b00      	cmp	r3, #0
 800214a:	d008      	beq.n	800215e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800214c:	4b19      	ldr	r3, [pc, #100]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	4916      	ldr	r1, [pc, #88]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800215a:	4313      	orrs	r3, r2
 800215c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	2b00      	cmp	r3, #0
 8002168:	d009      	beq.n	800217e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800216a:	4b12      	ldr	r3, [pc, #72]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	490e      	ldr	r1, [pc, #56]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800217a:	4313      	orrs	r3, r2
 800217c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800217e:	f000 f821 	bl	80021c4 <HAL_RCC_GetSysClockFreq>
 8002182:	4602      	mov	r2, r0
 8002184:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	091b      	lsrs	r3, r3, #4
 800218a:	f003 030f 	and.w	r3, r3, #15
 800218e:	490a      	ldr	r1, [pc, #40]	; (80021b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002190:	5ccb      	ldrb	r3, [r1, r3]
 8002192:	fa22 f303 	lsr.w	r3, r2, r3
 8002196:	4a09      	ldr	r2, [pc, #36]	; (80021bc <HAL_RCC_ClockConfig+0x1cc>)
 8002198:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800219a:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <HAL_RCC_ClockConfig+0x1d0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff f98a 	bl	80014b8 <HAL_InitTick>

  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40022000 	.word	0x40022000
 80021b4:	40021000 	.word	0x40021000
 80021b8:	08002b08 	.word	0x08002b08
 80021bc:	20000038 	.word	0x20000038
 80021c0:	2000003c 	.word	0x2000003c

080021c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021c4:	b490      	push	{r4, r7}
 80021c6:	b08a      	sub	sp, #40	; 0x28
 80021c8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80021ca:	4b2a      	ldr	r3, [pc, #168]	; (8002274 <HAL_RCC_GetSysClockFreq+0xb0>)
 80021cc:	1d3c      	adds	r4, r7, #4
 80021ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80021d4:	f240 2301 	movw	r3, #513	; 0x201
 80021d8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
 80021de:	2300      	movs	r3, #0
 80021e0:	61bb      	str	r3, [r7, #24]
 80021e2:	2300      	movs	r3, #0
 80021e4:	627b      	str	r3, [r7, #36]	; 0x24
 80021e6:	2300      	movs	r3, #0
 80021e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ee:	4b22      	ldr	r3, [pc, #136]	; (8002278 <HAL_RCC_GetSysClockFreq+0xb4>)
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	f003 030c 	and.w	r3, r3, #12
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	d002      	beq.n	8002204 <HAL_RCC_GetSysClockFreq+0x40>
 80021fe:	2b08      	cmp	r3, #8
 8002200:	d003      	beq.n	800220a <HAL_RCC_GetSysClockFreq+0x46>
 8002202:	e02d      	b.n	8002260 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002204:	4b1d      	ldr	r3, [pc, #116]	; (800227c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002206:	623b      	str	r3, [r7, #32]
      break;
 8002208:	e02d      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	0c9b      	lsrs	r3, r3, #18
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002216:	4413      	add	r3, r2
 8002218:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800221c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d013      	beq.n	8002250 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002228:	4b13      	ldr	r3, [pc, #76]	; (8002278 <HAL_RCC_GetSysClockFreq+0xb4>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	0c5b      	lsrs	r3, r3, #17
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002236:	4413      	add	r3, r2
 8002238:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800223c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	4a0e      	ldr	r2, [pc, #56]	; (800227c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002242:	fb02 f203 	mul.w	r2, r2, r3
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	fbb2 f3f3 	udiv	r3, r2, r3
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
 800224e:	e004      	b.n	800225a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	4a0b      	ldr	r2, [pc, #44]	; (8002280 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002254:	fb02 f303 	mul.w	r3, r2, r3
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800225a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225c:	623b      	str	r3, [r7, #32]
      break;
 800225e:	e002      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002262:	623b      	str	r3, [r7, #32]
      break;
 8002264:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002266:	6a3b      	ldr	r3, [r7, #32]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3728      	adds	r7, #40	; 0x28
 800226c:	46bd      	mov	sp, r7
 800226e:	bc90      	pop	{r4, r7}
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	08002af8 	.word	0x08002af8
 8002278:	40021000 	.word	0x40021000
 800227c:	007a1200 	.word	0x007a1200
 8002280:	003d0900 	.word	0x003d0900

08002284 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800228c:	4b0a      	ldr	r3, [pc, #40]	; (80022b8 <RCC_Delay+0x34>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a0a      	ldr	r2, [pc, #40]	; (80022bc <RCC_Delay+0x38>)
 8002292:	fba2 2303 	umull	r2, r3, r2, r3
 8002296:	0a5b      	lsrs	r3, r3, #9
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	fb02 f303 	mul.w	r3, r2, r3
 800229e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022a0:	bf00      	nop
  }
  while (Delay --);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1e5a      	subs	r2, r3, #1
 80022a6:	60fa      	str	r2, [r7, #12]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1f9      	bne.n	80022a0 <RCC_Delay+0x1c>
}
 80022ac:	bf00      	nop
 80022ae:	bf00      	nop
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr
 80022b8:	20000038 	.word	0x20000038
 80022bc:	10624dd3 	.word	0x10624dd3

080022c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d101      	bne.n	80022d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e041      	b.n	8002356 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d106      	bne.n	80022ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff f84e 	bl	8001388 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2202      	movs	r2, #2
 80022f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3304      	adds	r3, #4
 80022fc:	4619      	mov	r1, r3
 80022fe:	4610      	mov	r0, r2
 8002300:	f000 fa6a 	bl	80027d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
	...

08002360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b01      	cmp	r3, #1
 8002372:	d001      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e035      	b.n	80023e4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2202      	movs	r2, #2
 800237c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f042 0201 	orr.w	r2, r2, #1
 800238e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a16      	ldr	r2, [pc, #88]	; (80023f0 <HAL_TIM_Base_Start_IT+0x90>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d009      	beq.n	80023ae <HAL_TIM_Base_Start_IT+0x4e>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023a2:	d004      	beq.n	80023ae <HAL_TIM_Base_Start_IT+0x4e>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a12      	ldr	r2, [pc, #72]	; (80023f4 <HAL_TIM_Base_Start_IT+0x94>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d111      	bne.n	80023d2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2b06      	cmp	r3, #6
 80023be:	d010      	beq.n	80023e2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 0201 	orr.w	r2, r2, #1
 80023ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d0:	e007      	b.n	80023e2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f042 0201 	orr.w	r2, r2, #1
 80023e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40012c00 	.word	0x40012c00
 80023f4:	40000400 	.word	0x40000400

080023f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b02      	cmp	r3, #2
 800240c:	d122      	bne.n	8002454 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b02      	cmp	r3, #2
 800241a:	d11b      	bne.n	8002454 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f06f 0202 	mvn.w	r2, #2
 8002424:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2201      	movs	r2, #1
 800242a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f9b1 	bl	80027a2 <HAL_TIM_IC_CaptureCallback>
 8002440:	e005      	b.n	800244e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f9a4 	bl	8002790 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f000 f9b3 	bl	80027b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	f003 0304 	and.w	r3, r3, #4
 800245e:	2b04      	cmp	r3, #4
 8002460:	d122      	bne.n	80024a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	2b04      	cmp	r3, #4
 800246e:	d11b      	bne.n	80024a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f06f 0204 	mvn.w	r2, #4
 8002478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2202      	movs	r2, #2
 800247e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 f987 	bl	80027a2 <HAL_TIM_IC_CaptureCallback>
 8002494:	e005      	b.n	80024a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f97a 	bl	8002790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 f989 	bl	80027b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d122      	bne.n	80024fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	f003 0308 	and.w	r3, r3, #8
 80024c0:	2b08      	cmp	r3, #8
 80024c2:	d11b      	bne.n	80024fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0208 	mvn.w	r2, #8
 80024cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2204      	movs	r2, #4
 80024d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f95d 	bl	80027a2 <HAL_TIM_IC_CaptureCallback>
 80024e8:	e005      	b.n	80024f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f950 	bl	8002790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f95f 	bl	80027b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	f003 0310 	and.w	r3, r3, #16
 8002506:	2b10      	cmp	r3, #16
 8002508:	d122      	bne.n	8002550 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	f003 0310 	and.w	r3, r3, #16
 8002514:	2b10      	cmp	r3, #16
 8002516:	d11b      	bne.n	8002550 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f06f 0210 	mvn.w	r2, #16
 8002520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2208      	movs	r2, #8
 8002526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f933 	bl	80027a2 <HAL_TIM_IC_CaptureCallback>
 800253c:	e005      	b.n	800254a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 f926 	bl	8002790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 f935 	bl	80027b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b01      	cmp	r3, #1
 800255c:	d10e      	bne.n	800257c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	2b01      	cmp	r3, #1
 800256a:	d107      	bne.n	800257c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f06f 0201 	mvn.w	r2, #1
 8002574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7fe fe28 	bl	80011cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002586:	2b80      	cmp	r3, #128	; 0x80
 8002588:	d10e      	bne.n	80025a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002594:	2b80      	cmp	r3, #128	; 0x80
 8002596:	d107      	bne.n	80025a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 fa67 	bl	8002a76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b2:	2b40      	cmp	r3, #64	; 0x40
 80025b4:	d10e      	bne.n	80025d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c0:	2b40      	cmp	r3, #64	; 0x40
 80025c2:	d107      	bne.n	80025d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 f8f9 	bl	80027c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	f003 0320 	and.w	r3, r3, #32
 80025de:	2b20      	cmp	r3, #32
 80025e0:	d10e      	bne.n	8002600 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f003 0320 	and.w	r3, r3, #32
 80025ec:	2b20      	cmp	r3, #32
 80025ee:	d107      	bne.n	8002600 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f06f 0220 	mvn.w	r2, #32
 80025f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 fa32 	bl	8002a64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <HAL_TIM_ConfigClockSource+0x18>
 800261c:	2302      	movs	r3, #2
 800261e:	e0b3      	b.n	8002788 <HAL_TIM_ConfigClockSource+0x180>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2202      	movs	r2, #2
 800262c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800263e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002646:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68fa      	ldr	r2, [r7, #12]
 800264e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002658:	d03e      	beq.n	80026d8 <HAL_TIM_ConfigClockSource+0xd0>
 800265a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800265e:	f200 8087 	bhi.w	8002770 <HAL_TIM_ConfigClockSource+0x168>
 8002662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002666:	f000 8085 	beq.w	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 800266a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800266e:	d87f      	bhi.n	8002770 <HAL_TIM_ConfigClockSource+0x168>
 8002670:	2b70      	cmp	r3, #112	; 0x70
 8002672:	d01a      	beq.n	80026aa <HAL_TIM_ConfigClockSource+0xa2>
 8002674:	2b70      	cmp	r3, #112	; 0x70
 8002676:	d87b      	bhi.n	8002770 <HAL_TIM_ConfigClockSource+0x168>
 8002678:	2b60      	cmp	r3, #96	; 0x60
 800267a:	d050      	beq.n	800271e <HAL_TIM_ConfigClockSource+0x116>
 800267c:	2b60      	cmp	r3, #96	; 0x60
 800267e:	d877      	bhi.n	8002770 <HAL_TIM_ConfigClockSource+0x168>
 8002680:	2b50      	cmp	r3, #80	; 0x50
 8002682:	d03c      	beq.n	80026fe <HAL_TIM_ConfigClockSource+0xf6>
 8002684:	2b50      	cmp	r3, #80	; 0x50
 8002686:	d873      	bhi.n	8002770 <HAL_TIM_ConfigClockSource+0x168>
 8002688:	2b40      	cmp	r3, #64	; 0x40
 800268a:	d058      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x136>
 800268c:	2b40      	cmp	r3, #64	; 0x40
 800268e:	d86f      	bhi.n	8002770 <HAL_TIM_ConfigClockSource+0x168>
 8002690:	2b30      	cmp	r3, #48	; 0x30
 8002692:	d064      	beq.n	800275e <HAL_TIM_ConfigClockSource+0x156>
 8002694:	2b30      	cmp	r3, #48	; 0x30
 8002696:	d86b      	bhi.n	8002770 <HAL_TIM_ConfigClockSource+0x168>
 8002698:	2b20      	cmp	r3, #32
 800269a:	d060      	beq.n	800275e <HAL_TIM_ConfigClockSource+0x156>
 800269c:	2b20      	cmp	r3, #32
 800269e:	d867      	bhi.n	8002770 <HAL_TIM_ConfigClockSource+0x168>
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d05c      	beq.n	800275e <HAL_TIM_ConfigClockSource+0x156>
 80026a4:	2b10      	cmp	r3, #16
 80026a6:	d05a      	beq.n	800275e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80026a8:	e062      	b.n	8002770 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6818      	ldr	r0, [r3, #0]
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	6899      	ldr	r1, [r3, #8]
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f000 f95c 	bl	8002976 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026cc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	609a      	str	r2, [r3, #8]
      break;
 80026d6:	e04e      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6818      	ldr	r0, [r3, #0]
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	6899      	ldr	r1, [r3, #8]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	f000 f945 	bl	8002976 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026fa:	609a      	str	r2, [r3, #8]
      break;
 80026fc:	e03b      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6818      	ldr	r0, [r3, #0]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	6859      	ldr	r1, [r3, #4]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	461a      	mov	r2, r3
 800270c:	f000 f8bc 	bl	8002888 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2150      	movs	r1, #80	; 0x50
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f913 	bl	8002942 <TIM_ITRx_SetConfig>
      break;
 800271c:	e02b      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6818      	ldr	r0, [r3, #0]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6859      	ldr	r1, [r3, #4]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	461a      	mov	r2, r3
 800272c:	f000 f8da 	bl	80028e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2160      	movs	r1, #96	; 0x60
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f903 	bl	8002942 <TIM_ITRx_SetConfig>
      break;
 800273c:	e01b      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6818      	ldr	r0, [r3, #0]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	6859      	ldr	r1, [r3, #4]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	461a      	mov	r2, r3
 800274c:	f000 f89c 	bl	8002888 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2140      	movs	r1, #64	; 0x40
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f8f3 	bl	8002942 <TIM_ITRx_SetConfig>
      break;
 800275c:	e00b      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4619      	mov	r1, r3
 8002768:	4610      	mov	r0, r2
 800276a:	f000 f8ea 	bl	8002942 <TIM_ITRx_SetConfig>
        break;
 800276e:	e002      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002770:	bf00      	nop
 8002772:	e000      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002774:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr

080027a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr

080027c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a25      	ldr	r2, [pc, #148]	; (8002880 <TIM_Base_SetConfig+0xa8>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d007      	beq.n	8002800 <TIM_Base_SetConfig+0x28>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027f6:	d003      	beq.n	8002800 <TIM_Base_SetConfig+0x28>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a22      	ldr	r2, [pc, #136]	; (8002884 <TIM_Base_SetConfig+0xac>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d108      	bne.n	8002812 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	4313      	orrs	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a1a      	ldr	r2, [pc, #104]	; (8002880 <TIM_Base_SetConfig+0xa8>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d007      	beq.n	800282a <TIM_Base_SetConfig+0x52>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002820:	d003      	beq.n	800282a <TIM_Base_SetConfig+0x52>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a17      	ldr	r2, [pc, #92]	; (8002884 <TIM_Base_SetConfig+0xac>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d108      	bne.n	800283c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	4313      	orrs	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	4313      	orrs	r3, r2
 8002848:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a07      	ldr	r2, [pc, #28]	; (8002880 <TIM_Base_SetConfig+0xa8>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d103      	bne.n	8002870 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	691a      	ldr	r2, [r3, #16]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	615a      	str	r2, [r3, #20]
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr
 8002880:	40012c00 	.word	0x40012c00
 8002884:	40000400 	.word	0x40000400

08002888 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002888:	b480      	push	{r7}
 800288a:	b087      	sub	sp, #28
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6a1b      	ldr	r3, [r3, #32]
 8002898:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6a1b      	ldr	r3, [r3, #32]
 800289e:	f023 0201 	bic.w	r2, r3, #1
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	011b      	lsls	r3, r3, #4
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f023 030a 	bic.w	r3, r3, #10
 80028c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	621a      	str	r2, [r3, #32]
}
 80028da:	bf00      	nop
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	f023 0210 	bic.w	r2, r3, #16
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800290e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	031b      	lsls	r3, r3, #12
 8002914:	697a      	ldr	r2, [r7, #20]
 8002916:	4313      	orrs	r3, r2
 8002918:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002920:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	011b      	lsls	r3, r3, #4
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	4313      	orrs	r3, r2
 800292a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	621a      	str	r2, [r3, #32]
}
 8002938:	bf00      	nop
 800293a:	371c      	adds	r7, #28
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr

08002942 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002942:	b480      	push	{r7}
 8002944:	b085      	sub	sp, #20
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002958:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	4313      	orrs	r3, r2
 8002960:	f043 0307 	orr.w	r3, r3, #7
 8002964:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	609a      	str	r2, [r3, #8]
}
 800296c:	bf00      	nop
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr

08002976 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002976:	b480      	push	{r7}
 8002978:	b087      	sub	sp, #28
 800297a:	af00      	add	r7, sp, #0
 800297c:	60f8      	str	r0, [r7, #12]
 800297e:	60b9      	str	r1, [r7, #8]
 8002980:	607a      	str	r2, [r7, #4]
 8002982:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002990:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	021a      	lsls	r2, r3, #8
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	431a      	orrs	r2, r3
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	4313      	orrs	r3, r2
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	609a      	str	r2, [r3, #8]
}
 80029aa:	bf00      	nop
 80029ac:	371c      	adds	r7, #28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d101      	bne.n	80029cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029c8:	2302      	movs	r3, #2
 80029ca:	e041      	b.n	8002a50 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	68fa      	ldr	r2, [r7, #12]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a14      	ldr	r2, [pc, #80]	; (8002a5c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d009      	beq.n	8002a24 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a18:	d004      	beq.n	8002a24 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a10      	ldr	r2, [pc, #64]	; (8002a60 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d10c      	bne.n	8002a3e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a2a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68ba      	ldr	r2, [r7, #8]
 8002a3c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	40012c00 	.word	0x40012c00
 8002a60:	40000400 	.word	0x40000400

08002a64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr

08002a76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a76:	b480      	push	{r7}
 8002a78:	b083      	sub	sp, #12
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr

08002a88 <__libc_init_array>:
 8002a88:	b570      	push	{r4, r5, r6, lr}
 8002a8a:	2600      	movs	r6, #0
 8002a8c:	4d0c      	ldr	r5, [pc, #48]	; (8002ac0 <__libc_init_array+0x38>)
 8002a8e:	4c0d      	ldr	r4, [pc, #52]	; (8002ac4 <__libc_init_array+0x3c>)
 8002a90:	1b64      	subs	r4, r4, r5
 8002a92:	10a4      	asrs	r4, r4, #2
 8002a94:	42a6      	cmp	r6, r4
 8002a96:	d109      	bne.n	8002aac <__libc_init_array+0x24>
 8002a98:	f000 f822 	bl	8002ae0 <_init>
 8002a9c:	2600      	movs	r6, #0
 8002a9e:	4d0a      	ldr	r5, [pc, #40]	; (8002ac8 <__libc_init_array+0x40>)
 8002aa0:	4c0a      	ldr	r4, [pc, #40]	; (8002acc <__libc_init_array+0x44>)
 8002aa2:	1b64      	subs	r4, r4, r5
 8002aa4:	10a4      	asrs	r4, r4, #2
 8002aa6:	42a6      	cmp	r6, r4
 8002aa8:	d105      	bne.n	8002ab6 <__libc_init_array+0x2e>
 8002aaa:	bd70      	pop	{r4, r5, r6, pc}
 8002aac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ab0:	4798      	blx	r3
 8002ab2:	3601      	adds	r6, #1
 8002ab4:	e7ee      	b.n	8002a94 <__libc_init_array+0xc>
 8002ab6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aba:	4798      	blx	r3
 8002abc:	3601      	adds	r6, #1
 8002abe:	e7f2      	b.n	8002aa6 <__libc_init_array+0x1e>
 8002ac0:	08002b18 	.word	0x08002b18
 8002ac4:	08002b18 	.word	0x08002b18
 8002ac8:	08002b18 	.word	0x08002b18
 8002acc:	08002b1c 	.word	0x08002b1c

08002ad0 <memset>:
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	4402      	add	r2, r0
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d100      	bne.n	8002ada <memset+0xa>
 8002ad8:	4770      	bx	lr
 8002ada:	f803 1b01 	strb.w	r1, [r3], #1
 8002ade:	e7f9      	b.n	8002ad4 <memset+0x4>

08002ae0 <_init>:
 8002ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae2:	bf00      	nop
 8002ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ae6:	bc08      	pop	{r3}
 8002ae8:	469e      	mov	lr, r3
 8002aea:	4770      	bx	lr

08002aec <_fini>:
 8002aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aee:	bf00      	nop
 8002af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002af2:	bc08      	pop	{r3}
 8002af4:	469e      	mov	lr, r3
 8002af6:	4770      	bx	lr
