<root><simulation><result_generated_time />2023-11-08 22:04:09<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 150, 'OX': 150, 'IY': 301, 'IX': 301, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19440000<total_data_size_element />{'W': 864, 'I': 271803, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 71.52238937760069, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [3, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 3)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 3)], []], [], []]<O />[[[('C', 3)], []], [[], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5), ('OX', 30), ('OY', 30)], [('FX', 3), ('FY', 3)], []]<I />[[], [('OY', 5), ('OX', 5), ('OX', 30), ('OY', 30), ('FX', 3), ('FY', 3)], []]<O />[[], [('OY', 5), ('OX', 5), ('OX', 30), ('OY', 30), ('FX', 3), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 22500, 1, 1], 'I': [32.0, 1.0, 2.24, 1.0], 'O': [3.0, 1, 9, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 6912, 6912], 'I': [8, 2174424, 2174424], 'O': [8, 5760000, 5760000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 5760000]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.06, 0.0], 'O': [0.02, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.24, 0.0], 'I': [0.02, 0.24, 0.0], 'O': [0.02, 0.24, 0.0]}<effective_mem_size_bit />{'W': [8, 2304, 6912], 'I': [8, 2174424, 2174424], 'O': [8, 5760000, 5760000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 5760000]}<total_unit_count />{'W': [96, 96, 1, 1], 'I': [96, 3, 1, 1], 'O': [96, 32, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [3, 3, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[864, 864], [864, 864], [864, 0]]<I />[[607500, 607500], [607500, 271803], [271803, 0]]<O />[[(5760000, 6480000), (6480000, 5760000)], [(5760000, 6480000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5760000, 6480000), (6480000, 5760000)], [(5760000, 6480000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[108, 108], [14, 14], [3, 0]]<I />[[75938, 75938], [9492, 4247], [1062, 0]]<O />[[(720000, 810000), (810000, 720000)], [(90000, 101250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([720000, 810000], [810000, 720000]), ([90000, 101250], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />19440000<idle />187920000</mac_count></basic_info><energy><total_energy />51919592.6<mem_energy_breakdown><W />[0.1, 2.7, 4.5]<I />[53.2, 1393.9, 1414.1]<O />[1071.9, 20066.5, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />42495840.0<idle_MAC />9396000.0<total />51891840.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0918<utilization_without_data_loading />0.0938<utilization_spatial />0.0938<utilization_temporal_with_data_loading />0.9794<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />206762<latency_cycle_without_data_loading />202500<ideal_computing_cycle />202500<data_loading><load_cycle_total />4262<load_cycle_individual />{'W': [2, 14, 0], 'I': [1, 4247, 0]}<load_cycle_combined />{'W': 14, 'I': 4247}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-202499], [-180000, -179984], [-202500, -202500]], 'I': [[-202499], [-202499, -202499], [-202500, -202500]], 'O': [[-202500], [-202500, 0], [-191250, -199688]]}<mem_stall_cycle_shared />{'W': [[-202499], [-180000, 0], [0, 0]], 'I': [[-202499], [-202499, 0], [0, 0]], 'O': [[-202500], [-202500, 0], [-191250, -199688]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 6912, 6912], 'I': [8, 2174424, 2174424], 'O': [8, 5760000, 5760000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 5760000]}<data_size_each_level_total />{'W': [768, 6912, 6912], 'I': [24, 2174424, 2174424], 'O': [256, 5760000, 5760000]}<loop_cycles_each_level />{'W': [22500, 202500, 202500], 'I': [1, 202500, 202500], 'O': [1, 202500, 202500]}<top_ir_loop_size />{'W': [22500, 1, 1], 'I': [1, 9, 1], 'O': [1, 9, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 8.0], [24.0, 10.7], [10.7, 10.7]], 'O': [[8.0, 8.0], [256.0, 28.4], [28.4, 28.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [768.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 8.0], [24.0, 96.6], [96.6, 10.7]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 28.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 8.0], [24.0, 10.7], [10.7, 0]], 'O': [[8.0, 8.0], [256.0, 28.4], [28.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [308.5, 266.8], [10.8, 28.4]], 'I': [[8.0, 8.0], [308.5, 266.8], [10.8, 28.4]], 'O': [[8.0, 8.0], [308.5, 266.8], [10.8, 28.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 202500], [22500, 22500, 9], [202500, 202500, 1]], 'I': [[1, 1, 202500], [1, 1, 202500], [202500, 202500, 1]], 'O': [[1, 1, 202500], [1, 1, 202500], [202500, 202500, 1]]}<trans_time_real />{'W': [[0, 1, 202500], [[0, 22500, 9], [2, 22500, 9]], [[14, 202500, 1], [3, 202500, 1]]], 'I': [[0, 1, 202500], [[0, 1, 202500], [0, 1, 202500]], [[4247, 202500, 1], [1062, 202500, 1]]], 'O': [[0, 1, 202500], [[0, 1, 202500], [0, 1, 202500]], [[11250, 202500, 1], [2812, 202500, 1]]]}<single_stall_cycle />{'W': [[-1], [-22500, -22498], [-202486, -202497]], 'I': [[-1], [-1, -1], [-198253, -201438]], 'O': [[-1], [-1, 0], [-191250, -199688]]}<single_stall_count />{'W': [202499, 8, 0], 'I': [202499, 202499, 0], 'O': [202500, 202500, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [16, 0], 'I': [0, 0], 'O': [0, 11250]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-202484, -202500], [-202500, -191250]], 1: [[-202500, -202500], [-191250, -202500]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />1</simulation></root>