{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 5.48834,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 5.49895,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0116604,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0128902,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00102041,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0128902,
	"finish__design__instance__count__class:endcap_cell": 470,
	"finish__design__instance__area__class:endcap_cell": 2653.06,
	"finish__design__instance__count__class:fill_cell": 24018,
	"finish__design__instance__area__class:fill_cell": 698914,
	"finish__design__instance__count__class:tap_cell": 1303,
	"finish__design__instance__area__class:tap_cell": 7355.17,
	"finish__design__instance__count__class:antenna_cell": 13,
	"finish__design__instance__area__class:antenna_cell": 73.3824,
	"finish__design__instance__count__class:tie_cell": 6,
	"finish__design__instance__area__class:tie_cell": 67.7376,
	"finish__design__instance__count__class:clock_buffer": 120,
	"finish__design__instance__area__class:clock_buffer": 17882.7,
	"finish__design__instance__count__class:timing_repair_buffer": 1131,
	"finish__design__instance__area__class:timing_repair_buffer": 58976.9,
	"finish__design__instance__count__class:inverter": 824,
	"finish__design__instance__area__class:inverter": 14224.9,
	"finish__design__instance__count__class:clock_inverter": 40,
	"finish__design__instance__area__class:clock_inverter": 1761.18,
	"finish__design__instance__count__class:sequential_cell": 1932,
	"finish__design__instance__area__class:sequential_cell": 182570,
	"finish__design__instance__count__class:multi_input_combinational_cell": 9439,
	"finish__design__instance__area__class:multi_input_combinational_cell": 424957,
	"finish__design__instance__count": 39296,
	"finish__design__instance__area": 1.40944e+06,
	"finish__timing__setup__tns": -32.6337,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.432276,
	"finish__timing__hold__ws": 0.452753,
	"finish__timing__fmax__clock:core_clock": 9.58564e+07,
	"finish__timing__fmax": 9.58564e+07,
	"finish__clock__skew__setup": 8.56911,
	"finish__clock__skew__hold": 6.07286,
	"finish__timing__drv__max_slew_limit": -0.433422,
	"finish__timing__drv__max_slew": 517,
	"finish__timing__drv__max_cap_limit": 0.471229,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 211,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 2.7544,
	"finish__power__switching__total": 1.70031,
	"finish__power__leakage__total": 5.77646e-06,
	"finish__power__total": 4.45471,
	"finish__design__io": 266,
	"finish__design__die__area": 1.42121e+06,
	"finish__design__core__area": 1.40944e+06,
	"finish__design__instance__count": 15278,
	"finish__design__instance__area": 710522,
	"finish__design__instance__count__stdcell": 15278,
	"finish__design__instance__area__stdcell": 710522,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.504118,
	"finish__design__instance__utilization__stdcell": 0.504118,
	"finish__design__rows": 235,
	"finish__design__rows:GF018hv5v_green_sc9": 235,
	"finish__design__sites": 499375,
	"finish__design__sites:GF018hv5v_green_sc9": 499375,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}