

================================================================
== Vivado HLS Report for 'HLS_accel'
================================================================
* Date:           Thu Sep 25 07:44:51 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HCD_ENSTA_Test
* Solution:       sol_pipeline_II_1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.232 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   519226|   519226| 5.192 ms | 5.192 ms |  519226|  519226|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_apply_kernel_single_s_fu_511  |apply_kernel_single_s  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- wrapped_HCD_filter_hw_label0_wrapped_HCD_filter_hw_label1  |    65536|    65536|         1|          1|          1|  65536|    yes   |
        |- wrapped_HCD_filter_hw_label2_wrapped_HCD_filter_hw_label5  |    65536|    65536|         1|          1|          1|  65536|    yes   |
        |- L_HCD_filter_hw_label0                                     |   322609|   322609|        35|          5|          1|  64516|    yes   |
        |- wrapped_HCD_filter_hw_label3_wrapped_HCD_filter_hw_label6  |    65537|    65537|         3|          1|          1|  65536|    yes   |
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    931|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     14|    1370|   3019|    -|
|Memory           |       68|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    665|    -|
|Register         |        0|      -|    1131|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       68|     14|    2501|   4679|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       24|      6|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+-----+------+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------------+---------+-------+-----+------+-----+
    |HLS_accel_CONTROL_BUS_s_axi_U     |HLS_accel_CONTROL_BUS_s_axi  |        0|      0|   36|    40|    0|
    |HLS_accel_dcmp_64eOg_U12          |HLS_accel_dcmp_64eOg         |        0|      0|  130|   469|    0|
    |HLS_accel_dmul_64dEe_U11          |HLS_accel_dmul_64dEe         |        0|     11|  317|   578|    0|
    |HLS_accel_dsub_64cud_U10          |HLS_accel_dsub_64cud         |        0|      3|  445|  1149|    0|
    |HLS_accel_sitodp_fYi_U13          |HLS_accel_sitodp_fYi         |        0|      0|  412|   645|    0|
    |grp_apply_kernel_single_s_fu_511  |apply_kernel_single_s        |        0|      0|   30|   138|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+------+-----+
    |Total                             |                             |        0|     14| 1370|  3019|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |I_x_U         |HLS_accel_I_x         |       32|  0|   0|    0|  65536|    8|     1|       524288|
    |I_y_U         |HLS_accel_I_x         |       32|  0|   0|    0|  65536|    8|     1|       524288|
    |output_img_U  |HLS_accel_output_bkb  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    +--------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                      |       68|  0|   0|    0| 196608|   17|     3|      1114112|
    +--------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_545_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_551_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_557_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_563_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_569_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_575_p2              |     *    |      0|  0|  41|           8|           8|
    |mul_ln78_1_fu_961_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln78_fu_952_p2         |     *    |      0|  0|  17|           5|           5|
    |add_ln121_fu_587_p2        |     +    |      0|  0|  24|          17|           1|
    |add_ln126_fu_642_p2        |     +    |      0|  0|  25|          18|          18|
    |add_ln131_fu_665_p2        |     +    |      0|  0|  24|          17|           1|
    |add_ln136_fu_720_p2        |     +    |      0|  0|  25|          18|          18|
    |add_ln144_fu_1020_p2       |     +    |      0|  0|  24|          17|           1|
    |add_ln147_fu_1092_p2       |     +    |      0|  0|  25|          18|          18|
    |add_ln54_fu_743_p2         |     +    |      0|  0|  23|          16|           1|
    |add_ln64_1_fu_777_p2       |     +    |      0|  0|  15|           2|           8|
    |add_ln64_2_fu_791_p2       |     +    |      0|  0|  15|           2|           8|
    |add_ln64_fu_763_p2         |     +    |      0|  0|  15|           1|           8|
    |add_ln65_fu_805_p2         |     +    |      0|  0|  15|           2|           8|
    |add_ln79_fu_935_p2         |     +    |      0|  0|  15|           6|           6|
    |idx_fu_1082_p2             |     +    |      0|  0|  23|          16|          16|
    |x_1_fu_731_p2              |     +    |      0|  0|  15|           1|           9|
    |x_2_fu_851_p2              |     +    |      0|  0|  15|           1|           8|
    |x_3_fu_1109_p2             |     +    |      0|  0|  15|           1|           9|
    |x_fu_653_p2                |     +    |      0|  0|  15|           1|           9|
    |y_1_fu_671_p2              |     +    |      0|  0|  15|           1|           9|
    |y_2_fu_1026_p2             |     +    |      0|  0|  15|           1|           9|
    |y_fu_593_p2                |     +    |      0|  0|  15|           1|           9|
    |and_ln83_fu_1008_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_io        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln121_fu_581_p2       |   icmp   |      0|  0|  18|          17|          18|
    |icmp_ln122_fu_599_p2       |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln131_fu_659_p2       |   icmp   |      0|  0|  18|          17|          18|
    |icmp_ln132_fu_677_p2       |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln144_fu_1014_p2      |   icmp   |      0|  0|  18|          17|          18|
    |icmp_ln145_fu_1032_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln148_fu_1103_p2      |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln54_fu_737_p2        |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln55_fu_749_p2        |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln83_1_fu_998_p2      |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln83_fu_992_p2        |   icmp   |      0|  0|  13|          11|           2|
    |ap_block_pp3_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |or_ln83_fu_1004_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln126_1_fu_613_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln126_fu_605_p3     |  select  |      0|  0|   9|           1|           1|
    |select_ln136_1_fu_691_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln136_fu_683_p3     |  select  |      0|  0|   9|           1|           1|
    |select_ln144_1_fu_1046_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln144_fu_1038_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln73_1_fu_769_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln73_2_fu_783_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln73_3_fu_797_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln73_fu_755_p3      |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp3_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 931|         417|         401|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n                   |   9|          2|    1|          2|
    |I_x_address0                               |  33|          6|   16|         96|
    |I_x_address1                               |  33|          6|   16|         96|
    |I_y_address0                               |  33|          6|   16|         96|
    |I_y_address1                               |  33|          6|   16|         96|
    |OUTPUT_STREAM_TDATA_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                                  |  59|         14|    1|         14|
    |ap_enable_reg_pp2_iter6                    |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten18_phi_fu_449_p4  |   9|          2|   16|         32|
    |ap_phi_mux_x_0_i_i_phi_fu_471_p4           |   9|          2|    8|         16|
    |ap_phi_mux_y5_0_i_phi_fu_493_p4            |   9|          2|    9|         18|
    |ap_phi_mux_y_0_i_i_phi_fu_460_p4           |   9|          2|    8|         16|
    |grp_apply_kernel_single_s_fu_511_p_read    |  21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_511_p_read1   |  21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_511_p_read2   |  21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_511_p_read3   |  21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_511_p_read4   |  21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_511_p_read5   |  21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_511_p_read6   |  21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_511_p_read7   |  21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_511_p_read8   |  21|          4|    8|         32|
    |grp_fu_524_p0                              |  15|          3|   64|        192|
    |grp_fu_524_p1                              |  15|          3|   64|        192|
    |grp_fu_528_p0                              |  15|          3|   64|        192|
    |grp_fu_528_p1                              |  15|          3|   64|        192|
    |grp_fu_538_p0                              |  21|          4|   32|        128|
    |indvar_flatten11_reg_412                   |   9|          2|   17|         34|
    |indvar_flatten18_reg_445                   |   9|          2|   16|         32|
    |indvar_flatten30_reg_478                   |   9|          2|   17|         34|
    |indvar_flatten_reg_379                     |   9|          2|   17|         34|
    |output_img_address0                        |  15|          3|   16|         48|
    |x2_0_i_reg_434                             |   9|          2|    9|         18|
    |x6_0_i_reg_500                             |   9|          2|    9|         18|
    |x_0_i_i_reg_467                            |   9|          2|    8|         16|
    |x_0_i_reg_401                              |   9|          2|    9|         18|
    |y1_0_i_reg_423                             |   9|          2|    9|         18|
    |y5_0_i_reg_489                             |   9|          2|    9|         18|
    |y_0_i_i_reg_456                            |   9|          2|    8|         16|
    |y_0_i_reg_390                              |   9|          2|    9|         18|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 665|        135|  624|       1996|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |Ix2_window_0_0_reg_1228                |   8|   0|    8|          0|
    |Ix2_window_0_1_reg_1243                |   8|   0|    8|          0|
    |Ix2_window_0_2_reg_1300                |   8|   0|    8|          0|
    |Ix2_window_1_0_reg_1315                |   8|   0|    8|          0|
    |Ix2_window_1_1_reg_1350                |   8|   0|    8|          0|
    |Ix2_window_1_2_reg_1365                |   8|   0|    8|          0|
    |Ix2_window_2_0_reg_1390                |   8|   0|    8|          0|
    |Ix2_window_2_1_reg_1405                |   8|   0|    8|          0|
    |Ix2_window_2_2_reg_1420                |   8|   0|    8|          0|
    |Ixy_window_0_0_reg_1238                |   8|   0|    8|          0|
    |Ixy_window_0_0_reg_1238_pp2_iter1_reg  |   8|   0|    8|          0|
    |Ixy_window_0_1_reg_1253                |   8|   0|    8|          0|
    |Ixy_window_0_1_reg_1253_pp2_iter1_reg  |   8|   0|    8|          0|
    |Ixy_window_0_2_reg_1310                |   8|   0|    8|          0|
    |Ixy_window_0_2_reg_1310_pp2_iter1_reg  |   8|   0|    8|          0|
    |Ixy_window_1_0_reg_1325                |   8|   0|    8|          0|
    |Ixy_window_1_0_reg_1325_pp2_iter1_reg  |   8|   0|    8|          0|
    |Ixy_window_1_1_reg_1360                |   8|   0|    8|          0|
    |Ixy_window_1_2_reg_1375                |   8|   0|    8|          0|
    |Ixy_window_2_0_reg_1400                |   8|   0|    8|          0|
    |Ixy_window_2_1_reg_1415                |   8|   0|    8|          0|
    |Ixy_window_2_2_reg_1430                |   8|   0|    8|          0|
    |Iy2_window_0_0_reg_1233                |   8|   0|    8|          0|
    |Iy2_window_0_0_reg_1233_pp2_iter1_reg  |   8|   0|    8|          0|
    |Iy2_window_0_1_reg_1248                |   8|   0|    8|          0|
    |Iy2_window_0_1_reg_1248_pp2_iter1_reg  |   8|   0|    8|          0|
    |Iy2_window_0_2_reg_1305                |   8|   0|    8|          0|
    |Iy2_window_1_0_reg_1320                |   8|   0|    8|          0|
    |Iy2_window_1_1_reg_1355                |   8|   0|    8|          0|
    |Iy2_window_1_2_reg_1370                |   8|   0|    8|          0|
    |Iy2_window_2_0_reg_1395                |   8|   0|    8|          0|
    |Iy2_window_2_1_reg_1410                |   8|   0|    8|          0|
    |Iy2_window_2_2_reg_1425                |   8|   0|    8|          0|
    |R_reg_1508                             |  64|   0|   64|          0|
    |add_ln54_reg_1160                      |  16|   0|   16|          0|
    |add_ln65_reg_1192                      |   8|   0|    8|          0|
    |and_ln83_reg_1524                      |   1|   0|    1|          0|
    |ap_CS_fsm                              |  13|   0|   13|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |det_M_reg_1498                         |  64|   0|   64|          0|
    |icmp_ln144_reg_1529                    |   1|   0|    1|          0|
    |icmp_ln144_reg_1529_pp3_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln148_reg_1548                    |   1|   0|    1|          0|
    |icmp_ln54_reg_1156                     |   1|   0|    1|          0|
    |icmp_ln83_1_reg_1519                   |   1|   0|    1|          0|
    |icmp_ln83_reg_1514                     |   1|   0|    1|          0|
    |indvar_flatten11_reg_412               |  17|   0|   17|          0|
    |indvar_flatten18_reg_445               |  16|   0|   16|          0|
    |indvar_flatten30_reg_478               |  17|   0|   17|          0|
    |indvar_flatten_reg_379                 |  17|   0|   17|          0|
    |mul_ln78_1_reg_1462                    |  10|   0|   10|          0|
    |mul_ln78_reg_1457                      |  10|   0|   10|          0|
    |select_ln144_1_reg_1538                |   9|   0|    9|          0|
    |select_ln73_1_reg_1172                 |   8|   0|    8|          0|
    |select_ln73_2_reg_1180                 |   8|   0|    8|          0|
    |select_ln73_3_reg_1185                 |   8|   0|    8|          0|
    |select_ln73_reg_1165                   |   8|   0|    8|          0|
    |tmp_10_reg_1447                        |   5|   0|    5|          0|
    |tmp_3_reg_1483                         |  64|   0|   64|          0|
    |tmp_4_reg_1488                         |  64|   0|   64|          0|
    |tmp_5_reg_1493                         |  64|   0|   64|          0|
    |tmp_6_reg_1503                         |  64|   0|   64|          0|
    |tmp_7_reg_1435                         |   5|   0|    5|          0|
    |tmp_8_reg_1441                         |   5|   0|    5|          0|
    |trace_M_reg_1477                       |  64|   0|   64|          0|
    |x2_0_i_reg_434                         |   9|   0|    9|          0|
    |x6_0_i_reg_500                         |   9|   0|    9|          0|
    |x_0_i_i_reg_467                        |   8|   0|    8|          0|
    |x_0_i_reg_401                          |   9|   0|    9|          0|
    |x_2_reg_1258                           |   8|   0|    8|          0|
    |y1_0_i_reg_423                         |   9|   0|    9|          0|
    |y5_0_i_reg_489                         |   9|   0|    9|          0|
    |y_0_i_i_reg_456                        |   8|   0|    8|          0|
    |y_0_i_reg_390                          |   9|   0|    9|          0|
    |zext_ln66_4_reg_1275                   |  16|   0|   64|         48|
    |icmp_ln54_reg_1156                     |  64|  32|    1|          0|
    |zext_ln66_4_reg_1275                   |  64|  32|   64|         48|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1131|  64| 1116|         96|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |      CONTROL_BUS     |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |       HLS_accel      | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |       HLS_accel      | return value |
|interrupt                  | out |    1| ap_ctrl_hs |       HLS_accel      | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    |  INPUT_STREAM_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    5|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    |  INPUT_STREAM_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    |  INPUT_STREAM_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    4|    axis    |  INPUT_STREAM_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    |  INPUT_STREAM_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |   INPUT_STREAM_id_V  |    pointer   |
|OUTPUT_STREAM_TDATA        | out |   32|    axis    | OUTPUT_STREAM_data_V |    pointer   |
|OUTPUT_STREAM_TVALID       | out |    1|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY       |  in |    1|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST        | out |    5|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP        | out |    4|    axis    | OUTPUT_STREAM_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB        | out |    4|    axis    | OUTPUT_STREAM_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER        | out |    4|    axis    | OUTPUT_STREAM_user_V |    pointer   |
|OUTPUT_STREAM_TLAST        | out |    1|    axis    | OUTPUT_STREAM_last_V |    pointer   |
|OUTPUT_STREAM_TID          | out |    5|    axis    |  OUTPUT_STREAM_id_V  |    pointer   |
+---------------------------+-----+-----+------------+----------------------+--------------+

