============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:15:22 am
  Module:                 booth32x32_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
logic              15657 0.000    0.0    458.155   100.0 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total              15657 0.000    0.0    458.155   100.0 

