Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: GeradorDeSinais.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GeradorDeSinais.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GeradorDeSinais"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : GeradorDeSinais
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/fullAdder.vhd" in Library work.
Architecture behavioral of Entity fulladder is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/fourBitsAdder.vhd" in Library work.
Architecture behavioral of Entity fourbitsadder is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/inverter.vhd" in Library work.
Entity <inverter> compiled.
Entity <inverter> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/eightBitsAdder.vhd" in Library work.
Architecture eightbitsarch of Entity eightbitsadder is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/Porta_Xor.vhd" in Library work.
Architecture xorarch of Entity porta_xor is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/Porta_Or.vhd" in Library work.
Architecture orarch of Entity porta_or is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/Porta_And.vhd" in Library work.
Architecture andarch of Entity porta_and is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/incrementador.vhd" in Library work.
Architecture incrementadorarch of Entity incrementador is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/multiplicaFourBits.vhd" in Library work.
Entity <multiplicafourbits> compiled.
Entity <multiplicafourbits> (Architecture <multiplicaarch>) compiled.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/fourBitsSubstractor.vhd" in Library work.
Architecture behavioral of Entity fourbitssubtractor is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/ULA.vhd" in Library work.
Architecture behavioral of Entity ula is up to date.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/contador.vhd" in Library work.
Entity <contador> compiled.
Entity <contador> (Architecture <hardware>) compiled.
Compiling vhdl file "/home/lukas/ISE_PROJETOS/ULAv2/GeradorDeSinais.vhd" in Library work.
Entity <geradordesinais> compiled.
Entity <geradordesinais> (Architecture <hardware>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <GeradorDeSinais> in library <work> (architecture <hardware>).

Analyzing hierarchy for entity <ULA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <hardware>).

Analyzing hierarchy for entity <Porta_Xor> in library <work> (architecture <xorarch>).

Analyzing hierarchy for entity <Porta_Or> in library <work> (architecture <orarch>).

Analyzing hierarchy for entity <Porta_And> in library <work> (architecture <andarch>).

Analyzing hierarchy for entity <Inverter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <incrementador> in library <work> (architecture <incrementadorarch>).

Analyzing hierarchy for entity <multiplicaFourBits> in library <work> (architecture <multiplicaarch>).

Analyzing hierarchy for entity <fourBitsSubtractor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fourBitsAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eightBitsAdder> in library <work> (architecture <eightbitsarch>).

Analyzing hierarchy for entity <Inverter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fourBitsAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fourBitsAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fullAdder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <GeradorDeSinais> in library <work> (Architecture <hardware>).
Entity <GeradorDeSinais> analyzed. Unit <GeradorDeSinais> generated.

Analyzing Entity <ULA> in library <work> (Architecture <behavioral>).
Entity <ULA> analyzed. Unit <ULA> generated.

Analyzing Entity <Porta_Xor> in library <work> (Architecture <xorarch>).
Entity <Porta_Xor> analyzed. Unit <Porta_Xor> generated.

Analyzing Entity <Porta_Or> in library <work> (Architecture <orarch>).
Entity <Porta_Or> analyzed. Unit <Porta_Or> generated.

Analyzing Entity <Porta_And> in library <work> (Architecture <andarch>).
Entity <Porta_And> analyzed. Unit <Porta_And> generated.

Analyzing Entity <Inverter> in library <work> (Architecture <behavioral>).
Entity <Inverter> analyzed. Unit <Inverter> generated.

Analyzing Entity <incrementador> in library <work> (Architecture <incrementadorarch>).
WARNING:Xst:753 - "/home/lukas/ISE_PROJETOS/ULAv2/incrementador.vhd" line 53: Unconnected output port 'Cout' of component 'fourBitsAdder'.
WARNING:Xst:753 - "/home/lukas/ISE_PROJETOS/ULAv2/incrementador.vhd" line 53: Unconnected output port 'OV' of component 'fourBitsAdder'.
Entity <incrementador> analyzed. Unit <incrementador> generated.

Analyzing Entity <multiplicaFourBits> in library <work> (Architecture <multiplicaarch>).
WARNING:Xst:753 - "/home/lukas/ISE_PROJETOS/ULAv2/multiplicaFourBits.vhd" line 77: Unconnected output port 'Cout' of component 'eightBitsAdder'.
WARNING:Xst:753 - "/home/lukas/ISE_PROJETOS/ULAv2/multiplicaFourBits.vhd" line 78: Unconnected output port 'Cout' of component 'eightBitsAdder'.
WARNING:Xst:753 - "/home/lukas/ISE_PROJETOS/ULAv2/multiplicaFourBits.vhd" line 79: Unconnected output port 'Cout' of component 'eightBitsAdder'.
Entity <multiplicaFourBits> analyzed. Unit <multiplicaFourBits> generated.

Analyzing Entity <eightBitsAdder> in library <work> (Architecture <eightbitsarch>).
WARNING:Xst:753 - "/home/lukas/ISE_PROJETOS/ULAv2/eightBitsAdder.vhd" line 61: Unconnected output port 'OV' of component 'fourBitsAdder'.
WARNING:Xst:753 - "/home/lukas/ISE_PROJETOS/ULAv2/eightBitsAdder.vhd" line 64: Unconnected output port 'OV' of component 'fourBitsAdder'.
Entity <eightBitsAdder> analyzed. Unit <eightBitsAdder> generated.

Analyzing Entity <fourBitsSubtractor> in library <work> (Architecture <behavioral>).
Entity <fourBitsSubtractor> analyzed. Unit <fourBitsSubtractor> generated.

Analyzing Entity <fourBitsAdder> in library <work> (Architecture <behavioral>).
Entity <fourBitsAdder> analyzed. Unit <fourBitsAdder> generated.

Analyzing Entity <fullAdder> in library <work> (Architecture <behavioral>).
Entity <fullAdder> analyzed. Unit <fullAdder> generated.

Analyzing Entity <contador> in library <work> (Architecture <hardware>).
Entity <contador> analyzed. Unit <contador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contador>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/contador.vhd".
    Found 29-bit up counter for signal <contando>.
    Found 29-bit comparator greatequal for signal <contando$cmp_ge0000> created at line 54.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <contador> synthesized.


Synthesizing Unit <Porta_Xor>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/Porta_Xor.vhd".
    Found 4-bit xor2 for signal <S>.
Unit <Porta_Xor> synthesized.


Synthesizing Unit <Porta_Or>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/Porta_Or.vhd".
Unit <Porta_Or> synthesized.


Synthesizing Unit <Porta_And>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/Porta_And.vhd".
Unit <Porta_And> synthesized.


Synthesizing Unit <Inverter>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/inverter.vhd".
Unit <Inverter> synthesized.


Synthesizing Unit <fullAdder>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/fullAdder.vhd".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <fullAdder> synthesized.


Synthesizing Unit <fourBitsAdder>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/fourBitsAdder.vhd".
    Found 1-bit xor2 for signal <OV>.
Unit <fourBitsAdder> synthesized.


Synthesizing Unit <incrementador>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/incrementador.vhd".
Unit <incrementador> synthesized.


Synthesizing Unit <fourBitsSubtractor>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/fourBitsSubstractor.vhd".
Unit <fourBitsSubtractor> synthesized.


Synthesizing Unit <eightBitsAdder>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/eightBitsAdder.vhd".
Unit <eightBitsAdder> synthesized.


Synthesizing Unit <multiplicaFourBits>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/multiplicaFourBits.vhd".
WARNING:Xst:646 - Signal <saida_real<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <multiplicaFourBits> synthesized.


Synthesizing Unit <ULA>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/ULA.vhd".
    Found 4-bit 8-to-1 multiplexer for signal <SAIDA>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <ULA> synthesized.


Synthesizing Unit <GeradorDeSinais>.
    Related source file is "/home/lukas/ISE_PROJETOS/ULAv2/GeradorDeSinais.vhd".
WARNING:Xst:646 - Signal <OV> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ledA>.
    Found 1-bit register for signal <ledB>.
    Found 1-bit register for signal <led_result>.
    Found 4-bit register for signal <ledsToShowInAndOut>.
    Found 4-bit register for signal <entradaXTempUla>.
    Found 4-bit register for signal <entradaYTempUla>.
    Found 1-bit register for signal <estado<0>>.
    Found 2-bit register for signal <flag>.
    Found 29-bit comparator less for signal <led_result$cmp_lt0000> created at line 103.
    Found 29-bit comparator less for signal <led_result$cmp_lt0001> created at line 107.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <GeradorDeSinais> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 29-bit up counter                                     : 1
# Registers                                            : 9
 1-bit register                                        : 6
 4-bit register                                        : 3
# Comparators                                          : 3
 29-bit comparator greatequal                          : 1
 29-bit comparator less                                : 2
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 49
 1-bit xor2                                            : 13
 1-bit xor3                                            : 36

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <fourBitsAdder02> is unconnected in block <somaBit01>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <fourBitsAdder02> is unconnected in block <somaBit23>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <fourBitsAdder02> is unconnected in block <resultado_0123>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 29-bit up counter                                     : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 3
 29-bit comparator greatequal                          : 1
 29-bit comparator less                                : 2
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 49
 1-bit xor2                                            : 13
 1-bit xor3                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <GeradorDeSinais> ...

Optimizing unit <ULA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GeradorDeSinais, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : GeradorDeSinais.ngr
Top Level Output File Name         : GeradorDeSinais
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 222
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 10
#      LUT2                        : 16
#      LUT2_L                      : 3
#      LUT3                        : 45
#      LUT3_L                      : 1
#      LUT4                        : 30
#      LUT4_D                      : 1
#      LUT4_L                      : 5
#      MUXCY                       : 59
#      MUXF5                       : 8
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 47
#      FDC                         : 33
#      FDCE                        : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 7
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       63  out of   5888     1%  
 Number of Slice Flip Flops:             47  out of  11776     0%  
 Number of 4 input LUTs:                120  out of  11776     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    372     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 47    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 47    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.694ns (Maximum Frequency: 115.027MHz)
   Minimum input arrival time before clock: 6.449ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.694ns (frequency: 115.027MHz)
  Total number of paths / destination ports: 10677 / 51
-------------------------------------------------------------------------
Delay:               8.694ns (Levels of Logic = 40)
  Source:            contador1/contando_8 (FF)
  Destination:       contador1/contando_28 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contador1/contando_8 to contador1/contando_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.674  contador1/contando_8 (contador1/contando_8)
     LUT2:I0->O            1   0.648   0.000  Mcompar_led_result_cmp_lt0000_lut<0> (Mcompar_led_result_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_led_result_cmp_lt0000_cy<0>_1 (Mcompar_led_result_cmp_lt0000_cy<0>2)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_result_cmp_lt0000_cy<1>_1 (Mcompar_led_result_cmp_lt0000_cy<1>2)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_result_cmp_lt0000_cy<2>_1 (Mcompar_led_result_cmp_lt0000_cy<2>2)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_result_cmp_lt0000_cy<3>_1 (Mcompar_led_result_cmp_lt0000_cy<3>2)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_result_cmp_lt0000_cy<4>_1 (Mcompar_led_result_cmp_lt0000_cy<4>2)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_result_cmp_lt0000_cy<5>_1 (Mcompar_led_result_cmp_lt0000_cy<5>2)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_result_cmp_lt0000_cy<6>_1 (Mcompar_led_result_cmp_lt0000_cy<6>2)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_result_cmp_lt0000_cy<7>_1 (Mcompar_led_result_cmp_lt0000_cy<7>2)
     MUXCY:CI->O          30   0.269   1.294  Mcompar_led_result_cmp_lt0000_cy<8>_1 (contador1/contando_cmp_ge0000)
     LUT3:I2->O            1   0.648   0.000  contador1/Mcount_contando_lut<0> (contador1/Mcount_contando_lut<0>)
     MUXCY:S->O            1   0.632   0.000  contador1/Mcount_contando_cy<0> (contador1/Mcount_contando_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<1> (contador1/Mcount_contando_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<2> (contador1/Mcount_contando_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<3> (contador1/Mcount_contando_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<4> (contador1/Mcount_contando_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<5> (contador1/Mcount_contando_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<6> (contador1/Mcount_contando_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<7> (contador1/Mcount_contando_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<8> (contador1/Mcount_contando_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<9> (contador1/Mcount_contando_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<10> (contador1/Mcount_contando_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<11> (contador1/Mcount_contando_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<12> (contador1/Mcount_contando_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<13> (contador1/Mcount_contando_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<14> (contador1/Mcount_contando_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<15> (contador1/Mcount_contando_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<16> (contador1/Mcount_contando_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<17> (contador1/Mcount_contando_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<18> (contador1/Mcount_contando_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<19> (contador1/Mcount_contando_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<20> (contador1/Mcount_contando_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<21> (contador1/Mcount_contando_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<22> (contador1/Mcount_contando_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<23> (contador1/Mcount_contando_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<24> (contador1/Mcount_contando_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<25> (contador1/Mcount_contando_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  contador1/Mcount_contando_cy<26> (contador1/Mcount_contando_cy<26>)
     MUXCY:CI->O           0   0.065   0.000  contador1/Mcount_contando_cy<27> (contador1/Mcount_contando_cy<27>)
     XORCY:CI->O           1   0.844   0.000  contador1/Mcount_contando_xor<28> (contador1/Mcount_contando28)
     FDC:D                     0.252          contador1/contando_28
    ----------------------------------------
    Total                      8.694ns (6.726ns logic, 1.968ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 62 / 27
-------------------------------------------------------------------------
Offset:              6.449ns (Levels of Logic = 7)
  Source:            entradaUla<0> (PAD)
  Destination:       ledsToShowInAndOut_1 (FF)
  Destination Clock: clk rising

  Data Path: entradaUla<0> to ledsToShowInAndOut_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.849   1.211  entradaUla_0_IBUF (entradaUla_0_IBUF)
     LUT2:I0->O            1   0.648   0.452  ProcessamentoUla/Mmux_SAIDA_61_SW1 (N16)
     LUT4:I2->O            1   0.648   0.000  ProcessamentoUla/Mmux_SAIDA_61 (ProcessamentoUla/Mmux_SAIDA_61)
     MUXF5:I0->O           1   0.276   0.000  ProcessamentoUla/Mmux_SAIDA_4_f5_0 (ProcessamentoUla/Mmux_SAIDA_4_f51)
     MUXF6:I0->O           1   0.291   0.423  ProcessamentoUla/Mmux_SAIDA_2_f6_0 (saidaULA<1>)
     LUT4_L:I3->LO         1   0.648   0.103  ledsToShowInAndOut_mux0002<1>15 (ledsToShowInAndOut_mux0002<1>15)
     LUT4:I3->O            1   0.648   0.000  ledsToShowInAndOut_mux0002<1>38 (ledsToShowInAndOut_mux0002<1>)
     FDC:D                     0.252          ledsToShowInAndOut_1
    ----------------------------------------
    Total                      6.449ns (4.260ns logic, 2.189ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            led_result (FF)
  Destination:       led_result (PAD)
  Source Clock:      clk rising

  Data Path: led_result to led_result
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  led_result (led_result_OBUF)
     OBUF:I->O                 4.520          led_result_OBUF (led_result)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 4.97 secs
 
--> 


Total memory usage is 516864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

