{
    "profile_id": "pablo-w-a676a830",
    "first_name": "Pablo",
    "last_name": "W.",
    "sub_title": "ASML",
    "profile_picture": "https://media.licdn.com/dms/image/C4D03AQGKLIjt5GTR1g/profile-displayphoto-shrink_800_800/0/1622063253195?e=1697673600&v=beta&t=uNg0mf6bL13TxHIMYJgy3CtLtlqFbpWkSWs65J7A8vc",
    "background_image": null,
    "profile_type": "personal",
    "entity_urn": "ACoAAAaCbe8B0NHTOibOqw6ea5dcRkWZG4wGaCQ",
    "object_urn": 109211119,
    "birth_date": null,
    "summary": "Experienced application engineer with a demonstrated history of working in the semiconductors industry. Skilled in Thin Films, Research and Development (R&D), Semiconductors, Lithography, and Metrology. Strong program and project management professional with a Master of Science (M.Sc.) focused in VLSI.",
    "location": {
        "country": null,
        "short": "Netherlands",
        "city": null,
        "state": null,
        "default": "Netherlands"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "US",
            "language": "en"
        },
        "supported_locales": [
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": []
    },
    "industry": "Semiconductors",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "school": {
                "name": "University of Liverpool",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQH3hij5gyYfPQ/company-logo_400_400/0/1663665106519?e=1700697600&v=beta&t=SpGParmuWodQAzHZTmGqd1a0h8jmES3NsYec6pt7BO0",
                "url": "https://www.linkedin.com/school/university-of-liverpool/"
            },
            "degree_name": "Bachelor of Engineering (B.Eng.)",
            "field_of_study": "Electronics"
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "school": {
                "name": "University of Westminster",
                "logo": "https://media.licdn.com/dms/image/D4E0BAQGTIRfpCmHT4w/company-logo_400_400/0/1688462911770?e=1700697600&v=beta&t=mQ9WfcrZwa_iLEgfQO_qr8wD4XVOwS3TNg5T89IvuH4",
                "url": "https://www.linkedin.com/school/university-of-westminster/"
            },
            "degree_name": "Master of Science (M.Sc.)",
            "field_of_study": "Very-large-scale integration system design"
        }
    ],
    "patents": [],
    "awards": [],
    "certifications": [],
    "organizations": [],
    "projects": [],
    "publications": [
        {
            "name": "Multiple e-beam direct write enters pre-production mode  Proc SPIE 2015",
            "publisher": "SPIE",
            "url": null,
            "date": {
                "month": null,
                "day": null,
                "year": 2015
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pablo",
                    "last_name": "W.",
                    "name": null,
                    "headline": "ASML"
                }
            ]
        },
        {
            "name": "Combined dose and geometry correction (DMG) for low energy multi electron beam lithography (5kV): application to the 16nm node",
            "publisher": "Society of Photo-Optical Instrumentation Engineers ",
            "url": null,
            "date": {
                "month": null,
                "day": null,
                "year": 2012
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pablo",
                    "last_name": "W.",
                    "name": null,
                    "headline": "ASML"
                }
            ]
        },
        {
            "name": "IMAGINE: an open consortium to boost maskless lithography take off: first assessment results on MAPPER technology",
            "publisher": "Society of Photo-Optical Instrumentation Engineers ",
            "url": null,
            "date": {
                "month": null,
                "day": null,
                "year": 2011
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pablo",
                    "last_name": "W.",
                    "name": null,
                    "headline": "ASML"
                }
            ]
        },
        {
            "name": "Comparison of EUV and e-beam lithographic technologies for sub-22-nm node patterning ",
            "publisher": "Society of Photo-Optical Instrumentation Engineers ",
            "url": null,
            "date": {
                "month": null,
                "day": null,
                "year": null
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pablo",
                    "last_name": "W.",
                    "name": null,
                    "headline": "ASML"
                }
            ]
        }
    ],
    "courses": [],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": 3894,
                "name": "ASML",
                "logo": "https://media.licdn.com/dms/image/C560BAQGssQfw50QsaQ/company-logo_400_400/0/1519855871260?e=1700697600&v=beta&t=UgEWDzOBAQjAM5WXvWbeD1f-c3NIp0kn6-vGF-0DWL8",
                "url": "https://www.linkedin.com/company/asml/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2017
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": null,
                    "date": {
                        "start": {
                            "month": null,
                            "day": null,
                            "year": 2017
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "ASML",
                    "description": "Advanced DUV and Apps Demo sector. Lean Six Sigma consultant.",
                    "title": "Project Coordinator",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": null,
                "name": "MAPPER Lithography (@ CEA-Leti research institute, France)",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2008
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2017
                }
            },
            "profile_positions": [
                {
                    "location": null,
                    "date": {
                        "start": {
                            "month": null,
                            "day": null,
                            "year": 2008
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": 2017
                        }
                    },
                    "company": "MAPPER Lithography (@ CEA-Leti research institute, France)",
                    "description": "Demonstration of key performances including, resolution, lifetime, yield and throughput. \nR&D interface between CEA-Grenoble and Mapper-Delft. Preparation of results for scientific papers and press releases.",
                    "title": "Application Engineer",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "Photolithography",
        "Metrology",
        "CMOS",
        "Semiconductors",
        "Spectroscopy",
        "Thin Films",
        "Nanotechnology",
        "IC",
        "E-beam",
        "Electron Beam Lithography",
        "Characterization",
        "Lithography",
        "R&D",
        "Research and Development (R&D)"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}