{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649858348792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649858348793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 15:58:52 2022 " "Processing started: Wed Apr 13 15:58:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649858348793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858348793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858348793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649858349398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649858349398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/sincoslut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/sincoslut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincoslut-SYN " "Found design unit 1: sincoslut-SYN" {  } { { "sincos/sincosLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357688 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincosLUT " "Found entity 1: sincosLUT" {  } { { "sincos/sincosLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_a_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_a_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_a_lut-SYN " "Found design unit 1: f_a_lut-SYN" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357693 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_a_lut " "Found entity 1: f_a_lut" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box_muller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file box_muller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Box_Muller-behavioural " "Found design unit 1: Box_Muller-behavioural" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Box_Muller " "Found entity 1: Box_Muller" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lod_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOD_2b-behavior " "Found design unit 1: LOD_2b-behavior" {  } { { "LOD_2b.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357700 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOD_2b " "Found entity 1: LOD_2b" {  } { { "LOD_2b.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOD-behavior " "Found design unit 1: LOD-behavior" {  } { { "LOD.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357704 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOD " "Found entity 1: LOD" {  } { { "LOD.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ones_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_counter-behavior " "Found design unit 1: ones_counter-behavior" {  } { { "ones_counter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357709 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_counter " "Found entity 1: ones_counter" {  } { { "ones_counter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_mux-SYN " "Found design unit 1: au_mux-SYN" {  } { { "AU_MUX.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357714 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_MUX " "Found entity 1: AU_MUX" {  } { { "AU_MUX.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressing_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressing_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressing_unit-behavior " "Found design unit 1: addressing_unit-behavior" {  } { { "addressing_unit.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357718 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressing_unit " "Found entity 1: addressing_unit" {  } { { "addressing_unit.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_b_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_b_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_b_lut-SYN " "Found design unit 1: f_b_lut-SYN" {  } { { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357722 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_b_lut " "Found entity 1: f_b_lut" {  } { { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_block-behavior " "Found design unit 1: f_block-behavior" {  } { { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357726 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_block " "Found entity 1: f_block" {  } { { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_block_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_block_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_block_tb-behavior " "Found design unit 1: f_block_tb-behavior" {  } { { "f_block_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357730 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_block_tb " "Found entity 1: f_block_tb" {  } { { "f_block_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressing_unit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressing_unit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressing_unit_tb-behavior " "Found design unit 1: addressing_unit_tb-behavior" {  } { { "addressing_unit_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357734 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressing_unit_tb " "Found entity 1: addressing_unit_tb" {  } { { "addressing_unit_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/sincos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/sincos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos-Behavioural " "Found design unit 1: sincos-Behavioural" {  } { { "sincos/sincos.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357738 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos/sincos.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_16-Behavioral " "Found design unit 1: LFSR_16-Behavioral" {  } { { "LFSR_16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357742 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_16 " "Found entity 1: LFSR_16" {  } { { "LFSR_16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_lfsr_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_lfsr_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench_LFSR_16-LFSR_16_arch " "Found design unit 1: TestBench_LFSR_16-LFSR_16_arch" {  } { { "TestBench_LFSR_16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_16.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357747 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench_LFSR_16 " "Found entity 1: TestBench_LFSR_16" {  } { { "TestBench_LFSR_16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_33-Behavioral " "Found design unit 1: LFSR_33-Behavioral" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_33.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357752 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_33 " "Found entity 1: LFSR_33" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_33.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_lfsr_33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_lfsr_33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench_LFSR_33-LFSR_33_arch " "Found design unit 1: TestBench_LFSR_33-LFSR_33_arch" {  } { { "TestBench_LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_33.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357756 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench_LFSR_33 " "Found entity 1: TestBench_LFSR_33" {  } { { "TestBench_LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_33.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858357756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858357756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Box_Muller " "Elaborating entity \"Box_Muller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649858359963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fblockMul Box_Muller.vhd(55) " "Verilog HDL or VHDL warning at Box_Muller.vhd(55): object \"fblockMul\" assigned a value but never read" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649858359964 "|Box_Muller"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "OUTPUT 4 16 Box_Muller.vhd(58) " "VHDL Incomplete Partial Association warning at Box_Muller.vhd(58): port or argument \"OUTPUT\" has 4/16 unassociated elements" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 58 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1649858359964 "|Box_Muller"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "OUTPUT 1 33 Box_Muller.vhd(59) " "VHDL Incomplete Partial Association warning at Box_Muller.vhd(59): port or argument \"OUTPUT\" has 1/33 unassociated elements" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 59 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1649858359965 "|Box_Muller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_16 LFSR_16:LF16 " "Elaborating entity \"LFSR_16\" for hierarchy \"LFSR_16:LF16\"" {  } { { "Box_Muller.vhd" "LF16" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858359996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_33 LFSR_33:LF33 " "Elaborating entity \"LFSR_33\" for hierarchy \"LFSR_33:LF33\"" {  } { { "Box_Muller.vhd" "LF33" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_block f_block:f1 " "Elaborating entity \"f_block\" for hierarchy \"f_block:f1\"" {  } { { "Box_Muller.vhd" "f1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressing_unit f_block:f1\|addressing_unit:AU0 " "Elaborating entity \"addressing_unit\" for hierarchy \"f_block:f1\|addressing_unit:AU0\"" {  } { { "f_block.vhd" "AU0" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU_MUX f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0 " "Elaborating entity \"AU_MUX\" for hierarchy \"f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\"" {  } { { "addressing_unit.vhd" "mux0" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\|LPM_MUX:LPM_MUX_component\"" {  } { { "AU_MUX.vhd" "LPM_MUX_component" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\|LPM_MUX:LPM_MUX_component\"" {  } { { "AU_MUX.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360162 ""}  } { { "AU_MUX.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649858360162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g9e " "Found entity 1: mux_g9e" {  } { { "db/mux_g9e.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/mux_g9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858360236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858360236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g9e f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\|LPM_MUX:LPM_MUX_component\|mux_g9e:auto_generated " "Elaborating entity \"mux_g9e\" for hierarchy \"f_block:f1\|addressing_unit:AU0\|AU_MUX:mux0\|LPM_MUX:LPM_MUX_component\|mux_g9e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOD f_block:f1\|addressing_unit:AU0\|LOD:LOD0 " "Elaborating entity \"LOD\" for hierarchy \"f_block:f1\|addressing_unit:AU0\|LOD:LOD0\"" {  } { { "addressing_unit.vhd" "LOD0" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOD_2b f_block:f1\|addressing_unit:AU0\|LOD:LOD0\|LOD_2b:\\gen_LOD:0:detector " "Elaborating entity \"LOD_2b\" for hierarchy \"f_block:f1\|addressing_unit:AU0\|LOD:LOD0\|LOD_2b:\\gen_LOD:0:detector\"" {  } { { "LOD.vhd" "\\gen_LOD:0:detector" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_counter f_block:f1\|addressing_unit:AU0\|LOD:LOD0\|ones_counter:oc0 " "Elaborating entity \"ones_counter\" for hierarchy \"f_block:f1\|addressing_unit:AU0\|LOD:LOD0\|ones_counter:oc0\"" {  } { { "LOD.vhd" "oc0" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_a_lut f_block:f1\|f_a_lut:LUT_a " "Elaborating entity \"f_a_lut\" for hierarchy \"f_block:f1\|f_a_lut:LUT_a\"" {  } { { "f_block.vhd" "LUT_a" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\"" {  } { { "f_a_lut.vhd" "altsyncram_component" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\"" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component " "Instantiated megafunction \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Matlab/a_coeff.mif " "Parameter \"init_file\" = \"../Matlab/a_coeff.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360480 ""}  } { { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649858360480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3s3 " "Found entity 1: altsyncram_g3s3" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858360541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858360541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3s3 f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated " "Elaborating entity \"altsyncram_g3s3\" for hierarchy \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360543 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 248 C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/a_coeff.mif " "Memory depth (256) in the design file differs from memory depth (248) in the Memory Initialization File \"C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/a_coeff.mif\" -- setting initial value for remaining addresses to 0" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1649858360560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_b_lut f_block:f1\|f_b_lut:LUT_b " "Elaborating entity \"f_b_lut\" for hierarchy \"f_block:f1\|f_b_lut:LUT_b\"" {  } { { "f_block.vhd" "LUT_b" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\"" {  } { { "f_b_lut.vhd" "altsyncram_component" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\"" {  } { { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component " "Instantiated megafunction \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Matlab/b_coeff.mif " "Parameter \"init_file\" = \"../Matlab/b_coeff.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360692 ""}  } { { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649858360692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3s3 " "Found entity 1: altsyncram_h3s3" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858360748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858360748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3s3 f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated " "Elaborating entity \"altsyncram_h3s3\" for hierarchy \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360750 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 248 C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/b_coeff.mif " "Memory depth (256) in the design file differs from memory depth (248) in the Memory Initialization File \"C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/b_coeff.mif\" -- setting initial value for remaining addresses to 0" {  } { { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1649858360757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos sincos:sc " "Elaborating entity \"sincos\" for hierarchy \"sincos:sc\"" {  } { { "Box_Muller.vhd" "sc" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincosLUT sincos:sc\|sincosLUT:c1 " "Elaborating entity \"sincosLUT\" for hierarchy \"sincos:sc\|sincosLUT:c1\"" {  } { { "sincos/sincos.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sincos:sc\|sincosLUT:c1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sincos:sc\|sincosLUT:c1\|altsyncram:altsyncram_component\"" {  } { { "sincos/sincosLUT.vhd" "altsyncram_component" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sincos:sc\|sincosLUT:c1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sincos:sc\|sincosLUT:c1\|altsyncram:altsyncram_component\"" {  } { { "sincos/sincosLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sincos:sc\|sincosLUT:c1\|altsyncram:altsyncram_component " "Instantiated megafunction \"sincos:sc\|sincosLUT:c1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_cos.mif " "Parameter \"init_file\" = \"sin_cos.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649858360878 ""}  } { { "sincos/sincosLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649858360878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egq3 " "Found entity 1: altsyncram_egq3" {  } { { "db/altsyncram_egq3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_egq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858360935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858360935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_egq3 sincos:sc\|sincosLUT:c1\|altsyncram:altsyncram_component\|altsyncram_egq3:auto_generated " "Elaborating entity \"altsyncram_egq3\" for hierarchy \"sincos:sc\|sincosLUT:c1\|altsyncram:altsyncram_component\|altsyncram_egq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858360937 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[0\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[1\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[2\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[3\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[4\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[5\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[6\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[7\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[8\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[9\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[10\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[11\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[12\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[13\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[14\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[15\] " "Synthesized away node \"f_block:f1\|f_b_lut:LUT_b\|altsyncram:altsyncram_component\|altsyncram_h3s3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_h3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 56 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[0\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[1\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[2\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[3\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[4\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[5\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[6\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[7\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[8\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[9\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[10\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[11\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[12\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[13\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[14\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[15\] " "Synthesized away node \"f_block:f1\|f_a_lut:LUT_a\|altsyncram:altsyncram_component\|altsyncram_g3s3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_g3s3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 59 0 0 } } { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 55 0 0 } } { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858361105 "|Box_Muller|f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1649858361105 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1649858361105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649858361767 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649858362098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649858362404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649858362404 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "greset " "No output dependent on input pin \"greset\"" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649858362557 "|Box_Muller|greset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649858362557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649858362558 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649858362558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649858362558 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649858362558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649858362558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649858362579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 15:59:22 2022 " "Processing ended: Wed Apr 13 15:59:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649858362579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649858362579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649858362579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858362579 ""}
